<stg><name>compute_tile_Pipeline_VITIS_LOOP_193_14</name>


<trans_list>

<trans id="3933" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3934" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3936" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3937" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3938" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3939" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3940" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3941" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3942" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3943" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3944" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3945" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3946" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3947" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3948" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3949" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3950" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3951" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3952" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3953" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3954" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3955" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3956" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3957" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3958" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3959" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3960" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3961" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3962" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3963" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3964" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3965" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3966" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3967" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3968" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3969" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3970" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3971" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3972" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3973" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3974" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3975" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3976" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3977" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3978" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3979" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3980" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3981" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3982" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3983" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3984" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3985" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3986" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3987" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3988" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3989" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3990" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3991" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3992" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3993" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3994" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3995" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3996" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3997" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3998" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3999" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4000" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4001" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4002" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4003" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4004" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4005" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4006" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4007" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4008" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4009" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4010" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4011" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4012" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4013" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4014" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4015" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4016" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4017" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4018" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4019" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4020" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4021" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4022" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4023" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4024" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4025" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4026" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4027" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4028" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4029" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4030" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4031" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4032" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4033" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4034" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4035" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4036" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4037" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4038" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4039" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4040" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4041" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4042" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4043" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4044" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4045" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4046" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4047" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4048" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4049" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4050" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4051" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4052" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4053" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4054" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4055" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4056" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4057" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4058" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4059" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4060" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4061" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4062" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4063" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4064" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4065" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4066" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4067" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4068" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4069" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4070" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4071" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4072" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4073" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4074" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4075" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4076" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4077" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4078" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4079" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4080" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4081" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4082" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4083" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4084" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4085" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4086" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4087" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4088" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4089" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4090" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4091" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4092" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4093" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4094" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4095" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4096" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4097" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4098" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4099" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4100" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4101" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4102" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4103" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4104" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4105" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4106" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4107" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4108" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4109" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4110" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4111" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4112" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4113" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4114" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4115" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4116" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4117" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4118" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4119" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4120" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4121" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4122" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4123" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4124" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4125" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4126" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4127" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4128" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4129" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4130" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4131" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4132" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4133" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4134" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4135" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4136" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4137" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4138" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4139" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4140" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4141" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4142" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4143" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4144" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4145" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4146" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4147" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4148" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4149" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4150" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4151" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4152" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4153" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4154" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4155" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4156" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4157" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4158" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4159" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4160" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4161" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4162" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4163" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4164" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4165" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4166" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4167" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4168" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4169" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4170" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4171" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4172" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4173" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4174" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4175" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4176" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4177" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4178" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4179" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4180" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4181" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4182" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4183" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4184" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4185" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4186" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4187" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4188" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4189" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4190" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4191" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4192" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4193" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4194" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4195" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4196" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4197" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4198" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4199" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4200" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4201" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4202" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4203" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4204" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4205" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4206" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4207" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4208" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4209" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4210" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4211" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4212" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4213" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4214" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4215" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4216" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4217" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4218" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4219" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4220" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4221" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4222" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4223" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4224" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4225" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4226" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4227" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4228" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4229" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4230" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4231" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4232" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4233" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4234" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4235" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4236" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4237" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4238" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4239" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4240" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4241" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4242" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4243" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4244" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4245" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4246" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4247" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4248" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4249" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4250" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4251" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4252" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4253" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4254" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4255" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4256" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4257" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4258" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4259" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4260" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4261" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4262" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4263" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4264" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4265" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4266" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4267" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4268" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4269" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4270" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4271" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4272" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4273" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4274" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4275" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4276" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4277" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4278" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4279" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4280" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4281" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4282" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4283" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4284" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4285" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4286" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4287" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4288" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4289" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4290" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4291" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4292" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4293" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4294" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4295" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4296" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4297" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4298" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4299" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4300" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4301" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4302" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4303" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4304" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4305" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4306" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4307" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4308" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4309" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4310" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4311" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4312" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4313" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4314" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4315" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4316" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4317" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4318" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4319" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4320" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4321" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4322" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4323" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4324" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4325" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4326" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4327" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4328" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4329" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4330" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4331" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4332" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4333" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4334" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4335" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4336" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4337" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4338" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4339" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4340" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4341" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4342" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4343" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4344" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4345" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4346" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4347" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4348" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4349" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4350" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4351" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4352" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4353" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4354" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4355" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4356" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4357" from="424" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4358" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4359" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4360" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4361" from="428" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4362" from="429" to="430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4363" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4364" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4365" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4366" from="433" to="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4367" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4368" from="435" to="436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4369" from="436" to="437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4370" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4371" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4372" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4373" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4374" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4375" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4376" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4377" from="444" to="445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4378" from="445" to="446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4379" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4380" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4381" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4382" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4383" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4384" from="451" to="452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4385" from="452" to="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4386" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4387" from="454" to="455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4388" from="455" to="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4389" from="456" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4390" from="457" to="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4391" from="458" to="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4392" from="459" to="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4393" from="460" to="461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4394" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4395" from="462" to="463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4396" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4397" from="464" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4398" from="465" to="466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4399" from="466" to="467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4400" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4401" from="468" to="469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4402" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4403" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4404" from="471" to="472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4405" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4406" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4407" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4408" from="475" to="476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4409" from="476" to="477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4410" from="477" to="478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4411" from="478" to="479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4412" from="479" to="480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4413" from="480" to="481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4414" from="481" to="482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4415" from="482" to="483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4416" from="483" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4417" from="484" to="485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4418" from="485" to="486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4419" from="486" to="487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4420" from="487" to="488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4421" from="488" to="489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4422" from="489" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4423" from="490" to="491">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4424" from="491" to="492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4425" from="492" to="493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4426" from="493" to="494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4427" from="494" to="495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4428" from="495" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4429" from="496" to="497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4430" from="497" to="498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4431" from="498" to="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4432" from="499" to="500">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4433" from="500" to="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4434" from="501" to="502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4435" from="502" to="503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4436" from="503" to="504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4437" from="504" to="505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4438" from="505" to="506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4439" from="506" to="507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4440" from="507" to="508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4441" from="508" to="509">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4442" from="509" to="510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4443" from="510" to="511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4444" from="511" to="512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4445" from="512" to="513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4446" from="513" to="514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4447" from="514" to="515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4448" from="515" to="516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4449" from="516" to="517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4450" from="517" to="518">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4451" from="518" to="519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4452" from="519" to="520">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4453" from="520" to="521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4454" from="521" to="522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4455" from="522" to="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4456" from="523" to="524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4457" from="524" to="525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4458" from="525" to="526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4459" from="526" to="527">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4460" from="527" to="528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4461" from="528" to="529">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4462" from="529" to="530">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4463" from="530" to="531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4464" from="531" to="532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4465" from="532" to="533">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4466" from="533" to="534">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4467" from="534" to="535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4468" from="535" to="536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4469" from="536" to="537">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4470" from="537" to="538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4471" from="538" to="539">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4472" from="539" to="540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4473" from="540" to="541">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4474" from="541" to="542">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4475" from="542" to="543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4476" from="543" to="544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4477" from="544" to="545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4478" from="545" to="546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4479" from="546" to="547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4480" from="547" to="548">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4481" from="548" to="549">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4482" from="549" to="550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4483" from="550" to="551">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4484" from="551" to="552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4485" from="552" to="553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4486" from="553" to="554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4487" from="554" to="555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4488" from="555" to="556">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4489" from="556" to="557">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4490" from="557" to="558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4491" from="558" to="559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4492" from="559" to="560">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4493" from="560" to="561">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4494" from="561" to="562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4495" from="562" to="563">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4496" from="563" to="564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4497" from="564" to="565">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4498" from="565" to="566">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4499" from="566" to="567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4500" from="567" to="568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4501" from="568" to="569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4502" from="569" to="570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4503" from="570" to="571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4504" from="571" to="572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4505" from="572" to="573">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4506" from="573" to="574">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4507" from="574" to="575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4508" from="575" to="576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4509" from="576" to="577">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4510" from="577" to="578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4511" from="578" to="579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4512" from="579" to="580">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4513" from="580" to="581">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4514" from="581" to="582">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4515" from="582" to="583">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4516" from="583" to="584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4517" from="584" to="585">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4518" from="585" to="586">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4519" from="586" to="587">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4520" from="587" to="588">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4521" from="588" to="589">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4522" from="589" to="590">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4523" from="590" to="591">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4524" from="591" to="592">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4525" from="592" to="593">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4526" from="593" to="594">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4527" from="594" to="595">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4528" from="595" to="596">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4529" from="596" to="597">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4530" from="597" to="598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4531" from="598" to="599">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4532" from="599" to="600">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4533" from="600" to="601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4534" from="601" to="602">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4535" from="602" to="603">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4536" from="603" to="604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4537" from="604" to="605">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4538" from="605" to="606">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4539" from="606" to="607">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4540" from="607" to="608">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4541" from="608" to="609">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4542" from="609" to="610">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4543" from="610" to="611">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4544" from="611" to="612">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4545" from="612" to="613">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4546" from="613" to="614">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4547" from="614" to="615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4548" from="615" to="616">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4549" from="616" to="617">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4550" from="617" to="618">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4551" from="618" to="619">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4552" from="619" to="620">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4553" from="620" to="621">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4554" from="621" to="622">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4555" from="622" to="623">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4556" from="623" to="624">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4557" from="624" to="625">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4558" from="625" to="626">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4559" from="626" to="627">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4560" from="627" to="628">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4561" from="628" to="629">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4562" from="629" to="630">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4563" from="630" to="631">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4564" from="631" to="632">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4565" from="632" to="633">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4566" from="633" to="634">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4567" from="634" to="635">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4568" from="635" to="636">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4569" from="636" to="637">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4570" from="637" to="638">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4571" from="638" to="639">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4572" from="639" to="640">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4573" from="640" to="641">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4574" from="641" to="642">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4575" from="642" to="643">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4576" from="643" to="644">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4577" from="644" to="645">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4578" from="645" to="646">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4579" from="646" to="647">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4580" from="647" to="648">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4581" from="648" to="649">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4582" from="649" to="650">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4583" from="650" to="651">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4584" from="651" to="652">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4585" from="652" to="653">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4586" from="653" to="654">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4587" from="654" to="655">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4588" from="655" to="656">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4589" from="656" to="657">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4590" from="657" to="658">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4591" from="658" to="659">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4592" from="659" to="660">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4593" from="660" to="661">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4594" from="661" to="662">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4595" from="662" to="663">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4596" from="663" to="664">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4597" from="664" to="665">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4598" from="665" to="666">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4599" from="666" to="667">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4600" from="667" to="668">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4601" from="668" to="669">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4602" from="669" to="670">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4603" from="670" to="671">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4604" from="671" to="672">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4605" from="672" to="673">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4606" from="673" to="674">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4607" from="674" to="675">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4608" from="675" to="676">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4609" from="676" to="677">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4610" from="677" to="678">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4611" from="678" to="679">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4612" from="679" to="680">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4613" from="680" to="681">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4614" from="681" to="682">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4615" from="682" to="683">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4616" from="683" to="684">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4617" from="684" to="685">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4618" from="685" to="686">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4619" from="686" to="687">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4620" from="687" to="688">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4621" from="688" to="689">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4622" from="689" to="690">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4623" from="690" to="691">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4624" from="691" to="692">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4625" from="692" to="693">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4626" from="693" to="694">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4627" from="694" to="695">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4628" from="695" to="696">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4629" from="696" to="697">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4630" from="697" to="698">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4631" from="698" to="699">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4632" from="699" to="700">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4633" from="700" to="701">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4634" from="701" to="702">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4635" from="702" to="703">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4636" from="703" to="704">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4637" from="704" to="705">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4638" from="705" to="706">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4639" from="706" to="707">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4640" from="707" to="708">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4641" from="708" to="709">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4642" from="709" to="710">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4643" from="710" to="711">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4644" from="711" to="712">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4645" from="712" to="713">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4646" from="713" to="714">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4647" from="714" to="715">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4648" from="715" to="716">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4649" from="716" to="717">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4650" from="717" to="718">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4651" from="718" to="719">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4652" from="719" to="720">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4653" from="720" to="721">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4654" from="721" to="722">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4655" from="722" to="723">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4656" from="723" to="724">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4657" from="724" to="725">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4658" from="725" to="726">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4659" from="726" to="727">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4660" from="727" to="728">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4661" from="728" to="729">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4662" from="729" to="730">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4663" from="730" to="731">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4664" from="731" to="732">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4665" from="732" to="733">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4666" from="733" to="734">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4667" from="734" to="735">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4668" from="735" to="736">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4669" from="736" to="737">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4670" from="737" to="738">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4671" from="738" to="739">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4672" from="739" to="740">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4673" from="740" to="741">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4674" from="741" to="742">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4675" from="742" to="743">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4676" from="743" to="744">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4677" from="744" to="745">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4678" from="745" to="746">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4679" from="746" to="747">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4680" from="747" to="748">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4681" from="748" to="749">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4682" from="749" to="750">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4683" from="750" to="751">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4684" from="751" to="752">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4685" from="752" to="753">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4686" from="753" to="754">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4687" from="754" to="755">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4688" from="755" to="756">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4689" from="756" to="757">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4690" from="757" to="758">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4691" from="758" to="759">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4692" from="759" to="760">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4693" from="760" to="761">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4694" from="761" to="762">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4695" from="762" to="763">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4696" from="763" to="764">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4697" from="764" to="765">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4698" from="765" to="766">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4699" from="766" to="767">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4700" from="767" to="768">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4701" from="768" to="769">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4702" from="769" to="770">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4703" from="770" to="771">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4704" from="771" to="772">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4705" from="772" to="773">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4706" from="773" to="774">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4707" from="774" to="775">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4708" from="775" to="776">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4709" from="776" to="777">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4710" from="777" to="778">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4711" from="778" to="779">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4712" from="779" to="780">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4713" from="780" to="781">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4714" from="781" to="782">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4715" from="782" to="783">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4716" from="783" to="784">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4717" from="784" to="785">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4718" from="785" to="786">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4719" from="786" to="787">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4720" from="787" to="788">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4721" from="788" to="789">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4722" from="789" to="790">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4723" from="790" to="791">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4724" from="791" to="792">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4725" from="792" to="793">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4726" from="793" to="794">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4727" from="794" to="795">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4728" from="795" to="796">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4729" from="796" to="797">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4730" from="797" to="798">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4731" from="798" to="799">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4732" from="799" to="800">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4733" from="800" to="801">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4734" from="801" to="802">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4735" from="802" to="803">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4736" from="803" to="804">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4737" from="804" to="805">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4738" from="805" to="806">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4739" from="806" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %acc3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc3_1"/></StgValue>
</operation>

<operation id="808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %n2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n2"/></StgValue>
</operation>

<operation id="809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:10 %trunc_ln25_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln25_1

]]></Node>
<StgValue><ssdm name="trunc_ln25_1_read"/></StgValue>
</operation>

<operation id="818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:11 %trunc_ln10_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln10

]]></Node>
<StgValue><ssdm name="trunc_ln10_read"/></StgValue>
</operation>

<operation id="819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:12 %tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:13 %add_ln106_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln106

]]></Node>
<StgValue><ssdm name="add_ln106_read"/></StgValue>
</operation>

<operation id="821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:14 %tmp_7 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty_55

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:15 %select_ln25_6_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln25_6

]]></Node>
<StgValue><ssdm name="select_ln25_6_read"/></StgValue>
</operation>

<operation id="823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:16 %select_ln25_5_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln25_5

]]></Node>
<StgValue><ssdm name="select_ln25_5_read"/></StgValue>
</operation>

<operation id="824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:17 %select_ln25_4_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln25_4

]]></Node>
<StgValue><ssdm name="select_ln25_4_read"/></StgValue>
</operation>

<operation id="825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:18 %select_ln25_3_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln25_3

]]></Node>
<StgValue><ssdm name="select_ln25_3_read"/></StgValue>
</operation>

<operation id="826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:19 %select_ln25_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln25_1

]]></Node>
<StgValue><ssdm name="select_ln25_1_read"/></StgValue>
</operation>

<operation id="827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %acc3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %acc3

]]></Node>
<StgValue><ssdm name="acc3_read"/></StgValue>
</operation>

<operation id="828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i6 0, i6 %n2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i32 %acc3_read, i32 %acc3_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:23 %br_ln0 = br void %VITIS_LOOP_195_15.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="831" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_195_15.i.i:0 %n2_1 = load i6 %n2

]]></Node>
<StgValue><ssdm name="n2_1"/></StgValue>
</operation>

<operation id="832" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_195_15.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="833" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_195_15.i.i:2 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="834" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_195_15.i.i:3 %br_ln193 = br i1 %tmp_8, void %VITIS_LOOP_195_15.split.i.i, void %for.end262.i.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="835" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:3 %lshr_ln5 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %n2_1, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="836" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:4 %zext_ln192 = zext i2 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="837" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:5 %zext_ln203 = zext i2 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="838" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:6 %mul_ln203 = mul i7 %zext_ln203, i7 25

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="839" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:7 %zext_ln203_1 = zext i7 %mul_ln203

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="840" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53"/></StgValue>
</operation>

<operation id="841" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:256 %win_addr = getelementptr i32 %win, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_addr"/></StgValue>
</operation>

<operation id="842" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:257 %win_1_addr = getelementptr i32 %win_1, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_1_addr"/></StgValue>
</operation>

<operation id="843" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:258 %win_2_addr = getelementptr i32 %win_2, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_2_addr"/></StgValue>
</operation>

<operation id="844" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:259 %win_3_addr = getelementptr i32 %win_3, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_3_addr"/></StgValue>
</operation>

<operation id="845" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:260 %win_4_addr = getelementptr i32 %win_4, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_4_addr"/></StgValue>
</operation>

<operation id="846" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:261 %win_5_addr = getelementptr i32 %win_5, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_5_addr"/></StgValue>
</operation>

<operation id="847" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:262 %win_6_addr = getelementptr i32 %win_6, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_6_addr"/></StgValue>
</operation>

<operation id="848" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:263 %win_7_addr = getelementptr i32 %win_7, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_7_addr"/></StgValue>
</operation>

<operation id="849" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:264 %win_8_addr = getelementptr i32 %win_8, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_8_addr"/></StgValue>
</operation>

<operation id="850" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:265 %win_9_addr = getelementptr i32 %win_9, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_9_addr"/></StgValue>
</operation>

<operation id="851" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:266 %win_10_addr = getelementptr i32 %win_10, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_10_addr"/></StgValue>
</operation>

<operation id="852" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:267 %win_11_addr = getelementptr i32 %win_11, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_11_addr"/></StgValue>
</operation>

<operation id="853" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:268 %win_12_addr = getelementptr i32 %win_12, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_12_addr"/></StgValue>
</operation>

<operation id="854" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:269 %win_13_addr = getelementptr i32 %win_13, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_13_addr"/></StgValue>
</operation>

<operation id="855" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:270 %win_14_addr = getelementptr i32 %win_14, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_14_addr"/></StgValue>
</operation>

<operation id="856" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:271 %win_15_addr = getelementptr i32 %win_15, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_15_addr"/></StgValue>
</operation>

<operation id="857" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:272 %win_16_addr = getelementptr i32 %win_16, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_16_addr"/></StgValue>
</operation>

<operation id="858" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:273 %win_17_addr = getelementptr i32 %win_17, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_17_addr"/></StgValue>
</operation>

<operation id="859" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:274 %win_18_addr = getelementptr i32 %win_18, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_18_addr"/></StgValue>
</operation>

<operation id="860" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:275 %win_19_addr = getelementptr i32 %win_19, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_19_addr"/></StgValue>
</operation>

<operation id="861" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:276 %win_20_addr = getelementptr i32 %win_20, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_20_addr"/></StgValue>
</operation>

<operation id="862" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:277 %win_21_addr = getelementptr i32 %win_21, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_21_addr"/></StgValue>
</operation>

<operation id="863" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:278 %win_22_addr = getelementptr i32 %win_22, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_22_addr"/></StgValue>
</operation>

<operation id="864" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:279 %win_23_addr = getelementptr i32 %win_23, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_23_addr"/></StgValue>
</operation>

<operation id="865" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:280 %win_24_addr = getelementptr i32 %win_24, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_24_addr"/></StgValue>
</operation>

<operation id="866" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:281 %win_load = load i2 %win_addr

]]></Node>
<StgValue><ssdm name="win_load"/></StgValue>
</operation>

<operation id="867" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:282 %win_1_load = load i2 %win_1_addr

]]></Node>
<StgValue><ssdm name="win_1_load"/></StgValue>
</operation>

<operation id="868" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:283 %win_2_load = load i2 %win_2_addr

]]></Node>
<StgValue><ssdm name="win_2_load"/></StgValue>
</operation>

<operation id="869" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:284 %win_3_load = load i2 %win_3_addr

]]></Node>
<StgValue><ssdm name="win_3_load"/></StgValue>
</operation>

<operation id="870" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:285 %win_4_load = load i2 %win_4_addr

]]></Node>
<StgValue><ssdm name="win_4_load"/></StgValue>
</operation>

<operation id="871" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:287 %win_5_load = load i2 %win_5_addr

]]></Node>
<StgValue><ssdm name="win_5_load"/></StgValue>
</operation>

<operation id="872" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:288 %win_6_load = load i2 %win_6_addr

]]></Node>
<StgValue><ssdm name="win_6_load"/></StgValue>
</operation>

<operation id="873" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:289 %win_7_load = load i2 %win_7_addr

]]></Node>
<StgValue><ssdm name="win_7_load"/></StgValue>
</operation>

<operation id="874" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:290 %win_8_load = load i2 %win_8_addr

]]></Node>
<StgValue><ssdm name="win_8_load"/></StgValue>
</operation>

<operation id="875" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:291 %win_9_load = load i2 %win_9_addr

]]></Node>
<StgValue><ssdm name="win_9_load"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:293 %win_10_load = load i2 %win_10_addr

]]></Node>
<StgValue><ssdm name="win_10_load"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:294 %win_11_load = load i2 %win_11_addr

]]></Node>
<StgValue><ssdm name="win_11_load"/></StgValue>
</operation>

<operation id="878" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:295 %win_12_load = load i2 %win_12_addr

]]></Node>
<StgValue><ssdm name="win_12_load"/></StgValue>
</operation>

<operation id="879" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:296 %win_13_load = load i2 %win_13_addr

]]></Node>
<StgValue><ssdm name="win_13_load"/></StgValue>
</operation>

<operation id="880" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:297 %win_14_load = load i2 %win_14_addr

]]></Node>
<StgValue><ssdm name="win_14_load"/></StgValue>
</operation>

<operation id="881" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:299 %win_15_load = load i2 %win_15_addr

]]></Node>
<StgValue><ssdm name="win_15_load"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:300 %win_16_load = load i2 %win_16_addr

]]></Node>
<StgValue><ssdm name="win_16_load"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:301 %win_17_load = load i2 %win_17_addr

]]></Node>
<StgValue><ssdm name="win_17_load"/></StgValue>
</operation>

<operation id="884" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:302 %win_18_load = load i2 %win_18_addr

]]></Node>
<StgValue><ssdm name="win_18_load"/></StgValue>
</operation>

<operation id="885" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:303 %win_19_load = load i2 %win_19_addr

]]></Node>
<StgValue><ssdm name="win_19_load"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:305 %win_20_load = load i2 %win_20_addr

]]></Node>
<StgValue><ssdm name="win_20_load"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:306 %win_21_load = load i2 %win_21_addr

]]></Node>
<StgValue><ssdm name="win_21_load"/></StgValue>
</operation>

<operation id="888" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:307 %win_22_load = load i2 %win_22_addr

]]></Node>
<StgValue><ssdm name="win_22_load"/></StgValue>
</operation>

<operation id="889" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:308 %win_23_load = load i2 %win_23_addr

]]></Node>
<StgValue><ssdm name="win_23_load"/></StgValue>
</operation>

<operation id="890" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:309 %win_24_load = load i2 %win_24_addr

]]></Node>
<StgValue><ssdm name="win_24_load"/></StgValue>
</operation>

<operation id="891" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:331 %icmp_ln25 = icmp_sgt  i11 %tmp_7, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="892" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:332 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln106_read, i32 9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="893" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:336 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253"/></StgValue>
</operation>

<operation id="894" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:356 %tmp_10 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %tmp_7, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="895" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:357 %icmp_ln25_1 = icmp_sgt  i10 %tmp_10, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_1"/></StgValue>
</operation>

<operation id="896" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:358 %icmp_ln25_2 = icmp_slt  i10 %add_ln106_read, i10 1

]]></Node>
<StgValue><ssdm name="icmp_ln25_2"/></StgValue>
</operation>

<operation id="897" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:381 %icmp_ln25_3 = icmp_sgt  i11 %tmp_7, i11 2

]]></Node>
<StgValue><ssdm name="icmp_ln25_3"/></StgValue>
</operation>

<operation id="898" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:382 %tmp_11 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %add_ln106_read, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="899" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:383 %icmp_ln25_4 = icmp_slt  i9 %tmp_11, i9 1

]]></Node>
<StgValue><ssdm name="icmp_ln25_4"/></StgValue>
</operation>

<operation id="900" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:406 %tmp_12 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %tmp_7, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="901" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:407 %icmp_ln25_5 = icmp_sgt  i9 %tmp_12, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_5"/></StgValue>
</operation>

<operation id="902" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:408 %icmp_ln25_6 = icmp_slt  i10 %add_ln106_read, i10 3

]]></Node>
<StgValue><ssdm name="icmp_ln25_6"/></StgValue>
</operation>

<operation id="903" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:431 %icmp_ln25_7 = icmp_sgt  i11 %tmp_7, i11 4

]]></Node>
<StgValue><ssdm name="icmp_ln25_7"/></StgValue>
</operation>

<operation id="904" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:432 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln106_read, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="905" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:433 %icmp_ln25_8 = icmp_slt  i8 %tmp_13, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln25_8"/></StgValue>
</operation>

<operation id="906" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1691 %add_ln193 = add i6 %n2_1, i6 8

]]></Node>
<StgValue><ssdm name="add_ln193"/></StgValue>
</operation>

<operation id="907" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1692 %store_ln193 = store i6 %add_ln193, i6 %n2

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="908" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end262.i.i.exitStub:0 %acc3_1_load_1 = load i32 %acc3_1

]]></Node>
<StgValue><ssdm name="acc3_1_load_1"/></StgValue>
</operation>

<operation id="909" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end262.i.i.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %acc3_1_out, i32 %acc3_1_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="910" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="0">
<![CDATA[
for.end262.i.i.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="911" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:281 %win_load = load i2 %win_addr

]]></Node>
<StgValue><ssdm name="win_load"/></StgValue>
</operation>

<operation id="912" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:282 %win_1_load = load i2 %win_1_addr

]]></Node>
<StgValue><ssdm name="win_1_load"/></StgValue>
</operation>

<operation id="913" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:283 %win_2_load = load i2 %win_2_addr

]]></Node>
<StgValue><ssdm name="win_2_load"/></StgValue>
</operation>

<operation id="914" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:284 %win_3_load = load i2 %win_3_addr

]]></Node>
<StgValue><ssdm name="win_3_load"/></StgValue>
</operation>

<operation id="915" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:285 %win_4_load = load i2 %win_4_addr

]]></Node>
<StgValue><ssdm name="win_4_load"/></StgValue>
</operation>

<operation id="916" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:286 %tmp_9_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_load, i32 %win_1_load, i32 %win_2_load, i32 %win_3_load, i32 %win_4_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>

<operation id="917" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:287 %win_5_load = load i2 %win_5_addr

]]></Node>
<StgValue><ssdm name="win_5_load"/></StgValue>
</operation>

<operation id="918" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:288 %win_6_load = load i2 %win_6_addr

]]></Node>
<StgValue><ssdm name="win_6_load"/></StgValue>
</operation>

<operation id="919" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:289 %win_7_load = load i2 %win_7_addr

]]></Node>
<StgValue><ssdm name="win_7_load"/></StgValue>
</operation>

<operation id="920" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:290 %win_8_load = load i2 %win_8_addr

]]></Node>
<StgValue><ssdm name="win_8_load"/></StgValue>
</operation>

<operation id="921" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:291 %win_9_load = load i2 %win_9_addr

]]></Node>
<StgValue><ssdm name="win_9_load"/></StgValue>
</operation>

<operation id="922" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:292 %tmp_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_5_load, i32 %win_6_load, i32 %win_7_load, i32 %win_8_load, i32 %win_9_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="923" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:293 %win_10_load = load i2 %win_10_addr

]]></Node>
<StgValue><ssdm name="win_10_load"/></StgValue>
</operation>

<operation id="924" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:294 %win_11_load = load i2 %win_11_addr

]]></Node>
<StgValue><ssdm name="win_11_load"/></StgValue>
</operation>

<operation id="925" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:295 %win_12_load = load i2 %win_12_addr

]]></Node>
<StgValue><ssdm name="win_12_load"/></StgValue>
</operation>

<operation id="926" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:296 %win_13_load = load i2 %win_13_addr

]]></Node>
<StgValue><ssdm name="win_13_load"/></StgValue>
</operation>

<operation id="927" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:297 %win_14_load = load i2 %win_14_addr

]]></Node>
<StgValue><ssdm name="win_14_load"/></StgValue>
</operation>

<operation id="928" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:298 %tmp_8_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_10_load, i32 %win_11_load, i32 %win_12_load, i32 %win_13_load, i32 %win_14_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>

<operation id="929" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:299 %win_15_load = load i2 %win_15_addr

]]></Node>
<StgValue><ssdm name="win_15_load"/></StgValue>
</operation>

<operation id="930" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:300 %win_16_load = load i2 %win_16_addr

]]></Node>
<StgValue><ssdm name="win_16_load"/></StgValue>
</operation>

<operation id="931" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:301 %win_17_load = load i2 %win_17_addr

]]></Node>
<StgValue><ssdm name="win_17_load"/></StgValue>
</operation>

<operation id="932" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:302 %win_18_load = load i2 %win_18_addr

]]></Node>
<StgValue><ssdm name="win_18_load"/></StgValue>
</operation>

<operation id="933" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:303 %win_19_load = load i2 %win_19_addr

]]></Node>
<StgValue><ssdm name="win_19_load"/></StgValue>
</operation>

<operation id="934" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:304 %tmp_10_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_15_load, i32 %win_16_load, i32 %win_17_load, i32 %win_18_load, i32 %win_19_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_10_i_i"/></StgValue>
</operation>

<operation id="935" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:305 %win_20_load = load i2 %win_20_addr

]]></Node>
<StgValue><ssdm name="win_20_load"/></StgValue>
</operation>

<operation id="936" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:306 %win_21_load = load i2 %win_21_addr

]]></Node>
<StgValue><ssdm name="win_21_load"/></StgValue>
</operation>

<operation id="937" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:307 %win_22_load = load i2 %win_22_addr

]]></Node>
<StgValue><ssdm name="win_22_load"/></StgValue>
</operation>

<operation id="938" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:308 %win_23_load = load i2 %win_23_addr

]]></Node>
<StgValue><ssdm name="win_23_load"/></StgValue>
</operation>

<operation id="939" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:309 %win_24_load = load i2 %win_24_addr

]]></Node>
<StgValue><ssdm name="win_24_load"/></StgValue>
</operation>

<operation id="940" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:310 %tmp_11_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_20_load, i32 %win_21_load, i32 %win_22_load, i32 %win_23_load, i32 %win_24_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_11_i_i"/></StgValue>
</operation>

<operation id="941" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:311 %tmp_12_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_load, i32 %win_1_load, i32 %win_2_load, i32 %win_3_load, i32 %win_4_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_12_i_i"/></StgValue>
</operation>

<operation id="942" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:312 %tmp_13_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_5_load, i32 %win_6_load, i32 %win_7_load, i32 %win_8_load, i32 %win_9_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_13_i_i"/></StgValue>
</operation>

<operation id="943" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:313 %tmp_14_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_10_load, i32 %win_11_load, i32 %win_12_load, i32 %win_13_load, i32 %win_14_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_14_i_i"/></StgValue>
</operation>

<operation id="944" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:314 %tmp_15_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_15_load, i32 %win_16_load, i32 %win_17_load, i32 %win_18_load, i32 %win_19_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_15_i_i"/></StgValue>
</operation>

<operation id="945" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:315 %tmp_16_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_20_load, i32 %win_21_load, i32 %win_22_load, i32 %win_23_load, i32 %win_24_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_16_i_i"/></StgValue>
</operation>

<operation id="946" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:316 %tmp_17_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_load, i32 %win_1_load, i32 %win_2_load, i32 %win_3_load, i32 %win_4_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="947" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:317 %tmp_18_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_5_load, i32 %win_6_load, i32 %win_7_load, i32 %win_8_load, i32 %win_9_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="948" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:318 %tmp_19_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_10_load, i32 %win_11_load, i32 %win_12_load, i32 %win_13_load, i32 %win_14_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="949" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:319 %tmp_20_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_15_load, i32 %win_16_load, i32 %win_17_load, i32 %win_18_load, i32 %win_19_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_20_i_i"/></StgValue>
</operation>

<operation id="950" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:320 %tmp_21_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_20_load, i32 %win_21_load, i32 %win_22_load, i32 %win_23_load, i32 %win_24_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_21_i_i"/></StgValue>
</operation>

<operation id="951" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:321 %tmp_22_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_load, i32 %win_1_load, i32 %win_2_load, i32 %win_3_load, i32 %win_4_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_22_i_i"/></StgValue>
</operation>

<operation id="952" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:322 %tmp_23_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_5_load, i32 %win_6_load, i32 %win_7_load, i32 %win_8_load, i32 %win_9_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_23_i_i"/></StgValue>
</operation>

<operation id="953" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:323 %tmp_24_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_10_load, i32 %win_11_load, i32 %win_12_load, i32 %win_13_load, i32 %win_14_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_24_i_i"/></StgValue>
</operation>

<operation id="954" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:324 %tmp_25_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_15_load, i32 %win_16_load, i32 %win_17_load, i32 %win_18_load, i32 %win_19_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_25_i_i"/></StgValue>
</operation>

<operation id="955" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:325 %tmp_26_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_20_load, i32 %win_21_load, i32 %win_22_load, i32 %win_23_load, i32 %win_24_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_26_i_i"/></StgValue>
</operation>

<operation id="956" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:326 %tmp_27_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_load, i32 %win_1_load, i32 %win_2_load, i32 %win_3_load, i32 %win_4_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_27_i_i"/></StgValue>
</operation>

<operation id="957" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:327 %tmp_28_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_5_load, i32 %win_6_load, i32 %win_7_load, i32 %win_8_load, i32 %win_9_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_28_i_i"/></StgValue>
</operation>

<operation id="958" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:328 %tmp_29_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_10_load, i32 %win_11_load, i32 %win_12_load, i32 %win_13_load, i32 %win_14_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_29_i_i"/></StgValue>
</operation>

<operation id="959" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:329 %tmp_30_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_15_load, i32 %win_16_load, i32 %win_17_load, i32 %win_18_load, i32 %win_19_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_30_i_i"/></StgValue>
</operation>

<operation id="960" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:330 %tmp_31_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_20_load, i32 %win_21_load, i32 %win_22_load, i32 %win_23_load, i32 %win_24_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_31_i_i"/></StgValue>
</operation>

<operation id="961" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:333 %add_ln25 = add i3 %tmp, i3 6

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="962" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:334 %select_ln25 = select i1 %tmp_9, i3 %add_ln25, i3 0

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="963" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:335 %select_ln25_2 = select i1 %icmp_ln25, i3 %tmp, i3 %select_ln25

]]></Node>
<StgValue><ssdm name="select_ln25_2"/></StgValue>
</operation>

<operation id="964" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:336 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253"/></StgValue>
</operation>

<operation id="965" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:337 %tmp_60_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_9_i_i, i32 %tmp_i_i, i32 %tmp_8_i_i, i32 %tmp_10_i_i, i32 %tmp_11_i_i, i3 %select_ln25_2

]]></Node>
<StgValue><ssdm name="tmp_60_i_i"/></StgValue>
</operation>

<operation id="966" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:341 %tmp_61_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_12_i_i, i32 %tmp_13_i_i, i32 %tmp_14_i_i, i32 %tmp_15_i_i, i32 %tmp_16_i_i, i3 %select_ln25_2

]]></Node>
<StgValue><ssdm name="tmp_61_i_i"/></StgValue>
</operation>

<operation id="967" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:345 %tmp_62_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_17_i_i, i32 %tmp_18_i_i, i32 %tmp_19_i_i, i32 %tmp_20_i_i, i32 %tmp_21_i_i, i3 %select_ln25_2

]]></Node>
<StgValue><ssdm name="tmp_62_i_i"/></StgValue>
</operation>

<operation id="968" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:349 %tmp_63_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_22_i_i, i32 %tmp_23_i_i, i32 %tmp_24_i_i, i32 %tmp_25_i_i, i32 %tmp_26_i_i, i3 %select_ln25_2

]]></Node>
<StgValue><ssdm name="tmp_63_i_i"/></StgValue>
</operation>

<operation id="969" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:353 %tmp_64_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_27_i_i, i32 %tmp_28_i_i, i32 %tmp_29_i_i, i32 %tmp_30_i_i, i32 %tmp_31_i_i, i3 %select_ln25_2

]]></Node>
<StgValue><ssdm name="tmp_64_i_i"/></StgValue>
</operation>

<operation id="970" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:359 %select_ln25_7 = select i1 %icmp_ln25_2, i3 %add_ln25, i3 1

]]></Node>
<StgValue><ssdm name="select_ln25_7"/></StgValue>
</operation>

<operation id="971" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:360 %select_ln25_8 = select i1 %icmp_ln25_1, i3 %tmp, i3 %select_ln25_7

]]></Node>
<StgValue><ssdm name="select_ln25_8"/></StgValue>
</operation>

<operation id="972" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:362 %tmp_60_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_9_i_i, i32 %tmp_i_i, i32 %tmp_8_i_i, i32 %tmp_10_i_i, i32 %tmp_11_i_i, i3 %select_ln25_8

]]></Node>
<StgValue><ssdm name="tmp_60_1_i_i"/></StgValue>
</operation>

<operation id="973" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:366 %tmp_61_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_12_i_i, i32 %tmp_13_i_i, i32 %tmp_14_i_i, i32 %tmp_15_i_i, i32 %tmp_16_i_i, i3 %select_ln25_8

]]></Node>
<StgValue><ssdm name="tmp_61_1_i_i"/></StgValue>
</operation>

<operation id="974" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:370 %tmp_62_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_17_i_i, i32 %tmp_18_i_i, i32 %tmp_19_i_i, i32 %tmp_20_i_i, i32 %tmp_21_i_i, i3 %select_ln25_8

]]></Node>
<StgValue><ssdm name="tmp_62_1_i_i"/></StgValue>
</operation>

<operation id="975" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:374 %tmp_63_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_22_i_i, i32 %tmp_23_i_i, i32 %tmp_24_i_i, i32 %tmp_25_i_i, i32 %tmp_26_i_i, i3 %select_ln25_8

]]></Node>
<StgValue><ssdm name="tmp_63_1_i_i"/></StgValue>
</operation>

<operation id="976" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:378 %tmp_64_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_27_i_i, i32 %tmp_28_i_i, i32 %tmp_29_i_i, i32 %tmp_30_i_i, i32 %tmp_31_i_i, i3 %select_ln25_8

]]></Node>
<StgValue><ssdm name="tmp_64_1_i_i"/></StgValue>
</operation>

<operation id="977" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:384 %select_ln25_9 = select i1 %icmp_ln25_4, i3 %add_ln25, i3 2

]]></Node>
<StgValue><ssdm name="select_ln25_9"/></StgValue>
</operation>

<operation id="978" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:385 %select_ln25_10 = select i1 %icmp_ln25_3, i3 %tmp, i3 %select_ln25_9

]]></Node>
<StgValue><ssdm name="select_ln25_10"/></StgValue>
</operation>

<operation id="979" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:387 %tmp_60_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_9_i_i, i32 %tmp_i_i, i32 %tmp_8_i_i, i32 %tmp_10_i_i, i32 %tmp_11_i_i, i3 %select_ln25_10

]]></Node>
<StgValue><ssdm name="tmp_60_2_i_i"/></StgValue>
</operation>

<operation id="980" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:391 %tmp_61_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_12_i_i, i32 %tmp_13_i_i, i32 %tmp_14_i_i, i32 %tmp_15_i_i, i32 %tmp_16_i_i, i3 %select_ln25_10

]]></Node>
<StgValue><ssdm name="tmp_61_2_i_i"/></StgValue>
</operation>

<operation id="981" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:395 %tmp_62_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_17_i_i, i32 %tmp_18_i_i, i32 %tmp_19_i_i, i32 %tmp_20_i_i, i32 %tmp_21_i_i, i3 %select_ln25_10

]]></Node>
<StgValue><ssdm name="tmp_62_2_i_i"/></StgValue>
</operation>

<operation id="982" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:399 %tmp_63_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_22_i_i, i32 %tmp_23_i_i, i32 %tmp_24_i_i, i32 %tmp_25_i_i, i32 %tmp_26_i_i, i3 %select_ln25_10

]]></Node>
<StgValue><ssdm name="tmp_63_2_i_i"/></StgValue>
</operation>

<operation id="983" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:403 %tmp_64_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_27_i_i, i32 %tmp_28_i_i, i32 %tmp_29_i_i, i32 %tmp_30_i_i, i32 %tmp_31_i_i, i3 %select_ln25_10

]]></Node>
<StgValue><ssdm name="tmp_64_2_i_i"/></StgValue>
</operation>

<operation id="984" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:409 %select_ln25_11 = select i1 %icmp_ln25_6, i3 %add_ln25, i3 3

]]></Node>
<StgValue><ssdm name="select_ln25_11"/></StgValue>
</operation>

<operation id="985" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:410 %select_ln25_12 = select i1 %icmp_ln25_5, i3 %tmp, i3 %select_ln25_11

]]></Node>
<StgValue><ssdm name="select_ln25_12"/></StgValue>
</operation>

<operation id="986" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:412 %tmp_60_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_9_i_i, i32 %tmp_i_i, i32 %tmp_8_i_i, i32 %tmp_10_i_i, i32 %tmp_11_i_i, i3 %select_ln25_12

]]></Node>
<StgValue><ssdm name="tmp_60_3_i_i"/></StgValue>
</operation>

<operation id="987" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:416 %tmp_61_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_12_i_i, i32 %tmp_13_i_i, i32 %tmp_14_i_i, i32 %tmp_15_i_i, i32 %tmp_16_i_i, i3 %select_ln25_12

]]></Node>
<StgValue><ssdm name="tmp_61_3_i_i"/></StgValue>
</operation>

<operation id="988" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:420 %tmp_62_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_17_i_i, i32 %tmp_18_i_i, i32 %tmp_19_i_i, i32 %tmp_20_i_i, i32 %tmp_21_i_i, i3 %select_ln25_12

]]></Node>
<StgValue><ssdm name="tmp_62_3_i_i"/></StgValue>
</operation>

<operation id="989" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:424 %tmp_63_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_22_i_i, i32 %tmp_23_i_i, i32 %tmp_24_i_i, i32 %tmp_25_i_i, i32 %tmp_26_i_i, i3 %select_ln25_12

]]></Node>
<StgValue><ssdm name="tmp_63_3_i_i"/></StgValue>
</operation>

<operation id="990" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:428 %tmp_64_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_27_i_i, i32 %tmp_28_i_i, i32 %tmp_29_i_i, i32 %tmp_30_i_i, i32 %tmp_31_i_i, i3 %select_ln25_12

]]></Node>
<StgValue><ssdm name="tmp_64_3_i_i"/></StgValue>
</operation>

<operation id="991" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:434 %select_ln25_13 = select i1 %icmp_ln25_8, i3 %add_ln25, i3 4

]]></Node>
<StgValue><ssdm name="select_ln25_13"/></StgValue>
</operation>

<operation id="992" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:435 %select_ln25_14 = select i1 %icmp_ln25_7, i3 %tmp, i3 %select_ln25_13

]]></Node>
<StgValue><ssdm name="select_ln25_14"/></StgValue>
</operation>

<operation id="993" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:437 %tmp_60_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_9_i_i, i32 %tmp_i_i, i32 %tmp_8_i_i, i32 %tmp_10_i_i, i32 %tmp_11_i_i, i3 %select_ln25_14

]]></Node>
<StgValue><ssdm name="tmp_60_4_i_i"/></StgValue>
</operation>

<operation id="994" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:441 %tmp_61_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_12_i_i, i32 %tmp_13_i_i, i32 %tmp_14_i_i, i32 %tmp_15_i_i, i32 %tmp_16_i_i, i3 %select_ln25_14

]]></Node>
<StgValue><ssdm name="tmp_61_4_i_i"/></StgValue>
</operation>

<operation id="995" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:445 %tmp_62_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_17_i_i, i32 %tmp_18_i_i, i32 %tmp_19_i_i, i32 %tmp_20_i_i, i32 %tmp_21_i_i, i3 %select_ln25_14

]]></Node>
<StgValue><ssdm name="tmp_62_4_i_i"/></StgValue>
</operation>

<operation id="996" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:449 %tmp_63_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_22_i_i, i32 %tmp_23_i_i, i32 %tmp_24_i_i, i32 %tmp_25_i_i, i32 %tmp_26_i_i, i3 %select_ln25_14

]]></Node>
<StgValue><ssdm name="tmp_63_4_i_i"/></StgValue>
</operation>

<operation id="997" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:453 %tmp_64_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_27_i_i, i32 %tmp_28_i_i, i32 %tmp_29_i_i, i32 %tmp_30_i_i, i32 %tmp_31_i_i, i3 %select_ln25_14

]]></Node>
<StgValue><ssdm name="tmp_64_4_i_i"/></StgValue>
</operation>

<operation id="998" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:531 %select_ln25_15 = select i1 %tmp_9, i3 %trunc_ln10_read, i3 0

]]></Node>
<StgValue><ssdm name="select_ln25_15"/></StgValue>
</operation>

<operation id="999" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:532 %select_ln25_16 = select i1 %icmp_ln25, i3 %trunc_ln25_1_read, i3 %select_ln25_15

]]></Node>
<StgValue><ssdm name="select_ln25_16"/></StgValue>
</operation>

<operation id="1000" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:553 %select_ln25_17 = select i1 %icmp_ln25_2, i3 %trunc_ln10_read, i3 1

]]></Node>
<StgValue><ssdm name="select_ln25_17"/></StgValue>
</operation>

<operation id="1001" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:554 %select_ln25_18 = select i1 %icmp_ln25_1, i3 %trunc_ln25_1_read, i3 %select_ln25_17

]]></Node>
<StgValue><ssdm name="select_ln25_18"/></StgValue>
</operation>

<operation id="1002" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:575 %select_ln25_19 = select i1 %icmp_ln25_4, i3 %trunc_ln10_read, i3 2

]]></Node>
<StgValue><ssdm name="select_ln25_19"/></StgValue>
</operation>

<operation id="1003" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:576 %select_ln25_20 = select i1 %icmp_ln25_3, i3 %trunc_ln25_1_read, i3 %select_ln25_19

]]></Node>
<StgValue><ssdm name="select_ln25_20"/></StgValue>
</operation>

<operation id="1004" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:597 %select_ln25_21 = select i1 %icmp_ln25_6, i3 %trunc_ln10_read, i3 3

]]></Node>
<StgValue><ssdm name="select_ln25_21"/></StgValue>
</operation>

<operation id="1005" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:598 %select_ln25_22 = select i1 %icmp_ln25_5, i3 %trunc_ln25_1_read, i3 %select_ln25_21

]]></Node>
<StgValue><ssdm name="select_ln25_22"/></StgValue>
</operation>

<operation id="1006" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:619 %select_ln25_23 = select i1 %icmp_ln25_8, i3 %trunc_ln10_read, i3 4

]]></Node>
<StgValue><ssdm name="select_ln25_23"/></StgValue>
</operation>

<operation id="1007" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:620 %select_ln25_24 = select i1 %icmp_ln25_7, i3 %trunc_ln25_1_read, i3 %select_ln25_23

]]></Node>
<StgValue><ssdm name="select_ln25_24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1008" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:338 %mul2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253, i32 %tmp_60_i_i

]]></Node>
<StgValue><ssdm name="mul2_i_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1009" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:338 %mul2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253, i32 %tmp_60_i_i

]]></Node>
<StgValue><ssdm name="mul2_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1010" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:9 %add_ln203 = add i7 %mul_ln203, i7 1

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="1011" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:10 %zext_ln203_2 = zext i7 %add_ln203

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="1012" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54"/></StgValue>
</operation>

<operation id="1013" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:338 %mul2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253, i32 %tmp_60_i_i

]]></Node>
<StgValue><ssdm name="mul2_i_i"/></StgValue>
</operation>

<operation id="1014" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:340 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1015" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:0 %acc3_1_load = load i32 %acc3_1

]]></Node>
<StgValue><ssdm name="acc3_1_load"/></StgValue>
</operation>

<operation id="1016" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:339 %acc3_4_i_i = fadd i32 %acc3_1_load, i32 %mul2_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_i_i"/></StgValue>
</operation>

<operation id="1017" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:340 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1018" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:339 %acc3_4_i_i = fadd i32 %acc3_1_load, i32 %mul2_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_i_i"/></StgValue>
</operation>

<operation id="1019" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:342 %mul252_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254, i32 %tmp_61_i_i

]]></Node>
<StgValue><ssdm name="mul252_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1020" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:339 %acc3_4_i_i = fadd i32 %acc3_1_load, i32 %mul2_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_i_i"/></StgValue>
</operation>

<operation id="1021" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:342 %mul252_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254, i32 %tmp_61_i_i

]]></Node>
<StgValue><ssdm name="mul252_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1022" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:12 %add_ln203_1 = add i7 %mul_ln203, i7 2

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="1023" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:13 %zext_ln203_3 = zext i7 %add_ln203_1

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="1024" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:14 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55"/></StgValue>
</operation>

<operation id="1025" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:339 %acc3_4_i_i = fadd i32 %acc3_1_load, i32 %mul2_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_i_i"/></StgValue>
</operation>

<operation id="1026" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:342 %mul252_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254, i32 %tmp_61_i_i

]]></Node>
<StgValue><ssdm name="mul252_i_i"/></StgValue>
</operation>

<operation id="1027" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:344 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1028" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:343 %acc3_5_i_i = fadd i32 %acc3_4_i_i, i32 %mul252_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_i_i"/></StgValue>
</operation>

<operation id="1029" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:344 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1030" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:343 %acc3_5_i_i = fadd i32 %acc3_4_i_i, i32 %mul252_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_i_i"/></StgValue>
</operation>

<operation id="1031" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:346 %mul252_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1032" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:343 %acc3_5_i_i = fadd i32 %acc3_4_i_i, i32 %mul252_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_i_i"/></StgValue>
</operation>

<operation id="1033" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:346 %mul252_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1034" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:15 %add_ln203_2 = add i7 %mul_ln203, i7 3

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="1035" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:16 %zext_ln203_4 = zext i7 %add_ln203_2

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="1036" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:17 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56"/></StgValue>
</operation>

<operation id="1037" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:343 %acc3_5_i_i = fadd i32 %acc3_4_i_i, i32 %mul252_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_i_i"/></StgValue>
</operation>

<operation id="1038" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:346 %mul252_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %tmp_62_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_i_i"/></StgValue>
</operation>

<operation id="1039" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:348 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1040" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:347 %acc3_6_i_i = fadd i32 %acc3_5_i_i, i32 %mul252_8_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_i_i"/></StgValue>
</operation>

<operation id="1041" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:348 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1042" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:347 %acc3_6_i_i = fadd i32 %acc3_5_i_i, i32 %mul252_8_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_i_i"/></StgValue>
</operation>

<operation id="1043" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:350 %mul252_9_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256, i32 %tmp_63_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1044" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:347 %acc3_6_i_i = fadd i32 %acc3_5_i_i, i32 %mul252_8_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_i_i"/></StgValue>
</operation>

<operation id="1045" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:350 %mul252_9_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256, i32 %tmp_63_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1046" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:18 %add_ln203_3 = add i7 %mul_ln203, i7 4

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="1047" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:19 %zext_ln203_5 = zext i7 %add_ln203_3

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="1048" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:20 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57"/></StgValue>
</operation>

<operation id="1049" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:347 %acc3_6_i_i = fadd i32 %acc3_5_i_i, i32 %mul252_8_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_i_i"/></StgValue>
</operation>

<operation id="1050" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:350 %mul252_9_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256, i32 %tmp_63_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_i_i"/></StgValue>
</operation>

<operation id="1051" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:352 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1052" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:351 %acc3_7_i_i = fadd i32 %acc3_6_i_i, i32 %mul252_9_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_i_i"/></StgValue>
</operation>

<operation id="1053" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:352 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1054" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:351 %acc3_7_i_i = fadd i32 %acc3_6_i_i, i32 %mul252_9_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_i_i"/></StgValue>
</operation>

<operation id="1055" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:354 %mul252_10_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257, i32 %tmp_64_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1056" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:351 %acc3_7_i_i = fadd i32 %acc3_6_i_i, i32 %mul252_9_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_i_i"/></StgValue>
</operation>

<operation id="1057" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:354 %mul252_10_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257, i32 %tmp_64_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1058" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:21 %add_ln203_4 = add i7 %mul_ln203, i7 5

]]></Node>
<StgValue><ssdm name="add_ln203_4"/></StgValue>
</operation>

<operation id="1059" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:22 %zext_ln203_6 = zext i7 %add_ln203_4

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="1060" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:23 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58"/></StgValue>
</operation>

<operation id="1061" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:351 %acc3_7_i_i = fadd i32 %acc3_6_i_i, i32 %mul252_9_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_i_i"/></StgValue>
</operation>

<operation id="1062" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:354 %mul252_10_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257, i32 %tmp_64_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_i_i"/></StgValue>
</operation>

<operation id="1063" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:361 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1064" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:355 %acc3_2_i_i = fadd i32 %acc3_7_i_i, i32 %mul252_10_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_i_i"/></StgValue>
</operation>

<operation id="1065" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:361 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1066" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:355 %acc3_2_i_i = fadd i32 %acc3_7_i_i, i32 %mul252_10_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_i_i"/></StgValue>
</operation>

<operation id="1067" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:363 %mul2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258, i32 %tmp_60_1_i_i

]]></Node>
<StgValue><ssdm name="mul2_1_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1068" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:355 %acc3_2_i_i = fadd i32 %acc3_7_i_i, i32 %mul252_10_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_i_i"/></StgValue>
</operation>

<operation id="1069" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:363 %mul2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258, i32 %tmp_60_1_i_i

]]></Node>
<StgValue><ssdm name="mul2_1_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1070" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:24 %add_ln203_5 = add i7 %mul_ln203, i7 6

]]></Node>
<StgValue><ssdm name="add_ln203_5"/></StgValue>
</operation>

<operation id="1071" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:25 %zext_ln203_7 = zext i7 %add_ln203_5

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="1072" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:26 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59"/></StgValue>
</operation>

<operation id="1073" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:355 %acc3_2_i_i = fadd i32 %acc3_7_i_i, i32 %mul252_10_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_i_i"/></StgValue>
</operation>

<operation id="1074" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:363 %mul2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258, i32 %tmp_60_1_i_i

]]></Node>
<StgValue><ssdm name="mul2_1_i_i"/></StgValue>
</operation>

<operation id="1075" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:365 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1076" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:364 %acc3_4_1_i_i = fadd i32 %acc3_2_i_i, i32 %mul2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_1_i_i"/></StgValue>
</operation>

<operation id="1077" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:365 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1078" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:364 %acc3_4_1_i_i = fadd i32 %acc3_2_i_i, i32 %mul2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_1_i_i"/></StgValue>
</operation>

<operation id="1079" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:367 %mul252_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %tmp_61_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_i_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1080" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:364 %acc3_4_1_i_i = fadd i32 %acc3_2_i_i, i32 %mul2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_1_i_i"/></StgValue>
</operation>

<operation id="1081" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:367 %mul252_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %tmp_61_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_i_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1082" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:27 %add_ln203_6 = add i7 %mul_ln203, i7 7

]]></Node>
<StgValue><ssdm name="add_ln203_6"/></StgValue>
</operation>

<operation id="1083" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:28 %zext_ln203_8 = zext i7 %add_ln203_6

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="1084" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:29 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60"/></StgValue>
</operation>

<operation id="1085" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:364 %acc3_4_1_i_i = fadd i32 %acc3_2_i_i, i32 %mul2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_1_i_i"/></StgValue>
</operation>

<operation id="1086" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:367 %mul252_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %tmp_61_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_i_i"/></StgValue>
</operation>

<operation id="1087" st_id="30" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:369 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1088" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:368 %acc3_5_1_i_i = fadd i32 %acc3_4_1_i_i, i32 %mul252_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_1_i_i"/></StgValue>
</operation>

<operation id="1089" st_id="31" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:369 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1090" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:368 %acc3_5_1_i_i = fadd i32 %acc3_4_1_i_i, i32 %mul252_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_1_i_i"/></StgValue>
</operation>

<operation id="1091" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:371 %mul252_8_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260, i32 %tmp_62_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_1_i_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1092" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:368 %acc3_5_1_i_i = fadd i32 %acc3_4_1_i_i, i32 %mul252_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_1_i_i"/></StgValue>
</operation>

<operation id="1093" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:371 %mul252_8_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260, i32 %tmp_62_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_1_i_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1094" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:30 %add_ln203_7 = add i7 %mul_ln203, i7 8

]]></Node>
<StgValue><ssdm name="add_ln203_7"/></StgValue>
</operation>

<operation id="1095" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:31 %zext_ln203_9 = zext i7 %add_ln203_7

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="1096" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61"/></StgValue>
</operation>

<operation id="1097" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:368 %acc3_5_1_i_i = fadd i32 %acc3_4_1_i_i, i32 %mul252_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_1_i_i"/></StgValue>
</operation>

<operation id="1098" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:371 %mul252_8_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260, i32 %tmp_62_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_1_i_i"/></StgValue>
</operation>

<operation id="1099" st_id="34" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:373 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1100" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:372 %acc3_6_1_i_i = fadd i32 %acc3_5_1_i_i, i32 %mul252_8_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_1_i_i"/></StgValue>
</operation>

<operation id="1101" st_id="35" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:373 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1102" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:372 %acc3_6_1_i_i = fadd i32 %acc3_5_1_i_i, i32 %mul252_8_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_1_i_i"/></StgValue>
</operation>

<operation id="1103" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:375 %mul252_9_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261, i32 %tmp_63_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_1_i_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1104" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:372 %acc3_6_1_i_i = fadd i32 %acc3_5_1_i_i, i32 %mul252_8_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_1_i_i"/></StgValue>
</operation>

<operation id="1105" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:375 %mul252_9_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261, i32 %tmp_63_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_1_i_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1106" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:33 %add_ln203_8 = add i7 %mul_ln203, i7 9

]]></Node>
<StgValue><ssdm name="add_ln203_8"/></StgValue>
</operation>

<operation id="1107" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:34 %zext_ln203_10 = zext i7 %add_ln203_8

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="1108" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:35 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_10

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62"/></StgValue>
</operation>

<operation id="1109" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:372 %acc3_6_1_i_i = fadd i32 %acc3_5_1_i_i, i32 %mul252_8_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_1_i_i"/></StgValue>
</operation>

<operation id="1110" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:375 %mul252_9_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261, i32 %tmp_63_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_1_i_i"/></StgValue>
</operation>

<operation id="1111" st_id="38" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:377 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1112" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:376 %acc3_7_1_i_i = fadd i32 %acc3_6_1_i_i, i32 %mul252_9_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_1_i_i"/></StgValue>
</operation>

<operation id="1113" st_id="39" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:377 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1114" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:376 %acc3_7_1_i_i = fadd i32 %acc3_6_1_i_i, i32 %mul252_9_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_1_i_i"/></StgValue>
</operation>

<operation id="1115" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:379 %mul252_10_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262, i32 %tmp_64_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_1_i_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1116" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:376 %acc3_7_1_i_i = fadd i32 %acc3_6_1_i_i, i32 %mul252_9_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_1_i_i"/></StgValue>
</operation>

<operation id="1117" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:379 %mul252_10_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262, i32 %tmp_64_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_1_i_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1118" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:36 %add_ln203_9 = add i7 %mul_ln203, i7 10

]]></Node>
<StgValue><ssdm name="add_ln203_9"/></StgValue>
</operation>

<operation id="1119" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:37 %zext_ln203_11 = zext i7 %add_ln203_9

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="1120" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:38 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_11

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63"/></StgValue>
</operation>

<operation id="1121" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:376 %acc3_7_1_i_i = fadd i32 %acc3_6_1_i_i, i32 %mul252_9_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_1_i_i"/></StgValue>
</operation>

<operation id="1122" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:379 %mul252_10_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262, i32 %tmp_64_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_1_i_i"/></StgValue>
</operation>

<operation id="1123" st_id="42" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:386 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1124" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:380 %acc3_2_1_i_i = fadd i32 %acc3_7_1_i_i, i32 %mul252_10_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_1_i_i"/></StgValue>
</operation>

<operation id="1125" st_id="43" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:386 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1126" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:380 %acc3_2_1_i_i = fadd i32 %acc3_7_1_i_i, i32 %mul252_10_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_1_i_i"/></StgValue>
</operation>

<operation id="1127" st_id="44" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:388 %mul2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263, i32 %tmp_60_2_i_i

]]></Node>
<StgValue><ssdm name="mul2_2_i_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1128" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:380 %acc3_2_1_i_i = fadd i32 %acc3_7_1_i_i, i32 %mul252_10_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_1_i_i"/></StgValue>
</operation>

<operation id="1129" st_id="45" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:388 %mul2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263, i32 %tmp_60_2_i_i

]]></Node>
<StgValue><ssdm name="mul2_2_i_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1130" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:39 %add_ln203_10 = add i7 %mul_ln203, i7 11

]]></Node>
<StgValue><ssdm name="add_ln203_10"/></StgValue>
</operation>

<operation id="1131" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:40 %zext_ln203_12 = zext i7 %add_ln203_10

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="1132" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:41 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_12

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64"/></StgValue>
</operation>

<operation id="1133" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:380 %acc3_2_1_i_i = fadd i32 %acc3_7_1_i_i, i32 %mul252_10_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_1_i_i"/></StgValue>
</operation>

<operation id="1134" st_id="46" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:388 %mul2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263, i32 %tmp_60_2_i_i

]]></Node>
<StgValue><ssdm name="mul2_2_i_i"/></StgValue>
</operation>

<operation id="1135" st_id="46" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:390 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1136" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:389 %acc3_4_2_i_i = fadd i32 %acc3_2_1_i_i, i32 %mul2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_2_i_i"/></StgValue>
</operation>

<operation id="1137" st_id="47" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:390 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_64

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1138" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:389 %acc3_4_2_i_i = fadd i32 %acc3_2_1_i_i, i32 %mul2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_2_i_i"/></StgValue>
</operation>

<operation id="1139" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:392 %mul252_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264, i32 %tmp_61_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_i_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1140" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:389 %acc3_4_2_i_i = fadd i32 %acc3_2_1_i_i, i32 %mul2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_2_i_i"/></StgValue>
</operation>

<operation id="1141" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:392 %mul252_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264, i32 %tmp_61_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_i_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1142" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:42 %add_ln203_11 = add i7 %mul_ln203, i7 12

]]></Node>
<StgValue><ssdm name="add_ln203_11"/></StgValue>
</operation>

<operation id="1143" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:43 %zext_ln203_13 = zext i7 %add_ln203_11

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="1144" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:44 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_13

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65"/></StgValue>
</operation>

<operation id="1145" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:389 %acc3_4_2_i_i = fadd i32 %acc3_2_1_i_i, i32 %mul2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_2_i_i"/></StgValue>
</operation>

<operation id="1146" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:392 %mul252_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264, i32 %tmp_61_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_i_i"/></StgValue>
</operation>

<operation id="1147" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:394 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1148" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:393 %acc3_5_2_i_i = fadd i32 %acc3_4_2_i_i, i32 %mul252_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_2_i_i"/></StgValue>
</operation>

<operation id="1149" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:394 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1150" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:393 %acc3_5_2_i_i = fadd i32 %acc3_4_2_i_i, i32 %mul252_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_2_i_i"/></StgValue>
</operation>

<operation id="1151" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:396 %mul252_8_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265, i32 %tmp_62_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_2_i_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1152" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:393 %acc3_5_2_i_i = fadd i32 %acc3_4_2_i_i, i32 %mul252_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_2_i_i"/></StgValue>
</operation>

<operation id="1153" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:396 %mul252_8_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265, i32 %tmp_62_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_2_i_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1154" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:45 %add_ln203_12 = add i7 %mul_ln203, i7 13

]]></Node>
<StgValue><ssdm name="add_ln203_12"/></StgValue>
</operation>

<operation id="1155" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:46 %zext_ln203_14 = zext i7 %add_ln203_12

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="1156" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:47 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66"/></StgValue>
</operation>

<operation id="1157" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:393 %acc3_5_2_i_i = fadd i32 %acc3_4_2_i_i, i32 %mul252_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_2_i_i"/></StgValue>
</operation>

<operation id="1158" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:396 %mul252_8_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265, i32 %tmp_62_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_2_i_i"/></StgValue>
</operation>

<operation id="1159" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:398 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1160" st_id="55" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:397 %acc3_6_2_i_i = fadd i32 %acc3_5_2_i_i, i32 %mul252_8_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_2_i_i"/></StgValue>
</operation>

<operation id="1161" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:398 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1162" st_id="56" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:397 %acc3_6_2_i_i = fadd i32 %acc3_5_2_i_i, i32 %mul252_8_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_2_i_i"/></StgValue>
</operation>

<operation id="1163" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:400 %mul252_9_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266, i32 %tmp_63_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_2_i_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1164" st_id="57" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:397 %acc3_6_2_i_i = fadd i32 %acc3_5_2_i_i, i32 %mul252_8_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_2_i_i"/></StgValue>
</operation>

<operation id="1165" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:400 %mul252_9_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266, i32 %tmp_63_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_2_i_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1166" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:48 %add_ln203_13 = add i7 %mul_ln203, i7 14

]]></Node>
<StgValue><ssdm name="add_ln203_13"/></StgValue>
</operation>

<operation id="1167" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:49 %zext_ln203_15 = zext i7 %add_ln203_13

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="1168" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:50 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67"/></StgValue>
</operation>

<operation id="1169" st_id="58" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:397 %acc3_6_2_i_i = fadd i32 %acc3_5_2_i_i, i32 %mul252_8_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_2_i_i"/></StgValue>
</operation>

<operation id="1170" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:400 %mul252_9_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266, i32 %tmp_63_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_2_i_i"/></StgValue>
</operation>

<operation id="1171" st_id="58" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:402 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1172" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:401 %acc3_7_2_i_i = fadd i32 %acc3_6_2_i_i, i32 %mul252_9_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_2_i_i"/></StgValue>
</operation>

<operation id="1173" st_id="59" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:402 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1174" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:401 %acc3_7_2_i_i = fadd i32 %acc3_6_2_i_i, i32 %mul252_9_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_2_i_i"/></StgValue>
</operation>

<operation id="1175" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:404 %mul252_10_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267, i32 %tmp_64_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_2_i_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1176" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:401 %acc3_7_2_i_i = fadd i32 %acc3_6_2_i_i, i32 %mul252_9_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_2_i_i"/></StgValue>
</operation>

<operation id="1177" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:404 %mul252_10_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267, i32 %tmp_64_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_2_i_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1178" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:51 %add_ln203_14 = add i7 %mul_ln203, i7 15

]]></Node>
<StgValue><ssdm name="add_ln203_14"/></StgValue>
</operation>

<operation id="1179" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:52 %zext_ln203_16 = zext i7 %add_ln203_14

]]></Node>
<StgValue><ssdm name="zext_ln203_16"/></StgValue>
</operation>

<operation id="1180" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:53 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_16

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68"/></StgValue>
</operation>

<operation id="1181" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:401 %acc3_7_2_i_i = fadd i32 %acc3_6_2_i_i, i32 %mul252_9_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_2_i_i"/></StgValue>
</operation>

<operation id="1182" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:404 %mul252_10_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267, i32 %tmp_64_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_2_i_i"/></StgValue>
</operation>

<operation id="1183" st_id="62" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:411 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1184" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:405 %acc3_2_2_i_i = fadd i32 %acc3_7_2_i_i, i32 %mul252_10_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_2_i_i"/></StgValue>
</operation>

<operation id="1185" st_id="63" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:411 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1186" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:405 %acc3_2_2_i_i = fadd i32 %acc3_7_2_i_i, i32 %mul252_10_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_2_i_i"/></StgValue>
</operation>

<operation id="1187" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:413 %mul2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268, i32 %tmp_60_3_i_i

]]></Node>
<StgValue><ssdm name="mul2_3_i_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1188" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:405 %acc3_2_2_i_i = fadd i32 %acc3_7_2_i_i, i32 %mul252_10_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_2_i_i"/></StgValue>
</operation>

<operation id="1189" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:413 %mul2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268, i32 %tmp_60_3_i_i

]]></Node>
<StgValue><ssdm name="mul2_3_i_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1190" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:54 %add_ln203_15 = add i7 %mul_ln203, i7 16

]]></Node>
<StgValue><ssdm name="add_ln203_15"/></StgValue>
</operation>

<operation id="1191" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:55 %zext_ln203_17 = zext i7 %add_ln203_15

]]></Node>
<StgValue><ssdm name="zext_ln203_17"/></StgValue>
</operation>

<operation id="1192" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:56 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_69 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_17

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_69"/></StgValue>
</operation>

<operation id="1193" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:405 %acc3_2_2_i_i = fadd i32 %acc3_7_2_i_i, i32 %mul252_10_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_2_i_i"/></StgValue>
</operation>

<operation id="1194" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:413 %mul2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268, i32 %tmp_60_3_i_i

]]></Node>
<StgValue><ssdm name="mul2_3_i_i"/></StgValue>
</operation>

<operation id="1195" st_id="66" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:415 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_69

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1196" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:414 %acc3_4_3_i_i = fadd i32 %acc3_2_2_i_i, i32 %mul2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_3_i_i"/></StgValue>
</operation>

<operation id="1197" st_id="67" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:415 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_69

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1198" st_id="68" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:414 %acc3_4_3_i_i = fadd i32 %acc3_2_2_i_i, i32 %mul2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_3_i_i"/></StgValue>
</operation>

<operation id="1199" st_id="68" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:417 %mul252_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269, i32 %tmp_61_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_i_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1200" st_id="69" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:414 %acc3_4_3_i_i = fadd i32 %acc3_2_2_i_i, i32 %mul2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_3_i_i"/></StgValue>
</operation>

<operation id="1201" st_id="69" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:417 %mul252_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269, i32 %tmp_61_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_i_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1202" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:57 %add_ln203_16 = add i7 %mul_ln203, i7 17

]]></Node>
<StgValue><ssdm name="add_ln203_16"/></StgValue>
</operation>

<operation id="1203" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:58 %zext_ln203_18 = zext i7 %add_ln203_16

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="1204" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:59 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_70 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_70"/></StgValue>
</operation>

<operation id="1205" st_id="70" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:414 %acc3_4_3_i_i = fadd i32 %acc3_2_2_i_i, i32 %mul2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_3_i_i"/></StgValue>
</operation>

<operation id="1206" st_id="70" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:417 %mul252_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269, i32 %tmp_61_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_i_i"/></StgValue>
</operation>

<operation id="1207" st_id="70" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:419 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_70

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1208" st_id="71" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:418 %acc3_5_3_i_i = fadd i32 %acc3_4_3_i_i, i32 %mul252_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_3_i_i"/></StgValue>
</operation>

<operation id="1209" st_id="71" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:419 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_70

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1210" st_id="72" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:418 %acc3_5_3_i_i = fadd i32 %acc3_4_3_i_i, i32 %mul252_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_3_i_i"/></StgValue>
</operation>

<operation id="1211" st_id="72" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:421 %mul252_8_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270, i32 %tmp_62_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_3_i_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1212" st_id="73" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:418 %acc3_5_3_i_i = fadd i32 %acc3_4_3_i_i, i32 %mul252_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_3_i_i"/></StgValue>
</operation>

<operation id="1213" st_id="73" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:421 %mul252_8_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270, i32 %tmp_62_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_3_i_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1214" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:60 %add_ln203_17 = add i7 %mul_ln203, i7 18

]]></Node>
<StgValue><ssdm name="add_ln203_17"/></StgValue>
</operation>

<operation id="1215" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:61 %zext_ln203_19 = zext i7 %add_ln203_17

]]></Node>
<StgValue><ssdm name="zext_ln203_19"/></StgValue>
</operation>

<operation id="1216" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:62 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_71 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_19

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_71"/></StgValue>
</operation>

<operation id="1217" st_id="74" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:418 %acc3_5_3_i_i = fadd i32 %acc3_4_3_i_i, i32 %mul252_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_3_i_i"/></StgValue>
</operation>

<operation id="1218" st_id="74" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:421 %mul252_8_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270, i32 %tmp_62_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_3_i_i"/></StgValue>
</operation>

<operation id="1219" st_id="74" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:423 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_71

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1220" st_id="75" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:422 %acc3_6_3_i_i = fadd i32 %acc3_5_3_i_i, i32 %mul252_8_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_3_i_i"/></StgValue>
</operation>

<operation id="1221" st_id="75" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:423 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_71

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1222" st_id="76" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:422 %acc3_6_3_i_i = fadd i32 %acc3_5_3_i_i, i32 %mul252_8_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_3_i_i"/></StgValue>
</operation>

<operation id="1223" st_id="76" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:425 %mul252_9_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271, i32 %tmp_63_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_3_i_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1224" st_id="77" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:422 %acc3_6_3_i_i = fadd i32 %acc3_5_3_i_i, i32 %mul252_8_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_3_i_i"/></StgValue>
</operation>

<operation id="1225" st_id="77" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:425 %mul252_9_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271, i32 %tmp_63_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_3_i_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1226" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:63 %add_ln203_18 = add i7 %mul_ln203, i7 19

]]></Node>
<StgValue><ssdm name="add_ln203_18"/></StgValue>
</operation>

<operation id="1227" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:64 %zext_ln203_20 = zext i7 %add_ln203_18

]]></Node>
<StgValue><ssdm name="zext_ln203_20"/></StgValue>
</operation>

<operation id="1228" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:65 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_20

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72"/></StgValue>
</operation>

<operation id="1229" st_id="78" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:422 %acc3_6_3_i_i = fadd i32 %acc3_5_3_i_i, i32 %mul252_8_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_3_i_i"/></StgValue>
</operation>

<operation id="1230" st_id="78" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:425 %mul252_9_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271, i32 %tmp_63_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_3_i_i"/></StgValue>
</operation>

<operation id="1231" st_id="78" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:427 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1232" st_id="79" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:426 %acc3_7_3_i_i = fadd i32 %acc3_6_3_i_i, i32 %mul252_9_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_3_i_i"/></StgValue>
</operation>

<operation id="1233" st_id="79" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:427 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_72

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1234" st_id="80" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:426 %acc3_7_3_i_i = fadd i32 %acc3_6_3_i_i, i32 %mul252_9_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_3_i_i"/></StgValue>
</operation>

<operation id="1235" st_id="80" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:429 %mul252_10_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272, i32 %tmp_64_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_3_i_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1236" st_id="81" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:426 %acc3_7_3_i_i = fadd i32 %acc3_6_3_i_i, i32 %mul252_9_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_3_i_i"/></StgValue>
</operation>

<operation id="1237" st_id="81" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:429 %mul252_10_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272, i32 %tmp_64_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_3_i_i"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1238" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:66 %add_ln203_19 = add i7 %mul_ln203, i7 20

]]></Node>
<StgValue><ssdm name="add_ln203_19"/></StgValue>
</operation>

<operation id="1239" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:67 %zext_ln203_21 = zext i7 %add_ln203_19

]]></Node>
<StgValue><ssdm name="zext_ln203_21"/></StgValue>
</operation>

<operation id="1240" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:68 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_21

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73"/></StgValue>
</operation>

<operation id="1241" st_id="82" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:426 %acc3_7_3_i_i = fadd i32 %acc3_6_3_i_i, i32 %mul252_9_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_3_i_i"/></StgValue>
</operation>

<operation id="1242" st_id="82" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:429 %mul252_10_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272, i32 %tmp_64_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_3_i_i"/></StgValue>
</operation>

<operation id="1243" st_id="82" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:436 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1244" st_id="83" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:430 %acc3_2_3_i_i = fadd i32 %acc3_7_3_i_i, i32 %mul252_10_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_3_i_i"/></StgValue>
</operation>

<operation id="1245" st_id="83" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:436 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_73

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1246" st_id="84" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:430 %acc3_2_3_i_i = fadd i32 %acc3_7_3_i_i, i32 %mul252_10_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_3_i_i"/></StgValue>
</operation>

<operation id="1247" st_id="84" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:438 %mul2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273, i32 %tmp_60_4_i_i

]]></Node>
<StgValue><ssdm name="mul2_4_i_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1248" st_id="85" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:430 %acc3_2_3_i_i = fadd i32 %acc3_7_3_i_i, i32 %mul252_10_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_3_i_i"/></StgValue>
</operation>

<operation id="1249" st_id="85" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:438 %mul2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273, i32 %tmp_60_4_i_i

]]></Node>
<StgValue><ssdm name="mul2_4_i_i"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1250" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:69 %add_ln203_20 = add i7 %mul_ln203, i7 21

]]></Node>
<StgValue><ssdm name="add_ln203_20"/></StgValue>
</operation>

<operation id="1251" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:70 %zext_ln203_22 = zext i7 %add_ln203_20

]]></Node>
<StgValue><ssdm name="zext_ln203_22"/></StgValue>
</operation>

<operation id="1252" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:71 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74"/></StgValue>
</operation>

<operation id="1253" st_id="86" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:430 %acc3_2_3_i_i = fadd i32 %acc3_7_3_i_i, i32 %mul252_10_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_3_i_i"/></StgValue>
</operation>

<operation id="1254" st_id="86" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:438 %mul2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273, i32 %tmp_60_4_i_i

]]></Node>
<StgValue><ssdm name="mul2_4_i_i"/></StgValue>
</operation>

<operation id="1255" st_id="86" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:440 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1256" st_id="87" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:439 %acc3_4_4_i_i = fadd i32 %acc3_2_3_i_i, i32 %mul2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_4_i_i"/></StgValue>
</operation>

<operation id="1257" st_id="87" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:440 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_74

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1258" st_id="88" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:439 %acc3_4_4_i_i = fadd i32 %acc3_2_3_i_i, i32 %mul2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_4_i_i"/></StgValue>
</operation>

<operation id="1259" st_id="88" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:442 %mul252_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274, i32 %tmp_61_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_i_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1260" st_id="89" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:439 %acc3_4_4_i_i = fadd i32 %acc3_2_3_i_i, i32 %mul2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_4_i_i"/></StgValue>
</operation>

<operation id="1261" st_id="89" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:442 %mul252_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274, i32 %tmp_61_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_i_i"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1262" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:72 %add_ln203_21 = add i7 %mul_ln203, i7 22

]]></Node>
<StgValue><ssdm name="add_ln203_21"/></StgValue>
</operation>

<operation id="1263" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:73 %zext_ln203_23 = zext i7 %add_ln203_21

]]></Node>
<StgValue><ssdm name="zext_ln203_23"/></StgValue>
</operation>

<operation id="1264" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:74 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_23

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75"/></StgValue>
</operation>

<operation id="1265" st_id="90" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:439 %acc3_4_4_i_i = fadd i32 %acc3_2_3_i_i, i32 %mul2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_4_4_i_i"/></StgValue>
</operation>

<operation id="1266" st_id="90" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:442 %mul252_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274, i32 %tmp_61_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_i_i"/></StgValue>
</operation>

<operation id="1267" st_id="90" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:444 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1268" st_id="91" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:443 %acc3_5_4_i_i = fadd i32 %acc3_4_4_i_i, i32 %mul252_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_4_i_i"/></StgValue>
</operation>

<operation id="1269" st_id="91" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:444 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_75

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1270" st_id="92" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:443 %acc3_5_4_i_i = fadd i32 %acc3_4_4_i_i, i32 %mul252_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_4_i_i"/></StgValue>
</operation>

<operation id="1271" st_id="92" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:446 %mul252_8_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275, i32 %tmp_62_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_4_i_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1272" st_id="93" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:443 %acc3_5_4_i_i = fadd i32 %acc3_4_4_i_i, i32 %mul252_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_4_i_i"/></StgValue>
</operation>

<operation id="1273" st_id="93" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:446 %mul252_8_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275, i32 %tmp_62_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_4_i_i"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1274" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:75 %add_ln203_22 = add i7 %mul_ln203, i7 23

]]></Node>
<StgValue><ssdm name="add_ln203_22"/></StgValue>
</operation>

<operation id="1275" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:76 %zext_ln203_24 = zext i7 %add_ln203_22

]]></Node>
<StgValue><ssdm name="zext_ln203_24"/></StgValue>
</operation>

<operation id="1276" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:77 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_24

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76"/></StgValue>
</operation>

<operation id="1277" st_id="94" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:443 %acc3_5_4_i_i = fadd i32 %acc3_4_4_i_i, i32 %mul252_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_5_4_i_i"/></StgValue>
</operation>

<operation id="1278" st_id="94" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:446 %mul252_8_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275, i32 %tmp_62_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_8_4_i_i"/></StgValue>
</operation>

<operation id="1279" st_id="94" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:448 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1280" st_id="95" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:447 %acc3_6_4_i_i = fadd i32 %acc3_5_4_i_i, i32 %mul252_8_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_4_i_i"/></StgValue>
</operation>

<operation id="1281" st_id="95" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:448 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_76

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1282" st_id="96" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:447 %acc3_6_4_i_i = fadd i32 %acc3_5_4_i_i, i32 %mul252_8_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_4_i_i"/></StgValue>
</operation>

<operation id="1283" st_id="96" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:450 %mul252_9_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276, i32 %tmp_63_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_4_i_i"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1284" st_id="97" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:447 %acc3_6_4_i_i = fadd i32 %acc3_5_4_i_i, i32 %mul252_8_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_4_i_i"/></StgValue>
</operation>

<operation id="1285" st_id="97" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:450 %mul252_9_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276, i32 %tmp_63_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_4_i_i"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1286" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:78 %add_ln203_23 = add i7 %mul_ln203, i7 24

]]></Node>
<StgValue><ssdm name="add_ln203_23"/></StgValue>
</operation>

<operation id="1287" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:79 %zext_ln203_25 = zext i7 %add_ln203_23

]]></Node>
<StgValue><ssdm name="zext_ln203_25"/></StgValue>
</operation>

<operation id="1288" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:80 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln203_25

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77"/></StgValue>
</operation>

<operation id="1289" st_id="98" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:447 %acc3_6_4_i_i = fadd i32 %acc3_5_4_i_i, i32 %mul252_8_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_6_4_i_i"/></StgValue>
</operation>

<operation id="1290" st_id="98" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:450 %mul252_9_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276, i32 %tmp_63_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_9_4_i_i"/></StgValue>
</operation>

<operation id="1291" st_id="98" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:452 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1292" st_id="99" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:451 %acc3_7_4_i_i = fadd i32 %acc3_6_4_i_i, i32 %mul252_9_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_4_i_i"/></StgValue>
</operation>

<operation id="1293" st_id="99" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:452 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_77

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1294" st_id="100" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:451 %acc3_7_4_i_i = fadd i32 %acc3_6_4_i_i, i32 %mul252_9_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_4_i_i"/></StgValue>
</operation>

<operation id="1295" st_id="100" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:454 %mul252_10_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277, i32 %tmp_64_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_4_i_i"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1296" st_id="101" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:451 %acc3_7_4_i_i = fadd i32 %acc3_6_4_i_i, i32 %mul252_9_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_4_i_i"/></StgValue>
</operation>

<operation id="1297" st_id="101" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:454 %mul252_10_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277, i32 %tmp_64_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_4_i_i"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1298" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:206 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_203 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_203"/></StgValue>
</operation>

<operation id="1299" st_id="102" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:451 %acc3_7_4_i_i = fadd i32 %acc3_6_4_i_i, i32 %mul252_9_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_7_4_i_i"/></StgValue>
</operation>

<operation id="1300" st_id="102" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:454 %mul252_10_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277, i32 %tmp_64_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_10_4_i_i"/></StgValue>
</operation>

<operation id="1301" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:456 %win_25_addr = getelementptr i32 %win_25, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_25_addr"/></StgValue>
</operation>

<operation id="1302" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:457 %win_26_addr = getelementptr i32 %win_26, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_26_addr"/></StgValue>
</operation>

<operation id="1303" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:458 %win_27_addr = getelementptr i32 %win_27, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_27_addr"/></StgValue>
</operation>

<operation id="1304" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:459 %win_28_addr = getelementptr i32 %win_28, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_28_addr"/></StgValue>
</operation>

<operation id="1305" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:460 %win_29_addr = getelementptr i32 %win_29, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_29_addr"/></StgValue>
</operation>

<operation id="1306" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:461 %win_30_addr = getelementptr i32 %win_30, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_30_addr"/></StgValue>
</operation>

<operation id="1307" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:462 %win_31_addr = getelementptr i32 %win_31, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_31_addr"/></StgValue>
</operation>

<operation id="1308" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:463 %win_32_addr = getelementptr i32 %win_32, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_32_addr"/></StgValue>
</operation>

<operation id="1309" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:464 %win_33_addr = getelementptr i32 %win_33, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_33_addr"/></StgValue>
</operation>

<operation id="1310" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:465 %win_34_addr = getelementptr i32 %win_34, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_34_addr"/></StgValue>
</operation>

<operation id="1311" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:466 %win_35_addr = getelementptr i32 %win_35, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_35_addr"/></StgValue>
</operation>

<operation id="1312" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:467 %win_36_addr = getelementptr i32 %win_36, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_36_addr"/></StgValue>
</operation>

<operation id="1313" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:468 %win_37_addr = getelementptr i32 %win_37, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_37_addr"/></StgValue>
</operation>

<operation id="1314" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:469 %win_38_addr = getelementptr i32 %win_38, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_38_addr"/></StgValue>
</operation>

<operation id="1315" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:470 %win_39_addr = getelementptr i32 %win_39, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_39_addr"/></StgValue>
</operation>

<operation id="1316" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:471 %win_40_addr = getelementptr i32 %win_40, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_40_addr"/></StgValue>
</operation>

<operation id="1317" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:472 %win_41_addr = getelementptr i32 %win_41, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_41_addr"/></StgValue>
</operation>

<operation id="1318" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:473 %win_42_addr = getelementptr i32 %win_42, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_42_addr"/></StgValue>
</operation>

<operation id="1319" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:474 %win_43_addr = getelementptr i32 %win_43, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_43_addr"/></StgValue>
</operation>

<operation id="1320" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:475 %win_44_addr = getelementptr i32 %win_44, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_44_addr"/></StgValue>
</operation>

<operation id="1321" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:476 %win_45_addr = getelementptr i32 %win_45, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_45_addr"/></StgValue>
</operation>

<operation id="1322" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:477 %win_46_addr = getelementptr i32 %win_46, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_46_addr"/></StgValue>
</operation>

<operation id="1323" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:478 %win_47_addr = getelementptr i32 %win_47, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_47_addr"/></StgValue>
</operation>

<operation id="1324" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:479 %win_48_addr = getelementptr i32 %win_48, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_48_addr"/></StgValue>
</operation>

<operation id="1325" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:480 %win_49_addr = getelementptr i32 %win_49, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_49_addr"/></StgValue>
</operation>

<operation id="1326" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:481 %win_25_load = load i2 %win_25_addr

]]></Node>
<StgValue><ssdm name="win_25_load"/></StgValue>
</operation>

<operation id="1327" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:482 %win_26_load = load i2 %win_26_addr

]]></Node>
<StgValue><ssdm name="win_26_load"/></StgValue>
</operation>

<operation id="1328" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:483 %win_27_load = load i2 %win_27_addr

]]></Node>
<StgValue><ssdm name="win_27_load"/></StgValue>
</operation>

<operation id="1329" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:484 %win_28_load = load i2 %win_28_addr

]]></Node>
<StgValue><ssdm name="win_28_load"/></StgValue>
</operation>

<operation id="1330" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:485 %win_29_load = load i2 %win_29_addr

]]></Node>
<StgValue><ssdm name="win_29_load"/></StgValue>
</operation>

<operation id="1331" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:487 %win_30_load = load i2 %win_30_addr

]]></Node>
<StgValue><ssdm name="win_30_load"/></StgValue>
</operation>

<operation id="1332" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:488 %win_31_load = load i2 %win_31_addr

]]></Node>
<StgValue><ssdm name="win_31_load"/></StgValue>
</operation>

<operation id="1333" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:489 %win_32_load = load i2 %win_32_addr

]]></Node>
<StgValue><ssdm name="win_32_load"/></StgValue>
</operation>

<operation id="1334" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:490 %win_33_load = load i2 %win_33_addr

]]></Node>
<StgValue><ssdm name="win_33_load"/></StgValue>
</operation>

<operation id="1335" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:491 %win_34_load = load i2 %win_34_addr

]]></Node>
<StgValue><ssdm name="win_34_load"/></StgValue>
</operation>

<operation id="1336" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:493 %win_35_load = load i2 %win_35_addr

]]></Node>
<StgValue><ssdm name="win_35_load"/></StgValue>
</operation>

<operation id="1337" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:494 %win_36_load = load i2 %win_36_addr

]]></Node>
<StgValue><ssdm name="win_36_load"/></StgValue>
</operation>

<operation id="1338" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:495 %win_37_load = load i2 %win_37_addr

]]></Node>
<StgValue><ssdm name="win_37_load"/></StgValue>
</operation>

<operation id="1339" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:496 %win_38_load = load i2 %win_38_addr

]]></Node>
<StgValue><ssdm name="win_38_load"/></StgValue>
</operation>

<operation id="1340" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:497 %win_39_load = load i2 %win_39_addr

]]></Node>
<StgValue><ssdm name="win_39_load"/></StgValue>
</operation>

<operation id="1341" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:499 %win_40_load = load i2 %win_40_addr

]]></Node>
<StgValue><ssdm name="win_40_load"/></StgValue>
</operation>

<operation id="1342" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:500 %win_41_load = load i2 %win_41_addr

]]></Node>
<StgValue><ssdm name="win_41_load"/></StgValue>
</operation>

<operation id="1343" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:501 %win_42_load = load i2 %win_42_addr

]]></Node>
<StgValue><ssdm name="win_42_load"/></StgValue>
</operation>

<operation id="1344" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:502 %win_43_load = load i2 %win_43_addr

]]></Node>
<StgValue><ssdm name="win_43_load"/></StgValue>
</operation>

<operation id="1345" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:503 %win_44_load = load i2 %win_44_addr

]]></Node>
<StgValue><ssdm name="win_44_load"/></StgValue>
</operation>

<operation id="1346" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:505 %win_45_load = load i2 %win_45_addr

]]></Node>
<StgValue><ssdm name="win_45_load"/></StgValue>
</operation>

<operation id="1347" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:506 %win_46_load = load i2 %win_46_addr

]]></Node>
<StgValue><ssdm name="win_46_load"/></StgValue>
</operation>

<operation id="1348" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:507 %win_47_load = load i2 %win_47_addr

]]></Node>
<StgValue><ssdm name="win_47_load"/></StgValue>
</operation>

<operation id="1349" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:508 %win_48_load = load i2 %win_48_addr

]]></Node>
<StgValue><ssdm name="win_48_load"/></StgValue>
</operation>

<operation id="1350" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:509 %win_49_load = load i2 %win_49_addr

]]></Node>
<StgValue><ssdm name="win_49_load"/></StgValue>
</operation>

<operation id="1351" st_id="102" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:533 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_203

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1352" st_id="103" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:455 %acc3_2_4_i_i = fadd i32 %acc3_7_4_i_i, i32 %mul252_10_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_4_i_i"/></StgValue>
</operation>

<operation id="1353" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:481 %win_25_load = load i2 %win_25_addr

]]></Node>
<StgValue><ssdm name="win_25_load"/></StgValue>
</operation>

<operation id="1354" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:482 %win_26_load = load i2 %win_26_addr

]]></Node>
<StgValue><ssdm name="win_26_load"/></StgValue>
</operation>

<operation id="1355" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:483 %win_27_load = load i2 %win_27_addr

]]></Node>
<StgValue><ssdm name="win_27_load"/></StgValue>
</operation>

<operation id="1356" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:484 %win_28_load = load i2 %win_28_addr

]]></Node>
<StgValue><ssdm name="win_28_load"/></StgValue>
</operation>

<operation id="1357" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:485 %win_29_load = load i2 %win_29_addr

]]></Node>
<StgValue><ssdm name="win_29_load"/></StgValue>
</operation>

<operation id="1358" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:486 %tmp_32_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_25_load, i32 %win_26_load, i32 %win_27_load, i32 %win_28_load, i32 %win_29_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_32_i_i"/></StgValue>
</operation>

<operation id="1359" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:487 %win_30_load = load i2 %win_30_addr

]]></Node>
<StgValue><ssdm name="win_30_load"/></StgValue>
</operation>

<operation id="1360" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:488 %win_31_load = load i2 %win_31_addr

]]></Node>
<StgValue><ssdm name="win_31_load"/></StgValue>
</operation>

<operation id="1361" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:489 %win_32_load = load i2 %win_32_addr

]]></Node>
<StgValue><ssdm name="win_32_load"/></StgValue>
</operation>

<operation id="1362" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:490 %win_33_load = load i2 %win_33_addr

]]></Node>
<StgValue><ssdm name="win_33_load"/></StgValue>
</operation>

<operation id="1363" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:491 %win_34_load = load i2 %win_34_addr

]]></Node>
<StgValue><ssdm name="win_34_load"/></StgValue>
</operation>

<operation id="1364" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:492 %tmp_33_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_30_load, i32 %win_31_load, i32 %win_32_load, i32 %win_33_load, i32 %win_34_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_33_i_i"/></StgValue>
</operation>

<operation id="1365" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:493 %win_35_load = load i2 %win_35_addr

]]></Node>
<StgValue><ssdm name="win_35_load"/></StgValue>
</operation>

<operation id="1366" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:494 %win_36_load = load i2 %win_36_addr

]]></Node>
<StgValue><ssdm name="win_36_load"/></StgValue>
</operation>

<operation id="1367" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:495 %win_37_load = load i2 %win_37_addr

]]></Node>
<StgValue><ssdm name="win_37_load"/></StgValue>
</operation>

<operation id="1368" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:496 %win_38_load = load i2 %win_38_addr

]]></Node>
<StgValue><ssdm name="win_38_load"/></StgValue>
</operation>

<operation id="1369" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:497 %win_39_load = load i2 %win_39_addr

]]></Node>
<StgValue><ssdm name="win_39_load"/></StgValue>
</operation>

<operation id="1370" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:498 %tmp_34_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_35_load, i32 %win_36_load, i32 %win_37_load, i32 %win_38_load, i32 %win_39_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_34_i_i"/></StgValue>
</operation>

<operation id="1371" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:499 %win_40_load = load i2 %win_40_addr

]]></Node>
<StgValue><ssdm name="win_40_load"/></StgValue>
</operation>

<operation id="1372" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:500 %win_41_load = load i2 %win_41_addr

]]></Node>
<StgValue><ssdm name="win_41_load"/></StgValue>
</operation>

<operation id="1373" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:501 %win_42_load = load i2 %win_42_addr

]]></Node>
<StgValue><ssdm name="win_42_load"/></StgValue>
</operation>

<operation id="1374" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:502 %win_43_load = load i2 %win_43_addr

]]></Node>
<StgValue><ssdm name="win_43_load"/></StgValue>
</operation>

<operation id="1375" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:503 %win_44_load = load i2 %win_44_addr

]]></Node>
<StgValue><ssdm name="win_44_load"/></StgValue>
</operation>

<operation id="1376" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:504 %tmp_35_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_40_load, i32 %win_41_load, i32 %win_42_load, i32 %win_43_load, i32 %win_44_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_35_i_i"/></StgValue>
</operation>

<operation id="1377" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:505 %win_45_load = load i2 %win_45_addr

]]></Node>
<StgValue><ssdm name="win_45_load"/></StgValue>
</operation>

<operation id="1378" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:506 %win_46_load = load i2 %win_46_addr

]]></Node>
<StgValue><ssdm name="win_46_load"/></StgValue>
</operation>

<operation id="1379" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:507 %win_47_load = load i2 %win_47_addr

]]></Node>
<StgValue><ssdm name="win_47_load"/></StgValue>
</operation>

<operation id="1380" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:508 %win_48_load = load i2 %win_48_addr

]]></Node>
<StgValue><ssdm name="win_48_load"/></StgValue>
</operation>

<operation id="1381" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:509 %win_49_load = load i2 %win_49_addr

]]></Node>
<StgValue><ssdm name="win_49_load"/></StgValue>
</operation>

<operation id="1382" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:510 %tmp_36_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_45_load, i32 %win_46_load, i32 %win_47_load, i32 %win_48_load, i32 %win_49_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_36_i_i"/></StgValue>
</operation>

<operation id="1383" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:511 %tmp_37_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_25_load, i32 %win_26_load, i32 %win_27_load, i32 %win_28_load, i32 %win_29_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>

<operation id="1384" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:512 %tmp_38_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_30_load, i32 %win_31_load, i32 %win_32_load, i32 %win_33_load, i32 %win_34_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_38_i_i"/></StgValue>
</operation>

<operation id="1385" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:513 %tmp_39_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_35_load, i32 %win_36_load, i32 %win_37_load, i32 %win_38_load, i32 %win_39_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_39_i_i"/></StgValue>
</operation>

<operation id="1386" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:514 %tmp_40_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_40_load, i32 %win_41_load, i32 %win_42_load, i32 %win_43_load, i32 %win_44_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_40_i_i"/></StgValue>
</operation>

<operation id="1387" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:515 %tmp_41_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_45_load, i32 %win_46_load, i32 %win_47_load, i32 %win_48_load, i32 %win_49_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_41_i_i"/></StgValue>
</operation>

<operation id="1388" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:516 %tmp_42_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_25_load, i32 %win_26_load, i32 %win_27_load, i32 %win_28_load, i32 %win_29_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_42_i_i"/></StgValue>
</operation>

<operation id="1389" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:517 %tmp_43_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_30_load, i32 %win_31_load, i32 %win_32_load, i32 %win_33_load, i32 %win_34_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_43_i_i"/></StgValue>
</operation>

<operation id="1390" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:518 %tmp_44_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_35_load, i32 %win_36_load, i32 %win_37_load, i32 %win_38_load, i32 %win_39_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_44_i_i"/></StgValue>
</operation>

<operation id="1391" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:519 %tmp_45_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_40_load, i32 %win_41_load, i32 %win_42_load, i32 %win_43_load, i32 %win_44_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_45_i_i"/></StgValue>
</operation>

<operation id="1392" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:520 %tmp_46_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_45_load, i32 %win_46_load, i32 %win_47_load, i32 %win_48_load, i32 %win_49_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_46_i_i"/></StgValue>
</operation>

<operation id="1393" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:521 %tmp_47_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_25_load, i32 %win_26_load, i32 %win_27_load, i32 %win_28_load, i32 %win_29_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_47_i_i"/></StgValue>
</operation>

<operation id="1394" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:522 %tmp_48_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_30_load, i32 %win_31_load, i32 %win_32_load, i32 %win_33_load, i32 %win_34_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_48_i_i"/></StgValue>
</operation>

<operation id="1395" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:523 %tmp_49_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_35_load, i32 %win_36_load, i32 %win_37_load, i32 %win_38_load, i32 %win_39_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_49_i_i"/></StgValue>
</operation>

<operation id="1396" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:524 %tmp_50_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_40_load, i32 %win_41_load, i32 %win_42_load, i32 %win_43_load, i32 %win_44_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_50_i_i"/></StgValue>
</operation>

<operation id="1397" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:525 %tmp_51_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_45_load, i32 %win_46_load, i32 %win_47_load, i32 %win_48_load, i32 %win_49_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_51_i_i"/></StgValue>
</operation>

<operation id="1398" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:526 %tmp_52_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_25_load, i32 %win_26_load, i32 %win_27_load, i32 %win_28_load, i32 %win_29_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_52_i_i"/></StgValue>
</operation>

<operation id="1399" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:527 %tmp_53_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_30_load, i32 %win_31_load, i32 %win_32_load, i32 %win_33_load, i32 %win_34_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_53_i_i"/></StgValue>
</operation>

<operation id="1400" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:528 %tmp_54_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_35_load, i32 %win_36_load, i32 %win_37_load, i32 %win_38_load, i32 %win_39_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_54_i_i"/></StgValue>
</operation>

<operation id="1401" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:529 %tmp_55_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_40_load, i32 %win_41_load, i32 %win_42_load, i32 %win_43_load, i32 %win_44_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_55_i_i"/></StgValue>
</operation>

<operation id="1402" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:530 %tmp_56_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_45_load, i32 %win_46_load, i32 %win_47_load, i32 %win_48_load, i32 %win_49_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_56_i_i"/></StgValue>
</operation>

<operation id="1403" st_id="103" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:533 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_203

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278"/></StgValue>
</operation>

<operation id="1404" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:534 %tmp_91_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_32_i_i, i32 %tmp_33_i_i, i32 %tmp_34_i_i, i32 %tmp_35_i_i, i32 %tmp_36_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_91_i_i"/></StgValue>
</operation>

<operation id="1405" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:556 %tmp_91_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_32_i_i, i32 %tmp_33_i_i, i32 %tmp_34_i_i, i32 %tmp_35_i_i, i32 %tmp_36_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_91_1_i_i"/></StgValue>
</operation>

<operation id="1406" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:578 %tmp_91_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_32_i_i, i32 %tmp_33_i_i, i32 %tmp_34_i_i, i32 %tmp_35_i_i, i32 %tmp_36_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_91_2_i_i"/></StgValue>
</operation>

<operation id="1407" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:600 %tmp_91_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_32_i_i, i32 %tmp_33_i_i, i32 %tmp_34_i_i, i32 %tmp_35_i_i, i32 %tmp_36_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_91_3_i_i"/></StgValue>
</operation>

<operation id="1408" st_id="103" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:622 %tmp_91_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_32_i_i, i32 %tmp_33_i_i, i32 %tmp_34_i_i, i32 %tmp_35_i_i, i32 %tmp_36_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_91_4_i_i"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1409" st_id="104" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:455 %acc3_2_4_i_i = fadd i32 %acc3_7_4_i_i, i32 %mul252_10_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_4_i_i"/></StgValue>
</operation>

<operation id="1410" st_id="104" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:535 %mul252_1_i_i_64 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278, i32 %tmp_91_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_i_i_64"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1411" st_id="105" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:455 %acc3_2_4_i_i = fadd i32 %acc3_7_4_i_i, i32 %mul252_10_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_4_i_i"/></StgValue>
</operation>

<operation id="1412" st_id="105" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:535 %mul252_1_i_i_64 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278, i32 %tmp_91_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_i_i_64"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1413" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:207 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_204 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_204"/></StgValue>
</operation>

<operation id="1414" st_id="106" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:455 %acc3_2_4_i_i = fadd i32 %acc3_7_4_i_i, i32 %mul252_10_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_2_4_i_i"/></StgValue>
</operation>

<operation id="1415" st_id="106" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:535 %mul252_1_i_i_64 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278, i32 %tmp_91_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_i_i_64"/></StgValue>
</operation>

<operation id="1416" st_id="106" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:537 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_204

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1417" st_id="107" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:536 %acc3_10_i_i = fadd i32 %acc3_2_4_i_i, i32 %mul252_1_i_i_64

]]></Node>
<StgValue><ssdm name="acc3_10_i_i"/></StgValue>
</operation>

<operation id="1418" st_id="107" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:537 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_204

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279"/></StgValue>
</operation>

<operation id="1419" st_id="107" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:538 %tmp_92_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_37_i_i, i32 %tmp_38_i_i, i32 %tmp_39_i_i, i32 %tmp_40_i_i, i32 %tmp_41_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_92_i_i"/></StgValue>
</operation>

<operation id="1420" st_id="107" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:560 %tmp_92_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_37_i_i, i32 %tmp_38_i_i, i32 %tmp_39_i_i, i32 %tmp_40_i_i, i32 %tmp_41_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_92_1_i_i"/></StgValue>
</operation>

<operation id="1421" st_id="107" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:582 %tmp_92_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_37_i_i, i32 %tmp_38_i_i, i32 %tmp_39_i_i, i32 %tmp_40_i_i, i32 %tmp_41_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_92_2_i_i"/></StgValue>
</operation>

<operation id="1422" st_id="107" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:604 %tmp_92_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_37_i_i, i32 %tmp_38_i_i, i32 %tmp_39_i_i, i32 %tmp_40_i_i, i32 %tmp_41_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_92_3_i_i"/></StgValue>
</operation>

<operation id="1423" st_id="107" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:626 %tmp_92_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_37_i_i, i32 %tmp_38_i_i, i32 %tmp_39_i_i, i32 %tmp_40_i_i, i32 %tmp_41_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_92_4_i_i"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1424" st_id="108" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:536 %acc3_10_i_i = fadd i32 %acc3_2_4_i_i, i32 %mul252_1_i_i_64

]]></Node>
<StgValue><ssdm name="acc3_10_i_i"/></StgValue>
</operation>

<operation id="1425" st_id="108" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:539 %mul252_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279, i32 %tmp_92_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_i_i"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1426" st_id="109" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:536 %acc3_10_i_i = fadd i32 %acc3_2_4_i_i, i32 %mul252_1_i_i_64

]]></Node>
<StgValue><ssdm name="acc3_10_i_i"/></StgValue>
</operation>

<operation id="1427" st_id="109" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:539 %mul252_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279, i32 %tmp_92_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_i_i"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1428" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:208 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_205 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_205"/></StgValue>
</operation>

<operation id="1429" st_id="110" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:536 %acc3_10_i_i = fadd i32 %acc3_2_4_i_i, i32 %mul252_1_i_i_64

]]></Node>
<StgValue><ssdm name="acc3_10_i_i"/></StgValue>
</operation>

<operation id="1430" st_id="110" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:539 %mul252_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279, i32 %tmp_92_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_i_i"/></StgValue>
</operation>

<operation id="1431" st_id="110" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:541 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_280 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_205

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_280"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1432" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:209 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_206 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_206"/></StgValue>
</operation>

<operation id="1433" st_id="111" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:540 %acc3_11_i_i = fadd i32 %acc3_10_i_i, i32 %mul252_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_i_i"/></StgValue>
</operation>

<operation id="1434" st_id="111" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:541 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_280 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_205

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_280"/></StgValue>
</operation>

<operation id="1435" st_id="111" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:542 %tmp_93_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_42_i_i, i32 %tmp_43_i_i, i32 %tmp_44_i_i, i32 %tmp_45_i_i, i32 %tmp_46_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_93_i_i"/></StgValue>
</operation>

<operation id="1436" st_id="111" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:545 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_281 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_206

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_281"/></StgValue>
</operation>

<operation id="1437" st_id="111" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:564 %tmp_93_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_42_i_i, i32 %tmp_43_i_i, i32 %tmp_44_i_i, i32 %tmp_45_i_i, i32 %tmp_46_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_93_1_i_i"/></StgValue>
</operation>

<operation id="1438" st_id="111" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:586 %tmp_93_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_42_i_i, i32 %tmp_43_i_i, i32 %tmp_44_i_i, i32 %tmp_45_i_i, i32 %tmp_46_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_93_2_i_i"/></StgValue>
</operation>

<operation id="1439" st_id="111" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:608 %tmp_93_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_42_i_i, i32 %tmp_43_i_i, i32 %tmp_44_i_i, i32 %tmp_45_i_i, i32 %tmp_46_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_93_3_i_i"/></StgValue>
</operation>

<operation id="1440" st_id="111" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:630 %tmp_93_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_42_i_i, i32 %tmp_43_i_i, i32 %tmp_44_i_i, i32 %tmp_45_i_i, i32 %tmp_46_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_93_4_i_i"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1441" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:210 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_207 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_207"/></StgValue>
</operation>

<operation id="1442" st_id="112" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:540 %acc3_11_i_i = fadd i32 %acc3_10_i_i, i32 %mul252_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_i_i"/></StgValue>
</operation>

<operation id="1443" st_id="112" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:543 %mul252_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_280, i32 %tmp_93_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_i_i"/></StgValue>
</operation>

<operation id="1444" st_id="112" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:545 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_281 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_206

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_281"/></StgValue>
</operation>

<operation id="1445" st_id="112" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:546 %tmp_94_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_47_i_i, i32 %tmp_48_i_i, i32 %tmp_49_i_i, i32 %tmp_50_i_i, i32 %tmp_51_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_94_i_i"/></StgValue>
</operation>

<operation id="1446" st_id="112" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:549 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_282 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_207

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_282"/></StgValue>
</operation>

<operation id="1447" st_id="112" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:568 %tmp_94_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_47_i_i, i32 %tmp_48_i_i, i32 %tmp_49_i_i, i32 %tmp_50_i_i, i32 %tmp_51_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_94_1_i_i"/></StgValue>
</operation>

<operation id="1448" st_id="112" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:590 %tmp_94_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_47_i_i, i32 %tmp_48_i_i, i32 %tmp_49_i_i, i32 %tmp_50_i_i, i32 %tmp_51_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_94_2_i_i"/></StgValue>
</operation>

<operation id="1449" st_id="112" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:612 %tmp_94_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_47_i_i, i32 %tmp_48_i_i, i32 %tmp_49_i_i, i32 %tmp_50_i_i, i32 %tmp_51_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_94_3_i_i"/></StgValue>
</operation>

<operation id="1450" st_id="112" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:634 %tmp_94_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_47_i_i, i32 %tmp_48_i_i, i32 %tmp_49_i_i, i32 %tmp_50_i_i, i32 %tmp_51_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_94_4_i_i"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1451" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:211 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_208 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_208"/></StgValue>
</operation>

<operation id="1452" st_id="113" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:540 %acc3_11_i_i = fadd i32 %acc3_10_i_i, i32 %mul252_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_i_i"/></StgValue>
</operation>

<operation id="1453" st_id="113" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:543 %mul252_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_280, i32 %tmp_93_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_i_i"/></StgValue>
</operation>

<operation id="1454" st_id="113" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:547 %mul252_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_281, i32 %tmp_94_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_i_i"/></StgValue>
</operation>

<operation id="1455" st_id="113" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:549 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_282 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_207

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_282"/></StgValue>
</operation>

<operation id="1456" st_id="113" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:550 %tmp_95_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_52_i_i, i32 %tmp_53_i_i, i32 %tmp_54_i_i, i32 %tmp_55_i_i, i32 %tmp_56_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_95_i_i"/></StgValue>
</operation>

<operation id="1457" st_id="113" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:555 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_283 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_208

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_283"/></StgValue>
</operation>

<operation id="1458" st_id="113" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:572 %tmp_95_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_52_i_i, i32 %tmp_53_i_i, i32 %tmp_54_i_i, i32 %tmp_55_i_i, i32 %tmp_56_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_95_1_i_i"/></StgValue>
</operation>

<operation id="1459" st_id="113" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:594 %tmp_95_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_52_i_i, i32 %tmp_53_i_i, i32 %tmp_54_i_i, i32 %tmp_55_i_i, i32 %tmp_56_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_95_2_i_i"/></StgValue>
</operation>

<operation id="1460" st_id="113" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:616 %tmp_95_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_52_i_i, i32 %tmp_53_i_i, i32 %tmp_54_i_i, i32 %tmp_55_i_i, i32 %tmp_56_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_95_3_i_i"/></StgValue>
</operation>

<operation id="1461" st_id="113" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:638 %tmp_95_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_52_i_i, i32 %tmp_53_i_i, i32 %tmp_54_i_i, i32 %tmp_55_i_i, i32 %tmp_56_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_95_4_i_i"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1462" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:212 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_209 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_209"/></StgValue>
</operation>

<operation id="1463" st_id="114" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:540 %acc3_11_i_i = fadd i32 %acc3_10_i_i, i32 %mul252_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_i_i"/></StgValue>
</operation>

<operation id="1464" st_id="114" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:543 %mul252_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_280, i32 %tmp_93_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_i_i"/></StgValue>
</operation>

<operation id="1465" st_id="114" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:547 %mul252_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_281, i32 %tmp_94_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_i_i"/></StgValue>
</operation>

<operation id="1466" st_id="114" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:551 %mul252_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_282, i32 %tmp_95_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_i_i"/></StgValue>
</operation>

<operation id="1467" st_id="114" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:555 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_283 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_208

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_283"/></StgValue>
</operation>

<operation id="1468" st_id="114" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:559 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_284 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_209

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_284"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1469" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:213 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_210 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_210"/></StgValue>
</operation>

<operation id="1470" st_id="115" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:544 %acc3_12_i_i = fadd i32 %acc3_11_i_i, i32 %mul252_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_i_i"/></StgValue>
</operation>

<operation id="1471" st_id="115" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:547 %mul252_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_281, i32 %tmp_94_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_i_i"/></StgValue>
</operation>

<operation id="1472" st_id="115" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:551 %mul252_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_282, i32 %tmp_95_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_i_i"/></StgValue>
</operation>

<operation id="1473" st_id="115" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:557 %mul252_1_i_i_65 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_283, i32 %tmp_91_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_i_i_65"/></StgValue>
</operation>

<operation id="1474" st_id="115" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:559 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_284 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_209

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_284"/></StgValue>
</operation>

<operation id="1475" st_id="115" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:563 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_285 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_210

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_285"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1476" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:214 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_211 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_211"/></StgValue>
</operation>

<operation id="1477" st_id="116" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:544 %acc3_12_i_i = fadd i32 %acc3_11_i_i, i32 %mul252_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_i_i"/></StgValue>
</operation>

<operation id="1478" st_id="116" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:551 %mul252_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_282, i32 %tmp_95_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_i_i"/></StgValue>
</operation>

<operation id="1479" st_id="116" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:557 %mul252_1_i_i_65 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_283, i32 %tmp_91_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_i_i_65"/></StgValue>
</operation>

<operation id="1480" st_id="116" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:561 %mul252_1_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_284, i32 %tmp_92_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_1_i_i"/></StgValue>
</operation>

<operation id="1481" st_id="116" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:563 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_285 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_210

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_285"/></StgValue>
</operation>

<operation id="1482" st_id="116" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:567 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_286 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_211

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_286"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1483" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:215 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_212 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_10

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_212"/></StgValue>
</operation>

<operation id="1484" st_id="117" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:544 %acc3_12_i_i = fadd i32 %acc3_11_i_i, i32 %mul252_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_i_i"/></StgValue>
</operation>

<operation id="1485" st_id="117" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:557 %mul252_1_i_i_65 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_283, i32 %tmp_91_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_i_i_65"/></StgValue>
</operation>

<operation id="1486" st_id="117" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:561 %mul252_1_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_284, i32 %tmp_92_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_1_i_i"/></StgValue>
</operation>

<operation id="1487" st_id="117" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:565 %mul252_1_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_285, i32 %tmp_93_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_1_i_i"/></StgValue>
</operation>

<operation id="1488" st_id="117" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:567 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_286 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_211

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_286"/></StgValue>
</operation>

<operation id="1489" st_id="117" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:571 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_287 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_212

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_287"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1490" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:216 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_213 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_11

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_213"/></StgValue>
</operation>

<operation id="1491" st_id="118" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:544 %acc3_12_i_i = fadd i32 %acc3_11_i_i, i32 %mul252_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_i_i"/></StgValue>
</operation>

<operation id="1492" st_id="118" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:561 %mul252_1_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_284, i32 %tmp_92_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_1_i_i"/></StgValue>
</operation>

<operation id="1493" st_id="118" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:565 %mul252_1_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_285, i32 %tmp_93_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_1_i_i"/></StgValue>
</operation>

<operation id="1494" st_id="118" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:569 %mul252_1_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_286, i32 %tmp_94_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_1_i_i"/></StgValue>
</operation>

<operation id="1495" st_id="118" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:571 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_287 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_212

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_287"/></StgValue>
</operation>

<operation id="1496" st_id="118" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:577 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_288 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_213

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_288"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1497" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:217 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_214 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_12

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_214"/></StgValue>
</operation>

<operation id="1498" st_id="119" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:548 %acc3_13_i_i = fadd i32 %acc3_12_i_i, i32 %mul252_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_i_i"/></StgValue>
</operation>

<operation id="1499" st_id="119" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:565 %mul252_1_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_285, i32 %tmp_93_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_1_i_i"/></StgValue>
</operation>

<operation id="1500" st_id="119" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:569 %mul252_1_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_286, i32 %tmp_94_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_1_i_i"/></StgValue>
</operation>

<operation id="1501" st_id="119" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:573 %mul252_1_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_287, i32 %tmp_95_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_1_i_i"/></StgValue>
</operation>

<operation id="1502" st_id="119" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:577 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_288 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_213

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_288"/></StgValue>
</operation>

<operation id="1503" st_id="119" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:581 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_289 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_214

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_289"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1504" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:218 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_215 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_13

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_215"/></StgValue>
</operation>

<operation id="1505" st_id="120" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:548 %acc3_13_i_i = fadd i32 %acc3_12_i_i, i32 %mul252_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_i_i"/></StgValue>
</operation>

<operation id="1506" st_id="120" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:569 %mul252_1_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_286, i32 %tmp_94_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_1_i_i"/></StgValue>
</operation>

<operation id="1507" st_id="120" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:573 %mul252_1_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_287, i32 %tmp_95_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_1_i_i"/></StgValue>
</operation>

<operation id="1508" st_id="120" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:579 %mul252_1_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_288, i32 %tmp_91_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_5_i_i"/></StgValue>
</operation>

<operation id="1509" st_id="120" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:581 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_289 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_214

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_289"/></StgValue>
</operation>

<operation id="1510" st_id="120" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:585 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_290 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_215

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_290"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1511" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:219 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_216 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_216"/></StgValue>
</operation>

<operation id="1512" st_id="121" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:548 %acc3_13_i_i = fadd i32 %acc3_12_i_i, i32 %mul252_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_i_i"/></StgValue>
</operation>

<operation id="1513" st_id="121" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:573 %mul252_1_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_287, i32 %tmp_95_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_1_i_i"/></StgValue>
</operation>

<operation id="1514" st_id="121" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:579 %mul252_1_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_288, i32 %tmp_91_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_5_i_i"/></StgValue>
</operation>

<operation id="1515" st_id="121" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:583 %mul252_1_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_289, i32 %tmp_92_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_2_i_i"/></StgValue>
</operation>

<operation id="1516" st_id="121" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:585 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_290 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_215

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_290"/></StgValue>
</operation>

<operation id="1517" st_id="121" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:589 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_291 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_216

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_291"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1518" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:220 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_217 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_217"/></StgValue>
</operation>

<operation id="1519" st_id="122" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:548 %acc3_13_i_i = fadd i32 %acc3_12_i_i, i32 %mul252_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_i_i"/></StgValue>
</operation>

<operation id="1520" st_id="122" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:579 %mul252_1_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_288, i32 %tmp_91_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_5_i_i"/></StgValue>
</operation>

<operation id="1521" st_id="122" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:583 %mul252_1_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_289, i32 %tmp_92_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_2_i_i"/></StgValue>
</operation>

<operation id="1522" st_id="122" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:587 %mul252_1_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_290, i32 %tmp_93_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_2_i_i"/></StgValue>
</operation>

<operation id="1523" st_id="122" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:589 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_291 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_216

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_291"/></StgValue>
</operation>

<operation id="1524" st_id="122" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:593 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_292 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_217

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_292"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1525" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:221 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_218 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_16

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_218"/></StgValue>
</operation>

<operation id="1526" st_id="123" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:552 %acc3_8_i_i = fadd i32 %acc3_13_i_i, i32 %mul252_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_i_i"/></StgValue>
</operation>

<operation id="1527" st_id="123" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:583 %mul252_1_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_289, i32 %tmp_92_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_2_i_i"/></StgValue>
</operation>

<operation id="1528" st_id="123" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:587 %mul252_1_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_290, i32 %tmp_93_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_2_i_i"/></StgValue>
</operation>

<operation id="1529" st_id="123" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:591 %mul252_1_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_291, i32 %tmp_94_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_2_i_i"/></StgValue>
</operation>

<operation id="1530" st_id="123" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:593 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_292 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_217

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_292"/></StgValue>
</operation>

<operation id="1531" st_id="123" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:599 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_293 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_218

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_293"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1532" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:222 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_219 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_17

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_219"/></StgValue>
</operation>

<operation id="1533" st_id="124" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:552 %acc3_8_i_i = fadd i32 %acc3_13_i_i, i32 %mul252_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_i_i"/></StgValue>
</operation>

<operation id="1534" st_id="124" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:587 %mul252_1_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_290, i32 %tmp_93_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_2_i_i"/></StgValue>
</operation>

<operation id="1535" st_id="124" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:591 %mul252_1_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_291, i32 %tmp_94_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_2_i_i"/></StgValue>
</operation>

<operation id="1536" st_id="124" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:595 %mul252_1_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_292, i32 %tmp_95_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_2_i_i"/></StgValue>
</operation>

<operation id="1537" st_id="124" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:599 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_293 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_218

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_293"/></StgValue>
</operation>

<operation id="1538" st_id="124" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:603 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_294 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_219

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_294"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1539" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:223 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_220 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_220"/></StgValue>
</operation>

<operation id="1540" st_id="125" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:552 %acc3_8_i_i = fadd i32 %acc3_13_i_i, i32 %mul252_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_i_i"/></StgValue>
</operation>

<operation id="1541" st_id="125" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:591 %mul252_1_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_291, i32 %tmp_94_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_2_i_i"/></StgValue>
</operation>

<operation id="1542" st_id="125" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:595 %mul252_1_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_292, i32 %tmp_95_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_2_i_i"/></StgValue>
</operation>

<operation id="1543" st_id="125" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:601 %mul252_1_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_293, i32 %tmp_91_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_6_i_i"/></StgValue>
</operation>

<operation id="1544" st_id="125" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:603 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_294 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_219

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_294"/></StgValue>
</operation>

<operation id="1545" st_id="125" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:607 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_295 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_220

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_295"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1546" st_id="126" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:552 %acc3_8_i_i = fadd i32 %acc3_13_i_i, i32 %mul252_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_i_i"/></StgValue>
</operation>

<operation id="1547" st_id="126" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:595 %mul252_1_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_292, i32 %tmp_95_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_2_i_i"/></StgValue>
</operation>

<operation id="1548" st_id="126" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:601 %mul252_1_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_293, i32 %tmp_91_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_6_i_i"/></StgValue>
</operation>

<operation id="1549" st_id="126" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:605 %mul252_1_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_294, i32 %tmp_92_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_3_i_i"/></StgValue>
</operation>

<operation id="1550" st_id="126" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:607 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_295 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_220

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_295"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1551" st_id="127" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:558 %acc3_10_1_i_i = fadd i32 %acc3_8_i_i, i32 %mul252_1_i_i_65

]]></Node>
<StgValue><ssdm name="acc3_10_1_i_i"/></StgValue>
</operation>

<operation id="1552" st_id="127" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:601 %mul252_1_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_293, i32 %tmp_91_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_6_i_i"/></StgValue>
</operation>

<operation id="1553" st_id="127" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:605 %mul252_1_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_294, i32 %tmp_92_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_3_i_i"/></StgValue>
</operation>

<operation id="1554" st_id="127" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:609 %mul252_1_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_295, i32 %tmp_93_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_3_i_i"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1555" st_id="128" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:558 %acc3_10_1_i_i = fadd i32 %acc3_8_i_i, i32 %mul252_1_i_i_65

]]></Node>
<StgValue><ssdm name="acc3_10_1_i_i"/></StgValue>
</operation>

<operation id="1556" st_id="128" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:605 %mul252_1_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_294, i32 %tmp_92_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_3_i_i"/></StgValue>
</operation>

<operation id="1557" st_id="128" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:609 %mul252_1_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_295, i32 %tmp_93_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_3_i_i"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1558" st_id="129" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:558 %acc3_10_1_i_i = fadd i32 %acc3_8_i_i, i32 %mul252_1_i_i_65

]]></Node>
<StgValue><ssdm name="acc3_10_1_i_i"/></StgValue>
</operation>

<operation id="1559" st_id="129" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:609 %mul252_1_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_295, i32 %tmp_93_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_3_i_i"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1560" st_id="130" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:558 %acc3_10_1_i_i = fadd i32 %acc3_8_i_i, i32 %mul252_1_i_i_65

]]></Node>
<StgValue><ssdm name="acc3_10_1_i_i"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1561" st_id="131" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:562 %acc3_11_1_i_i = fadd i32 %acc3_10_1_i_i, i32 %mul252_1_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_1_i_i"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1562" st_id="132" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:562 %acc3_11_1_i_i = fadd i32 %acc3_10_1_i_i, i32 %mul252_1_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_1_i_i"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1563" st_id="133" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:562 %acc3_11_1_i_i = fadd i32 %acc3_10_1_i_i, i32 %mul252_1_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_1_i_i"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1564" st_id="134" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:562 %acc3_11_1_i_i = fadd i32 %acc3_10_1_i_i, i32 %mul252_1_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_1_i_i"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1565" st_id="135" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:566 %acc3_12_1_i_i = fadd i32 %acc3_11_1_i_i, i32 %mul252_1_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_1_i_i"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1566" st_id="136" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:566 %acc3_12_1_i_i = fadd i32 %acc3_11_1_i_i, i32 %mul252_1_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_1_i_i"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1567" st_id="137" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:566 %acc3_12_1_i_i = fadd i32 %acc3_11_1_i_i, i32 %mul252_1_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_1_i_i"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1568" st_id="138" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:566 %acc3_12_1_i_i = fadd i32 %acc3_11_1_i_i, i32 %mul252_1_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_1_i_i"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1569" st_id="139" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:570 %acc3_13_1_i_i = fadd i32 %acc3_12_1_i_i, i32 %mul252_1_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_1_i_i"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1570" st_id="140" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:570 %acc3_13_1_i_i = fadd i32 %acc3_12_1_i_i, i32 %mul252_1_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_1_i_i"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1571" st_id="141" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:570 %acc3_13_1_i_i = fadd i32 %acc3_12_1_i_i, i32 %mul252_1_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_1_i_i"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1572" st_id="142" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:570 %acc3_13_1_i_i = fadd i32 %acc3_12_1_i_i, i32 %mul252_1_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_1_i_i"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1573" st_id="143" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:574 %acc3_8_1_i_i = fadd i32 %acc3_13_1_i_i, i32 %mul252_1_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_1_i_i"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1574" st_id="144" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:574 %acc3_8_1_i_i = fadd i32 %acc3_13_1_i_i, i32 %mul252_1_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_1_i_i"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1575" st_id="145" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:574 %acc3_8_1_i_i = fadd i32 %acc3_13_1_i_i, i32 %mul252_1_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_1_i_i"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1576" st_id="146" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:574 %acc3_8_1_i_i = fadd i32 %acc3_13_1_i_i, i32 %mul252_1_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_1_i_i"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1577" st_id="147" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:580 %acc3_10_2_i_i = fadd i32 %acc3_8_1_i_i, i32 %mul252_1_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_10_2_i_i"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1578" st_id="148" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:580 %acc3_10_2_i_i = fadd i32 %acc3_8_1_i_i, i32 %mul252_1_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_10_2_i_i"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1579" st_id="149" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:580 %acc3_10_2_i_i = fadd i32 %acc3_8_1_i_i, i32 %mul252_1_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_10_2_i_i"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1580" st_id="150" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:580 %acc3_10_2_i_i = fadd i32 %acc3_8_1_i_i, i32 %mul252_1_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_10_2_i_i"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1581" st_id="151" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:584 %acc3_11_2_i_i = fadd i32 %acc3_10_2_i_i, i32 %mul252_1_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_2_i_i"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1582" st_id="152" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:584 %acc3_11_2_i_i = fadd i32 %acc3_10_2_i_i, i32 %mul252_1_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_2_i_i"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1583" st_id="153" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:584 %acc3_11_2_i_i = fadd i32 %acc3_10_2_i_i, i32 %mul252_1_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_2_i_i"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1584" st_id="154" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:584 %acc3_11_2_i_i = fadd i32 %acc3_10_2_i_i, i32 %mul252_1_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_2_i_i"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1585" st_id="155" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:588 %acc3_12_2_i_i = fadd i32 %acc3_11_2_i_i, i32 %mul252_1_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_2_i_i"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1586" st_id="156" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:588 %acc3_12_2_i_i = fadd i32 %acc3_11_2_i_i, i32 %mul252_1_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_2_i_i"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1587" st_id="157" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:588 %acc3_12_2_i_i = fadd i32 %acc3_11_2_i_i, i32 %mul252_1_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_2_i_i"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1588" st_id="158" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:588 %acc3_12_2_i_i = fadd i32 %acc3_11_2_i_i, i32 %mul252_1_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_2_i_i"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1589" st_id="159" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:592 %acc3_13_2_i_i = fadd i32 %acc3_12_2_i_i, i32 %mul252_1_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_2_i_i"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1590" st_id="160" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:592 %acc3_13_2_i_i = fadd i32 %acc3_12_2_i_i, i32 %mul252_1_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_2_i_i"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1591" st_id="161" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:592 %acc3_13_2_i_i = fadd i32 %acc3_12_2_i_i, i32 %mul252_1_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_2_i_i"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1592" st_id="162" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:592 %acc3_13_2_i_i = fadd i32 %acc3_12_2_i_i, i32 %mul252_1_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_2_i_i"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1593" st_id="163" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:596 %acc3_8_2_i_i = fadd i32 %acc3_13_2_i_i, i32 %mul252_1_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_2_i_i"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1594" st_id="164" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:596 %acc3_8_2_i_i = fadd i32 %acc3_13_2_i_i, i32 %mul252_1_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_2_i_i"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1595" st_id="165" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:596 %acc3_8_2_i_i = fadd i32 %acc3_13_2_i_i, i32 %mul252_1_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_2_i_i"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1596" st_id="166" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:596 %acc3_8_2_i_i = fadd i32 %acc3_13_2_i_i, i32 %mul252_1_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_2_i_i"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1597" st_id="167" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:602 %acc3_10_3_i_i = fadd i32 %acc3_8_2_i_i, i32 %mul252_1_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_10_3_i_i"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1598" st_id="168" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:602 %acc3_10_3_i_i = fadd i32 %acc3_8_2_i_i, i32 %mul252_1_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_10_3_i_i"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1599" st_id="169" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:602 %acc3_10_3_i_i = fadd i32 %acc3_8_2_i_i, i32 %mul252_1_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_10_3_i_i"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1600" st_id="170" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:602 %acc3_10_3_i_i = fadd i32 %acc3_8_2_i_i, i32 %mul252_1_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_10_3_i_i"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1601" st_id="171" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:606 %acc3_11_3_i_i = fadd i32 %acc3_10_3_i_i, i32 %mul252_1_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_3_i_i"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1602" st_id="172" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:606 %acc3_11_3_i_i = fadd i32 %acc3_10_3_i_i, i32 %mul252_1_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_3_i_i"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1603" st_id="173" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:606 %acc3_11_3_i_i = fadd i32 %acc3_10_3_i_i, i32 %mul252_1_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_3_i_i"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1604" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:224 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_221 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_19

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_221"/></StgValue>
</operation>

<operation id="1605" st_id="174" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:606 %acc3_11_3_i_i = fadd i32 %acc3_10_3_i_i, i32 %mul252_1_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_3_i_i"/></StgValue>
</operation>

<operation id="1606" st_id="174" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:611 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_296 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_221

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_296"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1607" st_id="175" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:610 %acc3_12_3_i_i = fadd i32 %acc3_11_3_i_i, i32 %mul252_1_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_3_i_i"/></StgValue>
</operation>

<operation id="1608" st_id="175" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:611 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_296 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_221

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_296"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1609" st_id="176" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:610 %acc3_12_3_i_i = fadd i32 %acc3_11_3_i_i, i32 %mul252_1_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_3_i_i"/></StgValue>
</operation>

<operation id="1610" st_id="176" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:613 %mul252_1_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_296, i32 %tmp_94_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1611" st_id="177" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:610 %acc3_12_3_i_i = fadd i32 %acc3_11_3_i_i, i32 %mul252_1_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_3_i_i"/></StgValue>
</operation>

<operation id="1612" st_id="177" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:613 %mul252_1_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_296, i32 %tmp_94_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1613" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:225 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_222 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_20

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_222"/></StgValue>
</operation>

<operation id="1614" st_id="178" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:610 %acc3_12_3_i_i = fadd i32 %acc3_11_3_i_i, i32 %mul252_1_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_3_i_i"/></StgValue>
</operation>

<operation id="1615" st_id="178" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:613 %mul252_1_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_296, i32 %tmp_94_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_3_i_i"/></StgValue>
</operation>

<operation id="1616" st_id="178" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:615 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_297 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_222

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_297"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1617" st_id="179" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:614 %acc3_13_3_i_i = fadd i32 %acc3_12_3_i_i, i32 %mul252_1_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_3_i_i"/></StgValue>
</operation>

<operation id="1618" st_id="179" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:615 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_297 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_222

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_297"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1619" st_id="180" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:614 %acc3_13_3_i_i = fadd i32 %acc3_12_3_i_i, i32 %mul252_1_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_3_i_i"/></StgValue>
</operation>

<operation id="1620" st_id="180" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:617 %mul252_1_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_297, i32 %tmp_95_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_3_i_i"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1621" st_id="181" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:614 %acc3_13_3_i_i = fadd i32 %acc3_12_3_i_i, i32 %mul252_1_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_3_i_i"/></StgValue>
</operation>

<operation id="1622" st_id="181" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:617 %mul252_1_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_297, i32 %tmp_95_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_3_i_i"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1623" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:226 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_223 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_21

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_223"/></StgValue>
</operation>

<operation id="1624" st_id="182" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:614 %acc3_13_3_i_i = fadd i32 %acc3_12_3_i_i, i32 %mul252_1_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_3_i_i"/></StgValue>
</operation>

<operation id="1625" st_id="182" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:617 %mul252_1_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_297, i32 %tmp_95_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_3_i_i"/></StgValue>
</operation>

<operation id="1626" st_id="182" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:621 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_298 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_223

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_298"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1627" st_id="183" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:618 %acc3_8_3_i_i = fadd i32 %acc3_13_3_i_i, i32 %mul252_1_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_3_i_i"/></StgValue>
</operation>

<operation id="1628" st_id="183" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:621 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_298 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_223

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_298"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1629" st_id="184" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:618 %acc3_8_3_i_i = fadd i32 %acc3_13_3_i_i, i32 %mul252_1_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_3_i_i"/></StgValue>
</operation>

<operation id="1630" st_id="184" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:623 %mul252_1_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_298, i32 %tmp_91_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_7_i_i"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1631" st_id="185" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:618 %acc3_8_3_i_i = fadd i32 %acc3_13_3_i_i, i32 %mul252_1_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_3_i_i"/></StgValue>
</operation>

<operation id="1632" st_id="185" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:623 %mul252_1_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_298, i32 %tmp_91_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_7_i_i"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1633" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:227 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_224 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_224"/></StgValue>
</operation>

<operation id="1634" st_id="186" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:618 %acc3_8_3_i_i = fadd i32 %acc3_13_3_i_i, i32 %mul252_1_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_3_i_i"/></StgValue>
</operation>

<operation id="1635" st_id="186" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:623 %mul252_1_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_298, i32 %tmp_91_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_7_i_i"/></StgValue>
</operation>

<operation id="1636" st_id="186" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:625 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_299 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_224

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_299"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1637" st_id="187" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:624 %acc3_10_4_i_i = fadd i32 %acc3_8_3_i_i, i32 %mul252_1_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_10_4_i_i"/></StgValue>
</operation>

<operation id="1638" st_id="187" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:625 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_299 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_224

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_299"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1639" st_id="188" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:624 %acc3_10_4_i_i = fadd i32 %acc3_8_3_i_i, i32 %mul252_1_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_10_4_i_i"/></StgValue>
</operation>

<operation id="1640" st_id="188" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:627 %mul252_1_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_299, i32 %tmp_92_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_4_i_i"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1641" st_id="189" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:624 %acc3_10_4_i_i = fadd i32 %acc3_8_3_i_i, i32 %mul252_1_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_10_4_i_i"/></StgValue>
</operation>

<operation id="1642" st_id="189" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:627 %mul252_1_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_299, i32 %tmp_92_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_4_i_i"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1643" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:228 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_225 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_23

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_225"/></StgValue>
</operation>

<operation id="1644" st_id="190" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:624 %acc3_10_4_i_i = fadd i32 %acc3_8_3_i_i, i32 %mul252_1_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_10_4_i_i"/></StgValue>
</operation>

<operation id="1645" st_id="190" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:627 %mul252_1_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_299, i32 %tmp_92_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_1_4_i_i"/></StgValue>
</operation>

<operation id="1646" st_id="190" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:629 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_300 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_225

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_300"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1647" st_id="191" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:628 %acc3_11_4_i_i = fadd i32 %acc3_10_4_i_i, i32 %mul252_1_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_4_i_i"/></StgValue>
</operation>

<operation id="1648" st_id="191" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:629 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_300 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_225

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_300"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1649" st_id="192" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:628 %acc3_11_4_i_i = fadd i32 %acc3_10_4_i_i, i32 %mul252_1_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_4_i_i"/></StgValue>
</operation>

<operation id="1650" st_id="192" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:631 %mul252_1_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_300, i32 %tmp_93_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_4_i_i"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1651" st_id="193" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:628 %acc3_11_4_i_i = fadd i32 %acc3_10_4_i_i, i32 %mul252_1_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_4_i_i"/></StgValue>
</operation>

<operation id="1652" st_id="193" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:631 %mul252_1_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_300, i32 %tmp_93_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_4_i_i"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1653" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:229 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_226 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_24

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_226"/></StgValue>
</operation>

<operation id="1654" st_id="194" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:628 %acc3_11_4_i_i = fadd i32 %acc3_10_4_i_i, i32 %mul252_1_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_11_4_i_i"/></StgValue>
</operation>

<operation id="1655" st_id="194" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:631 %mul252_1_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_300, i32 %tmp_93_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_2_4_i_i"/></StgValue>
</operation>

<operation id="1656" st_id="194" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:633 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_301 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_226

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_301"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1657" st_id="195" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:632 %acc3_12_4_i_i = fadd i32 %acc3_11_4_i_i, i32 %mul252_1_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_4_i_i"/></StgValue>
</operation>

<operation id="1658" st_id="195" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:633 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_301 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_226

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_301"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1659" st_id="196" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:632 %acc3_12_4_i_i = fadd i32 %acc3_11_4_i_i, i32 %mul252_1_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_4_i_i"/></StgValue>
</operation>

<operation id="1660" st_id="196" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:635 %mul252_1_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_301, i32 %tmp_94_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_4_i_i"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1661" st_id="197" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:632 %acc3_12_4_i_i = fadd i32 %acc3_11_4_i_i, i32 %mul252_1_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_4_i_i"/></StgValue>
</operation>

<operation id="1662" st_id="197" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:635 %mul252_1_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_301, i32 %tmp_94_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_4_i_i"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1663" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:230 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_227 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln203_25

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_227"/></StgValue>
</operation>

<operation id="1664" st_id="198" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:632 %acc3_12_4_i_i = fadd i32 %acc3_11_4_i_i, i32 %mul252_1_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_12_4_i_i"/></StgValue>
</operation>

<operation id="1665" st_id="198" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:635 %mul252_1_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_301, i32 %tmp_94_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_3_4_i_i"/></StgValue>
</operation>

<operation id="1666" st_id="198" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:637 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_302 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_227

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_302"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1667" st_id="199" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:636 %acc3_13_4_i_i = fadd i32 %acc3_12_4_i_i, i32 %mul252_1_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_4_i_i"/></StgValue>
</operation>

<operation id="1668" st_id="199" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:637 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_302 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_227

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_302"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1669" st_id="200" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:636 %acc3_13_4_i_i = fadd i32 %acc3_12_4_i_i, i32 %mul252_1_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_4_i_i"/></StgValue>
</operation>

<operation id="1670" st_id="200" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:639 %mul252_1_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_302, i32 %tmp_95_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_4_i_i"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1671" st_id="201" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:636 %acc3_13_4_i_i = fadd i32 %acc3_12_4_i_i, i32 %mul252_1_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_4_i_i"/></StgValue>
</operation>

<operation id="1672" st_id="201" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:639 %mul252_1_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_302, i32 %tmp_95_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_4_i_i"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1673" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:231 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_228 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_228"/></StgValue>
</operation>

<operation id="1674" st_id="202" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:636 %acc3_13_4_i_i = fadd i32 %acc3_12_4_i_i, i32 %mul252_1_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_13_4_i_i"/></StgValue>
</operation>

<operation id="1675" st_id="202" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:639 %mul252_1_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_302, i32 %tmp_95_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_1_4_4_i_i"/></StgValue>
</operation>

<operation id="1676" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:641 %win_50_addr = getelementptr i32 %win_50, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_50_addr"/></StgValue>
</operation>

<operation id="1677" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:642 %win_51_addr = getelementptr i32 %win_51, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_51_addr"/></StgValue>
</operation>

<operation id="1678" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:643 %win_52_addr = getelementptr i32 %win_52, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_52_addr"/></StgValue>
</operation>

<operation id="1679" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:644 %win_53_addr = getelementptr i32 %win_53, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_53_addr"/></StgValue>
</operation>

<operation id="1680" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:645 %win_54_addr = getelementptr i32 %win_54, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_54_addr"/></StgValue>
</operation>

<operation id="1681" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:646 %win_55_addr = getelementptr i32 %win_55, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_55_addr"/></StgValue>
</operation>

<operation id="1682" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:647 %win_56_addr = getelementptr i32 %win_56, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_56_addr"/></StgValue>
</operation>

<operation id="1683" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:648 %win_57_addr = getelementptr i32 %win_57, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_57_addr"/></StgValue>
</operation>

<operation id="1684" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:649 %win_58_addr = getelementptr i32 %win_58, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_58_addr"/></StgValue>
</operation>

<operation id="1685" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:650 %win_59_addr = getelementptr i32 %win_59, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_59_addr"/></StgValue>
</operation>

<operation id="1686" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:651 %win_60_addr = getelementptr i32 %win_60, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_60_addr"/></StgValue>
</operation>

<operation id="1687" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:652 %win_61_addr = getelementptr i32 %win_61, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_61_addr"/></StgValue>
</operation>

<operation id="1688" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:653 %win_62_addr = getelementptr i32 %win_62, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_62_addr"/></StgValue>
</operation>

<operation id="1689" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:654 %win_63_addr = getelementptr i32 %win_63, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_63_addr"/></StgValue>
</operation>

<operation id="1690" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:655 %win_64_addr = getelementptr i32 %win_64, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_64_addr"/></StgValue>
</operation>

<operation id="1691" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:656 %win_65_addr = getelementptr i32 %win_65, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_65_addr"/></StgValue>
</operation>

<operation id="1692" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:657 %win_66_addr = getelementptr i32 %win_66, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_66_addr"/></StgValue>
</operation>

<operation id="1693" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:658 %win_67_addr = getelementptr i32 %win_67, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_67_addr"/></StgValue>
</operation>

<operation id="1694" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:659 %win_68_addr = getelementptr i32 %win_68, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_68_addr"/></StgValue>
</operation>

<operation id="1695" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:660 %win_69_addr = getelementptr i32 %win_69, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_69_addr"/></StgValue>
</operation>

<operation id="1696" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:661 %win_70_addr = getelementptr i32 %win_70, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_70_addr"/></StgValue>
</operation>

<operation id="1697" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:662 %win_71_addr = getelementptr i32 %win_71, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_71_addr"/></StgValue>
</operation>

<operation id="1698" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:663 %win_72_addr = getelementptr i32 %win_72, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_72_addr"/></StgValue>
</operation>

<operation id="1699" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:664 %win_73_addr = getelementptr i32 %win_73, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_73_addr"/></StgValue>
</operation>

<operation id="1700" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:665 %win_74_addr = getelementptr i32 %win_74, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_74_addr"/></StgValue>
</operation>

<operation id="1701" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:666 %win_50_load = load i2 %win_50_addr

]]></Node>
<StgValue><ssdm name="win_50_load"/></StgValue>
</operation>

<operation id="1702" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:667 %win_51_load = load i2 %win_51_addr

]]></Node>
<StgValue><ssdm name="win_51_load"/></StgValue>
</operation>

<operation id="1703" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:668 %win_52_load = load i2 %win_52_addr

]]></Node>
<StgValue><ssdm name="win_52_load"/></StgValue>
</operation>

<operation id="1704" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:669 %win_53_load = load i2 %win_53_addr

]]></Node>
<StgValue><ssdm name="win_53_load"/></StgValue>
</operation>

<operation id="1705" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:670 %win_54_load = load i2 %win_54_addr

]]></Node>
<StgValue><ssdm name="win_54_load"/></StgValue>
</operation>

<operation id="1706" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:672 %win_55_load = load i2 %win_55_addr

]]></Node>
<StgValue><ssdm name="win_55_load"/></StgValue>
</operation>

<operation id="1707" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:673 %win_56_load = load i2 %win_56_addr

]]></Node>
<StgValue><ssdm name="win_56_load"/></StgValue>
</operation>

<operation id="1708" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:674 %win_57_load = load i2 %win_57_addr

]]></Node>
<StgValue><ssdm name="win_57_load"/></StgValue>
</operation>

<operation id="1709" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:675 %win_58_load = load i2 %win_58_addr

]]></Node>
<StgValue><ssdm name="win_58_load"/></StgValue>
</operation>

<operation id="1710" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:676 %win_59_load = load i2 %win_59_addr

]]></Node>
<StgValue><ssdm name="win_59_load"/></StgValue>
</operation>

<operation id="1711" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:678 %win_60_load = load i2 %win_60_addr

]]></Node>
<StgValue><ssdm name="win_60_load"/></StgValue>
</operation>

<operation id="1712" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:679 %win_61_load = load i2 %win_61_addr

]]></Node>
<StgValue><ssdm name="win_61_load"/></StgValue>
</operation>

<operation id="1713" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:680 %win_62_load = load i2 %win_62_addr

]]></Node>
<StgValue><ssdm name="win_62_load"/></StgValue>
</operation>

<operation id="1714" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:681 %win_63_load = load i2 %win_63_addr

]]></Node>
<StgValue><ssdm name="win_63_load"/></StgValue>
</operation>

<operation id="1715" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:682 %win_64_load = load i2 %win_64_addr

]]></Node>
<StgValue><ssdm name="win_64_load"/></StgValue>
</operation>

<operation id="1716" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:684 %win_65_load = load i2 %win_65_addr

]]></Node>
<StgValue><ssdm name="win_65_load"/></StgValue>
</operation>

<operation id="1717" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:685 %win_66_load = load i2 %win_66_addr

]]></Node>
<StgValue><ssdm name="win_66_load"/></StgValue>
</operation>

<operation id="1718" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:686 %win_67_load = load i2 %win_67_addr

]]></Node>
<StgValue><ssdm name="win_67_load"/></StgValue>
</operation>

<operation id="1719" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:687 %win_68_load = load i2 %win_68_addr

]]></Node>
<StgValue><ssdm name="win_68_load"/></StgValue>
</operation>

<operation id="1720" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:688 %win_69_load = load i2 %win_69_addr

]]></Node>
<StgValue><ssdm name="win_69_load"/></StgValue>
</operation>

<operation id="1721" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:690 %win_70_load = load i2 %win_70_addr

]]></Node>
<StgValue><ssdm name="win_70_load"/></StgValue>
</operation>

<operation id="1722" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:691 %win_71_load = load i2 %win_71_addr

]]></Node>
<StgValue><ssdm name="win_71_load"/></StgValue>
</operation>

<operation id="1723" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:692 %win_72_load = load i2 %win_72_addr

]]></Node>
<StgValue><ssdm name="win_72_load"/></StgValue>
</operation>

<operation id="1724" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:693 %win_73_load = load i2 %win_73_addr

]]></Node>
<StgValue><ssdm name="win_73_load"/></StgValue>
</operation>

<operation id="1725" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:694 %win_74_load = load i2 %win_74_addr

]]></Node>
<StgValue><ssdm name="win_74_load"/></StgValue>
</operation>

<operation id="1726" st_id="202" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:716 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_303 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_228

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_303"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1727" st_id="203" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:640 %acc3_8_4_i_i = fadd i32 %acc3_13_4_i_i, i32 %mul252_1_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_4_i_i"/></StgValue>
</operation>

<operation id="1728" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:666 %win_50_load = load i2 %win_50_addr

]]></Node>
<StgValue><ssdm name="win_50_load"/></StgValue>
</operation>

<operation id="1729" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:667 %win_51_load = load i2 %win_51_addr

]]></Node>
<StgValue><ssdm name="win_51_load"/></StgValue>
</operation>

<operation id="1730" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:668 %win_52_load = load i2 %win_52_addr

]]></Node>
<StgValue><ssdm name="win_52_load"/></StgValue>
</operation>

<operation id="1731" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:669 %win_53_load = load i2 %win_53_addr

]]></Node>
<StgValue><ssdm name="win_53_load"/></StgValue>
</operation>

<operation id="1732" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:670 %win_54_load = load i2 %win_54_addr

]]></Node>
<StgValue><ssdm name="win_54_load"/></StgValue>
</operation>

<operation id="1733" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:671 %tmp_57_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_50_load, i32 %win_51_load, i32 %win_52_load, i32 %win_53_load, i32 %win_54_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_57_i_i"/></StgValue>
</operation>

<operation id="1734" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:672 %win_55_load = load i2 %win_55_addr

]]></Node>
<StgValue><ssdm name="win_55_load"/></StgValue>
</operation>

<operation id="1735" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:673 %win_56_load = load i2 %win_56_addr

]]></Node>
<StgValue><ssdm name="win_56_load"/></StgValue>
</operation>

<operation id="1736" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:674 %win_57_load = load i2 %win_57_addr

]]></Node>
<StgValue><ssdm name="win_57_load"/></StgValue>
</operation>

<operation id="1737" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:675 %win_58_load = load i2 %win_58_addr

]]></Node>
<StgValue><ssdm name="win_58_load"/></StgValue>
</operation>

<operation id="1738" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:676 %win_59_load = load i2 %win_59_addr

]]></Node>
<StgValue><ssdm name="win_59_load"/></StgValue>
</operation>

<operation id="1739" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:677 %tmp_58_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_55_load, i32 %win_56_load, i32 %win_57_load, i32 %win_58_load, i32 %win_59_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_58_i_i"/></StgValue>
</operation>

<operation id="1740" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:678 %win_60_load = load i2 %win_60_addr

]]></Node>
<StgValue><ssdm name="win_60_load"/></StgValue>
</operation>

<operation id="1741" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:679 %win_61_load = load i2 %win_61_addr

]]></Node>
<StgValue><ssdm name="win_61_load"/></StgValue>
</operation>

<operation id="1742" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:680 %win_62_load = load i2 %win_62_addr

]]></Node>
<StgValue><ssdm name="win_62_load"/></StgValue>
</operation>

<operation id="1743" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:681 %win_63_load = load i2 %win_63_addr

]]></Node>
<StgValue><ssdm name="win_63_load"/></StgValue>
</operation>

<operation id="1744" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:682 %win_64_load = load i2 %win_64_addr

]]></Node>
<StgValue><ssdm name="win_64_load"/></StgValue>
</operation>

<operation id="1745" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:683 %tmp_59_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_60_load, i32 %win_61_load, i32 %win_62_load, i32 %win_63_load, i32 %win_64_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_59_i_i"/></StgValue>
</operation>

<operation id="1746" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:684 %win_65_load = load i2 %win_65_addr

]]></Node>
<StgValue><ssdm name="win_65_load"/></StgValue>
</operation>

<operation id="1747" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:685 %win_66_load = load i2 %win_66_addr

]]></Node>
<StgValue><ssdm name="win_66_load"/></StgValue>
</operation>

<operation id="1748" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:686 %win_67_load = load i2 %win_67_addr

]]></Node>
<StgValue><ssdm name="win_67_load"/></StgValue>
</operation>

<operation id="1749" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:687 %win_68_load = load i2 %win_68_addr

]]></Node>
<StgValue><ssdm name="win_68_load"/></StgValue>
</operation>

<operation id="1750" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:688 %win_69_load = load i2 %win_69_addr

]]></Node>
<StgValue><ssdm name="win_69_load"/></StgValue>
</operation>

<operation id="1751" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:689 %tmp_65_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_65_load, i32 %win_66_load, i32 %win_67_load, i32 %win_68_load, i32 %win_69_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_65_i_i"/></StgValue>
</operation>

<operation id="1752" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:690 %win_70_load = load i2 %win_70_addr

]]></Node>
<StgValue><ssdm name="win_70_load"/></StgValue>
</operation>

<operation id="1753" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:691 %win_71_load = load i2 %win_71_addr

]]></Node>
<StgValue><ssdm name="win_71_load"/></StgValue>
</operation>

<operation id="1754" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:692 %win_72_load = load i2 %win_72_addr

]]></Node>
<StgValue><ssdm name="win_72_load"/></StgValue>
</operation>

<operation id="1755" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:693 %win_73_load = load i2 %win_73_addr

]]></Node>
<StgValue><ssdm name="win_73_load"/></StgValue>
</operation>

<operation id="1756" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:694 %win_74_load = load i2 %win_74_addr

]]></Node>
<StgValue><ssdm name="win_74_load"/></StgValue>
</operation>

<operation id="1757" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:695 %tmp_66_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_70_load, i32 %win_71_load, i32 %win_72_load, i32 %win_73_load, i32 %win_74_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_66_i_i"/></StgValue>
</operation>

<operation id="1758" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:696 %tmp_67_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_50_load, i32 %win_51_load, i32 %win_52_load, i32 %win_53_load, i32 %win_54_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_67_i_i"/></StgValue>
</operation>

<operation id="1759" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:697 %tmp_68_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_55_load, i32 %win_56_load, i32 %win_57_load, i32 %win_58_load, i32 %win_59_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_68_i_i"/></StgValue>
</operation>

<operation id="1760" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:698 %tmp_69_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_60_load, i32 %win_61_load, i32 %win_62_load, i32 %win_63_load, i32 %win_64_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_69_i_i"/></StgValue>
</operation>

<operation id="1761" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:699 %tmp_70_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_65_load, i32 %win_66_load, i32 %win_67_load, i32 %win_68_load, i32 %win_69_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_70_i_i"/></StgValue>
</operation>

<operation id="1762" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:700 %tmp_71_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_70_load, i32 %win_71_load, i32 %win_72_load, i32 %win_73_load, i32 %win_74_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_71_i_i"/></StgValue>
</operation>

<operation id="1763" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:701 %tmp_72_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_50_load, i32 %win_51_load, i32 %win_52_load, i32 %win_53_load, i32 %win_54_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_72_i_i"/></StgValue>
</operation>

<operation id="1764" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:702 %tmp_73_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_55_load, i32 %win_56_load, i32 %win_57_load, i32 %win_58_load, i32 %win_59_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_73_i_i"/></StgValue>
</operation>

<operation id="1765" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:703 %tmp_74_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_60_load, i32 %win_61_load, i32 %win_62_load, i32 %win_63_load, i32 %win_64_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_74_i_i"/></StgValue>
</operation>

<operation id="1766" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:704 %tmp_75_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_65_load, i32 %win_66_load, i32 %win_67_load, i32 %win_68_load, i32 %win_69_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_75_i_i"/></StgValue>
</operation>

<operation id="1767" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:705 %tmp_76_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_70_load, i32 %win_71_load, i32 %win_72_load, i32 %win_73_load, i32 %win_74_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_76_i_i"/></StgValue>
</operation>

<operation id="1768" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:706 %tmp_77_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_50_load, i32 %win_51_load, i32 %win_52_load, i32 %win_53_load, i32 %win_54_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_77_i_i"/></StgValue>
</operation>

<operation id="1769" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:707 %tmp_78_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_55_load, i32 %win_56_load, i32 %win_57_load, i32 %win_58_load, i32 %win_59_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_78_i_i"/></StgValue>
</operation>

<operation id="1770" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:708 %tmp_79_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_60_load, i32 %win_61_load, i32 %win_62_load, i32 %win_63_load, i32 %win_64_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_79_i_i"/></StgValue>
</operation>

<operation id="1771" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:709 %tmp_80_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_65_load, i32 %win_66_load, i32 %win_67_load, i32 %win_68_load, i32 %win_69_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>

<operation id="1772" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:710 %tmp_81_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_70_load, i32 %win_71_load, i32 %win_72_load, i32 %win_73_load, i32 %win_74_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_81_i_i"/></StgValue>
</operation>

<operation id="1773" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:711 %tmp_82_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_50_load, i32 %win_51_load, i32 %win_52_load, i32 %win_53_load, i32 %win_54_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_82_i_i"/></StgValue>
</operation>

<operation id="1774" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:712 %tmp_83_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_55_load, i32 %win_56_load, i32 %win_57_load, i32 %win_58_load, i32 %win_59_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_83_i_i"/></StgValue>
</operation>

<operation id="1775" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:713 %tmp_84_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_60_load, i32 %win_61_load, i32 %win_62_load, i32 %win_63_load, i32 %win_64_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_84_i_i"/></StgValue>
</operation>

<operation id="1776" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:714 %tmp_85_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_65_load, i32 %win_66_load, i32 %win_67_load, i32 %win_68_load, i32 %win_69_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_85_i_i"/></StgValue>
</operation>

<operation id="1777" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:715 %tmp_86_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_70_load, i32 %win_71_load, i32 %win_72_load, i32 %win_73_load, i32 %win_74_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_86_i_i"/></StgValue>
</operation>

<operation id="1778" st_id="203" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:716 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_303 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_228

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_303"/></StgValue>
</operation>

<operation id="1779" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:717 %tmp_122_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_57_i_i, i32 %tmp_58_i_i, i32 %tmp_59_i_i, i32 %tmp_65_i_i, i32 %tmp_66_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_122_i_i"/></StgValue>
</operation>

<operation id="1780" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:721 %tmp_123_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_67_i_i, i32 %tmp_68_i_i, i32 %tmp_69_i_i, i32 %tmp_70_i_i, i32 %tmp_71_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_123_i_i"/></StgValue>
</operation>

<operation id="1781" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:737 %tmp_122_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_57_i_i, i32 %tmp_58_i_i, i32 %tmp_59_i_i, i32 %tmp_65_i_i, i32 %tmp_66_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_122_1_i_i"/></StgValue>
</operation>

<operation id="1782" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:741 %tmp_123_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_67_i_i, i32 %tmp_68_i_i, i32 %tmp_69_i_i, i32 %tmp_70_i_i, i32 %tmp_71_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_123_1_i_i"/></StgValue>
</operation>

<operation id="1783" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:757 %tmp_122_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_57_i_i, i32 %tmp_58_i_i, i32 %tmp_59_i_i, i32 %tmp_65_i_i, i32 %tmp_66_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_122_2_i_i"/></StgValue>
</operation>

<operation id="1784" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:761 %tmp_123_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_67_i_i, i32 %tmp_68_i_i, i32 %tmp_69_i_i, i32 %tmp_70_i_i, i32 %tmp_71_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_123_2_i_i"/></StgValue>
</operation>

<operation id="1785" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:777 %tmp_122_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_57_i_i, i32 %tmp_58_i_i, i32 %tmp_59_i_i, i32 %tmp_65_i_i, i32 %tmp_66_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_122_3_i_i"/></StgValue>
</operation>

<operation id="1786" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:781 %tmp_123_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_67_i_i, i32 %tmp_68_i_i, i32 %tmp_69_i_i, i32 %tmp_70_i_i, i32 %tmp_71_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_123_3_i_i"/></StgValue>
</operation>

<operation id="1787" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:797 %tmp_122_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_57_i_i, i32 %tmp_58_i_i, i32 %tmp_59_i_i, i32 %tmp_65_i_i, i32 %tmp_66_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_122_4_i_i"/></StgValue>
</operation>

<operation id="1788" st_id="203" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:801 %tmp_123_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_67_i_i, i32 %tmp_68_i_i, i32 %tmp_69_i_i, i32 %tmp_70_i_i, i32 %tmp_71_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_123_4_i_i"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1789" st_id="204" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:640 %acc3_8_4_i_i = fadd i32 %acc3_13_4_i_i, i32 %mul252_1_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_4_i_i"/></StgValue>
</operation>

<operation id="1790" st_id="204" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:718 %mul252_2_i_i_66 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_303, i32 %tmp_122_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_i_i_66"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1791" st_id="205" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:640 %acc3_8_4_i_i = fadd i32 %acc3_13_4_i_i, i32 %mul252_1_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_4_i_i"/></StgValue>
</operation>

<operation id="1792" st_id="205" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:718 %mul252_2_i_i_66 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_303, i32 %tmp_122_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_i_i_66"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1793" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:232 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_229 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_229"/></StgValue>
</operation>

<operation id="1794" st_id="206" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:640 %acc3_8_4_i_i = fadd i32 %acc3_13_4_i_i, i32 %mul252_1_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_8_4_i_i"/></StgValue>
</operation>

<operation id="1795" st_id="206" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:718 %mul252_2_i_i_66 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_303, i32 %tmp_122_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_i_i_66"/></StgValue>
</operation>

<operation id="1796" st_id="206" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:720 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_304 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_229

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_304"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1797" st_id="207" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:719 %acc3_16_i_i = fadd i32 %acc3_8_4_i_i, i32 %mul252_2_i_i_66

]]></Node>
<StgValue><ssdm name="acc3_16_i_i"/></StgValue>
</operation>

<operation id="1798" st_id="207" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:720 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_304 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_229

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_304"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1799" st_id="208" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:719 %acc3_16_i_i = fadd i32 %acc3_8_4_i_i, i32 %mul252_2_i_i_66

]]></Node>
<StgValue><ssdm name="acc3_16_i_i"/></StgValue>
</operation>

<operation id="1800" st_id="208" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:722 %mul252_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_304, i32 %tmp_123_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_i_i"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1801" st_id="209" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:719 %acc3_16_i_i = fadd i32 %acc3_8_4_i_i, i32 %mul252_2_i_i_66

]]></Node>
<StgValue><ssdm name="acc3_16_i_i"/></StgValue>
</operation>

<operation id="1802" st_id="209" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:722 %mul252_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_304, i32 %tmp_123_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_i_i"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1803" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:233 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_230 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_230"/></StgValue>
</operation>

<operation id="1804" st_id="210" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:719 %acc3_16_i_i = fadd i32 %acc3_8_4_i_i, i32 %mul252_2_i_i_66

]]></Node>
<StgValue><ssdm name="acc3_16_i_i"/></StgValue>
</operation>

<operation id="1805" st_id="210" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:722 %mul252_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_304, i32 %tmp_123_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_i_i"/></StgValue>
</operation>

<operation id="1806" st_id="210" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:724 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_305 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_230

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_305"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1807" st_id="211" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:723 %acc3_17_i_i = fadd i32 %acc3_16_i_i, i32 %mul252_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_i_i"/></StgValue>
</operation>

<operation id="1808" st_id="211" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:724 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_305 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_230

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_305"/></StgValue>
</operation>

<operation id="1809" st_id="211" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:725 %tmp_124_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_72_i_i, i32 %tmp_73_i_i, i32 %tmp_74_i_i, i32 %tmp_75_i_i, i32 %tmp_76_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_124_i_i"/></StgValue>
</operation>

<operation id="1810" st_id="211" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:745 %tmp_124_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_72_i_i, i32 %tmp_73_i_i, i32 %tmp_74_i_i, i32 %tmp_75_i_i, i32 %tmp_76_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_124_1_i_i"/></StgValue>
</operation>

<operation id="1811" st_id="211" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:765 %tmp_124_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_72_i_i, i32 %tmp_73_i_i, i32 %tmp_74_i_i, i32 %tmp_75_i_i, i32 %tmp_76_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_124_2_i_i"/></StgValue>
</operation>

<operation id="1812" st_id="211" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:785 %tmp_124_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_72_i_i, i32 %tmp_73_i_i, i32 %tmp_74_i_i, i32 %tmp_75_i_i, i32 %tmp_76_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_124_3_i_i"/></StgValue>
</operation>

<operation id="1813" st_id="211" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:805 %tmp_124_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_72_i_i, i32 %tmp_73_i_i, i32 %tmp_74_i_i, i32 %tmp_75_i_i, i32 %tmp_76_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_124_4_i_i"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1814" st_id="212" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:723 %acc3_17_i_i = fadd i32 %acc3_16_i_i, i32 %mul252_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_i_i"/></StgValue>
</operation>

<operation id="1815" st_id="212" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:726 %mul252_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_305, i32 %tmp_124_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_i_i"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1816" st_id="213" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:723 %acc3_17_i_i = fadd i32 %acc3_16_i_i, i32 %mul252_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_i_i"/></StgValue>
</operation>

<operation id="1817" st_id="213" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:726 %mul252_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_305, i32 %tmp_124_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_i_i"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1818" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:234 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_231 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_231"/></StgValue>
</operation>

<operation id="1819" st_id="214" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:723 %acc3_17_i_i = fadd i32 %acc3_16_i_i, i32 %mul252_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_i_i"/></StgValue>
</operation>

<operation id="1820" st_id="214" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:726 %mul252_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_305, i32 %tmp_124_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_i_i"/></StgValue>
</operation>

<operation id="1821" st_id="214" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:728 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_306 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_231

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_306"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1822" st_id="215" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:727 %acc3_18_i_i = fadd i32 %acc3_17_i_i, i32 %mul252_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_i_i"/></StgValue>
</operation>

<operation id="1823" st_id="215" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:728 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_306 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_231

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_306"/></StgValue>
</operation>

<operation id="1824" st_id="215" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:729 %tmp_125_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_77_i_i, i32 %tmp_78_i_i, i32 %tmp_79_i_i, i32 %tmp_80_i_i, i32 %tmp_81_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_125_i_i"/></StgValue>
</operation>

<operation id="1825" st_id="215" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:749 %tmp_125_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_77_i_i, i32 %tmp_78_i_i, i32 %tmp_79_i_i, i32 %tmp_80_i_i, i32 %tmp_81_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_125_1_i_i"/></StgValue>
</operation>

<operation id="1826" st_id="215" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:769 %tmp_125_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_77_i_i, i32 %tmp_78_i_i, i32 %tmp_79_i_i, i32 %tmp_80_i_i, i32 %tmp_81_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_125_2_i_i"/></StgValue>
</operation>

<operation id="1827" st_id="215" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:789 %tmp_125_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_77_i_i, i32 %tmp_78_i_i, i32 %tmp_79_i_i, i32 %tmp_80_i_i, i32 %tmp_81_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_125_3_i_i"/></StgValue>
</operation>

<operation id="1828" st_id="215" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:809 %tmp_125_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_77_i_i, i32 %tmp_78_i_i, i32 %tmp_79_i_i, i32 %tmp_80_i_i, i32 %tmp_81_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_125_4_i_i"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1829" st_id="216" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:727 %acc3_18_i_i = fadd i32 %acc3_17_i_i, i32 %mul252_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_i_i"/></StgValue>
</operation>

<operation id="1830" st_id="216" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:730 %mul252_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_306, i32 %tmp_125_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_i_i"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1831" st_id="217" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:727 %acc3_18_i_i = fadd i32 %acc3_17_i_i, i32 %mul252_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_i_i"/></StgValue>
</operation>

<operation id="1832" st_id="217" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:730 %mul252_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_306, i32 %tmp_125_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_i_i"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1833" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:235 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_232 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_232"/></StgValue>
</operation>

<operation id="1834" st_id="218" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:727 %acc3_18_i_i = fadd i32 %acc3_17_i_i, i32 %mul252_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_i_i"/></StgValue>
</operation>

<operation id="1835" st_id="218" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:730 %mul252_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_306, i32 %tmp_125_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_i_i"/></StgValue>
</operation>

<operation id="1836" st_id="218" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:732 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_307 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_232

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_307"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1837" st_id="219" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:731 %acc3_19_i_i = fadd i32 %acc3_18_i_i, i32 %mul252_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_i_i"/></StgValue>
</operation>

<operation id="1838" st_id="219" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:732 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_307 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_232

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_307"/></StgValue>
</operation>

<operation id="1839" st_id="219" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:733 %tmp_126_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_82_i_i, i32 %tmp_83_i_i, i32 %tmp_84_i_i, i32 %tmp_85_i_i, i32 %tmp_86_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_126_i_i"/></StgValue>
</operation>

<operation id="1840" st_id="219" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:753 %tmp_126_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_82_i_i, i32 %tmp_83_i_i, i32 %tmp_84_i_i, i32 %tmp_85_i_i, i32 %tmp_86_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_126_1_i_i"/></StgValue>
</operation>

<operation id="1841" st_id="219" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:773 %tmp_126_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_82_i_i, i32 %tmp_83_i_i, i32 %tmp_84_i_i, i32 %tmp_85_i_i, i32 %tmp_86_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_126_2_i_i"/></StgValue>
</operation>

<operation id="1842" st_id="219" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:793 %tmp_126_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_82_i_i, i32 %tmp_83_i_i, i32 %tmp_84_i_i, i32 %tmp_85_i_i, i32 %tmp_86_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_126_3_i_i"/></StgValue>
</operation>

<operation id="1843" st_id="219" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:813 %tmp_126_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_82_i_i, i32 %tmp_83_i_i, i32 %tmp_84_i_i, i32 %tmp_85_i_i, i32 %tmp_86_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_126_4_i_i"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1844" st_id="220" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:731 %acc3_19_i_i = fadd i32 %acc3_18_i_i, i32 %mul252_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_i_i"/></StgValue>
</operation>

<operation id="1845" st_id="220" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:734 %mul252_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_307, i32 %tmp_126_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_i_i"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1846" st_id="221" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:731 %acc3_19_i_i = fadd i32 %acc3_18_i_i, i32 %mul252_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_i_i"/></StgValue>
</operation>

<operation id="1847" st_id="221" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:734 %mul252_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_307, i32 %tmp_126_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_i_i"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1848" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:236 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_233 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_233"/></StgValue>
</operation>

<operation id="1849" st_id="222" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:731 %acc3_19_i_i = fadd i32 %acc3_18_i_i, i32 %mul252_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_i_i"/></StgValue>
</operation>

<operation id="1850" st_id="222" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:734 %mul252_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_307, i32 %tmp_126_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_i_i"/></StgValue>
</operation>

<operation id="1851" st_id="222" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:736 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_308 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_233

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_308"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1852" st_id="223" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:735 %acc3_20_i_i = fadd i32 %acc3_19_i_i, i32 %mul252_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_i_i"/></StgValue>
</operation>

<operation id="1853" st_id="223" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:736 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_308 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_233

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_308"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1854" st_id="224" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:735 %acc3_20_i_i = fadd i32 %acc3_19_i_i, i32 %mul252_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_i_i"/></StgValue>
</operation>

<operation id="1855" st_id="224" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:738 %mul252_2_i_i_67 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_308, i32 %tmp_122_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_i_i_67"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1856" st_id="225" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:735 %acc3_20_i_i = fadd i32 %acc3_19_i_i, i32 %mul252_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_i_i"/></StgValue>
</operation>

<operation id="1857" st_id="225" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:738 %mul252_2_i_i_67 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_308, i32 %tmp_122_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_i_i_67"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1858" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:237 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_234 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_234"/></StgValue>
</operation>

<operation id="1859" st_id="226" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:735 %acc3_20_i_i = fadd i32 %acc3_19_i_i, i32 %mul252_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_i_i"/></StgValue>
</operation>

<operation id="1860" st_id="226" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:738 %mul252_2_i_i_67 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_308, i32 %tmp_122_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_i_i_67"/></StgValue>
</operation>

<operation id="1861" st_id="226" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:740 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_309 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_234

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_309"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1862" st_id="227" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:739 %acc3_16_1_i_i = fadd i32 %acc3_20_i_i, i32 %mul252_2_i_i_67

]]></Node>
<StgValue><ssdm name="acc3_16_1_i_i"/></StgValue>
</operation>

<operation id="1863" st_id="227" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:740 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_309 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_234

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_309"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1864" st_id="228" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:739 %acc3_16_1_i_i = fadd i32 %acc3_20_i_i, i32 %mul252_2_i_i_67

]]></Node>
<StgValue><ssdm name="acc3_16_1_i_i"/></StgValue>
</operation>

<operation id="1865" st_id="228" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:742 %mul252_2_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_309, i32 %tmp_123_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_1_i_i"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1866" st_id="229" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:739 %acc3_16_1_i_i = fadd i32 %acc3_20_i_i, i32 %mul252_2_i_i_67

]]></Node>
<StgValue><ssdm name="acc3_16_1_i_i"/></StgValue>
</operation>

<operation id="1867" st_id="229" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:742 %mul252_2_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_309, i32 %tmp_123_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_1_i_i"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1868" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:238 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_235 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_235"/></StgValue>
</operation>

<operation id="1869" st_id="230" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:739 %acc3_16_1_i_i = fadd i32 %acc3_20_i_i, i32 %mul252_2_i_i_67

]]></Node>
<StgValue><ssdm name="acc3_16_1_i_i"/></StgValue>
</operation>

<operation id="1870" st_id="230" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:742 %mul252_2_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_309, i32 %tmp_123_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_1_i_i"/></StgValue>
</operation>

<operation id="1871" st_id="230" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:744 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_310 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_235

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_310"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1872" st_id="231" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:743 %acc3_17_1_i_i = fadd i32 %acc3_16_1_i_i, i32 %mul252_2_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_1_i_i"/></StgValue>
</operation>

<operation id="1873" st_id="231" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:744 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_310 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_235

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_310"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1874" st_id="232" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:743 %acc3_17_1_i_i = fadd i32 %acc3_16_1_i_i, i32 %mul252_2_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_1_i_i"/></StgValue>
</operation>

<operation id="1875" st_id="232" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:746 %mul252_2_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_310, i32 %tmp_124_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_1_i_i"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1876" st_id="233" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:743 %acc3_17_1_i_i = fadd i32 %acc3_16_1_i_i, i32 %mul252_2_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_1_i_i"/></StgValue>
</operation>

<operation id="1877" st_id="233" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:746 %mul252_2_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_310, i32 %tmp_124_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_1_i_i"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1878" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:239 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_236 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_236"/></StgValue>
</operation>

<operation id="1879" st_id="234" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:743 %acc3_17_1_i_i = fadd i32 %acc3_16_1_i_i, i32 %mul252_2_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_1_i_i"/></StgValue>
</operation>

<operation id="1880" st_id="234" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:746 %mul252_2_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_310, i32 %tmp_124_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_1_i_i"/></StgValue>
</operation>

<operation id="1881" st_id="234" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:748 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_311 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_236

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_311"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1882" st_id="235" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:747 %acc3_18_1_i_i = fadd i32 %acc3_17_1_i_i, i32 %mul252_2_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_1_i_i"/></StgValue>
</operation>

<operation id="1883" st_id="235" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:748 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_311 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_236

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_311"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1884" st_id="236" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:747 %acc3_18_1_i_i = fadd i32 %acc3_17_1_i_i, i32 %mul252_2_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_1_i_i"/></StgValue>
</operation>

<operation id="1885" st_id="236" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:750 %mul252_2_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_311, i32 %tmp_125_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1886" st_id="237" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:747 %acc3_18_1_i_i = fadd i32 %acc3_17_1_i_i, i32 %mul252_2_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_1_i_i"/></StgValue>
</operation>

<operation id="1887" st_id="237" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:750 %mul252_2_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_311, i32 %tmp_125_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1888" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:240 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_237 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_10

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_237"/></StgValue>
</operation>

<operation id="1889" st_id="238" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:747 %acc3_18_1_i_i = fadd i32 %acc3_17_1_i_i, i32 %mul252_2_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_1_i_i"/></StgValue>
</operation>

<operation id="1890" st_id="238" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:750 %mul252_2_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_311, i32 %tmp_125_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_1_i_i"/></StgValue>
</operation>

<operation id="1891" st_id="238" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:752 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_312 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_237

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_312"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1892" st_id="239" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:751 %acc3_19_1_i_i = fadd i32 %acc3_18_1_i_i, i32 %mul252_2_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_1_i_i"/></StgValue>
</operation>

<operation id="1893" st_id="239" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:752 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_312 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_237

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_312"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1894" st_id="240" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:751 %acc3_19_1_i_i = fadd i32 %acc3_18_1_i_i, i32 %mul252_2_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_1_i_i"/></StgValue>
</operation>

<operation id="1895" st_id="240" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:754 %mul252_2_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_312, i32 %tmp_126_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_1_i_i"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1896" st_id="241" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:751 %acc3_19_1_i_i = fadd i32 %acc3_18_1_i_i, i32 %mul252_2_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_1_i_i"/></StgValue>
</operation>

<operation id="1897" st_id="241" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:754 %mul252_2_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_312, i32 %tmp_126_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_1_i_i"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1898" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:241 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_238 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_11

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_238"/></StgValue>
</operation>

<operation id="1899" st_id="242" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:751 %acc3_19_1_i_i = fadd i32 %acc3_18_1_i_i, i32 %mul252_2_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_1_i_i"/></StgValue>
</operation>

<operation id="1900" st_id="242" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:754 %mul252_2_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_312, i32 %tmp_126_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_1_i_i"/></StgValue>
</operation>

<operation id="1901" st_id="242" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:756 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_313 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_238

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_313"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1902" st_id="243" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:755 %acc3_20_1_i_i = fadd i32 %acc3_19_1_i_i, i32 %mul252_2_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_1_i_i"/></StgValue>
</operation>

<operation id="1903" st_id="243" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:756 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_313 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_238

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_313"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1904" st_id="244" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:755 %acc3_20_1_i_i = fadd i32 %acc3_19_1_i_i, i32 %mul252_2_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_1_i_i"/></StgValue>
</operation>

<operation id="1905" st_id="244" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:758 %mul252_2_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_313, i32 %tmp_122_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_5_i_i"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1906" st_id="245" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:755 %acc3_20_1_i_i = fadd i32 %acc3_19_1_i_i, i32 %mul252_2_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_1_i_i"/></StgValue>
</operation>

<operation id="1907" st_id="245" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:758 %mul252_2_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_313, i32 %tmp_122_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_5_i_i"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1908" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:242 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_12

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239"/></StgValue>
</operation>

<operation id="1909" st_id="246" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:755 %acc3_20_1_i_i = fadd i32 %acc3_19_1_i_i, i32 %mul252_2_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_1_i_i"/></StgValue>
</operation>

<operation id="1910" st_id="246" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:758 %mul252_2_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_313, i32 %tmp_122_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_5_i_i"/></StgValue>
</operation>

<operation id="1911" st_id="246" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:760 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_314 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_314"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1912" st_id="247" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:759 %acc3_16_2_i_i = fadd i32 %acc3_20_1_i_i, i32 %mul252_2_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_16_2_i_i"/></StgValue>
</operation>

<operation id="1913" st_id="247" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:760 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_314 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_314"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1914" st_id="248" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:759 %acc3_16_2_i_i = fadd i32 %acc3_20_1_i_i, i32 %mul252_2_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_16_2_i_i"/></StgValue>
</operation>

<operation id="1915" st_id="248" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:762 %mul252_2_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_314, i32 %tmp_123_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_2_i_i"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1916" st_id="249" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:759 %acc3_16_2_i_i = fadd i32 %acc3_20_1_i_i, i32 %mul252_2_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_16_2_i_i"/></StgValue>
</operation>

<operation id="1917" st_id="249" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:762 %mul252_2_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_314, i32 %tmp_123_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_2_i_i"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1918" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:243 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_13

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240"/></StgValue>
</operation>

<operation id="1919" st_id="250" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:759 %acc3_16_2_i_i = fadd i32 %acc3_20_1_i_i, i32 %mul252_2_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_16_2_i_i"/></StgValue>
</operation>

<operation id="1920" st_id="250" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:762 %mul252_2_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_314, i32 %tmp_123_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_2_i_i"/></StgValue>
</operation>

<operation id="1921" st_id="250" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:764 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_315 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_315"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1922" st_id="251" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:763 %acc3_17_2_i_i = fadd i32 %acc3_16_2_i_i, i32 %mul252_2_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_2_i_i"/></StgValue>
</operation>

<operation id="1923" st_id="251" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:764 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_315 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_315"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1924" st_id="252" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:763 %acc3_17_2_i_i = fadd i32 %acc3_16_2_i_i, i32 %mul252_2_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_2_i_i"/></StgValue>
</operation>

<operation id="1925" st_id="252" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:766 %mul252_2_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_315, i32 %tmp_124_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_2_i_i"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1926" st_id="253" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:763 %acc3_17_2_i_i = fadd i32 %acc3_16_2_i_i, i32 %mul252_2_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_2_i_i"/></StgValue>
</operation>

<operation id="1927" st_id="253" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:766 %mul252_2_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_315, i32 %tmp_124_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_2_i_i"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1928" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:244 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_241 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_241"/></StgValue>
</operation>

<operation id="1929" st_id="254" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:763 %acc3_17_2_i_i = fadd i32 %acc3_16_2_i_i, i32 %mul252_2_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_2_i_i"/></StgValue>
</operation>

<operation id="1930" st_id="254" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:766 %mul252_2_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_315, i32 %tmp_124_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_2_i_i"/></StgValue>
</operation>

<operation id="1931" st_id="254" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:768 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_316 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_241

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_316"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1932" st_id="255" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:767 %acc3_18_2_i_i = fadd i32 %acc3_17_2_i_i, i32 %mul252_2_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_2_i_i"/></StgValue>
</operation>

<operation id="1933" st_id="255" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:768 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_316 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_241

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_316"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1934" st_id="256" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:767 %acc3_18_2_i_i = fadd i32 %acc3_17_2_i_i, i32 %mul252_2_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_2_i_i"/></StgValue>
</operation>

<operation id="1935" st_id="256" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:770 %mul252_2_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_316, i32 %tmp_125_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_2_i_i"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1936" st_id="257" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:767 %acc3_18_2_i_i = fadd i32 %acc3_17_2_i_i, i32 %mul252_2_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_2_i_i"/></StgValue>
</operation>

<operation id="1937" st_id="257" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:770 %mul252_2_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_316, i32 %tmp_125_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_2_i_i"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1938" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:245 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_242 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_242"/></StgValue>
</operation>

<operation id="1939" st_id="258" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:767 %acc3_18_2_i_i = fadd i32 %acc3_17_2_i_i, i32 %mul252_2_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_2_i_i"/></StgValue>
</operation>

<operation id="1940" st_id="258" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:770 %mul252_2_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_316, i32 %tmp_125_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_2_i_i"/></StgValue>
</operation>

<operation id="1941" st_id="258" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:772 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_317 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_242

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_317"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1942" st_id="259" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:771 %acc3_19_2_i_i = fadd i32 %acc3_18_2_i_i, i32 %mul252_2_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_2_i_i"/></StgValue>
</operation>

<operation id="1943" st_id="259" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:772 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_317 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_242

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_317"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1944" st_id="260" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:771 %acc3_19_2_i_i = fadd i32 %acc3_18_2_i_i, i32 %mul252_2_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_2_i_i"/></StgValue>
</operation>

<operation id="1945" st_id="260" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:774 %mul252_2_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_317, i32 %tmp_126_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_2_i_i"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1946" st_id="261" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:771 %acc3_19_2_i_i = fadd i32 %acc3_18_2_i_i, i32 %mul252_2_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_2_i_i"/></StgValue>
</operation>

<operation id="1947" st_id="261" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:774 %mul252_2_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_317, i32 %tmp_126_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_2_i_i"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1948" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:246 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_16

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243"/></StgValue>
</operation>

<operation id="1949" st_id="262" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:771 %acc3_19_2_i_i = fadd i32 %acc3_18_2_i_i, i32 %mul252_2_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_2_i_i"/></StgValue>
</operation>

<operation id="1950" st_id="262" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:774 %mul252_2_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_317, i32 %tmp_126_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_2_i_i"/></StgValue>
</operation>

<operation id="1951" st_id="262" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:776 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_318 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_318"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1952" st_id="263" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:775 %acc3_20_2_i_i = fadd i32 %acc3_19_2_i_i, i32 %mul252_2_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_2_i_i"/></StgValue>
</operation>

<operation id="1953" st_id="263" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:776 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_318 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_318"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1954" st_id="264" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:775 %acc3_20_2_i_i = fadd i32 %acc3_19_2_i_i, i32 %mul252_2_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_2_i_i"/></StgValue>
</operation>

<operation id="1955" st_id="264" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:778 %mul252_2_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_318, i32 %tmp_122_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_6_i_i"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1956" st_id="265" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:775 %acc3_20_2_i_i = fadd i32 %acc3_19_2_i_i, i32 %mul252_2_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_2_i_i"/></StgValue>
</operation>

<operation id="1957" st_id="265" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:778 %mul252_2_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_318, i32 %tmp_122_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_6_i_i"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1958" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:247 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_244 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_17

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_244"/></StgValue>
</operation>

<operation id="1959" st_id="266" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:775 %acc3_20_2_i_i = fadd i32 %acc3_19_2_i_i, i32 %mul252_2_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_2_i_i"/></StgValue>
</operation>

<operation id="1960" st_id="266" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:778 %mul252_2_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_318, i32 %tmp_122_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_6_i_i"/></StgValue>
</operation>

<operation id="1961" st_id="266" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:780 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_319 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_244

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_319"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1962" st_id="267" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:779 %acc3_16_3_i_i = fadd i32 %acc3_20_2_i_i, i32 %mul252_2_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_16_3_i_i"/></StgValue>
</operation>

<operation id="1963" st_id="267" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:780 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_319 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_244

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_319"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1964" st_id="268" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:779 %acc3_16_3_i_i = fadd i32 %acc3_20_2_i_i, i32 %mul252_2_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_16_3_i_i"/></StgValue>
</operation>

<operation id="1965" st_id="268" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:782 %mul252_2_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_319, i32 %tmp_123_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_3_i_i"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1966" st_id="269" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:779 %acc3_16_3_i_i = fadd i32 %acc3_20_2_i_i, i32 %mul252_2_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_16_3_i_i"/></StgValue>
</operation>

<operation id="1967" st_id="269" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:782 %mul252_2_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_319, i32 %tmp_123_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_3_i_i"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1968" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:248 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_245 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_245"/></StgValue>
</operation>

<operation id="1969" st_id="270" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:779 %acc3_16_3_i_i = fadd i32 %acc3_20_2_i_i, i32 %mul252_2_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_16_3_i_i"/></StgValue>
</operation>

<operation id="1970" st_id="270" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:782 %mul252_2_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_319, i32 %tmp_123_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_3_i_i"/></StgValue>
</operation>

<operation id="1971" st_id="270" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:784 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_320 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_245

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_320"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1972" st_id="271" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:783 %acc3_17_3_i_i = fadd i32 %acc3_16_3_i_i, i32 %mul252_2_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_3_i_i"/></StgValue>
</operation>

<operation id="1973" st_id="271" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:784 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_320 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_245

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_320"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1974" st_id="272" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:783 %acc3_17_3_i_i = fadd i32 %acc3_16_3_i_i, i32 %mul252_2_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_3_i_i"/></StgValue>
</operation>

<operation id="1975" st_id="272" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:786 %mul252_2_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_320, i32 %tmp_124_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_3_i_i"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1976" st_id="273" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:783 %acc3_17_3_i_i = fadd i32 %acc3_16_3_i_i, i32 %mul252_2_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_3_i_i"/></StgValue>
</operation>

<operation id="1977" st_id="273" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:786 %mul252_2_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_320, i32 %tmp_124_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_3_i_i"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1978" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:249 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_19

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246"/></StgValue>
</operation>

<operation id="1979" st_id="274" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:783 %acc3_17_3_i_i = fadd i32 %acc3_16_3_i_i, i32 %mul252_2_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_3_i_i"/></StgValue>
</operation>

<operation id="1980" st_id="274" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:786 %mul252_2_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_320, i32 %tmp_124_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_3_i_i"/></StgValue>
</operation>

<operation id="1981" st_id="274" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:788 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_321 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_321"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1982" st_id="275" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:787 %acc3_18_3_i_i = fadd i32 %acc3_17_3_i_i, i32 %mul252_2_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_3_i_i"/></StgValue>
</operation>

<operation id="1983" st_id="275" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:788 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_321 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_321"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1984" st_id="276" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:787 %acc3_18_3_i_i = fadd i32 %acc3_17_3_i_i, i32 %mul252_2_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_3_i_i"/></StgValue>
</operation>

<operation id="1985" st_id="276" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:790 %mul252_2_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_321, i32 %tmp_125_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1986" st_id="277" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:787 %acc3_18_3_i_i = fadd i32 %acc3_17_3_i_i, i32 %mul252_2_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_3_i_i"/></StgValue>
</operation>

<operation id="1987" st_id="277" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:790 %mul252_2_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_321, i32 %tmp_125_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1988" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:250 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_20

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247"/></StgValue>
</operation>

<operation id="1989" st_id="278" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:787 %acc3_18_3_i_i = fadd i32 %acc3_17_3_i_i, i32 %mul252_2_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_3_i_i"/></StgValue>
</operation>

<operation id="1990" st_id="278" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:790 %mul252_2_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_321, i32 %tmp_125_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_3_i_i"/></StgValue>
</operation>

<operation id="1991" st_id="278" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:792 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_322 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_322"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1992" st_id="279" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:791 %acc3_19_3_i_i = fadd i32 %acc3_18_3_i_i, i32 %mul252_2_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_3_i_i"/></StgValue>
</operation>

<operation id="1993" st_id="279" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:792 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_322 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_322"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1994" st_id="280" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:791 %acc3_19_3_i_i = fadd i32 %acc3_18_3_i_i, i32 %mul252_2_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_3_i_i"/></StgValue>
</operation>

<operation id="1995" st_id="280" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:794 %mul252_2_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_322, i32 %tmp_126_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_3_i_i"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1996" st_id="281" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:791 %acc3_19_3_i_i = fadd i32 %acc3_18_3_i_i, i32 %mul252_2_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_3_i_i"/></StgValue>
</operation>

<operation id="1997" st_id="281" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:794 %mul252_2_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_322, i32 %tmp_126_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_3_i_i"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1998" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:251 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_21

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248"/></StgValue>
</operation>

<operation id="1999" st_id="282" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:791 %acc3_19_3_i_i = fadd i32 %acc3_18_3_i_i, i32 %mul252_2_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_3_i_i"/></StgValue>
</operation>

<operation id="2000" st_id="282" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:794 %mul252_2_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_322, i32 %tmp_126_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_3_i_i"/></StgValue>
</operation>

<operation id="2001" st_id="282" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:796 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_323 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_323"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2002" st_id="283" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:795 %acc3_20_3_i_i = fadd i32 %acc3_19_3_i_i, i32 %mul252_2_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_3_i_i"/></StgValue>
</operation>

<operation id="2003" st_id="283" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:796 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_323 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_323"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2004" st_id="284" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:795 %acc3_20_3_i_i = fadd i32 %acc3_19_3_i_i, i32 %mul252_2_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_3_i_i"/></StgValue>
</operation>

<operation id="2005" st_id="284" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:798 %mul252_2_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_323, i32 %tmp_122_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_7_i_i"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2006" st_id="285" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:795 %acc3_20_3_i_i = fadd i32 %acc3_19_3_i_i, i32 %mul252_2_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_3_i_i"/></StgValue>
</operation>

<operation id="2007" st_id="285" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:798 %mul252_2_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_323, i32 %tmp_122_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_7_i_i"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2008" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:252 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249"/></StgValue>
</operation>

<operation id="2009" st_id="286" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:795 %acc3_20_3_i_i = fadd i32 %acc3_19_3_i_i, i32 %mul252_2_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_3_i_i"/></StgValue>
</operation>

<operation id="2010" st_id="286" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:798 %mul252_2_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_323, i32 %tmp_122_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_7_i_i"/></StgValue>
</operation>

<operation id="2011" st_id="286" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:800 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_324 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_324"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2012" st_id="287" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:799 %acc3_16_4_i_i = fadd i32 %acc3_20_3_i_i, i32 %mul252_2_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_16_4_i_i"/></StgValue>
</operation>

<operation id="2013" st_id="287" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:800 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_324 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_324"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2014" st_id="288" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:799 %acc3_16_4_i_i = fadd i32 %acc3_20_3_i_i, i32 %mul252_2_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_16_4_i_i"/></StgValue>
</operation>

<operation id="2015" st_id="288" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:802 %mul252_2_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_324, i32 %tmp_123_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_4_i_i"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2016" st_id="289" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:799 %acc3_16_4_i_i = fadd i32 %acc3_20_3_i_i, i32 %mul252_2_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_16_4_i_i"/></StgValue>
</operation>

<operation id="2017" st_id="289" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:802 %mul252_2_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_324, i32 %tmp_123_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_4_i_i"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2018" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:253 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_23

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250"/></StgValue>
</operation>

<operation id="2019" st_id="290" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:799 %acc3_16_4_i_i = fadd i32 %acc3_20_3_i_i, i32 %mul252_2_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_16_4_i_i"/></StgValue>
</operation>

<operation id="2020" st_id="290" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:802 %mul252_2_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_324, i32 %tmp_123_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_1_4_i_i"/></StgValue>
</operation>

<operation id="2021" st_id="290" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:804 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_325 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_325"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2022" st_id="291" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:803 %acc3_17_4_i_i = fadd i32 %acc3_16_4_i_i, i32 %mul252_2_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_4_i_i"/></StgValue>
</operation>

<operation id="2023" st_id="291" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:804 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_325 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_325"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2024" st_id="292" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:803 %acc3_17_4_i_i = fadd i32 %acc3_16_4_i_i, i32 %mul252_2_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_4_i_i"/></StgValue>
</operation>

<operation id="2025" st_id="292" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:806 %mul252_2_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_325, i32 %tmp_124_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_4_i_i"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2026" st_id="293" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:803 %acc3_17_4_i_i = fadd i32 %acc3_16_4_i_i, i32 %mul252_2_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_4_i_i"/></StgValue>
</operation>

<operation id="2027" st_id="293" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:806 %mul252_2_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_325, i32 %tmp_124_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_4_i_i"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2028" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:254 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_24

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251"/></StgValue>
</operation>

<operation id="2029" st_id="294" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:803 %acc3_17_4_i_i = fadd i32 %acc3_16_4_i_i, i32 %mul252_2_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_17_4_i_i"/></StgValue>
</operation>

<operation id="2030" st_id="294" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:806 %mul252_2_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_325, i32 %tmp_124_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_2_4_i_i"/></StgValue>
</operation>

<operation id="2031" st_id="294" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:808 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_326 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_326"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2032" st_id="295" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:807 %acc3_18_4_i_i = fadd i32 %acc3_17_4_i_i, i32 %mul252_2_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_4_i_i"/></StgValue>
</operation>

<operation id="2033" st_id="295" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:808 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_326 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_326"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2034" st_id="296" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:807 %acc3_18_4_i_i = fadd i32 %acc3_17_4_i_i, i32 %mul252_2_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_4_i_i"/></StgValue>
</operation>

<operation id="2035" st_id="296" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:810 %mul252_2_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_326, i32 %tmp_125_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_4_i_i"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2036" st_id="297" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:807 %acc3_18_4_i_i = fadd i32 %acc3_17_4_i_i, i32 %mul252_2_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_4_i_i"/></StgValue>
</operation>

<operation id="2037" st_id="297" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:810 %mul252_2_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_326, i32 %tmp_125_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_4_i_i"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2038" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:255 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln203_25

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252"/></StgValue>
</operation>

<operation id="2039" st_id="298" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:807 %acc3_18_4_i_i = fadd i32 %acc3_17_4_i_i, i32 %mul252_2_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_18_4_i_i"/></StgValue>
</operation>

<operation id="2040" st_id="298" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:810 %mul252_2_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_326, i32 %tmp_125_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_3_4_i_i"/></StgValue>
</operation>

<operation id="2041" st_id="298" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:812 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_327 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_327"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2042" st_id="299" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:811 %acc3_19_4_i_i = fadd i32 %acc3_18_4_i_i, i32 %mul252_2_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_4_i_i"/></StgValue>
</operation>

<operation id="2043" st_id="299" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:812 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_327 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_327"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2044" st_id="300" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:811 %acc3_19_4_i_i = fadd i32 %acc3_18_4_i_i, i32 %mul252_2_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_4_i_i"/></StgValue>
</operation>

<operation id="2045" st_id="300" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:814 %mul252_2_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_327, i32 %tmp_126_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_4_i_i"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2046" st_id="301" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:811 %acc3_19_4_i_i = fadd i32 %acc3_18_4_i_i, i32 %mul252_2_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_4_i_i"/></StgValue>
</operation>

<operation id="2047" st_id="301" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:814 %mul252_2_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_327, i32 %tmp_126_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_4_i_i"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2048" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:81 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78"/></StgValue>
</operation>

<operation id="2049" st_id="302" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:811 %acc3_19_4_i_i = fadd i32 %acc3_18_4_i_i, i32 %mul252_2_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_19_4_i_i"/></StgValue>
</operation>

<operation id="2050" st_id="302" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:814 %mul252_2_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_327, i32 %tmp_126_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_2_4_4_i_i"/></StgValue>
</operation>

<operation id="2051" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:816 %win_75_addr = getelementptr i32 %win_75, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_75_addr"/></StgValue>
</operation>

<operation id="2052" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:817 %win_76_addr = getelementptr i32 %win_76, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_76_addr"/></StgValue>
</operation>

<operation id="2053" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:818 %win_77_addr = getelementptr i32 %win_77, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_77_addr"/></StgValue>
</operation>

<operation id="2054" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:819 %win_78_addr = getelementptr i32 %win_78, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_78_addr"/></StgValue>
</operation>

<operation id="2055" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:820 %win_79_addr = getelementptr i32 %win_79, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_79_addr"/></StgValue>
</operation>

<operation id="2056" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:821 %win_80_addr = getelementptr i32 %win_80, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_80_addr"/></StgValue>
</operation>

<operation id="2057" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:822 %win_81_addr = getelementptr i32 %win_81, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_81_addr"/></StgValue>
</operation>

<operation id="2058" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:823 %win_82_addr = getelementptr i32 %win_82, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_82_addr"/></StgValue>
</operation>

<operation id="2059" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:824 %win_83_addr = getelementptr i32 %win_83, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_83_addr"/></StgValue>
</operation>

<operation id="2060" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:825 %win_84_addr = getelementptr i32 %win_84, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_84_addr"/></StgValue>
</operation>

<operation id="2061" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:826 %win_85_addr = getelementptr i32 %win_85, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_85_addr"/></StgValue>
</operation>

<operation id="2062" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:827 %win_86_addr = getelementptr i32 %win_86, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_86_addr"/></StgValue>
</operation>

<operation id="2063" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:828 %win_87_addr = getelementptr i32 %win_87, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_87_addr"/></StgValue>
</operation>

<operation id="2064" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:829 %win_88_addr = getelementptr i32 %win_88, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_88_addr"/></StgValue>
</operation>

<operation id="2065" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:830 %win_89_addr = getelementptr i32 %win_89, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_89_addr"/></StgValue>
</operation>

<operation id="2066" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:831 %win_90_addr = getelementptr i32 %win_90, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_90_addr"/></StgValue>
</operation>

<operation id="2067" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:832 %win_91_addr = getelementptr i32 %win_91, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_91_addr"/></StgValue>
</operation>

<operation id="2068" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:833 %win_92_addr = getelementptr i32 %win_92, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_92_addr"/></StgValue>
</operation>

<operation id="2069" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:834 %win_93_addr = getelementptr i32 %win_93, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_93_addr"/></StgValue>
</operation>

<operation id="2070" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:835 %win_94_addr = getelementptr i32 %win_94, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_94_addr"/></StgValue>
</operation>

<operation id="2071" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:836 %win_95_addr = getelementptr i32 %win_95, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_95_addr"/></StgValue>
</operation>

<operation id="2072" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:837 %win_96_addr = getelementptr i32 %win_96, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_96_addr"/></StgValue>
</operation>

<operation id="2073" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:838 %win_97_addr = getelementptr i32 %win_97, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_97_addr"/></StgValue>
</operation>

<operation id="2074" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:839 %win_98_addr = getelementptr i32 %win_98, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_98_addr"/></StgValue>
</operation>

<operation id="2075" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:840 %win_99_addr = getelementptr i32 %win_99, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_99_addr"/></StgValue>
</operation>

<operation id="2076" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:841 %win_75_load = load i2 %win_75_addr

]]></Node>
<StgValue><ssdm name="win_75_load"/></StgValue>
</operation>

<operation id="2077" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:842 %win_76_load = load i2 %win_76_addr

]]></Node>
<StgValue><ssdm name="win_76_load"/></StgValue>
</operation>

<operation id="2078" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:843 %win_77_load = load i2 %win_77_addr

]]></Node>
<StgValue><ssdm name="win_77_load"/></StgValue>
</operation>

<operation id="2079" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:844 %win_78_load = load i2 %win_78_addr

]]></Node>
<StgValue><ssdm name="win_78_load"/></StgValue>
</operation>

<operation id="2080" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:845 %win_79_load = load i2 %win_79_addr

]]></Node>
<StgValue><ssdm name="win_79_load"/></StgValue>
</operation>

<operation id="2081" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:847 %win_80_load = load i2 %win_80_addr

]]></Node>
<StgValue><ssdm name="win_80_load"/></StgValue>
</operation>

<operation id="2082" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:848 %win_81_load = load i2 %win_81_addr

]]></Node>
<StgValue><ssdm name="win_81_load"/></StgValue>
</operation>

<operation id="2083" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:849 %win_82_load = load i2 %win_82_addr

]]></Node>
<StgValue><ssdm name="win_82_load"/></StgValue>
</operation>

<operation id="2084" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:850 %win_83_load = load i2 %win_83_addr

]]></Node>
<StgValue><ssdm name="win_83_load"/></StgValue>
</operation>

<operation id="2085" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:851 %win_84_load = load i2 %win_84_addr

]]></Node>
<StgValue><ssdm name="win_84_load"/></StgValue>
</operation>

<operation id="2086" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:853 %win_85_load = load i2 %win_85_addr

]]></Node>
<StgValue><ssdm name="win_85_load"/></StgValue>
</operation>

<operation id="2087" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:854 %win_86_load = load i2 %win_86_addr

]]></Node>
<StgValue><ssdm name="win_86_load"/></StgValue>
</operation>

<operation id="2088" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:855 %win_87_load = load i2 %win_87_addr

]]></Node>
<StgValue><ssdm name="win_87_load"/></StgValue>
</operation>

<operation id="2089" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:856 %win_88_load = load i2 %win_88_addr

]]></Node>
<StgValue><ssdm name="win_88_load"/></StgValue>
</operation>

<operation id="2090" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:857 %win_89_load = load i2 %win_89_addr

]]></Node>
<StgValue><ssdm name="win_89_load"/></StgValue>
</operation>

<operation id="2091" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:859 %win_90_load = load i2 %win_90_addr

]]></Node>
<StgValue><ssdm name="win_90_load"/></StgValue>
</operation>

<operation id="2092" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:860 %win_91_load = load i2 %win_91_addr

]]></Node>
<StgValue><ssdm name="win_91_load"/></StgValue>
</operation>

<operation id="2093" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:861 %win_92_load = load i2 %win_92_addr

]]></Node>
<StgValue><ssdm name="win_92_load"/></StgValue>
</operation>

<operation id="2094" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:862 %win_93_load = load i2 %win_93_addr

]]></Node>
<StgValue><ssdm name="win_93_load"/></StgValue>
</operation>

<operation id="2095" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:863 %win_94_load = load i2 %win_94_addr

]]></Node>
<StgValue><ssdm name="win_94_load"/></StgValue>
</operation>

<operation id="2096" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:865 %win_95_load = load i2 %win_95_addr

]]></Node>
<StgValue><ssdm name="win_95_load"/></StgValue>
</operation>

<operation id="2097" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:866 %win_96_load = load i2 %win_96_addr

]]></Node>
<StgValue><ssdm name="win_96_load"/></StgValue>
</operation>

<operation id="2098" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:867 %win_97_load = load i2 %win_97_addr

]]></Node>
<StgValue><ssdm name="win_97_load"/></StgValue>
</operation>

<operation id="2099" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:868 %win_98_load = load i2 %win_98_addr

]]></Node>
<StgValue><ssdm name="win_98_load"/></StgValue>
</operation>

<operation id="2100" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:869 %win_99_load = load i2 %win_99_addr

]]></Node>
<StgValue><ssdm name="win_99_load"/></StgValue>
</operation>

<operation id="2101" st_id="302" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:891 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_328 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_328"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2102" st_id="303" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:815 %acc3_20_4_i_i = fadd i32 %acc3_19_4_i_i, i32 %mul252_2_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_4_i_i"/></StgValue>
</operation>

<operation id="2103" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:841 %win_75_load = load i2 %win_75_addr

]]></Node>
<StgValue><ssdm name="win_75_load"/></StgValue>
</operation>

<operation id="2104" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:842 %win_76_load = load i2 %win_76_addr

]]></Node>
<StgValue><ssdm name="win_76_load"/></StgValue>
</operation>

<operation id="2105" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:843 %win_77_load = load i2 %win_77_addr

]]></Node>
<StgValue><ssdm name="win_77_load"/></StgValue>
</operation>

<operation id="2106" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:844 %win_78_load = load i2 %win_78_addr

]]></Node>
<StgValue><ssdm name="win_78_load"/></StgValue>
</operation>

<operation id="2107" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:845 %win_79_load = load i2 %win_79_addr

]]></Node>
<StgValue><ssdm name="win_79_load"/></StgValue>
</operation>

<operation id="2108" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:846 %tmp_87_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_75_load, i32 %win_76_load, i32 %win_77_load, i32 %win_78_load, i32 %win_79_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_87_i_i"/></StgValue>
</operation>

<operation id="2109" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:847 %win_80_load = load i2 %win_80_addr

]]></Node>
<StgValue><ssdm name="win_80_load"/></StgValue>
</operation>

<operation id="2110" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:848 %win_81_load = load i2 %win_81_addr

]]></Node>
<StgValue><ssdm name="win_81_load"/></StgValue>
</operation>

<operation id="2111" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:849 %win_82_load = load i2 %win_82_addr

]]></Node>
<StgValue><ssdm name="win_82_load"/></StgValue>
</operation>

<operation id="2112" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:850 %win_83_load = load i2 %win_83_addr

]]></Node>
<StgValue><ssdm name="win_83_load"/></StgValue>
</operation>

<operation id="2113" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:851 %win_84_load = load i2 %win_84_addr

]]></Node>
<StgValue><ssdm name="win_84_load"/></StgValue>
</operation>

<operation id="2114" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:852 %tmp_88_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_80_load, i32 %win_81_load, i32 %win_82_load, i32 %win_83_load, i32 %win_84_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_88_i_i"/></StgValue>
</operation>

<operation id="2115" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:853 %win_85_load = load i2 %win_85_addr

]]></Node>
<StgValue><ssdm name="win_85_load"/></StgValue>
</operation>

<operation id="2116" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:854 %win_86_load = load i2 %win_86_addr

]]></Node>
<StgValue><ssdm name="win_86_load"/></StgValue>
</operation>

<operation id="2117" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:855 %win_87_load = load i2 %win_87_addr

]]></Node>
<StgValue><ssdm name="win_87_load"/></StgValue>
</operation>

<operation id="2118" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:856 %win_88_load = load i2 %win_88_addr

]]></Node>
<StgValue><ssdm name="win_88_load"/></StgValue>
</operation>

<operation id="2119" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:857 %win_89_load = load i2 %win_89_addr

]]></Node>
<StgValue><ssdm name="win_89_load"/></StgValue>
</operation>

<operation id="2120" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:858 %tmp_89_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_85_load, i32 %win_86_load, i32 %win_87_load, i32 %win_88_load, i32 %win_89_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_89_i_i"/></StgValue>
</operation>

<operation id="2121" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:859 %win_90_load = load i2 %win_90_addr

]]></Node>
<StgValue><ssdm name="win_90_load"/></StgValue>
</operation>

<operation id="2122" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:860 %win_91_load = load i2 %win_91_addr

]]></Node>
<StgValue><ssdm name="win_91_load"/></StgValue>
</operation>

<operation id="2123" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:861 %win_92_load = load i2 %win_92_addr

]]></Node>
<StgValue><ssdm name="win_92_load"/></StgValue>
</operation>

<operation id="2124" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:862 %win_93_load = load i2 %win_93_addr

]]></Node>
<StgValue><ssdm name="win_93_load"/></StgValue>
</operation>

<operation id="2125" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:863 %win_94_load = load i2 %win_94_addr

]]></Node>
<StgValue><ssdm name="win_94_load"/></StgValue>
</operation>

<operation id="2126" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:864 %tmp_90_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_90_load, i32 %win_91_load, i32 %win_92_load, i32 %win_93_load, i32 %win_94_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_90_i_i"/></StgValue>
</operation>

<operation id="2127" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:865 %win_95_load = load i2 %win_95_addr

]]></Node>
<StgValue><ssdm name="win_95_load"/></StgValue>
</operation>

<operation id="2128" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:866 %win_96_load = load i2 %win_96_addr

]]></Node>
<StgValue><ssdm name="win_96_load"/></StgValue>
</operation>

<operation id="2129" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:867 %win_97_load = load i2 %win_97_addr

]]></Node>
<StgValue><ssdm name="win_97_load"/></StgValue>
</operation>

<operation id="2130" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:868 %win_98_load = load i2 %win_98_addr

]]></Node>
<StgValue><ssdm name="win_98_load"/></StgValue>
</operation>

<operation id="2131" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:869 %win_99_load = load i2 %win_99_addr

]]></Node>
<StgValue><ssdm name="win_99_load"/></StgValue>
</operation>

<operation id="2132" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:870 %tmp_96_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_95_load, i32 %win_96_load, i32 %win_97_load, i32 %win_98_load, i32 %win_99_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_96_i_i"/></StgValue>
</operation>

<operation id="2133" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:871 %tmp_97_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_75_load, i32 %win_76_load, i32 %win_77_load, i32 %win_78_load, i32 %win_79_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_97_i_i"/></StgValue>
</operation>

<operation id="2134" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:872 %tmp_98_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_80_load, i32 %win_81_load, i32 %win_82_load, i32 %win_83_load, i32 %win_84_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_98_i_i"/></StgValue>
</operation>

<operation id="2135" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:873 %tmp_99_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_85_load, i32 %win_86_load, i32 %win_87_load, i32 %win_88_load, i32 %win_89_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_99_i_i"/></StgValue>
</operation>

<operation id="2136" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:874 %tmp_100_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_90_load, i32 %win_91_load, i32 %win_92_load, i32 %win_93_load, i32 %win_94_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_100_i_i"/></StgValue>
</operation>

<operation id="2137" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:875 %tmp_101_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_95_load, i32 %win_96_load, i32 %win_97_load, i32 %win_98_load, i32 %win_99_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_101_i_i"/></StgValue>
</operation>

<operation id="2138" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:876 %tmp_102_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_75_load, i32 %win_76_load, i32 %win_77_load, i32 %win_78_load, i32 %win_79_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_102_i_i"/></StgValue>
</operation>

<operation id="2139" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:877 %tmp_103_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_80_load, i32 %win_81_load, i32 %win_82_load, i32 %win_83_load, i32 %win_84_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_103_i_i"/></StgValue>
</operation>

<operation id="2140" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:878 %tmp_104_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_85_load, i32 %win_86_load, i32 %win_87_load, i32 %win_88_load, i32 %win_89_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_104_i_i"/></StgValue>
</operation>

<operation id="2141" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:879 %tmp_105_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_90_load, i32 %win_91_load, i32 %win_92_load, i32 %win_93_load, i32 %win_94_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_105_i_i"/></StgValue>
</operation>

<operation id="2142" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:880 %tmp_106_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_95_load, i32 %win_96_load, i32 %win_97_load, i32 %win_98_load, i32 %win_99_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_106_i_i"/></StgValue>
</operation>

<operation id="2143" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:881 %tmp_107_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_75_load, i32 %win_76_load, i32 %win_77_load, i32 %win_78_load, i32 %win_79_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_107_i_i"/></StgValue>
</operation>

<operation id="2144" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:882 %tmp_108_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_80_load, i32 %win_81_load, i32 %win_82_load, i32 %win_83_load, i32 %win_84_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_108_i_i"/></StgValue>
</operation>

<operation id="2145" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:883 %tmp_109_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_85_load, i32 %win_86_load, i32 %win_87_load, i32 %win_88_load, i32 %win_89_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_109_i_i"/></StgValue>
</operation>

<operation id="2146" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:884 %tmp_110_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_90_load, i32 %win_91_load, i32 %win_92_load, i32 %win_93_load, i32 %win_94_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_110_i_i"/></StgValue>
</operation>

<operation id="2147" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:885 %tmp_111_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_95_load, i32 %win_96_load, i32 %win_97_load, i32 %win_98_load, i32 %win_99_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_111_i_i"/></StgValue>
</operation>

<operation id="2148" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:886 %tmp_112_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_75_load, i32 %win_76_load, i32 %win_77_load, i32 %win_78_load, i32 %win_79_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_112_i_i"/></StgValue>
</operation>

<operation id="2149" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:887 %tmp_113_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_80_load, i32 %win_81_load, i32 %win_82_load, i32 %win_83_load, i32 %win_84_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_113_i_i"/></StgValue>
</operation>

<operation id="2150" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:888 %tmp_114_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_85_load, i32 %win_86_load, i32 %win_87_load, i32 %win_88_load, i32 %win_89_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_114_i_i"/></StgValue>
</operation>

<operation id="2151" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:889 %tmp_115_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_90_load, i32 %win_91_load, i32 %win_92_load, i32 %win_93_load, i32 %win_94_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_115_i_i"/></StgValue>
</operation>

<operation id="2152" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:890 %tmp_116_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_95_load, i32 %win_96_load, i32 %win_97_load, i32 %win_98_load, i32 %win_99_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_116_i_i"/></StgValue>
</operation>

<operation id="2153" st_id="303" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:891 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_328 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_78

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_328"/></StgValue>
</operation>

<operation id="2154" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:892 %tmp_153_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_87_i_i, i32 %tmp_88_i_i, i32 %tmp_89_i_i, i32 %tmp_90_i_i, i32 %tmp_96_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_153_i_i"/></StgValue>
</operation>

<operation id="2155" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:912 %tmp_153_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_87_i_i, i32 %tmp_88_i_i, i32 %tmp_89_i_i, i32 %tmp_90_i_i, i32 %tmp_96_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_153_1_i_i"/></StgValue>
</operation>

<operation id="2156" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:932 %tmp_153_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_87_i_i, i32 %tmp_88_i_i, i32 %tmp_89_i_i, i32 %tmp_90_i_i, i32 %tmp_96_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_153_2_i_i"/></StgValue>
</operation>

<operation id="2157" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:952 %tmp_153_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_87_i_i, i32 %tmp_88_i_i, i32 %tmp_89_i_i, i32 %tmp_90_i_i, i32 %tmp_96_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_153_3_i_i"/></StgValue>
</operation>

<operation id="2158" st_id="303" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:972 %tmp_153_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_87_i_i, i32 %tmp_88_i_i, i32 %tmp_89_i_i, i32 %tmp_90_i_i, i32 %tmp_96_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_153_4_i_i"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2159" st_id="304" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:815 %acc3_20_4_i_i = fadd i32 %acc3_19_4_i_i, i32 %mul252_2_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_4_i_i"/></StgValue>
</operation>

<operation id="2160" st_id="304" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:893 %mul252_3_i_i_68 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_328, i32 %tmp_153_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_i_i_68"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2161" st_id="305" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:815 %acc3_20_4_i_i = fadd i32 %acc3_19_4_i_i, i32 %mul252_2_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_4_i_i"/></StgValue>
</operation>

<operation id="2162" st_id="305" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:893 %mul252_3_i_i_68 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_328, i32 %tmp_153_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_i_i_68"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2163" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:82 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79"/></StgValue>
</operation>

<operation id="2164" st_id="306" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:815 %acc3_20_4_i_i = fadd i32 %acc3_19_4_i_i, i32 %mul252_2_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_20_4_i_i"/></StgValue>
</operation>

<operation id="2165" st_id="306" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:893 %mul252_3_i_i_68 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_328, i32 %tmp_153_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_i_i_68"/></StgValue>
</operation>

<operation id="2166" st_id="306" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:895 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_329 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_329"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2167" st_id="307" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:894 %acc3_23_i_i = fadd i32 %acc3_20_4_i_i, i32 %mul252_3_i_i_68

]]></Node>
<StgValue><ssdm name="acc3_23_i_i"/></StgValue>
</operation>

<operation id="2168" st_id="307" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:895 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_329 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_79

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_329"/></StgValue>
</operation>

<operation id="2169" st_id="307" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:896 %tmp_154_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_97_i_i, i32 %tmp_98_i_i, i32 %tmp_99_i_i, i32 %tmp_100_i_i, i32 %tmp_101_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_154_i_i"/></StgValue>
</operation>

<operation id="2170" st_id="307" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:916 %tmp_154_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_97_i_i, i32 %tmp_98_i_i, i32 %tmp_99_i_i, i32 %tmp_100_i_i, i32 %tmp_101_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_154_1_i_i"/></StgValue>
</operation>

<operation id="2171" st_id="307" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:936 %tmp_154_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_97_i_i, i32 %tmp_98_i_i, i32 %tmp_99_i_i, i32 %tmp_100_i_i, i32 %tmp_101_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_154_2_i_i"/></StgValue>
</operation>

<operation id="2172" st_id="307" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:956 %tmp_154_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_97_i_i, i32 %tmp_98_i_i, i32 %tmp_99_i_i, i32 %tmp_100_i_i, i32 %tmp_101_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_154_3_i_i"/></StgValue>
</operation>

<operation id="2173" st_id="307" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:976 %tmp_154_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_97_i_i, i32 %tmp_98_i_i, i32 %tmp_99_i_i, i32 %tmp_100_i_i, i32 %tmp_101_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_154_4_i_i"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2174" st_id="308" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:894 %acc3_23_i_i = fadd i32 %acc3_20_4_i_i, i32 %mul252_3_i_i_68

]]></Node>
<StgValue><ssdm name="acc3_23_i_i"/></StgValue>
</operation>

<operation id="2175" st_id="308" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:897 %mul252_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_329, i32 %tmp_154_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2176" st_id="309" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:894 %acc3_23_i_i = fadd i32 %acc3_20_4_i_i, i32 %mul252_3_i_i_68

]]></Node>
<StgValue><ssdm name="acc3_23_i_i"/></StgValue>
</operation>

<operation id="2177" st_id="309" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:897 %mul252_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_329, i32 %tmp_154_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2178" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:83 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80"/></StgValue>
</operation>

<operation id="2179" st_id="310" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:894 %acc3_23_i_i = fadd i32 %acc3_20_4_i_i, i32 %mul252_3_i_i_68

]]></Node>
<StgValue><ssdm name="acc3_23_i_i"/></StgValue>
</operation>

<operation id="2180" st_id="310" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:897 %mul252_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_329, i32 %tmp_154_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_i_i"/></StgValue>
</operation>

<operation id="2181" st_id="310" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:899 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_330 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_330"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="2182" st_id="311" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:898 %acc3_24_i_i = fadd i32 %acc3_23_i_i, i32 %mul252_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_i_i"/></StgValue>
</operation>

<operation id="2183" st_id="311" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:899 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_330 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_80

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_330"/></StgValue>
</operation>

<operation id="2184" st_id="311" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:900 %tmp_155_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_102_i_i, i32 %tmp_103_i_i, i32 %tmp_104_i_i, i32 %tmp_105_i_i, i32 %tmp_106_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_155_i_i"/></StgValue>
</operation>

<operation id="2185" st_id="311" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:920 %tmp_155_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_102_i_i, i32 %tmp_103_i_i, i32 %tmp_104_i_i, i32 %tmp_105_i_i, i32 %tmp_106_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_155_1_i_i"/></StgValue>
</operation>

<operation id="2186" st_id="311" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:940 %tmp_155_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_102_i_i, i32 %tmp_103_i_i, i32 %tmp_104_i_i, i32 %tmp_105_i_i, i32 %tmp_106_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_155_2_i_i"/></StgValue>
</operation>

<operation id="2187" st_id="311" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:960 %tmp_155_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_102_i_i, i32 %tmp_103_i_i, i32 %tmp_104_i_i, i32 %tmp_105_i_i, i32 %tmp_106_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_155_3_i_i"/></StgValue>
</operation>

<operation id="2188" st_id="311" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:980 %tmp_155_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_102_i_i, i32 %tmp_103_i_i, i32 %tmp_104_i_i, i32 %tmp_105_i_i, i32 %tmp_106_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_155_4_i_i"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="2189" st_id="312" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:898 %acc3_24_i_i = fadd i32 %acc3_23_i_i, i32 %mul252_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_i_i"/></StgValue>
</operation>

<operation id="2190" st_id="312" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:901 %mul252_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_330, i32 %tmp_155_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_i_i"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2191" st_id="313" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:898 %acc3_24_i_i = fadd i32 %acc3_23_i_i, i32 %mul252_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_i_i"/></StgValue>
</operation>

<operation id="2192" st_id="313" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:901 %mul252_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_330, i32 %tmp_155_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_i_i"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2193" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:84 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81"/></StgValue>
</operation>

<operation id="2194" st_id="314" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:898 %acc3_24_i_i = fadd i32 %acc3_23_i_i, i32 %mul252_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_i_i"/></StgValue>
</operation>

<operation id="2195" st_id="314" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:901 %mul252_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_330, i32 %tmp_155_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_i_i"/></StgValue>
</operation>

<operation id="2196" st_id="314" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:903 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_331 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_331"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2197" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:85 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82"/></StgValue>
</operation>

<operation id="2198" st_id="315" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:902 %acc3_25_i_i = fadd i32 %acc3_24_i_i, i32 %mul252_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_i_i"/></StgValue>
</operation>

<operation id="2199" st_id="315" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:903 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_331 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_81

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_331"/></StgValue>
</operation>

<operation id="2200" st_id="315" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:904 %tmp_156_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_107_i_i, i32 %tmp_108_i_i, i32 %tmp_109_i_i, i32 %tmp_110_i_i, i32 %tmp_111_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_156_i_i"/></StgValue>
</operation>

<operation id="2201" st_id="315" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:907 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_332 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_332"/></StgValue>
</operation>

<operation id="2202" st_id="315" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:924 %tmp_156_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_107_i_i, i32 %tmp_108_i_i, i32 %tmp_109_i_i, i32 %tmp_110_i_i, i32 %tmp_111_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_156_1_i_i"/></StgValue>
</operation>

<operation id="2203" st_id="315" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:944 %tmp_156_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_107_i_i, i32 %tmp_108_i_i, i32 %tmp_109_i_i, i32 %tmp_110_i_i, i32 %tmp_111_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_156_2_i_i"/></StgValue>
</operation>

<operation id="2204" st_id="315" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:964 %tmp_156_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_107_i_i, i32 %tmp_108_i_i, i32 %tmp_109_i_i, i32 %tmp_110_i_i, i32 %tmp_111_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_156_3_i_i"/></StgValue>
</operation>

<operation id="2205" st_id="315" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:984 %tmp_156_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_107_i_i, i32 %tmp_108_i_i, i32 %tmp_109_i_i, i32 %tmp_110_i_i, i32 %tmp_111_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_156_4_i_i"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2206" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:86 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83"/></StgValue>
</operation>

<operation id="2207" st_id="316" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:902 %acc3_25_i_i = fadd i32 %acc3_24_i_i, i32 %mul252_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_i_i"/></StgValue>
</operation>

<operation id="2208" st_id="316" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:905 %mul252_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_331, i32 %tmp_156_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_i_i"/></StgValue>
</operation>

<operation id="2209" st_id="316" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:907 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_332 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_82

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_332"/></StgValue>
</operation>

<operation id="2210" st_id="316" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:908 %tmp_157_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_112_i_i, i32 %tmp_113_i_i, i32 %tmp_114_i_i, i32 %tmp_115_i_i, i32 %tmp_116_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_157_i_i"/></StgValue>
</operation>

<operation id="2211" st_id="316" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:911 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_333 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_333"/></StgValue>
</operation>

<operation id="2212" st_id="316" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:928 %tmp_157_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_112_i_i, i32 %tmp_113_i_i, i32 %tmp_114_i_i, i32 %tmp_115_i_i, i32 %tmp_116_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_157_1_i_i"/></StgValue>
</operation>

<operation id="2213" st_id="316" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:948 %tmp_157_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_112_i_i, i32 %tmp_113_i_i, i32 %tmp_114_i_i, i32 %tmp_115_i_i, i32 %tmp_116_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_157_2_i_i"/></StgValue>
</operation>

<operation id="2214" st_id="316" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:968 %tmp_157_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_112_i_i, i32 %tmp_113_i_i, i32 %tmp_114_i_i, i32 %tmp_115_i_i, i32 %tmp_116_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_157_3_i_i"/></StgValue>
</operation>

<operation id="2215" st_id="316" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:988 %tmp_157_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_112_i_i, i32 %tmp_113_i_i, i32 %tmp_114_i_i, i32 %tmp_115_i_i, i32 %tmp_116_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_157_4_i_i"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="2216" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:87 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84"/></StgValue>
</operation>

<operation id="2217" st_id="317" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:902 %acc3_25_i_i = fadd i32 %acc3_24_i_i, i32 %mul252_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_i_i"/></StgValue>
</operation>

<operation id="2218" st_id="317" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:905 %mul252_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_331, i32 %tmp_156_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_i_i"/></StgValue>
</operation>

<operation id="2219" st_id="317" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:909 %mul252_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_332, i32 %tmp_157_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_i_i"/></StgValue>
</operation>

<operation id="2220" st_id="317" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:911 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_333 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_83

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_333"/></StgValue>
</operation>

<operation id="2221" st_id="317" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:915 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_334 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_334"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="2222" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:88 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85"/></StgValue>
</operation>

<operation id="2223" st_id="318" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:902 %acc3_25_i_i = fadd i32 %acc3_24_i_i, i32 %mul252_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_i_i"/></StgValue>
</operation>

<operation id="2224" st_id="318" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:905 %mul252_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_331, i32 %tmp_156_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_i_i"/></StgValue>
</operation>

<operation id="2225" st_id="318" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:909 %mul252_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_332, i32 %tmp_157_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_i_i"/></StgValue>
</operation>

<operation id="2226" st_id="318" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:913 %mul252_3_i_i_69 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_333, i32 %tmp_153_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_i_i_69"/></StgValue>
</operation>

<operation id="2227" st_id="318" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:915 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_334 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_84

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_334"/></StgValue>
</operation>

<operation id="2228" st_id="318" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:919 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_335 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_335"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="2229" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:89 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86"/></StgValue>
</operation>

<operation id="2230" st_id="319" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:906 %acc3_26_i_i = fadd i32 %acc3_25_i_i, i32 %mul252_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_i_i"/></StgValue>
</operation>

<operation id="2231" st_id="319" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:909 %mul252_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_332, i32 %tmp_157_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_i_i"/></StgValue>
</operation>

<operation id="2232" st_id="319" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:913 %mul252_3_i_i_69 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_333, i32 %tmp_153_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_i_i_69"/></StgValue>
</operation>

<operation id="2233" st_id="319" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:917 %mul252_3_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_334, i32 %tmp_154_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_1_i_i"/></StgValue>
</operation>

<operation id="2234" st_id="319" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:919 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_335 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_85

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_335"/></StgValue>
</operation>

<operation id="2235" st_id="319" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:923 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_336 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_336"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="2236" st_id="320" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:906 %acc3_26_i_i = fadd i32 %acc3_25_i_i, i32 %mul252_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_i_i"/></StgValue>
</operation>

<operation id="2237" st_id="320" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:913 %mul252_3_i_i_69 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_333, i32 %tmp_153_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_i_i_69"/></StgValue>
</operation>

<operation id="2238" st_id="320" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:917 %mul252_3_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_334, i32 %tmp_154_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_1_i_i"/></StgValue>
</operation>

<operation id="2239" st_id="320" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:921 %mul252_3_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_335, i32 %tmp_155_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_1_i_i"/></StgValue>
</operation>

<operation id="2240" st_id="320" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:923 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_336 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_86

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_336"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="2241" st_id="321" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:906 %acc3_26_i_i = fadd i32 %acc3_25_i_i, i32 %mul252_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_i_i"/></StgValue>
</operation>

<operation id="2242" st_id="321" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:917 %mul252_3_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_334, i32 %tmp_154_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_1_i_i"/></StgValue>
</operation>

<operation id="2243" st_id="321" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:921 %mul252_3_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_335, i32 %tmp_155_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_1_i_i"/></StgValue>
</operation>

<operation id="2244" st_id="321" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:925 %mul252_3_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_336, i32 %tmp_156_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="2245" st_id="322" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:906 %acc3_26_i_i = fadd i32 %acc3_25_i_i, i32 %mul252_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_i_i"/></StgValue>
</operation>

<operation id="2246" st_id="322" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:921 %mul252_3_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_335, i32 %tmp_155_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_1_i_i"/></StgValue>
</operation>

<operation id="2247" st_id="322" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:925 %mul252_3_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_336, i32 %tmp_156_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="2248" st_id="323" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:910 %acc3_27_i_i = fadd i32 %acc3_26_i_i, i32 %mul252_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_i_i"/></StgValue>
</operation>

<operation id="2249" st_id="323" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:925 %mul252_3_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_336, i32 %tmp_156_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="2250" st_id="324" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:910 %acc3_27_i_i = fadd i32 %acc3_26_i_i, i32 %mul252_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_i_i"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="2251" st_id="325" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:910 %acc3_27_i_i = fadd i32 %acc3_26_i_i, i32 %mul252_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_i_i"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="2252" st_id="326" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:910 %acc3_27_i_i = fadd i32 %acc3_26_i_i, i32 %mul252_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_i_i"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="2253" st_id="327" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:914 %acc3_23_1_i_i = fadd i32 %acc3_27_i_i, i32 %mul252_3_i_i_69

]]></Node>
<StgValue><ssdm name="acc3_23_1_i_i"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="2254" st_id="328" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:914 %acc3_23_1_i_i = fadd i32 %acc3_27_i_i, i32 %mul252_3_i_i_69

]]></Node>
<StgValue><ssdm name="acc3_23_1_i_i"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="2255" st_id="329" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:914 %acc3_23_1_i_i = fadd i32 %acc3_27_i_i, i32 %mul252_3_i_i_69

]]></Node>
<StgValue><ssdm name="acc3_23_1_i_i"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="2256" st_id="330" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:914 %acc3_23_1_i_i = fadd i32 %acc3_27_i_i, i32 %mul252_3_i_i_69

]]></Node>
<StgValue><ssdm name="acc3_23_1_i_i"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="2257" st_id="331" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:918 %acc3_24_1_i_i = fadd i32 %acc3_23_1_i_i, i32 %mul252_3_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_1_i_i"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="2258" st_id="332" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:918 %acc3_24_1_i_i = fadd i32 %acc3_23_1_i_i, i32 %mul252_3_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_1_i_i"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="2259" st_id="333" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:918 %acc3_24_1_i_i = fadd i32 %acc3_23_1_i_i, i32 %mul252_3_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_1_i_i"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="2260" st_id="334" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:918 %acc3_24_1_i_i = fadd i32 %acc3_23_1_i_i, i32 %mul252_3_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_1_i_i"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="2261" st_id="335" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:922 %acc3_25_1_i_i = fadd i32 %acc3_24_1_i_i, i32 %mul252_3_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_1_i_i"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="2262" st_id="336" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:922 %acc3_25_1_i_i = fadd i32 %acc3_24_1_i_i, i32 %mul252_3_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_1_i_i"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="2263" st_id="337" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:922 %acc3_25_1_i_i = fadd i32 %acc3_24_1_i_i, i32 %mul252_3_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_1_i_i"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="2264" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:90 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_10

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87"/></StgValue>
</operation>

<operation id="2265" st_id="338" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:922 %acc3_25_1_i_i = fadd i32 %acc3_24_1_i_i, i32 %mul252_3_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_1_i_i"/></StgValue>
</operation>

<operation id="2266" st_id="338" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:927 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_337 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_337"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="2267" st_id="339" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:926 %acc3_26_1_i_i = fadd i32 %acc3_25_1_i_i, i32 %mul252_3_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_1_i_i"/></StgValue>
</operation>

<operation id="2268" st_id="339" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:927 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_337 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_87

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_337"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="2269" st_id="340" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:926 %acc3_26_1_i_i = fadd i32 %acc3_25_1_i_i, i32 %mul252_3_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_1_i_i"/></StgValue>
</operation>

<operation id="2270" st_id="340" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:929 %mul252_3_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_337, i32 %tmp_157_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_1_i_i"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="2271" st_id="341" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:926 %acc3_26_1_i_i = fadd i32 %acc3_25_1_i_i, i32 %mul252_3_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_1_i_i"/></StgValue>
</operation>

<operation id="2272" st_id="341" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:929 %mul252_3_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_337, i32 %tmp_157_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_1_i_i"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="2273" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:91 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_11

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88"/></StgValue>
</operation>

<operation id="2274" st_id="342" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:926 %acc3_26_1_i_i = fadd i32 %acc3_25_1_i_i, i32 %mul252_3_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_1_i_i"/></StgValue>
</operation>

<operation id="2275" st_id="342" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:929 %mul252_3_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_337, i32 %tmp_157_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_1_i_i"/></StgValue>
</operation>

<operation id="2276" st_id="342" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:931 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_338 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_338"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="2277" st_id="343" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:930 %acc3_27_1_i_i = fadd i32 %acc3_26_1_i_i, i32 %mul252_3_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_1_i_i"/></StgValue>
</operation>

<operation id="2278" st_id="343" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:931 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_338 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_88

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_338"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="2279" st_id="344" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:930 %acc3_27_1_i_i = fadd i32 %acc3_26_1_i_i, i32 %mul252_3_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_1_i_i"/></StgValue>
</operation>

<operation id="2280" st_id="344" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:933 %mul252_3_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_338, i32 %tmp_153_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_5_i_i"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="2281" st_id="345" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:930 %acc3_27_1_i_i = fadd i32 %acc3_26_1_i_i, i32 %mul252_3_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_1_i_i"/></StgValue>
</operation>

<operation id="2282" st_id="345" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:933 %mul252_3_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_338, i32 %tmp_153_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_5_i_i"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="2283" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:92 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_12

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89"/></StgValue>
</operation>

<operation id="2284" st_id="346" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:930 %acc3_27_1_i_i = fadd i32 %acc3_26_1_i_i, i32 %mul252_3_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_1_i_i"/></StgValue>
</operation>

<operation id="2285" st_id="346" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:933 %mul252_3_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_338, i32 %tmp_153_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_5_i_i"/></StgValue>
</operation>

<operation id="2286" st_id="346" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:935 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_339 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_339"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="2287" st_id="347" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:934 %acc3_23_2_i_i = fadd i32 %acc3_27_1_i_i, i32 %mul252_3_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_23_2_i_i"/></StgValue>
</operation>

<operation id="2288" st_id="347" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:935 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_339 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_89

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_339"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="2289" st_id="348" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:934 %acc3_23_2_i_i = fadd i32 %acc3_27_1_i_i, i32 %mul252_3_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_23_2_i_i"/></StgValue>
</operation>

<operation id="2290" st_id="348" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:937 %mul252_3_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_339, i32 %tmp_154_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_2_i_i"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="2291" st_id="349" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:934 %acc3_23_2_i_i = fadd i32 %acc3_27_1_i_i, i32 %mul252_3_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_23_2_i_i"/></StgValue>
</operation>

<operation id="2292" st_id="349" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:937 %mul252_3_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_339, i32 %tmp_154_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_2_i_i"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="2293" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:93 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_13

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90"/></StgValue>
</operation>

<operation id="2294" st_id="350" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:934 %acc3_23_2_i_i = fadd i32 %acc3_27_1_i_i, i32 %mul252_3_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_23_2_i_i"/></StgValue>
</operation>

<operation id="2295" st_id="350" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:937 %mul252_3_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_339, i32 %tmp_154_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_2_i_i"/></StgValue>
</operation>

<operation id="2296" st_id="350" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:939 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_340 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_340"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="2297" st_id="351" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:938 %acc3_24_2_i_i = fadd i32 %acc3_23_2_i_i, i32 %mul252_3_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_2_i_i"/></StgValue>
</operation>

<operation id="2298" st_id="351" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:939 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_340 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_340"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="2299" st_id="352" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:938 %acc3_24_2_i_i = fadd i32 %acc3_23_2_i_i, i32 %mul252_3_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_2_i_i"/></StgValue>
</operation>

<operation id="2300" st_id="352" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:941 %mul252_3_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_340, i32 %tmp_155_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_2_i_i"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="2301" st_id="353" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:938 %acc3_24_2_i_i = fadd i32 %acc3_23_2_i_i, i32 %mul252_3_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_2_i_i"/></StgValue>
</operation>

<operation id="2302" st_id="353" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:941 %mul252_3_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_340, i32 %tmp_155_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_2_i_i"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="2303" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:94 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91"/></StgValue>
</operation>

<operation id="2304" st_id="354" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:938 %acc3_24_2_i_i = fadd i32 %acc3_23_2_i_i, i32 %mul252_3_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_2_i_i"/></StgValue>
</operation>

<operation id="2305" st_id="354" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:941 %mul252_3_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_340, i32 %tmp_155_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_2_i_i"/></StgValue>
</operation>

<operation id="2306" st_id="354" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:943 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_341 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_341"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="2307" st_id="355" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:942 %acc3_25_2_i_i = fadd i32 %acc3_24_2_i_i, i32 %mul252_3_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_2_i_i"/></StgValue>
</operation>

<operation id="2308" st_id="355" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:943 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_341 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_341"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="2309" st_id="356" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:942 %acc3_25_2_i_i = fadd i32 %acc3_24_2_i_i, i32 %mul252_3_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_2_i_i"/></StgValue>
</operation>

<operation id="2310" st_id="356" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:945 %mul252_3_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_341, i32 %tmp_156_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_2_i_i"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="2311" st_id="357" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:942 %acc3_25_2_i_i = fadd i32 %acc3_24_2_i_i, i32 %mul252_3_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_2_i_i"/></StgValue>
</operation>

<operation id="2312" st_id="357" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:945 %mul252_3_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_341, i32 %tmp_156_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_2_i_i"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="2313" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:95 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92"/></StgValue>
</operation>

<operation id="2314" st_id="358" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:942 %acc3_25_2_i_i = fadd i32 %acc3_24_2_i_i, i32 %mul252_3_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_2_i_i"/></StgValue>
</operation>

<operation id="2315" st_id="358" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:945 %mul252_3_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_341, i32 %tmp_156_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_2_i_i"/></StgValue>
</operation>

<operation id="2316" st_id="358" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:947 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_342 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_342"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="2317" st_id="359" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:946 %acc3_26_2_i_i = fadd i32 %acc3_25_2_i_i, i32 %mul252_3_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_2_i_i"/></StgValue>
</operation>

<operation id="2318" st_id="359" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:947 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_342 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_342"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="2319" st_id="360" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:946 %acc3_26_2_i_i = fadd i32 %acc3_25_2_i_i, i32 %mul252_3_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_2_i_i"/></StgValue>
</operation>

<operation id="2320" st_id="360" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:949 %mul252_3_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_342, i32 %tmp_157_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_2_i_i"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="2321" st_id="361" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:946 %acc3_26_2_i_i = fadd i32 %acc3_25_2_i_i, i32 %mul252_3_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_2_i_i"/></StgValue>
</operation>

<operation id="2322" st_id="361" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:949 %mul252_3_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_342, i32 %tmp_157_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_2_i_i"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="2323" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:96 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_16

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93"/></StgValue>
</operation>

<operation id="2324" st_id="362" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:946 %acc3_26_2_i_i = fadd i32 %acc3_25_2_i_i, i32 %mul252_3_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_2_i_i"/></StgValue>
</operation>

<operation id="2325" st_id="362" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:949 %mul252_3_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_342, i32 %tmp_157_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_2_i_i"/></StgValue>
</operation>

<operation id="2326" st_id="362" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:951 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_343 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_343"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="2327" st_id="363" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:950 %acc3_27_2_i_i = fadd i32 %acc3_26_2_i_i, i32 %mul252_3_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_2_i_i"/></StgValue>
</operation>

<operation id="2328" st_id="363" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:951 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_343 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_343"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="2329" st_id="364" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:950 %acc3_27_2_i_i = fadd i32 %acc3_26_2_i_i, i32 %mul252_3_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_2_i_i"/></StgValue>
</operation>

<operation id="2330" st_id="364" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:953 %mul252_3_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_343, i32 %tmp_153_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_6_i_i"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="2331" st_id="365" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:950 %acc3_27_2_i_i = fadd i32 %acc3_26_2_i_i, i32 %mul252_3_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_2_i_i"/></StgValue>
</operation>

<operation id="2332" st_id="365" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:953 %mul252_3_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_343, i32 %tmp_153_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_6_i_i"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="2333" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:97 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_17

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94"/></StgValue>
</operation>

<operation id="2334" st_id="366" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:950 %acc3_27_2_i_i = fadd i32 %acc3_26_2_i_i, i32 %mul252_3_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_2_i_i"/></StgValue>
</operation>

<operation id="2335" st_id="366" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:953 %mul252_3_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_343, i32 %tmp_153_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_6_i_i"/></StgValue>
</operation>

<operation id="2336" st_id="366" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:955 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_344 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_344"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="2337" st_id="367" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:954 %acc3_23_3_i_i = fadd i32 %acc3_27_2_i_i, i32 %mul252_3_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_23_3_i_i"/></StgValue>
</operation>

<operation id="2338" st_id="367" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:955 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_344 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_94

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_344"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="2339" st_id="368" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:954 %acc3_23_3_i_i = fadd i32 %acc3_27_2_i_i, i32 %mul252_3_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_23_3_i_i"/></StgValue>
</operation>

<operation id="2340" st_id="368" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:957 %mul252_3_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_344, i32 %tmp_154_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_3_i_i"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="2341" st_id="369" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:954 %acc3_23_3_i_i = fadd i32 %acc3_27_2_i_i, i32 %mul252_3_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_23_3_i_i"/></StgValue>
</operation>

<operation id="2342" st_id="369" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:957 %mul252_3_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_344, i32 %tmp_154_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_3_i_i"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="2343" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:98 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95"/></StgValue>
</operation>

<operation id="2344" st_id="370" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:954 %acc3_23_3_i_i = fadd i32 %acc3_27_2_i_i, i32 %mul252_3_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_23_3_i_i"/></StgValue>
</operation>

<operation id="2345" st_id="370" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:957 %mul252_3_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_344, i32 %tmp_154_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_3_i_i"/></StgValue>
</operation>

<operation id="2346" st_id="370" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:959 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_345 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_345"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="2347" st_id="371" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:958 %acc3_24_3_i_i = fadd i32 %acc3_23_3_i_i, i32 %mul252_3_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_3_i_i"/></StgValue>
</operation>

<operation id="2348" st_id="371" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:959 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_345 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_95

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_345"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="2349" st_id="372" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:958 %acc3_24_3_i_i = fadd i32 %acc3_23_3_i_i, i32 %mul252_3_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_3_i_i"/></StgValue>
</operation>

<operation id="2350" st_id="372" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:961 %mul252_3_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_345, i32 %tmp_155_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_3_i_i"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="2351" st_id="373" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:958 %acc3_24_3_i_i = fadd i32 %acc3_23_3_i_i, i32 %mul252_3_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_3_i_i"/></StgValue>
</operation>

<operation id="2352" st_id="373" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:961 %mul252_3_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_345, i32 %tmp_155_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_3_i_i"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="2353" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:99 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_19

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96"/></StgValue>
</operation>

<operation id="2354" st_id="374" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:958 %acc3_24_3_i_i = fadd i32 %acc3_23_3_i_i, i32 %mul252_3_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_3_i_i"/></StgValue>
</operation>

<operation id="2355" st_id="374" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:961 %mul252_3_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_345, i32 %tmp_155_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_3_i_i"/></StgValue>
</operation>

<operation id="2356" st_id="374" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:963 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_346 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_346"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="2357" st_id="375" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:962 %acc3_25_3_i_i = fadd i32 %acc3_24_3_i_i, i32 %mul252_3_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_3_i_i"/></StgValue>
</operation>

<operation id="2358" st_id="375" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:963 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_346 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_96

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_346"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="2359" st_id="376" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:962 %acc3_25_3_i_i = fadd i32 %acc3_24_3_i_i, i32 %mul252_3_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_3_i_i"/></StgValue>
</operation>

<operation id="2360" st_id="376" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:965 %mul252_3_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_346, i32 %tmp_156_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="2361" st_id="377" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:962 %acc3_25_3_i_i = fadd i32 %acc3_24_3_i_i, i32 %mul252_3_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_3_i_i"/></StgValue>
</operation>

<operation id="2362" st_id="377" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:965 %mul252_3_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_346, i32 %tmp_156_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_3_i_i"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="2363" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:100 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_20

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97"/></StgValue>
</operation>

<operation id="2364" st_id="378" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:962 %acc3_25_3_i_i = fadd i32 %acc3_24_3_i_i, i32 %mul252_3_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_3_i_i"/></StgValue>
</operation>

<operation id="2365" st_id="378" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:965 %mul252_3_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_346, i32 %tmp_156_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_3_i_i"/></StgValue>
</operation>

<operation id="2366" st_id="378" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:967 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_347 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_347"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="2367" st_id="379" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:966 %acc3_26_3_i_i = fadd i32 %acc3_25_3_i_i, i32 %mul252_3_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_3_i_i"/></StgValue>
</operation>

<operation id="2368" st_id="379" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:967 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_347 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_97

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_347"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="2369" st_id="380" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:966 %acc3_26_3_i_i = fadd i32 %acc3_25_3_i_i, i32 %mul252_3_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_3_i_i"/></StgValue>
</operation>

<operation id="2370" st_id="380" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:969 %mul252_3_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_347, i32 %tmp_157_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_3_i_i"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="2371" st_id="381" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:966 %acc3_26_3_i_i = fadd i32 %acc3_25_3_i_i, i32 %mul252_3_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_3_i_i"/></StgValue>
</operation>

<operation id="2372" st_id="381" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:969 %mul252_3_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_347, i32 %tmp_157_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_3_i_i"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="2373" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:101 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_21

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98"/></StgValue>
</operation>

<operation id="2374" st_id="382" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:966 %acc3_26_3_i_i = fadd i32 %acc3_25_3_i_i, i32 %mul252_3_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_3_i_i"/></StgValue>
</operation>

<operation id="2375" st_id="382" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:969 %mul252_3_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_347, i32 %tmp_157_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_3_i_i"/></StgValue>
</operation>

<operation id="2376" st_id="382" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:971 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_348 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_348"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="2377" st_id="383" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:970 %acc3_27_3_i_i = fadd i32 %acc3_26_3_i_i, i32 %mul252_3_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_3_i_i"/></StgValue>
</operation>

<operation id="2378" st_id="383" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:971 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_348 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_98

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_348"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="2379" st_id="384" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:970 %acc3_27_3_i_i = fadd i32 %acc3_26_3_i_i, i32 %mul252_3_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_3_i_i"/></StgValue>
</operation>

<operation id="2380" st_id="384" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:973 %mul252_3_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_348, i32 %tmp_153_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_7_i_i"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="2381" st_id="385" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:970 %acc3_27_3_i_i = fadd i32 %acc3_26_3_i_i, i32 %mul252_3_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_3_i_i"/></StgValue>
</operation>

<operation id="2382" st_id="385" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:973 %mul252_3_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_348, i32 %tmp_153_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_7_i_i"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="2383" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:102 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99"/></StgValue>
</operation>

<operation id="2384" st_id="386" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:970 %acc3_27_3_i_i = fadd i32 %acc3_26_3_i_i, i32 %mul252_3_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_3_i_i"/></StgValue>
</operation>

<operation id="2385" st_id="386" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:973 %mul252_3_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_348, i32 %tmp_153_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_7_i_i"/></StgValue>
</operation>

<operation id="2386" st_id="386" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:975 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_349 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_349"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="2387" st_id="387" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:974 %acc3_23_4_i_i = fadd i32 %acc3_27_3_i_i, i32 %mul252_3_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_23_4_i_i"/></StgValue>
</operation>

<operation id="2388" st_id="387" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:975 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_349 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_99

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_349"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="2389" st_id="388" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:974 %acc3_23_4_i_i = fadd i32 %acc3_27_3_i_i, i32 %mul252_3_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_23_4_i_i"/></StgValue>
</operation>

<operation id="2390" st_id="388" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:977 %mul252_3_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_349, i32 %tmp_154_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_4_i_i"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="2391" st_id="389" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:974 %acc3_23_4_i_i = fadd i32 %acc3_27_3_i_i, i32 %mul252_3_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_23_4_i_i"/></StgValue>
</operation>

<operation id="2392" st_id="389" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:977 %mul252_3_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_349, i32 %tmp_154_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_4_i_i"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="2393" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:103 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_23

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100"/></StgValue>
</operation>

<operation id="2394" st_id="390" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:974 %acc3_23_4_i_i = fadd i32 %acc3_27_3_i_i, i32 %mul252_3_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_23_4_i_i"/></StgValue>
</operation>

<operation id="2395" st_id="390" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:977 %mul252_3_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_349, i32 %tmp_154_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_1_4_i_i"/></StgValue>
</operation>

<operation id="2396" st_id="390" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:979 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_350 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_350"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="2397" st_id="391" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:978 %acc3_24_4_i_i = fadd i32 %acc3_23_4_i_i, i32 %mul252_3_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_4_i_i"/></StgValue>
</operation>

<operation id="2398" st_id="391" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:979 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_350 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_100

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_350"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="2399" st_id="392" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:978 %acc3_24_4_i_i = fadd i32 %acc3_23_4_i_i, i32 %mul252_3_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_4_i_i"/></StgValue>
</operation>

<operation id="2400" st_id="392" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:981 %mul252_3_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_350, i32 %tmp_155_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_4_i_i"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="2401" st_id="393" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:978 %acc3_24_4_i_i = fadd i32 %acc3_23_4_i_i, i32 %mul252_3_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_4_i_i"/></StgValue>
</operation>

<operation id="2402" st_id="393" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:981 %mul252_3_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_350, i32 %tmp_155_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_4_i_i"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="2403" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:104 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_24

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101"/></StgValue>
</operation>

<operation id="2404" st_id="394" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:978 %acc3_24_4_i_i = fadd i32 %acc3_23_4_i_i, i32 %mul252_3_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_24_4_i_i"/></StgValue>
</operation>

<operation id="2405" st_id="394" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:981 %mul252_3_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_350, i32 %tmp_155_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_2_4_i_i"/></StgValue>
</operation>

<operation id="2406" st_id="394" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:983 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_351 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_351"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="2407" st_id="395" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:982 %acc3_25_4_i_i = fadd i32 %acc3_24_4_i_i, i32 %mul252_3_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_4_i_i"/></StgValue>
</operation>

<operation id="2408" st_id="395" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:983 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_351 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_101

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_351"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="2409" st_id="396" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:982 %acc3_25_4_i_i = fadd i32 %acc3_24_4_i_i, i32 %mul252_3_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_4_i_i"/></StgValue>
</operation>

<operation id="2410" st_id="396" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:985 %mul252_3_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_351, i32 %tmp_156_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_4_i_i"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="2411" st_id="397" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:982 %acc3_25_4_i_i = fadd i32 %acc3_24_4_i_i, i32 %mul252_3_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_4_i_i"/></StgValue>
</operation>

<operation id="2412" st_id="397" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:985 %mul252_3_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_351, i32 %tmp_156_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_4_i_i"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="2413" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:105 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln203_25

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102"/></StgValue>
</operation>

<operation id="2414" st_id="398" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:982 %acc3_25_4_i_i = fadd i32 %acc3_24_4_i_i, i32 %mul252_3_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_25_4_i_i"/></StgValue>
</operation>

<operation id="2415" st_id="398" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:985 %mul252_3_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_351, i32 %tmp_156_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_3_4_i_i"/></StgValue>
</operation>

<operation id="2416" st_id="398" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:987 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_352 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_352"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="2417" st_id="399" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:986 %acc3_26_4_i_i = fadd i32 %acc3_25_4_i_i, i32 %mul252_3_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_4_i_i"/></StgValue>
</operation>

<operation id="2418" st_id="399" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:987 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_352 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_102

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_352"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="2419" st_id="400" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:986 %acc3_26_4_i_i = fadd i32 %acc3_25_4_i_i, i32 %mul252_3_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_4_i_i"/></StgValue>
</operation>

<operation id="2420" st_id="400" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:989 %mul252_3_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_352, i32 %tmp_157_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_4_i_i"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="2421" st_id="401" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:986 %acc3_26_4_i_i = fadd i32 %acc3_25_4_i_i, i32 %mul252_3_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_4_i_i"/></StgValue>
</operation>

<operation id="2422" st_id="401" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:989 %mul252_3_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_352, i32 %tmp_157_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_4_i_i"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="2423" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:106 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103"/></StgValue>
</operation>

<operation id="2424" st_id="402" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:986 %acc3_26_4_i_i = fadd i32 %acc3_25_4_i_i, i32 %mul252_3_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_26_4_i_i"/></StgValue>
</operation>

<operation id="2425" st_id="402" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:989 %mul252_3_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_352, i32 %tmp_157_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_3_4_4_i_i"/></StgValue>
</operation>

<operation id="2426" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:991 %win_100_addr = getelementptr i32 %win_100, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_100_addr"/></StgValue>
</operation>

<operation id="2427" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:992 %win_101_addr = getelementptr i32 %win_101, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_101_addr"/></StgValue>
</operation>

<operation id="2428" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:993 %win_102_addr = getelementptr i32 %win_102, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_102_addr"/></StgValue>
</operation>

<operation id="2429" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:994 %win_103_addr = getelementptr i32 %win_103, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_103_addr"/></StgValue>
</operation>

<operation id="2430" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:995 %win_104_addr = getelementptr i32 %win_104, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_104_addr"/></StgValue>
</operation>

<operation id="2431" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:996 %win_105_addr = getelementptr i32 %win_105, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_105_addr"/></StgValue>
</operation>

<operation id="2432" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:997 %win_106_addr = getelementptr i32 %win_106, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_106_addr"/></StgValue>
</operation>

<operation id="2433" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:998 %win_107_addr = getelementptr i32 %win_107, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_107_addr"/></StgValue>
</operation>

<operation id="2434" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:999 %win_108_addr = getelementptr i32 %win_108, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_108_addr"/></StgValue>
</operation>

<operation id="2435" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1000 %win_109_addr = getelementptr i32 %win_109, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_109_addr"/></StgValue>
</operation>

<operation id="2436" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1001 %win_110_addr = getelementptr i32 %win_110, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_110_addr"/></StgValue>
</operation>

<operation id="2437" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1002 %win_111_addr = getelementptr i32 %win_111, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_111_addr"/></StgValue>
</operation>

<operation id="2438" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1003 %win_112_addr = getelementptr i32 %win_112, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_112_addr"/></StgValue>
</operation>

<operation id="2439" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1004 %win_113_addr = getelementptr i32 %win_113, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_113_addr"/></StgValue>
</operation>

<operation id="2440" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1005 %win_114_addr = getelementptr i32 %win_114, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_114_addr"/></StgValue>
</operation>

<operation id="2441" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1006 %win_115_addr = getelementptr i32 %win_115, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_115_addr"/></StgValue>
</operation>

<operation id="2442" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1007 %win_116_addr = getelementptr i32 %win_116, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_116_addr"/></StgValue>
</operation>

<operation id="2443" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1008 %win_117_addr = getelementptr i32 %win_117, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_117_addr"/></StgValue>
</operation>

<operation id="2444" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1009 %win_118_addr = getelementptr i32 %win_118, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_118_addr"/></StgValue>
</operation>

<operation id="2445" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1010 %win_119_addr = getelementptr i32 %win_119, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_119_addr"/></StgValue>
</operation>

<operation id="2446" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1011 %win_120_addr = getelementptr i32 %win_120, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_120_addr"/></StgValue>
</operation>

<operation id="2447" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1012 %win_121_addr = getelementptr i32 %win_121, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_121_addr"/></StgValue>
</operation>

<operation id="2448" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1013 %win_122_addr = getelementptr i32 %win_122, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_122_addr"/></StgValue>
</operation>

<operation id="2449" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1014 %win_123_addr = getelementptr i32 %win_123, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_123_addr"/></StgValue>
</operation>

<operation id="2450" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1015 %win_124_addr = getelementptr i32 %win_124, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_124_addr"/></StgValue>
</operation>

<operation id="2451" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1016 %win_100_load = load i2 %win_100_addr

]]></Node>
<StgValue><ssdm name="win_100_load"/></StgValue>
</operation>

<operation id="2452" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1017 %win_101_load = load i2 %win_101_addr

]]></Node>
<StgValue><ssdm name="win_101_load"/></StgValue>
</operation>

<operation id="2453" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1018 %win_102_load = load i2 %win_102_addr

]]></Node>
<StgValue><ssdm name="win_102_load"/></StgValue>
</operation>

<operation id="2454" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1019 %win_103_load = load i2 %win_103_addr

]]></Node>
<StgValue><ssdm name="win_103_load"/></StgValue>
</operation>

<operation id="2455" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1020 %win_104_load = load i2 %win_104_addr

]]></Node>
<StgValue><ssdm name="win_104_load"/></StgValue>
</operation>

<operation id="2456" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1022 %win_105_load = load i2 %win_105_addr

]]></Node>
<StgValue><ssdm name="win_105_load"/></StgValue>
</operation>

<operation id="2457" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1023 %win_106_load = load i2 %win_106_addr

]]></Node>
<StgValue><ssdm name="win_106_load"/></StgValue>
</operation>

<operation id="2458" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1024 %win_107_load = load i2 %win_107_addr

]]></Node>
<StgValue><ssdm name="win_107_load"/></StgValue>
</operation>

<operation id="2459" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1025 %win_108_load = load i2 %win_108_addr

]]></Node>
<StgValue><ssdm name="win_108_load"/></StgValue>
</operation>

<operation id="2460" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1026 %win_109_load = load i2 %win_109_addr

]]></Node>
<StgValue><ssdm name="win_109_load"/></StgValue>
</operation>

<operation id="2461" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1028 %win_110_load = load i2 %win_110_addr

]]></Node>
<StgValue><ssdm name="win_110_load"/></StgValue>
</operation>

<operation id="2462" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1029 %win_111_load = load i2 %win_111_addr

]]></Node>
<StgValue><ssdm name="win_111_load"/></StgValue>
</operation>

<operation id="2463" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1030 %win_112_load = load i2 %win_112_addr

]]></Node>
<StgValue><ssdm name="win_112_load"/></StgValue>
</operation>

<operation id="2464" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1031 %win_113_load = load i2 %win_113_addr

]]></Node>
<StgValue><ssdm name="win_113_load"/></StgValue>
</operation>

<operation id="2465" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1032 %win_114_load = load i2 %win_114_addr

]]></Node>
<StgValue><ssdm name="win_114_load"/></StgValue>
</operation>

<operation id="2466" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1034 %win_115_load = load i2 %win_115_addr

]]></Node>
<StgValue><ssdm name="win_115_load"/></StgValue>
</operation>

<operation id="2467" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1035 %win_116_load = load i2 %win_116_addr

]]></Node>
<StgValue><ssdm name="win_116_load"/></StgValue>
</operation>

<operation id="2468" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1036 %win_117_load = load i2 %win_117_addr

]]></Node>
<StgValue><ssdm name="win_117_load"/></StgValue>
</operation>

<operation id="2469" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1037 %win_118_load = load i2 %win_118_addr

]]></Node>
<StgValue><ssdm name="win_118_load"/></StgValue>
</operation>

<operation id="2470" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1038 %win_119_load = load i2 %win_119_addr

]]></Node>
<StgValue><ssdm name="win_119_load"/></StgValue>
</operation>

<operation id="2471" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1040 %win_120_load = load i2 %win_120_addr

]]></Node>
<StgValue><ssdm name="win_120_load"/></StgValue>
</operation>

<operation id="2472" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1041 %win_121_load = load i2 %win_121_addr

]]></Node>
<StgValue><ssdm name="win_121_load"/></StgValue>
</operation>

<operation id="2473" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1042 %win_122_load = load i2 %win_122_addr

]]></Node>
<StgValue><ssdm name="win_122_load"/></StgValue>
</operation>

<operation id="2474" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1043 %win_123_load = load i2 %win_123_addr

]]></Node>
<StgValue><ssdm name="win_123_load"/></StgValue>
</operation>

<operation id="2475" st_id="402" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1044 %win_124_load = load i2 %win_124_addr

]]></Node>
<StgValue><ssdm name="win_124_load"/></StgValue>
</operation>

<operation id="2476" st_id="402" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1066 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_353 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_353"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="2477" st_id="403" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:990 %acc3_27_4_i_i = fadd i32 %acc3_26_4_i_i, i32 %mul252_3_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_4_i_i"/></StgValue>
</operation>

<operation id="2478" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1016 %win_100_load = load i2 %win_100_addr

]]></Node>
<StgValue><ssdm name="win_100_load"/></StgValue>
</operation>

<operation id="2479" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1017 %win_101_load = load i2 %win_101_addr

]]></Node>
<StgValue><ssdm name="win_101_load"/></StgValue>
</operation>

<operation id="2480" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1018 %win_102_load = load i2 %win_102_addr

]]></Node>
<StgValue><ssdm name="win_102_load"/></StgValue>
</operation>

<operation id="2481" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1019 %win_103_load = load i2 %win_103_addr

]]></Node>
<StgValue><ssdm name="win_103_load"/></StgValue>
</operation>

<operation id="2482" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1020 %win_104_load = load i2 %win_104_addr

]]></Node>
<StgValue><ssdm name="win_104_load"/></StgValue>
</operation>

<operation id="2483" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1021 %tmp_117_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_100_load, i32 %win_101_load, i32 %win_102_load, i32 %win_103_load, i32 %win_104_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_117_i_i"/></StgValue>
</operation>

<operation id="2484" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1022 %win_105_load = load i2 %win_105_addr

]]></Node>
<StgValue><ssdm name="win_105_load"/></StgValue>
</operation>

<operation id="2485" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1023 %win_106_load = load i2 %win_106_addr

]]></Node>
<StgValue><ssdm name="win_106_load"/></StgValue>
</operation>

<operation id="2486" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1024 %win_107_load = load i2 %win_107_addr

]]></Node>
<StgValue><ssdm name="win_107_load"/></StgValue>
</operation>

<operation id="2487" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1025 %win_108_load = load i2 %win_108_addr

]]></Node>
<StgValue><ssdm name="win_108_load"/></StgValue>
</operation>

<operation id="2488" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1026 %win_109_load = load i2 %win_109_addr

]]></Node>
<StgValue><ssdm name="win_109_load"/></StgValue>
</operation>

<operation id="2489" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1027 %tmp_118_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_105_load, i32 %win_106_load, i32 %win_107_load, i32 %win_108_load, i32 %win_109_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_118_i_i"/></StgValue>
</operation>

<operation id="2490" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1028 %win_110_load = load i2 %win_110_addr

]]></Node>
<StgValue><ssdm name="win_110_load"/></StgValue>
</operation>

<operation id="2491" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1029 %win_111_load = load i2 %win_111_addr

]]></Node>
<StgValue><ssdm name="win_111_load"/></StgValue>
</operation>

<operation id="2492" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1030 %win_112_load = load i2 %win_112_addr

]]></Node>
<StgValue><ssdm name="win_112_load"/></StgValue>
</operation>

<operation id="2493" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1031 %win_113_load = load i2 %win_113_addr

]]></Node>
<StgValue><ssdm name="win_113_load"/></StgValue>
</operation>

<operation id="2494" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1032 %win_114_load = load i2 %win_114_addr

]]></Node>
<StgValue><ssdm name="win_114_load"/></StgValue>
</operation>

<operation id="2495" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1033 %tmp_119_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_110_load, i32 %win_111_load, i32 %win_112_load, i32 %win_113_load, i32 %win_114_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_119_i_i"/></StgValue>
</operation>

<operation id="2496" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1034 %win_115_load = load i2 %win_115_addr

]]></Node>
<StgValue><ssdm name="win_115_load"/></StgValue>
</operation>

<operation id="2497" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1035 %win_116_load = load i2 %win_116_addr

]]></Node>
<StgValue><ssdm name="win_116_load"/></StgValue>
</operation>

<operation id="2498" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1036 %win_117_load = load i2 %win_117_addr

]]></Node>
<StgValue><ssdm name="win_117_load"/></StgValue>
</operation>

<operation id="2499" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1037 %win_118_load = load i2 %win_118_addr

]]></Node>
<StgValue><ssdm name="win_118_load"/></StgValue>
</operation>

<operation id="2500" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1038 %win_119_load = load i2 %win_119_addr

]]></Node>
<StgValue><ssdm name="win_119_load"/></StgValue>
</operation>

<operation id="2501" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1039 %tmp_120_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_115_load, i32 %win_116_load, i32 %win_117_load, i32 %win_118_load, i32 %win_119_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_120_i_i"/></StgValue>
</operation>

<operation id="2502" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1040 %win_120_load = load i2 %win_120_addr

]]></Node>
<StgValue><ssdm name="win_120_load"/></StgValue>
</operation>

<operation id="2503" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1041 %win_121_load = load i2 %win_121_addr

]]></Node>
<StgValue><ssdm name="win_121_load"/></StgValue>
</operation>

<operation id="2504" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1042 %win_122_load = load i2 %win_122_addr

]]></Node>
<StgValue><ssdm name="win_122_load"/></StgValue>
</operation>

<operation id="2505" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1043 %win_123_load = load i2 %win_123_addr

]]></Node>
<StgValue><ssdm name="win_123_load"/></StgValue>
</operation>

<operation id="2506" st_id="403" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1044 %win_124_load = load i2 %win_124_addr

]]></Node>
<StgValue><ssdm name="win_124_load"/></StgValue>
</operation>

<operation id="2507" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1045 %tmp_121_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_120_load, i32 %win_121_load, i32 %win_122_load, i32 %win_123_load, i32 %win_124_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_121_i_i"/></StgValue>
</operation>

<operation id="2508" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1046 %tmp_127_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_100_load, i32 %win_101_load, i32 %win_102_load, i32 %win_103_load, i32 %win_104_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_127_i_i"/></StgValue>
</operation>

<operation id="2509" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1047 %tmp_128_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_105_load, i32 %win_106_load, i32 %win_107_load, i32 %win_108_load, i32 %win_109_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_128_i_i"/></StgValue>
</operation>

<operation id="2510" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1048 %tmp_129_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_110_load, i32 %win_111_load, i32 %win_112_load, i32 %win_113_load, i32 %win_114_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_129_i_i"/></StgValue>
</operation>

<operation id="2511" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1049 %tmp_130_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_115_load, i32 %win_116_load, i32 %win_117_load, i32 %win_118_load, i32 %win_119_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_130_i_i"/></StgValue>
</operation>

<operation id="2512" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1050 %tmp_131_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_120_load, i32 %win_121_load, i32 %win_122_load, i32 %win_123_load, i32 %win_124_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_131_i_i"/></StgValue>
</operation>

<operation id="2513" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1051 %tmp_132_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_100_load, i32 %win_101_load, i32 %win_102_load, i32 %win_103_load, i32 %win_104_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_132_i_i"/></StgValue>
</operation>

<operation id="2514" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1052 %tmp_133_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_105_load, i32 %win_106_load, i32 %win_107_load, i32 %win_108_load, i32 %win_109_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_133_i_i"/></StgValue>
</operation>

<operation id="2515" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1053 %tmp_134_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_110_load, i32 %win_111_load, i32 %win_112_load, i32 %win_113_load, i32 %win_114_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_134_i_i"/></StgValue>
</operation>

<operation id="2516" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1054 %tmp_135_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_115_load, i32 %win_116_load, i32 %win_117_load, i32 %win_118_load, i32 %win_119_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_135_i_i"/></StgValue>
</operation>

<operation id="2517" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1055 %tmp_136_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_120_load, i32 %win_121_load, i32 %win_122_load, i32 %win_123_load, i32 %win_124_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_136_i_i"/></StgValue>
</operation>

<operation id="2518" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1056 %tmp_137_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_100_load, i32 %win_101_load, i32 %win_102_load, i32 %win_103_load, i32 %win_104_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_137_i_i"/></StgValue>
</operation>

<operation id="2519" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1057 %tmp_138_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_105_load, i32 %win_106_load, i32 %win_107_load, i32 %win_108_load, i32 %win_109_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_138_i_i"/></StgValue>
</operation>

<operation id="2520" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1058 %tmp_139_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_110_load, i32 %win_111_load, i32 %win_112_load, i32 %win_113_load, i32 %win_114_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_139_i_i"/></StgValue>
</operation>

<operation id="2521" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1059 %tmp_140_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_115_load, i32 %win_116_load, i32 %win_117_load, i32 %win_118_load, i32 %win_119_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_140_i_i"/></StgValue>
</operation>

<operation id="2522" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1060 %tmp_141_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_120_load, i32 %win_121_load, i32 %win_122_load, i32 %win_123_load, i32 %win_124_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_141_i_i"/></StgValue>
</operation>

<operation id="2523" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1061 %tmp_142_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_100_load, i32 %win_101_load, i32 %win_102_load, i32 %win_103_load, i32 %win_104_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_142_i_i"/></StgValue>
</operation>

<operation id="2524" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1062 %tmp_143_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_105_load, i32 %win_106_load, i32 %win_107_load, i32 %win_108_load, i32 %win_109_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_143_i_i"/></StgValue>
</operation>

<operation id="2525" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1063 %tmp_144_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_110_load, i32 %win_111_load, i32 %win_112_load, i32 %win_113_load, i32 %win_114_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_144_i_i"/></StgValue>
</operation>

<operation id="2526" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1064 %tmp_145_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_115_load, i32 %win_116_load, i32 %win_117_load, i32 %win_118_load, i32 %win_119_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_145_i_i"/></StgValue>
</operation>

<operation id="2527" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1065 %tmp_146_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_120_load, i32 %win_121_load, i32 %win_122_load, i32 %win_123_load, i32 %win_124_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_146_i_i"/></StgValue>
</operation>

<operation id="2528" st_id="403" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1066 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_353 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_103

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_353"/></StgValue>
</operation>

<operation id="2529" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1067 %tmp_184_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_117_i_i, i32 %tmp_118_i_i, i32 %tmp_119_i_i, i32 %tmp_120_i_i, i32 %tmp_121_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_184_i_i"/></StgValue>
</operation>

<operation id="2530" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1087 %tmp_184_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_117_i_i, i32 %tmp_118_i_i, i32 %tmp_119_i_i, i32 %tmp_120_i_i, i32 %tmp_121_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_184_1_i_i"/></StgValue>
</operation>

<operation id="2531" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1107 %tmp_184_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_117_i_i, i32 %tmp_118_i_i, i32 %tmp_119_i_i, i32 %tmp_120_i_i, i32 %tmp_121_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_184_2_i_i"/></StgValue>
</operation>

<operation id="2532" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1127 %tmp_184_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_117_i_i, i32 %tmp_118_i_i, i32 %tmp_119_i_i, i32 %tmp_120_i_i, i32 %tmp_121_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_184_3_i_i"/></StgValue>
</operation>

<operation id="2533" st_id="403" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1147 %tmp_184_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_117_i_i, i32 %tmp_118_i_i, i32 %tmp_119_i_i, i32 %tmp_120_i_i, i32 %tmp_121_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_184_4_i_i"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="2534" st_id="404" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:990 %acc3_27_4_i_i = fadd i32 %acc3_26_4_i_i, i32 %mul252_3_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_4_i_i"/></StgValue>
</operation>

<operation id="2535" st_id="404" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1068 %mul252_4_i_i_70 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_353, i32 %tmp_184_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_i_i_70"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="2536" st_id="405" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:990 %acc3_27_4_i_i = fadd i32 %acc3_26_4_i_i, i32 %mul252_3_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_4_i_i"/></StgValue>
</operation>

<operation id="2537" st_id="405" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1068 %mul252_4_i_i_70 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_353, i32 %tmp_184_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_i_i_70"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="2538" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:107 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104"/></StgValue>
</operation>

<operation id="2539" st_id="406" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:990 %acc3_27_4_i_i = fadd i32 %acc3_26_4_i_i, i32 %mul252_3_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_27_4_i_i"/></StgValue>
</operation>

<operation id="2540" st_id="406" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1068 %mul252_4_i_i_70 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_353, i32 %tmp_184_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_i_i_70"/></StgValue>
</operation>

<operation id="2541" st_id="406" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1070 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_354 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_354"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="2542" st_id="407" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1069 %acc3_30_i_i = fadd i32 %acc3_27_4_i_i, i32 %mul252_4_i_i_70

]]></Node>
<StgValue><ssdm name="acc3_30_i_i"/></StgValue>
</operation>

<operation id="2543" st_id="407" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1070 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_354 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_354"/></StgValue>
</operation>

<operation id="2544" st_id="407" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1071 %tmp_185_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_127_i_i, i32 %tmp_128_i_i, i32 %tmp_129_i_i, i32 %tmp_130_i_i, i32 %tmp_131_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_185_i_i"/></StgValue>
</operation>

<operation id="2545" st_id="407" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1091 %tmp_185_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_127_i_i, i32 %tmp_128_i_i, i32 %tmp_129_i_i, i32 %tmp_130_i_i, i32 %tmp_131_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_185_1_i_i"/></StgValue>
</operation>

<operation id="2546" st_id="407" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1111 %tmp_185_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_127_i_i, i32 %tmp_128_i_i, i32 %tmp_129_i_i, i32 %tmp_130_i_i, i32 %tmp_131_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_185_2_i_i"/></StgValue>
</operation>

<operation id="2547" st_id="407" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1131 %tmp_185_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_127_i_i, i32 %tmp_128_i_i, i32 %tmp_129_i_i, i32 %tmp_130_i_i, i32 %tmp_131_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_185_3_i_i"/></StgValue>
</operation>

<operation id="2548" st_id="407" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1151 %tmp_185_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_127_i_i, i32 %tmp_128_i_i, i32 %tmp_129_i_i, i32 %tmp_130_i_i, i32 %tmp_131_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_185_4_i_i"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2549" st_id="408" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1069 %acc3_30_i_i = fadd i32 %acc3_27_4_i_i, i32 %mul252_4_i_i_70

]]></Node>
<StgValue><ssdm name="acc3_30_i_i"/></StgValue>
</operation>

<operation id="2550" st_id="408" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1072 %mul252_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_354, i32 %tmp_185_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_i_i"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="2551" st_id="409" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1069 %acc3_30_i_i = fadd i32 %acc3_27_4_i_i, i32 %mul252_4_i_i_70

]]></Node>
<StgValue><ssdm name="acc3_30_i_i"/></StgValue>
</operation>

<operation id="2552" st_id="409" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1072 %mul252_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_354, i32 %tmp_185_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_i_i"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="2553" st_id="410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:108 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105"/></StgValue>
</operation>

<operation id="2554" st_id="410" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1069 %acc3_30_i_i = fadd i32 %acc3_27_4_i_i, i32 %mul252_4_i_i_70

]]></Node>
<StgValue><ssdm name="acc3_30_i_i"/></StgValue>
</operation>

<operation id="2555" st_id="410" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1072 %mul252_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_354, i32 %tmp_185_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_i_i"/></StgValue>
</operation>

<operation id="2556" st_id="410" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1074 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_355 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_355"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="2557" st_id="411" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1073 %acc3_31_i_i = fadd i32 %acc3_30_i_i, i32 %mul252_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_i_i"/></StgValue>
</operation>

<operation id="2558" st_id="411" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1074 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_355 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_355"/></StgValue>
</operation>

<operation id="2559" st_id="411" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1075 %tmp_186_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_132_i_i, i32 %tmp_133_i_i, i32 %tmp_134_i_i, i32 %tmp_135_i_i, i32 %tmp_136_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_186_i_i"/></StgValue>
</operation>

<operation id="2560" st_id="411" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1095 %tmp_186_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_132_i_i, i32 %tmp_133_i_i, i32 %tmp_134_i_i, i32 %tmp_135_i_i, i32 %tmp_136_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_186_1_i_i"/></StgValue>
</operation>

<operation id="2561" st_id="411" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1115 %tmp_186_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_132_i_i, i32 %tmp_133_i_i, i32 %tmp_134_i_i, i32 %tmp_135_i_i, i32 %tmp_136_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_186_2_i_i"/></StgValue>
</operation>

<operation id="2562" st_id="411" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1135 %tmp_186_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_132_i_i, i32 %tmp_133_i_i, i32 %tmp_134_i_i, i32 %tmp_135_i_i, i32 %tmp_136_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_186_3_i_i"/></StgValue>
</operation>

<operation id="2563" st_id="411" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1155 %tmp_186_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_132_i_i, i32 %tmp_133_i_i, i32 %tmp_134_i_i, i32 %tmp_135_i_i, i32 %tmp_136_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_186_4_i_i"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="2564" st_id="412" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1073 %acc3_31_i_i = fadd i32 %acc3_30_i_i, i32 %mul252_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_i_i"/></StgValue>
</operation>

<operation id="2565" st_id="412" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1076 %mul252_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_355, i32 %tmp_186_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_i_i"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="2566" st_id="413" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1073 %acc3_31_i_i = fadd i32 %acc3_30_i_i, i32 %mul252_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_i_i"/></StgValue>
</operation>

<operation id="2567" st_id="413" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1076 %mul252_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_355, i32 %tmp_186_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_i_i"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="2568" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:109 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106"/></StgValue>
</operation>

<operation id="2569" st_id="414" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1073 %acc3_31_i_i = fadd i32 %acc3_30_i_i, i32 %mul252_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_i_i"/></StgValue>
</operation>

<operation id="2570" st_id="414" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1076 %mul252_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_355, i32 %tmp_186_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_i_i"/></StgValue>
</operation>

<operation id="2571" st_id="414" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1078 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_356 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_356"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="2572" st_id="415" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1077 %acc3_32_i_i = fadd i32 %acc3_31_i_i, i32 %mul252_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_i_i"/></StgValue>
</operation>

<operation id="2573" st_id="415" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1078 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_356 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_356"/></StgValue>
</operation>

<operation id="2574" st_id="415" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1079 %tmp_187_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_137_i_i, i32 %tmp_138_i_i, i32 %tmp_139_i_i, i32 %tmp_140_i_i, i32 %tmp_141_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_187_i_i"/></StgValue>
</operation>

<operation id="2575" st_id="415" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1099 %tmp_187_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_137_i_i, i32 %tmp_138_i_i, i32 %tmp_139_i_i, i32 %tmp_140_i_i, i32 %tmp_141_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_187_1_i_i"/></StgValue>
</operation>

<operation id="2576" st_id="415" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1119 %tmp_187_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_137_i_i, i32 %tmp_138_i_i, i32 %tmp_139_i_i, i32 %tmp_140_i_i, i32 %tmp_141_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_187_2_i_i"/></StgValue>
</operation>

<operation id="2577" st_id="415" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1139 %tmp_187_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_137_i_i, i32 %tmp_138_i_i, i32 %tmp_139_i_i, i32 %tmp_140_i_i, i32 %tmp_141_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_187_3_i_i"/></StgValue>
</operation>

<operation id="2578" st_id="415" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1159 %tmp_187_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_137_i_i, i32 %tmp_138_i_i, i32 %tmp_139_i_i, i32 %tmp_140_i_i, i32 %tmp_141_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_187_4_i_i"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="2579" st_id="416" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1077 %acc3_32_i_i = fadd i32 %acc3_31_i_i, i32 %mul252_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_i_i"/></StgValue>
</operation>

<operation id="2580" st_id="416" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1080 %mul252_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_356, i32 %tmp_187_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_i_i"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="2581" st_id="417" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1077 %acc3_32_i_i = fadd i32 %acc3_31_i_i, i32 %mul252_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_i_i"/></StgValue>
</operation>

<operation id="2582" st_id="417" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1080 %mul252_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_356, i32 %tmp_187_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_i_i"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="2583" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:110 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107"/></StgValue>
</operation>

<operation id="2584" st_id="418" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1077 %acc3_32_i_i = fadd i32 %acc3_31_i_i, i32 %mul252_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_i_i"/></StgValue>
</operation>

<operation id="2585" st_id="418" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1080 %mul252_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_356, i32 %tmp_187_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_i_i"/></StgValue>
</operation>

<operation id="2586" st_id="418" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1082 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_357 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_357"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="2587" st_id="419" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1081 %acc3_33_i_i = fadd i32 %acc3_32_i_i, i32 %mul252_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_i_i"/></StgValue>
</operation>

<operation id="2588" st_id="419" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1082 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_357 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_357"/></StgValue>
</operation>

<operation id="2589" st_id="419" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1083 %tmp_188_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_142_i_i, i32 %tmp_143_i_i, i32 %tmp_144_i_i, i32 %tmp_145_i_i, i32 %tmp_146_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_188_i_i"/></StgValue>
</operation>

<operation id="2590" st_id="419" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1103 %tmp_188_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_142_i_i, i32 %tmp_143_i_i, i32 %tmp_144_i_i, i32 %tmp_145_i_i, i32 %tmp_146_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_188_1_i_i"/></StgValue>
</operation>

<operation id="2591" st_id="419" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1123 %tmp_188_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_142_i_i, i32 %tmp_143_i_i, i32 %tmp_144_i_i, i32 %tmp_145_i_i, i32 %tmp_146_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_188_2_i_i"/></StgValue>
</operation>

<operation id="2592" st_id="419" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1143 %tmp_188_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_142_i_i, i32 %tmp_143_i_i, i32 %tmp_144_i_i, i32 %tmp_145_i_i, i32 %tmp_146_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_188_3_i_i"/></StgValue>
</operation>

<operation id="2593" st_id="419" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1163 %tmp_188_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_142_i_i, i32 %tmp_143_i_i, i32 %tmp_144_i_i, i32 %tmp_145_i_i, i32 %tmp_146_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_188_4_i_i"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="2594" st_id="420" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1081 %acc3_33_i_i = fadd i32 %acc3_32_i_i, i32 %mul252_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_i_i"/></StgValue>
</operation>

<operation id="2595" st_id="420" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1084 %mul252_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_357, i32 %tmp_188_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_i_i"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="2596" st_id="421" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1081 %acc3_33_i_i = fadd i32 %acc3_32_i_i, i32 %mul252_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_i_i"/></StgValue>
</operation>

<operation id="2597" st_id="421" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1084 %mul252_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_357, i32 %tmp_188_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_i_i"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="2598" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:111 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108"/></StgValue>
</operation>

<operation id="2599" st_id="422" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1081 %acc3_33_i_i = fadd i32 %acc3_32_i_i, i32 %mul252_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_i_i"/></StgValue>
</operation>

<operation id="2600" st_id="422" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1084 %mul252_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_357, i32 %tmp_188_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_i_i"/></StgValue>
</operation>

<operation id="2601" st_id="422" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1086 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_358 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_358"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="2602" st_id="423" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1085 %acc3_34_i_i = fadd i32 %acc3_33_i_i, i32 %mul252_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_i_i"/></StgValue>
</operation>

<operation id="2603" st_id="423" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1086 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_358 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_358"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="2604" st_id="424" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1085 %acc3_34_i_i = fadd i32 %acc3_33_i_i, i32 %mul252_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_i_i"/></StgValue>
</operation>

<operation id="2605" st_id="424" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1088 %mul252_4_i_i_71 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_358, i32 %tmp_184_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_i_i_71"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="2606" st_id="425" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1085 %acc3_34_i_i = fadd i32 %acc3_33_i_i, i32 %mul252_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_i_i"/></StgValue>
</operation>

<operation id="2607" st_id="425" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1088 %mul252_4_i_i_71 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_358, i32 %tmp_184_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_i_i_71"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="2608" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:112 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109"/></StgValue>
</operation>

<operation id="2609" st_id="426" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1085 %acc3_34_i_i = fadd i32 %acc3_33_i_i, i32 %mul252_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_i_i"/></StgValue>
</operation>

<operation id="2610" st_id="426" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1088 %mul252_4_i_i_71 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_358, i32 %tmp_184_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_i_i_71"/></StgValue>
</operation>

<operation id="2611" st_id="426" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1090 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_359 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_359"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="2612" st_id="427" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1089 %acc3_30_1_i_i = fadd i32 %acc3_34_i_i, i32 %mul252_4_i_i_71

]]></Node>
<StgValue><ssdm name="acc3_30_1_i_i"/></StgValue>
</operation>

<operation id="2613" st_id="427" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1090 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_359 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_359"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="2614" st_id="428" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1089 %acc3_30_1_i_i = fadd i32 %acc3_34_i_i, i32 %mul252_4_i_i_71

]]></Node>
<StgValue><ssdm name="acc3_30_1_i_i"/></StgValue>
</operation>

<operation id="2615" st_id="428" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1092 %mul252_4_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_359, i32 %tmp_185_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_1_i_i"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="2616" st_id="429" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1089 %acc3_30_1_i_i = fadd i32 %acc3_34_i_i, i32 %mul252_4_i_i_71

]]></Node>
<StgValue><ssdm name="acc3_30_1_i_i"/></StgValue>
</operation>

<operation id="2617" st_id="429" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1092 %mul252_4_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_359, i32 %tmp_185_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_1_i_i"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="2618" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:113 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110"/></StgValue>
</operation>

<operation id="2619" st_id="430" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1089 %acc3_30_1_i_i = fadd i32 %acc3_34_i_i, i32 %mul252_4_i_i_71

]]></Node>
<StgValue><ssdm name="acc3_30_1_i_i"/></StgValue>
</operation>

<operation id="2620" st_id="430" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1092 %mul252_4_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_359, i32 %tmp_185_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_1_i_i"/></StgValue>
</operation>

<operation id="2621" st_id="430" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1094 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_360 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_360"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="2622" st_id="431" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1093 %acc3_31_1_i_i = fadd i32 %acc3_30_1_i_i, i32 %mul252_4_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_1_i_i"/></StgValue>
</operation>

<operation id="2623" st_id="431" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1094 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_360 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_360"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="2624" st_id="432" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1093 %acc3_31_1_i_i = fadd i32 %acc3_30_1_i_i, i32 %mul252_4_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_1_i_i"/></StgValue>
</operation>

<operation id="2625" st_id="432" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1096 %mul252_4_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_360, i32 %tmp_186_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_1_i_i"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="2626" st_id="433" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1093 %acc3_31_1_i_i = fadd i32 %acc3_30_1_i_i, i32 %mul252_4_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_1_i_i"/></StgValue>
</operation>

<operation id="2627" st_id="433" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1096 %mul252_4_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_360, i32 %tmp_186_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_1_i_i"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="2628" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:114 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111"/></StgValue>
</operation>

<operation id="2629" st_id="434" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1093 %acc3_31_1_i_i = fadd i32 %acc3_30_1_i_i, i32 %mul252_4_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_1_i_i"/></StgValue>
</operation>

<operation id="2630" st_id="434" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1096 %mul252_4_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_360, i32 %tmp_186_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_1_i_i"/></StgValue>
</operation>

<operation id="2631" st_id="434" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1098 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_361 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_361"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="2632" st_id="435" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1097 %acc3_32_1_i_i = fadd i32 %acc3_31_1_i_i, i32 %mul252_4_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_1_i_i"/></StgValue>
</operation>

<operation id="2633" st_id="435" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1098 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_361 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_361"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="2634" st_id="436" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1097 %acc3_32_1_i_i = fadd i32 %acc3_31_1_i_i, i32 %mul252_4_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_1_i_i"/></StgValue>
</operation>

<operation id="2635" st_id="436" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1100 %mul252_4_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_361, i32 %tmp_187_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="2636" st_id="437" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1097 %acc3_32_1_i_i = fadd i32 %acc3_31_1_i_i, i32 %mul252_4_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_1_i_i"/></StgValue>
</operation>

<operation id="2637" st_id="437" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1100 %mul252_4_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_361, i32 %tmp_187_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_1_i_i"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="2638" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:115 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_10

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112"/></StgValue>
</operation>

<operation id="2639" st_id="438" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1097 %acc3_32_1_i_i = fadd i32 %acc3_31_1_i_i, i32 %mul252_4_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_1_i_i"/></StgValue>
</operation>

<operation id="2640" st_id="438" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1100 %mul252_4_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_361, i32 %tmp_187_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_1_i_i"/></StgValue>
</operation>

<operation id="2641" st_id="438" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1102 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_362 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_362"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="2642" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:116 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_11

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113"/></StgValue>
</operation>

<operation id="2643" st_id="439" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1101 %acc3_33_1_i_i = fadd i32 %acc3_32_1_i_i, i32 %mul252_4_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_1_i_i"/></StgValue>
</operation>

<operation id="2644" st_id="439" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1102 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_362 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_362"/></StgValue>
</operation>

<operation id="2645" st_id="439" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1106 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_363 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_363"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="2646" st_id="440" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:117 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_12

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114"/></StgValue>
</operation>

<operation id="2647" st_id="440" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1101 %acc3_33_1_i_i = fadd i32 %acc3_32_1_i_i, i32 %mul252_4_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_1_i_i"/></StgValue>
</operation>

<operation id="2648" st_id="440" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1104 %mul252_4_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_362, i32 %tmp_188_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_1_i_i"/></StgValue>
</operation>

<operation id="2649" st_id="440" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1106 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_363 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_363"/></StgValue>
</operation>

<operation id="2650" st_id="440" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1110 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_364 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_364"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="2651" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:118 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_13

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115"/></StgValue>
</operation>

<operation id="2652" st_id="441" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1101 %acc3_33_1_i_i = fadd i32 %acc3_32_1_i_i, i32 %mul252_4_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_1_i_i"/></StgValue>
</operation>

<operation id="2653" st_id="441" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1104 %mul252_4_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_362, i32 %tmp_188_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_1_i_i"/></StgValue>
</operation>

<operation id="2654" st_id="441" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1108 %mul252_4_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_363, i32 %tmp_184_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_5_i_i"/></StgValue>
</operation>

<operation id="2655" st_id="441" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1110 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_364 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_364"/></StgValue>
</operation>

<operation id="2656" st_id="441" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1114 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_365 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_365"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="2657" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:119 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116"/></StgValue>
</operation>

<operation id="2658" st_id="442" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1101 %acc3_33_1_i_i = fadd i32 %acc3_32_1_i_i, i32 %mul252_4_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_1_i_i"/></StgValue>
</operation>

<operation id="2659" st_id="442" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1104 %mul252_4_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_362, i32 %tmp_188_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_1_i_i"/></StgValue>
</operation>

<operation id="2660" st_id="442" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1108 %mul252_4_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_363, i32 %tmp_184_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_5_i_i"/></StgValue>
</operation>

<operation id="2661" st_id="442" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1112 %mul252_4_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_364, i32 %tmp_185_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_2_i_i"/></StgValue>
</operation>

<operation id="2662" st_id="442" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1114 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_365 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_365"/></StgValue>
</operation>

<operation id="2663" st_id="442" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1118 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_366 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_366"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="2664" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:120 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117"/></StgValue>
</operation>

<operation id="2665" st_id="443" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1105 %acc3_34_1_i_i = fadd i32 %acc3_33_1_i_i, i32 %mul252_4_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_1_i_i"/></StgValue>
</operation>

<operation id="2666" st_id="443" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1108 %mul252_4_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_363, i32 %tmp_184_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_5_i_i"/></StgValue>
</operation>

<operation id="2667" st_id="443" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1112 %mul252_4_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_364, i32 %tmp_185_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_2_i_i"/></StgValue>
</operation>

<operation id="2668" st_id="443" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1116 %mul252_4_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_365, i32 %tmp_186_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_2_i_i"/></StgValue>
</operation>

<operation id="2669" st_id="443" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1118 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_366 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_366"/></StgValue>
</operation>

<operation id="2670" st_id="443" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1122 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_367 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_367"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="2671" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:121 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_16

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118"/></StgValue>
</operation>

<operation id="2672" st_id="444" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1105 %acc3_34_1_i_i = fadd i32 %acc3_33_1_i_i, i32 %mul252_4_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_1_i_i"/></StgValue>
</operation>

<operation id="2673" st_id="444" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1112 %mul252_4_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_364, i32 %tmp_185_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_2_i_i"/></StgValue>
</operation>

<operation id="2674" st_id="444" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1116 %mul252_4_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_365, i32 %tmp_186_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_2_i_i"/></StgValue>
</operation>

<operation id="2675" st_id="444" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1120 %mul252_4_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_366, i32 %tmp_187_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_2_i_i"/></StgValue>
</operation>

<operation id="2676" st_id="444" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1122 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_367 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_367"/></StgValue>
</operation>

<operation id="2677" st_id="444" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1126 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_368 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_368"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="2678" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:122 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_17

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119"/></StgValue>
</operation>

<operation id="2679" st_id="445" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1105 %acc3_34_1_i_i = fadd i32 %acc3_33_1_i_i, i32 %mul252_4_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_1_i_i"/></StgValue>
</operation>

<operation id="2680" st_id="445" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1116 %mul252_4_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_365, i32 %tmp_186_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_2_i_i"/></StgValue>
</operation>

<operation id="2681" st_id="445" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1120 %mul252_4_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_366, i32 %tmp_187_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_2_i_i"/></StgValue>
</operation>

<operation id="2682" st_id="445" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1124 %mul252_4_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_367, i32 %tmp_188_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_2_i_i"/></StgValue>
</operation>

<operation id="2683" st_id="445" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1126 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_368 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_368"/></StgValue>
</operation>

<operation id="2684" st_id="445" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1130 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_369 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_369"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="2685" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:123 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120"/></StgValue>
</operation>

<operation id="2686" st_id="446" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1105 %acc3_34_1_i_i = fadd i32 %acc3_33_1_i_i, i32 %mul252_4_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_1_i_i"/></StgValue>
</operation>

<operation id="2687" st_id="446" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1120 %mul252_4_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_366, i32 %tmp_187_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_2_i_i"/></StgValue>
</operation>

<operation id="2688" st_id="446" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1124 %mul252_4_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_367, i32 %tmp_188_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_2_i_i"/></StgValue>
</operation>

<operation id="2689" st_id="446" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1128 %mul252_4_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_368, i32 %tmp_184_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_6_i_i"/></StgValue>
</operation>

<operation id="2690" st_id="446" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1130 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_369 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_369"/></StgValue>
</operation>

<operation id="2691" st_id="446" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1134 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_370 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_370"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="2692" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:124 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_19

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121"/></StgValue>
</operation>

<operation id="2693" st_id="447" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1109 %acc3_30_2_i_i = fadd i32 %acc3_34_1_i_i, i32 %mul252_4_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_30_2_i_i"/></StgValue>
</operation>

<operation id="2694" st_id="447" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1124 %mul252_4_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_367, i32 %tmp_188_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_2_i_i"/></StgValue>
</operation>

<operation id="2695" st_id="447" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1128 %mul252_4_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_368, i32 %tmp_184_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_6_i_i"/></StgValue>
</operation>

<operation id="2696" st_id="447" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1132 %mul252_4_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_369, i32 %tmp_185_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_3_i_i"/></StgValue>
</operation>

<operation id="2697" st_id="447" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1134 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_370 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_370"/></StgValue>
</operation>

<operation id="2698" st_id="447" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1138 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_371 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_371"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="2699" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:125 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_20

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122"/></StgValue>
</operation>

<operation id="2700" st_id="448" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1109 %acc3_30_2_i_i = fadd i32 %acc3_34_1_i_i, i32 %mul252_4_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_30_2_i_i"/></StgValue>
</operation>

<operation id="2701" st_id="448" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1128 %mul252_4_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_368, i32 %tmp_184_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_6_i_i"/></StgValue>
</operation>

<operation id="2702" st_id="448" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1132 %mul252_4_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_369, i32 %tmp_185_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_3_i_i"/></StgValue>
</operation>

<operation id="2703" st_id="448" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1136 %mul252_4_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_370, i32 %tmp_186_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_3_i_i"/></StgValue>
</operation>

<operation id="2704" st_id="448" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1138 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_371 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_371"/></StgValue>
</operation>

<operation id="2705" st_id="448" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1142 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_372 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_372"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="2706" st_id="449" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:126 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_21

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123"/></StgValue>
</operation>

<operation id="2707" st_id="449" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1109 %acc3_30_2_i_i = fadd i32 %acc3_34_1_i_i, i32 %mul252_4_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_30_2_i_i"/></StgValue>
</operation>

<operation id="2708" st_id="449" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1132 %mul252_4_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_369, i32 %tmp_185_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_3_i_i"/></StgValue>
</operation>

<operation id="2709" st_id="449" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1136 %mul252_4_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_370, i32 %tmp_186_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_3_i_i"/></StgValue>
</operation>

<operation id="2710" st_id="449" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1140 %mul252_4_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_371, i32 %tmp_187_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_3_i_i"/></StgValue>
</operation>

<operation id="2711" st_id="449" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1142 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_372 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_372"/></StgValue>
</operation>

<operation id="2712" st_id="449" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1146 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_373 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_373"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="2713" st_id="450" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:127 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124"/></StgValue>
</operation>

<operation id="2714" st_id="450" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1109 %acc3_30_2_i_i = fadd i32 %acc3_34_1_i_i, i32 %mul252_4_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_30_2_i_i"/></StgValue>
</operation>

<operation id="2715" st_id="450" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1136 %mul252_4_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_370, i32 %tmp_186_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_3_i_i"/></StgValue>
</operation>

<operation id="2716" st_id="450" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1140 %mul252_4_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_371, i32 %tmp_187_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_3_i_i"/></StgValue>
</operation>

<operation id="2717" st_id="450" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1144 %mul252_4_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_372, i32 %tmp_188_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_3_i_i"/></StgValue>
</operation>

<operation id="2718" st_id="450" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1146 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_373 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_373"/></StgValue>
</operation>

<operation id="2719" st_id="450" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1150 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_374 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_374"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="2720" st_id="451" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1113 %acc3_31_2_i_i = fadd i32 %acc3_30_2_i_i, i32 %mul252_4_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_2_i_i"/></StgValue>
</operation>

<operation id="2721" st_id="451" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1140 %mul252_4_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_371, i32 %tmp_187_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_3_i_i"/></StgValue>
</operation>

<operation id="2722" st_id="451" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1144 %mul252_4_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_372, i32 %tmp_188_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_3_i_i"/></StgValue>
</operation>

<operation id="2723" st_id="451" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1148 %mul252_4_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_373, i32 %tmp_184_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_7_i_i"/></StgValue>
</operation>

<operation id="2724" st_id="451" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1150 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_374 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_374"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="2725" st_id="452" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1113 %acc3_31_2_i_i = fadd i32 %acc3_30_2_i_i, i32 %mul252_4_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_2_i_i"/></StgValue>
</operation>

<operation id="2726" st_id="452" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1144 %mul252_4_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_372, i32 %tmp_188_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_3_i_i"/></StgValue>
</operation>

<operation id="2727" st_id="452" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1148 %mul252_4_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_373, i32 %tmp_184_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_7_i_i"/></StgValue>
</operation>

<operation id="2728" st_id="452" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1152 %mul252_4_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_374, i32 %tmp_185_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_4_i_i"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="2729" st_id="453" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1113 %acc3_31_2_i_i = fadd i32 %acc3_30_2_i_i, i32 %mul252_4_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_2_i_i"/></StgValue>
</operation>

<operation id="2730" st_id="453" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1148 %mul252_4_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_373, i32 %tmp_184_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_7_i_i"/></StgValue>
</operation>

<operation id="2731" st_id="453" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1152 %mul252_4_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_374, i32 %tmp_185_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_4_i_i"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="2732" st_id="454" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1113 %acc3_31_2_i_i = fadd i32 %acc3_30_2_i_i, i32 %mul252_4_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_2_i_i"/></StgValue>
</operation>

<operation id="2733" st_id="454" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1152 %mul252_4_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_374, i32 %tmp_185_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_1_4_i_i"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="2734" st_id="455" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1117 %acc3_32_2_i_i = fadd i32 %acc3_31_2_i_i, i32 %mul252_4_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_2_i_i"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="2735" st_id="456" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1117 %acc3_32_2_i_i = fadd i32 %acc3_31_2_i_i, i32 %mul252_4_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_2_i_i"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="2736" st_id="457" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1117 %acc3_32_2_i_i = fadd i32 %acc3_31_2_i_i, i32 %mul252_4_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_2_i_i"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="2737" st_id="458" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1117 %acc3_32_2_i_i = fadd i32 %acc3_31_2_i_i, i32 %mul252_4_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_2_i_i"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="2738" st_id="459" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1121 %acc3_33_2_i_i = fadd i32 %acc3_32_2_i_i, i32 %mul252_4_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_2_i_i"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="2739" st_id="460" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1121 %acc3_33_2_i_i = fadd i32 %acc3_32_2_i_i, i32 %mul252_4_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_2_i_i"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="2740" st_id="461" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1121 %acc3_33_2_i_i = fadd i32 %acc3_32_2_i_i, i32 %mul252_4_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_2_i_i"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="2741" st_id="462" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1121 %acc3_33_2_i_i = fadd i32 %acc3_32_2_i_i, i32 %mul252_4_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_2_i_i"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="2742" st_id="463" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1125 %acc3_34_2_i_i = fadd i32 %acc3_33_2_i_i, i32 %mul252_4_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_2_i_i"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="2743" st_id="464" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1125 %acc3_34_2_i_i = fadd i32 %acc3_33_2_i_i, i32 %mul252_4_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_2_i_i"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="2744" st_id="465" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1125 %acc3_34_2_i_i = fadd i32 %acc3_33_2_i_i, i32 %mul252_4_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_2_i_i"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="2745" st_id="466" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1125 %acc3_34_2_i_i = fadd i32 %acc3_33_2_i_i, i32 %mul252_4_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_2_i_i"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="2746" st_id="467" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1129 %acc3_30_3_i_i = fadd i32 %acc3_34_2_i_i, i32 %mul252_4_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_30_3_i_i"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="2747" st_id="468" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1129 %acc3_30_3_i_i = fadd i32 %acc3_34_2_i_i, i32 %mul252_4_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_30_3_i_i"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="2748" st_id="469" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1129 %acc3_30_3_i_i = fadd i32 %acc3_34_2_i_i, i32 %mul252_4_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_30_3_i_i"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="2749" st_id="470" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1129 %acc3_30_3_i_i = fadd i32 %acc3_34_2_i_i, i32 %mul252_4_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_30_3_i_i"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="2750" st_id="471" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1133 %acc3_31_3_i_i = fadd i32 %acc3_30_3_i_i, i32 %mul252_4_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_3_i_i"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="2751" st_id="472" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1133 %acc3_31_3_i_i = fadd i32 %acc3_30_3_i_i, i32 %mul252_4_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_3_i_i"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="2752" st_id="473" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1133 %acc3_31_3_i_i = fadd i32 %acc3_30_3_i_i, i32 %mul252_4_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_3_i_i"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="2753" st_id="474" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1133 %acc3_31_3_i_i = fadd i32 %acc3_30_3_i_i, i32 %mul252_4_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_3_i_i"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="2754" st_id="475" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1137 %acc3_32_3_i_i = fadd i32 %acc3_31_3_i_i, i32 %mul252_4_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_3_i_i"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="2755" st_id="476" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1137 %acc3_32_3_i_i = fadd i32 %acc3_31_3_i_i, i32 %mul252_4_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_3_i_i"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="2756" st_id="477" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1137 %acc3_32_3_i_i = fadd i32 %acc3_31_3_i_i, i32 %mul252_4_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_3_i_i"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="2757" st_id="478" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1137 %acc3_32_3_i_i = fadd i32 %acc3_31_3_i_i, i32 %mul252_4_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_3_i_i"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="2758" st_id="479" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1141 %acc3_33_3_i_i = fadd i32 %acc3_32_3_i_i, i32 %mul252_4_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_3_i_i"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="2759" st_id="480" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1141 %acc3_33_3_i_i = fadd i32 %acc3_32_3_i_i, i32 %mul252_4_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_3_i_i"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="2760" st_id="481" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1141 %acc3_33_3_i_i = fadd i32 %acc3_32_3_i_i, i32 %mul252_4_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_3_i_i"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="2761" st_id="482" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1141 %acc3_33_3_i_i = fadd i32 %acc3_32_3_i_i, i32 %mul252_4_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_3_i_i"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="2762" st_id="483" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1145 %acc3_34_3_i_i = fadd i32 %acc3_33_3_i_i, i32 %mul252_4_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_3_i_i"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="2763" st_id="484" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1145 %acc3_34_3_i_i = fadd i32 %acc3_33_3_i_i, i32 %mul252_4_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_3_i_i"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="2764" st_id="485" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1145 %acc3_34_3_i_i = fadd i32 %acc3_33_3_i_i, i32 %mul252_4_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_3_i_i"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="2765" st_id="486" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1145 %acc3_34_3_i_i = fadd i32 %acc3_33_3_i_i, i32 %mul252_4_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_3_i_i"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="2766" st_id="487" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1149 %acc3_30_4_i_i = fadd i32 %acc3_34_3_i_i, i32 %mul252_4_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_30_4_i_i"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="2767" st_id="488" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1149 %acc3_30_4_i_i = fadd i32 %acc3_34_3_i_i, i32 %mul252_4_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_30_4_i_i"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="2768" st_id="489" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1149 %acc3_30_4_i_i = fadd i32 %acc3_34_3_i_i, i32 %mul252_4_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_30_4_i_i"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="2769" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:128 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_23

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125"/></StgValue>
</operation>

<operation id="2770" st_id="490" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1149 %acc3_30_4_i_i = fadd i32 %acc3_34_3_i_i, i32 %mul252_4_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_30_4_i_i"/></StgValue>
</operation>

<operation id="2771" st_id="490" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1154 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_375 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_375"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="2772" st_id="491" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1153 %acc3_31_4_i_i = fadd i32 %acc3_30_4_i_i, i32 %mul252_4_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_4_i_i"/></StgValue>
</operation>

<operation id="2773" st_id="491" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1154 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_375 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_375"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="2774" st_id="492" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1153 %acc3_31_4_i_i = fadd i32 %acc3_30_4_i_i, i32 %mul252_4_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_4_i_i"/></StgValue>
</operation>

<operation id="2775" st_id="492" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1156 %mul252_4_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_375, i32 %tmp_186_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_4_i_i"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="2776" st_id="493" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1153 %acc3_31_4_i_i = fadd i32 %acc3_30_4_i_i, i32 %mul252_4_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_4_i_i"/></StgValue>
</operation>

<operation id="2777" st_id="493" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1156 %mul252_4_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_375, i32 %tmp_186_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_4_i_i"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="2778" st_id="494" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:129 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_24

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126"/></StgValue>
</operation>

<operation id="2779" st_id="494" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1153 %acc3_31_4_i_i = fadd i32 %acc3_30_4_i_i, i32 %mul252_4_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_31_4_i_i"/></StgValue>
</operation>

<operation id="2780" st_id="494" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1156 %mul252_4_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_375, i32 %tmp_186_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_2_4_i_i"/></StgValue>
</operation>

<operation id="2781" st_id="494" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1158 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_376 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_376"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="2782" st_id="495" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1157 %acc3_32_4_i_i = fadd i32 %acc3_31_4_i_i, i32 %mul252_4_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_4_i_i"/></StgValue>
</operation>

<operation id="2783" st_id="495" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1158 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_376 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_376"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="2784" st_id="496" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1157 %acc3_32_4_i_i = fadd i32 %acc3_31_4_i_i, i32 %mul252_4_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_4_i_i"/></StgValue>
</operation>

<operation id="2785" st_id="496" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1160 %mul252_4_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_376, i32 %tmp_187_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_4_i_i"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="2786" st_id="497" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1157 %acc3_32_4_i_i = fadd i32 %acc3_31_4_i_i, i32 %mul252_4_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_4_i_i"/></StgValue>
</operation>

<operation id="2787" st_id="497" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1160 %mul252_4_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_376, i32 %tmp_187_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_4_i_i"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="2788" st_id="498" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:130 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln203_25

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127"/></StgValue>
</operation>

<operation id="2789" st_id="498" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1157 %acc3_32_4_i_i = fadd i32 %acc3_31_4_i_i, i32 %mul252_4_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_32_4_i_i"/></StgValue>
</operation>

<operation id="2790" st_id="498" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1160 %mul252_4_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_376, i32 %tmp_187_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_3_4_i_i"/></StgValue>
</operation>

<operation id="2791" st_id="498" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1162 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_377 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_377"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="2792" st_id="499" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1161 %acc3_33_4_i_i = fadd i32 %acc3_32_4_i_i, i32 %mul252_4_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_4_i_i"/></StgValue>
</operation>

<operation id="2793" st_id="499" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1162 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_377 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_377"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="2794" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:131 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128"/></StgValue>
</operation>

<operation id="2795" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:156 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153"/></StgValue>
</operation>

<operation id="2796" st_id="500" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:181 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178"/></StgValue>
</operation>

<operation id="2797" st_id="500" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1161 %acc3_33_4_i_i = fadd i32 %acc3_32_4_i_i, i32 %mul252_4_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_4_i_i"/></StgValue>
</operation>

<operation id="2798" st_id="500" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1164 %mul252_4_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_377, i32 %tmp_188_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_4_i_i"/></StgValue>
</operation>

<operation id="2799" st_id="500" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1241 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_378 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_378"/></StgValue>
</operation>

<operation id="2800" st_id="500" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1416 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_403 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_403"/></StgValue>
</operation>

<operation id="2801" st_id="500" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1591 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_428 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_428"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="2802" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:132 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129"/></StgValue>
</operation>

<operation id="2803" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:157 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_154 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_154"/></StgValue>
</operation>

<operation id="2804" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:182 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_179 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_179"/></StgValue>
</operation>

<operation id="2805" st_id="501" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1161 %acc3_33_4_i_i = fadd i32 %acc3_32_4_i_i, i32 %mul252_4_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_4_i_i"/></StgValue>
</operation>

<operation id="2806" st_id="501" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1164 %mul252_4_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_377, i32 %tmp_188_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_4_i_i"/></StgValue>
</operation>

<operation id="2807" st_id="501" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1241 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_378 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_128

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_378"/></StgValue>
</operation>

<operation id="2808" st_id="501" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1245 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_379 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_379"/></StgValue>
</operation>

<operation id="2809" st_id="501" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1416 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_403 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_403"/></StgValue>
</operation>

<operation id="2810" st_id="501" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1420 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_404 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_154

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_404"/></StgValue>
</operation>

<operation id="2811" st_id="501" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1591 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_428 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_178

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_428"/></StgValue>
</operation>

<operation id="2812" st_id="501" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1595 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_429 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_179

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_429"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="2813" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:133 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130"/></StgValue>
</operation>

<operation id="2814" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:158 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_155 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_155"/></StgValue>
</operation>

<operation id="2815" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:183 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_180 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_180"/></StgValue>
</operation>

<operation id="2816" st_id="502" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1161 %acc3_33_4_i_i = fadd i32 %acc3_32_4_i_i, i32 %mul252_4_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_33_4_i_i"/></StgValue>
</operation>

<operation id="2817" st_id="502" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1164 %mul252_4_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_377, i32 %tmp_188_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_4_4_4_i_i"/></StgValue>
</operation>

<operation id="2818" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1166 %win_125_addr = getelementptr i32 %win_125, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_125_addr"/></StgValue>
</operation>

<operation id="2819" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1167 %win_126_addr = getelementptr i32 %win_126, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_126_addr"/></StgValue>
</operation>

<operation id="2820" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1168 %win_127_addr = getelementptr i32 %win_127, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_127_addr"/></StgValue>
</operation>

<operation id="2821" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1169 %win_128_addr = getelementptr i32 %win_128, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_128_addr"/></StgValue>
</operation>

<operation id="2822" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1170 %win_129_addr = getelementptr i32 %win_129, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_129_addr"/></StgValue>
</operation>

<operation id="2823" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1171 %win_130_addr = getelementptr i32 %win_130, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_130_addr"/></StgValue>
</operation>

<operation id="2824" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1172 %win_131_addr = getelementptr i32 %win_131, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_131_addr"/></StgValue>
</operation>

<operation id="2825" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1173 %win_132_addr = getelementptr i32 %win_132, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_132_addr"/></StgValue>
</operation>

<operation id="2826" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1174 %win_133_addr = getelementptr i32 %win_133, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_133_addr"/></StgValue>
</operation>

<operation id="2827" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1175 %win_134_addr = getelementptr i32 %win_134, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_134_addr"/></StgValue>
</operation>

<operation id="2828" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1176 %win_135_addr = getelementptr i32 %win_135, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_135_addr"/></StgValue>
</operation>

<operation id="2829" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1177 %win_136_addr = getelementptr i32 %win_136, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_136_addr"/></StgValue>
</operation>

<operation id="2830" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1178 %win_137_addr = getelementptr i32 %win_137, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_137_addr"/></StgValue>
</operation>

<operation id="2831" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1179 %win_138_addr = getelementptr i32 %win_138, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_138_addr"/></StgValue>
</operation>

<operation id="2832" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1180 %win_139_addr = getelementptr i32 %win_139, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_139_addr"/></StgValue>
</operation>

<operation id="2833" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1181 %win_140_addr = getelementptr i32 %win_140, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_140_addr"/></StgValue>
</operation>

<operation id="2834" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1182 %win_141_addr = getelementptr i32 %win_141, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_141_addr"/></StgValue>
</operation>

<operation id="2835" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1183 %win_142_addr = getelementptr i32 %win_142, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_142_addr"/></StgValue>
</operation>

<operation id="2836" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1184 %win_143_addr = getelementptr i32 %win_143, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_143_addr"/></StgValue>
</operation>

<operation id="2837" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1185 %win_144_addr = getelementptr i32 %win_144, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_144_addr"/></StgValue>
</operation>

<operation id="2838" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1186 %win_145_addr = getelementptr i32 %win_145, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_145_addr"/></StgValue>
</operation>

<operation id="2839" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1187 %win_146_addr = getelementptr i32 %win_146, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_146_addr"/></StgValue>
</operation>

<operation id="2840" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1188 %win_147_addr = getelementptr i32 %win_147, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_147_addr"/></StgValue>
</operation>

<operation id="2841" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1189 %win_148_addr = getelementptr i32 %win_148, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_148_addr"/></StgValue>
</operation>

<operation id="2842" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1190 %win_149_addr = getelementptr i32 %win_149, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_149_addr"/></StgValue>
</operation>

<operation id="2843" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1191 %win_125_load = load i2 %win_125_addr

]]></Node>
<StgValue><ssdm name="win_125_load"/></StgValue>
</operation>

<operation id="2844" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1192 %win_126_load = load i2 %win_126_addr

]]></Node>
<StgValue><ssdm name="win_126_load"/></StgValue>
</operation>

<operation id="2845" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1193 %win_127_load = load i2 %win_127_addr

]]></Node>
<StgValue><ssdm name="win_127_load"/></StgValue>
</operation>

<operation id="2846" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1194 %win_128_load = load i2 %win_128_addr

]]></Node>
<StgValue><ssdm name="win_128_load"/></StgValue>
</operation>

<operation id="2847" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1195 %win_129_load = load i2 %win_129_addr

]]></Node>
<StgValue><ssdm name="win_129_load"/></StgValue>
</operation>

<operation id="2848" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1197 %win_130_load = load i2 %win_130_addr

]]></Node>
<StgValue><ssdm name="win_130_load"/></StgValue>
</operation>

<operation id="2849" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1198 %win_131_load = load i2 %win_131_addr

]]></Node>
<StgValue><ssdm name="win_131_load"/></StgValue>
</operation>

<operation id="2850" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1199 %win_132_load = load i2 %win_132_addr

]]></Node>
<StgValue><ssdm name="win_132_load"/></StgValue>
</operation>

<operation id="2851" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1200 %win_133_load = load i2 %win_133_addr

]]></Node>
<StgValue><ssdm name="win_133_load"/></StgValue>
</operation>

<operation id="2852" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1201 %win_134_load = load i2 %win_134_addr

]]></Node>
<StgValue><ssdm name="win_134_load"/></StgValue>
</operation>

<operation id="2853" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1203 %win_135_load = load i2 %win_135_addr

]]></Node>
<StgValue><ssdm name="win_135_load"/></StgValue>
</operation>

<operation id="2854" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1204 %win_136_load = load i2 %win_136_addr

]]></Node>
<StgValue><ssdm name="win_136_load"/></StgValue>
</operation>

<operation id="2855" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1205 %win_137_load = load i2 %win_137_addr

]]></Node>
<StgValue><ssdm name="win_137_load"/></StgValue>
</operation>

<operation id="2856" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1206 %win_138_load = load i2 %win_138_addr

]]></Node>
<StgValue><ssdm name="win_138_load"/></StgValue>
</operation>

<operation id="2857" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1207 %win_139_load = load i2 %win_139_addr

]]></Node>
<StgValue><ssdm name="win_139_load"/></StgValue>
</operation>

<operation id="2858" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1209 %win_140_load = load i2 %win_140_addr

]]></Node>
<StgValue><ssdm name="win_140_load"/></StgValue>
</operation>

<operation id="2859" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1210 %win_141_load = load i2 %win_141_addr

]]></Node>
<StgValue><ssdm name="win_141_load"/></StgValue>
</operation>

<operation id="2860" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1211 %win_142_load = load i2 %win_142_addr

]]></Node>
<StgValue><ssdm name="win_142_load"/></StgValue>
</operation>

<operation id="2861" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1212 %win_143_load = load i2 %win_143_addr

]]></Node>
<StgValue><ssdm name="win_143_load"/></StgValue>
</operation>

<operation id="2862" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1213 %win_144_load = load i2 %win_144_addr

]]></Node>
<StgValue><ssdm name="win_144_load"/></StgValue>
</operation>

<operation id="2863" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1215 %win_145_load = load i2 %win_145_addr

]]></Node>
<StgValue><ssdm name="win_145_load"/></StgValue>
</operation>

<operation id="2864" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1216 %win_146_load = load i2 %win_146_addr

]]></Node>
<StgValue><ssdm name="win_146_load"/></StgValue>
</operation>

<operation id="2865" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1217 %win_147_load = load i2 %win_147_addr

]]></Node>
<StgValue><ssdm name="win_147_load"/></StgValue>
</operation>

<operation id="2866" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1218 %win_148_load = load i2 %win_148_addr

]]></Node>
<StgValue><ssdm name="win_148_load"/></StgValue>
</operation>

<operation id="2867" st_id="502" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1219 %win_149_load = load i2 %win_149_addr

]]></Node>
<StgValue><ssdm name="win_149_load"/></StgValue>
</operation>

<operation id="2868" st_id="502" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1245 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_379 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_379"/></StgValue>
</operation>

<operation id="2869" st_id="502" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1249 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_380 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_380"/></StgValue>
</operation>

<operation id="2870" st_id="502" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1420 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_404 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_154

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_404"/></StgValue>
</operation>

<operation id="2871" st_id="502" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1424 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_405 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_155

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_405"/></StgValue>
</operation>

<operation id="2872" st_id="502" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1595 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_429 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_179

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_429"/></StgValue>
</operation>

<operation id="2873" st_id="502" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1599 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_430 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_180

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_430"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="2874" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:134 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131"/></StgValue>
</operation>

<operation id="2875" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:159 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_156 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_156"/></StgValue>
</operation>

<operation id="2876" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:184 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_181 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_181"/></StgValue>
</operation>

<operation id="2877" st_id="503" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1165 %acc3_34_4_i_i = fadd i32 %acc3_33_4_i_i, i32 %mul252_4_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_4_i_i"/></StgValue>
</operation>

<operation id="2878" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1191 %win_125_load = load i2 %win_125_addr

]]></Node>
<StgValue><ssdm name="win_125_load"/></StgValue>
</operation>

<operation id="2879" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1192 %win_126_load = load i2 %win_126_addr

]]></Node>
<StgValue><ssdm name="win_126_load"/></StgValue>
</operation>

<operation id="2880" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1193 %win_127_load = load i2 %win_127_addr

]]></Node>
<StgValue><ssdm name="win_127_load"/></StgValue>
</operation>

<operation id="2881" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1194 %win_128_load = load i2 %win_128_addr

]]></Node>
<StgValue><ssdm name="win_128_load"/></StgValue>
</operation>

<operation id="2882" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1195 %win_129_load = load i2 %win_129_addr

]]></Node>
<StgValue><ssdm name="win_129_load"/></StgValue>
</operation>

<operation id="2883" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1196 %tmp_147_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_125_load, i32 %win_126_load, i32 %win_127_load, i32 %win_128_load, i32 %win_129_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_147_i_i"/></StgValue>
</operation>

<operation id="2884" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1197 %win_130_load = load i2 %win_130_addr

]]></Node>
<StgValue><ssdm name="win_130_load"/></StgValue>
</operation>

<operation id="2885" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1198 %win_131_load = load i2 %win_131_addr

]]></Node>
<StgValue><ssdm name="win_131_load"/></StgValue>
</operation>

<operation id="2886" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1199 %win_132_load = load i2 %win_132_addr

]]></Node>
<StgValue><ssdm name="win_132_load"/></StgValue>
</operation>

<operation id="2887" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1200 %win_133_load = load i2 %win_133_addr

]]></Node>
<StgValue><ssdm name="win_133_load"/></StgValue>
</operation>

<operation id="2888" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1201 %win_134_load = load i2 %win_134_addr

]]></Node>
<StgValue><ssdm name="win_134_load"/></StgValue>
</operation>

<operation id="2889" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1202 %tmp_148_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_130_load, i32 %win_131_load, i32 %win_132_load, i32 %win_133_load, i32 %win_134_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_148_i_i"/></StgValue>
</operation>

<operation id="2890" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1203 %win_135_load = load i2 %win_135_addr

]]></Node>
<StgValue><ssdm name="win_135_load"/></StgValue>
</operation>

<operation id="2891" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1204 %win_136_load = load i2 %win_136_addr

]]></Node>
<StgValue><ssdm name="win_136_load"/></StgValue>
</operation>

<operation id="2892" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1205 %win_137_load = load i2 %win_137_addr

]]></Node>
<StgValue><ssdm name="win_137_load"/></StgValue>
</operation>

<operation id="2893" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1206 %win_138_load = load i2 %win_138_addr

]]></Node>
<StgValue><ssdm name="win_138_load"/></StgValue>
</operation>

<operation id="2894" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1207 %win_139_load = load i2 %win_139_addr

]]></Node>
<StgValue><ssdm name="win_139_load"/></StgValue>
</operation>

<operation id="2895" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1208 %tmp_149_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_135_load, i32 %win_136_load, i32 %win_137_load, i32 %win_138_load, i32 %win_139_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_149_i_i"/></StgValue>
</operation>

<operation id="2896" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1209 %win_140_load = load i2 %win_140_addr

]]></Node>
<StgValue><ssdm name="win_140_load"/></StgValue>
</operation>

<operation id="2897" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1210 %win_141_load = load i2 %win_141_addr

]]></Node>
<StgValue><ssdm name="win_141_load"/></StgValue>
</operation>

<operation id="2898" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1211 %win_142_load = load i2 %win_142_addr

]]></Node>
<StgValue><ssdm name="win_142_load"/></StgValue>
</operation>

<operation id="2899" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1212 %win_143_load = load i2 %win_143_addr

]]></Node>
<StgValue><ssdm name="win_143_load"/></StgValue>
</operation>

<operation id="2900" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1213 %win_144_load = load i2 %win_144_addr

]]></Node>
<StgValue><ssdm name="win_144_load"/></StgValue>
</operation>

<operation id="2901" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1214 %tmp_150_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_140_load, i32 %win_141_load, i32 %win_142_load, i32 %win_143_load, i32 %win_144_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_150_i_i"/></StgValue>
</operation>

<operation id="2902" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1215 %win_145_load = load i2 %win_145_addr

]]></Node>
<StgValue><ssdm name="win_145_load"/></StgValue>
</operation>

<operation id="2903" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1216 %win_146_load = load i2 %win_146_addr

]]></Node>
<StgValue><ssdm name="win_146_load"/></StgValue>
</operation>

<operation id="2904" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1217 %win_147_load = load i2 %win_147_addr

]]></Node>
<StgValue><ssdm name="win_147_load"/></StgValue>
</operation>

<operation id="2905" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1218 %win_148_load = load i2 %win_148_addr

]]></Node>
<StgValue><ssdm name="win_148_load"/></StgValue>
</operation>

<operation id="2906" st_id="503" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1219 %win_149_load = load i2 %win_149_addr

]]></Node>
<StgValue><ssdm name="win_149_load"/></StgValue>
</operation>

<operation id="2907" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1220 %tmp_151_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_145_load, i32 %win_146_load, i32 %win_147_load, i32 %win_148_load, i32 %win_149_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_151_i_i"/></StgValue>
</operation>

<operation id="2908" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1221 %tmp_152_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_125_load, i32 %win_126_load, i32 %win_127_load, i32 %win_128_load, i32 %win_129_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_152_i_i"/></StgValue>
</operation>

<operation id="2909" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1222 %tmp_158_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_130_load, i32 %win_131_load, i32 %win_132_load, i32 %win_133_load, i32 %win_134_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_158_i_i"/></StgValue>
</operation>

<operation id="2910" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1223 %tmp_159_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_135_load, i32 %win_136_load, i32 %win_137_load, i32 %win_138_load, i32 %win_139_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_159_i_i"/></StgValue>
</operation>

<operation id="2911" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1224 %tmp_160_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_140_load, i32 %win_141_load, i32 %win_142_load, i32 %win_143_load, i32 %win_144_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_160_i_i"/></StgValue>
</operation>

<operation id="2912" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1225 %tmp_161_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_145_load, i32 %win_146_load, i32 %win_147_load, i32 %win_148_load, i32 %win_149_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_161_i_i"/></StgValue>
</operation>

<operation id="2913" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1226 %tmp_162_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_125_load, i32 %win_126_load, i32 %win_127_load, i32 %win_128_load, i32 %win_129_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_162_i_i"/></StgValue>
</operation>

<operation id="2914" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1227 %tmp_163_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_130_load, i32 %win_131_load, i32 %win_132_load, i32 %win_133_load, i32 %win_134_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_163_i_i"/></StgValue>
</operation>

<operation id="2915" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1228 %tmp_164_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_135_load, i32 %win_136_load, i32 %win_137_load, i32 %win_138_load, i32 %win_139_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_164_i_i"/></StgValue>
</operation>

<operation id="2916" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1229 %tmp_165_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_140_load, i32 %win_141_load, i32 %win_142_load, i32 %win_143_load, i32 %win_144_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_165_i_i"/></StgValue>
</operation>

<operation id="2917" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1230 %tmp_166_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_145_load, i32 %win_146_load, i32 %win_147_load, i32 %win_148_load, i32 %win_149_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_166_i_i"/></StgValue>
</operation>

<operation id="2918" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1231 %tmp_167_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_125_load, i32 %win_126_load, i32 %win_127_load, i32 %win_128_load, i32 %win_129_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_167_i_i"/></StgValue>
</operation>

<operation id="2919" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1232 %tmp_168_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_130_load, i32 %win_131_load, i32 %win_132_load, i32 %win_133_load, i32 %win_134_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_168_i_i"/></StgValue>
</operation>

<operation id="2920" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1233 %tmp_169_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_135_load, i32 %win_136_load, i32 %win_137_load, i32 %win_138_load, i32 %win_139_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_169_i_i"/></StgValue>
</operation>

<operation id="2921" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1234 %tmp_170_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_140_load, i32 %win_141_load, i32 %win_142_load, i32 %win_143_load, i32 %win_144_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_170_i_i"/></StgValue>
</operation>

<operation id="2922" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1235 %tmp_171_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_145_load, i32 %win_146_load, i32 %win_147_load, i32 %win_148_load, i32 %win_149_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_171_i_i"/></StgValue>
</operation>

<operation id="2923" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1236 %tmp_172_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_125_load, i32 %win_126_load, i32 %win_127_load, i32 %win_128_load, i32 %win_129_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_172_i_i"/></StgValue>
</operation>

<operation id="2924" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1237 %tmp_173_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_130_load, i32 %win_131_load, i32 %win_132_load, i32 %win_133_load, i32 %win_134_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_173_i_i"/></StgValue>
</operation>

<operation id="2925" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1238 %tmp_174_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_135_load, i32 %win_136_load, i32 %win_137_load, i32 %win_138_load, i32 %win_139_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_174_i_i"/></StgValue>
</operation>

<operation id="2926" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1239 %tmp_175_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_140_load, i32 %win_141_load, i32 %win_142_load, i32 %win_143_load, i32 %win_144_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_175_i_i"/></StgValue>
</operation>

<operation id="2927" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1240 %tmp_176_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_145_load, i32 %win_146_load, i32 %win_147_load, i32 %win_148_load, i32 %win_149_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_176_i_i"/></StgValue>
</operation>

<operation id="2928" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1242 %tmp_215_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_147_i_i, i32 %tmp_148_i_i, i32 %tmp_149_i_i, i32 %tmp_150_i_i, i32 %tmp_151_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_215_i_i"/></StgValue>
</operation>

<operation id="2929" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1246 %tmp_216_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_152_i_i, i32 %tmp_158_i_i, i32 %tmp_159_i_i, i32 %tmp_160_i_i, i32 %tmp_161_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_216_i_i"/></StgValue>
</operation>

<operation id="2930" st_id="503" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1249 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_380 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_130

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_380"/></StgValue>
</operation>

<operation id="2931" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1250 %tmp_217_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_162_i_i, i32 %tmp_163_i_i, i32 %tmp_164_i_i, i32 %tmp_165_i_i, i32 %tmp_166_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_217_i_i"/></StgValue>
</operation>

<operation id="2932" st_id="503" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1253 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_381 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_381"/></StgValue>
</operation>

<operation id="2933" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1262 %tmp_215_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_147_i_i, i32 %tmp_148_i_i, i32 %tmp_149_i_i, i32 %tmp_150_i_i, i32 %tmp_151_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_215_1_i_i"/></StgValue>
</operation>

<operation id="2934" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1266 %tmp_216_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_152_i_i, i32 %tmp_158_i_i, i32 %tmp_159_i_i, i32 %tmp_160_i_i, i32 %tmp_161_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_216_1_i_i"/></StgValue>
</operation>

<operation id="2935" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1270 %tmp_217_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_162_i_i, i32 %tmp_163_i_i, i32 %tmp_164_i_i, i32 %tmp_165_i_i, i32 %tmp_166_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_217_1_i_i"/></StgValue>
</operation>

<operation id="2936" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1282 %tmp_215_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_147_i_i, i32 %tmp_148_i_i, i32 %tmp_149_i_i, i32 %tmp_150_i_i, i32 %tmp_151_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_215_2_i_i"/></StgValue>
</operation>

<operation id="2937" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1286 %tmp_216_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_152_i_i, i32 %tmp_158_i_i, i32 %tmp_159_i_i, i32 %tmp_160_i_i, i32 %tmp_161_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_216_2_i_i"/></StgValue>
</operation>

<operation id="2938" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1290 %tmp_217_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_162_i_i, i32 %tmp_163_i_i, i32 %tmp_164_i_i, i32 %tmp_165_i_i, i32 %tmp_166_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_217_2_i_i"/></StgValue>
</operation>

<operation id="2939" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1302 %tmp_215_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_147_i_i, i32 %tmp_148_i_i, i32 %tmp_149_i_i, i32 %tmp_150_i_i, i32 %tmp_151_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_215_3_i_i"/></StgValue>
</operation>

<operation id="2940" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1306 %tmp_216_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_152_i_i, i32 %tmp_158_i_i, i32 %tmp_159_i_i, i32 %tmp_160_i_i, i32 %tmp_161_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_216_3_i_i"/></StgValue>
</operation>

<operation id="2941" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1310 %tmp_217_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_162_i_i, i32 %tmp_163_i_i, i32 %tmp_164_i_i, i32 %tmp_165_i_i, i32 %tmp_166_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_217_3_i_i"/></StgValue>
</operation>

<operation id="2942" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1322 %tmp_215_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_147_i_i, i32 %tmp_148_i_i, i32 %tmp_149_i_i, i32 %tmp_150_i_i, i32 %tmp_151_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_215_4_i_i"/></StgValue>
</operation>

<operation id="2943" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1326 %tmp_216_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_152_i_i, i32 %tmp_158_i_i, i32 %tmp_159_i_i, i32 %tmp_160_i_i, i32 %tmp_161_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_216_4_i_i"/></StgValue>
</operation>

<operation id="2944" st_id="503" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1330 %tmp_217_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_162_i_i, i32 %tmp_163_i_i, i32 %tmp_164_i_i, i32 %tmp_165_i_i, i32 %tmp_166_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_217_4_i_i"/></StgValue>
</operation>

<operation id="2945" st_id="503" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1424 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_405 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_155

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_405"/></StgValue>
</operation>

<operation id="2946" st_id="503" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1428 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_406 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_156

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_406"/></StgValue>
</operation>

<operation id="2947" st_id="503" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1599 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_430 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_180

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_430"/></StgValue>
</operation>

<operation id="2948" st_id="503" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1603 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_431 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_181

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_431"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="2949" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:135 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132"/></StgValue>
</operation>

<operation id="2950" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:160 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_157 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_157"/></StgValue>
</operation>

<operation id="2951" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:185 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_182 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_182"/></StgValue>
</operation>

<operation id="2952" st_id="504" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1165 %acc3_34_4_i_i = fadd i32 %acc3_33_4_i_i, i32 %mul252_4_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_4_i_i"/></StgValue>
</operation>

<operation id="2953" st_id="504" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1243 %mul252_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_378, i32 %tmp_215_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_i_i"/></StgValue>
</operation>

<operation id="2954" st_id="504" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1247 %mul252_5_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_379, i32 %tmp_216_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_i_i"/></StgValue>
</operation>

<operation id="2955" st_id="504" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1251 %mul252_5_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_380, i32 %tmp_217_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_i_i"/></StgValue>
</operation>

<operation id="2956" st_id="504" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1253 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_381 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_131

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_381"/></StgValue>
</operation>

<operation id="2957" st_id="504" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1254 %tmp_218_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_167_i_i, i32 %tmp_168_i_i, i32 %tmp_169_i_i, i32 %tmp_170_i_i, i32 %tmp_171_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_218_i_i"/></StgValue>
</operation>

<operation id="2958" st_id="504" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1257 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_382 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_382"/></StgValue>
</operation>

<operation id="2959" st_id="504" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1274 %tmp_218_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_167_i_i, i32 %tmp_168_i_i, i32 %tmp_169_i_i, i32 %tmp_170_i_i, i32 %tmp_171_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_218_1_i_i"/></StgValue>
</operation>

<operation id="2960" st_id="504" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1294 %tmp_218_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_167_i_i, i32 %tmp_168_i_i, i32 %tmp_169_i_i, i32 %tmp_170_i_i, i32 %tmp_171_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_218_2_i_i"/></StgValue>
</operation>

<operation id="2961" st_id="504" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1314 %tmp_218_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_167_i_i, i32 %tmp_168_i_i, i32 %tmp_169_i_i, i32 %tmp_170_i_i, i32 %tmp_171_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_218_3_i_i"/></StgValue>
</operation>

<operation id="2962" st_id="504" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1334 %tmp_218_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_167_i_i, i32 %tmp_168_i_i, i32 %tmp_169_i_i, i32 %tmp_170_i_i, i32 %tmp_171_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_218_4_i_i"/></StgValue>
</operation>

<operation id="2963" st_id="504" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1428 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_406 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_156

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_406"/></StgValue>
</operation>

<operation id="2964" st_id="504" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1432 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_407 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_157

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_407"/></StgValue>
</operation>

<operation id="2965" st_id="504" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1603 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_431 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_181

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_431"/></StgValue>
</operation>

<operation id="2966" st_id="504" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1607 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_432 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_182

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_432"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="2967" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:136 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133"/></StgValue>
</operation>

<operation id="2968" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:161 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_158 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_158"/></StgValue>
</operation>

<operation id="2969" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:186 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183"/></StgValue>
</operation>

<operation id="2970" st_id="505" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1165 %acc3_34_4_i_i = fadd i32 %acc3_33_4_i_i, i32 %mul252_4_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_4_i_i"/></StgValue>
</operation>

<operation id="2971" st_id="505" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1243 %mul252_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_378, i32 %tmp_215_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_i_i"/></StgValue>
</operation>

<operation id="2972" st_id="505" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1247 %mul252_5_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_379, i32 %tmp_216_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_i_i"/></StgValue>
</operation>

<operation id="2973" st_id="505" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1251 %mul252_5_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_380, i32 %tmp_217_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_i_i"/></StgValue>
</operation>

<operation id="2974" st_id="505" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1255 %mul252_5_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_381, i32 %tmp_218_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_i_i"/></StgValue>
</operation>

<operation id="2975" st_id="505" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1257 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_382 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_132

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_382"/></StgValue>
</operation>

<operation id="2976" st_id="505" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1258 %tmp_219_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_172_i_i, i32 %tmp_173_i_i, i32 %tmp_174_i_i, i32 %tmp_175_i_i, i32 %tmp_176_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_219_i_i"/></StgValue>
</operation>

<operation id="2977" st_id="505" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1261 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_383 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_383"/></StgValue>
</operation>

<operation id="2978" st_id="505" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1278 %tmp_219_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_172_i_i, i32 %tmp_173_i_i, i32 %tmp_174_i_i, i32 %tmp_175_i_i, i32 %tmp_176_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_219_1_i_i"/></StgValue>
</operation>

<operation id="2979" st_id="505" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1298 %tmp_219_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_172_i_i, i32 %tmp_173_i_i, i32 %tmp_174_i_i, i32 %tmp_175_i_i, i32 %tmp_176_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_219_2_i_i"/></StgValue>
</operation>

<operation id="2980" st_id="505" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1318 %tmp_219_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_172_i_i, i32 %tmp_173_i_i, i32 %tmp_174_i_i, i32 %tmp_175_i_i, i32 %tmp_176_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_219_3_i_i"/></StgValue>
</operation>

<operation id="2981" st_id="505" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1338 %tmp_219_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_172_i_i, i32 %tmp_173_i_i, i32 %tmp_174_i_i, i32 %tmp_175_i_i, i32 %tmp_176_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_219_4_i_i"/></StgValue>
</operation>

<operation id="2982" st_id="505" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1432 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_407 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_157

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_407"/></StgValue>
</operation>

<operation id="2983" st_id="505" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1436 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_408 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_158

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_408"/></StgValue>
</operation>

<operation id="2984" st_id="505" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1607 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_432 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_182

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_432"/></StgValue>
</operation>

<operation id="2985" st_id="505" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1611 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_433 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_433"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="2986" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:137 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134"/></StgValue>
</operation>

<operation id="2987" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:162 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_159 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_159"/></StgValue>
</operation>

<operation id="2988" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:187 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_7

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184"/></StgValue>
</operation>

<operation id="2989" st_id="506" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1165 %acc3_34_4_i_i = fadd i32 %acc3_33_4_i_i, i32 %mul252_4_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_34_4_i_i"/></StgValue>
</operation>

<operation id="2990" st_id="506" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1243 %mul252_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_378, i32 %tmp_215_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_i_i"/></StgValue>
</operation>

<operation id="2991" st_id="506" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1247 %mul252_5_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_379, i32 %tmp_216_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_i_i"/></StgValue>
</operation>

<operation id="2992" st_id="506" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1251 %mul252_5_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_380, i32 %tmp_217_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_i_i"/></StgValue>
</operation>

<operation id="2993" st_id="506" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1255 %mul252_5_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_381, i32 %tmp_218_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_i_i"/></StgValue>
</operation>

<operation id="2994" st_id="506" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1259 %mul252_5_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_382, i32 %tmp_219_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_i_i"/></StgValue>
</operation>

<operation id="2995" st_id="506" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1261 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_383 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_383"/></StgValue>
</operation>

<operation id="2996" st_id="506" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1265 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_384 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_384"/></StgValue>
</operation>

<operation id="2997" st_id="506" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1436 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_408 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_158

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_408"/></StgValue>
</operation>

<operation id="2998" st_id="506" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1440 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_409 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_159

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_409"/></StgValue>
</operation>

<operation id="2999" st_id="506" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1611 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_433 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_183

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_433"/></StgValue>
</operation>

<operation id="3000" st_id="506" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1615 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_434 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_434"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="3001" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:138 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135"/></StgValue>
</operation>

<operation id="3002" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:163 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_160 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_160"/></StgValue>
</operation>

<operation id="3003" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:188 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185"/></StgValue>
</operation>

<operation id="3004" st_id="507" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1244 %acc3_37_i_i = fadd i32 %acc3_34_4_i_i, i32 %mul252_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_i_i"/></StgValue>
</operation>

<operation id="3005" st_id="507" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1255 %mul252_5_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_381, i32 %tmp_218_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_i_i"/></StgValue>
</operation>

<operation id="3006" st_id="507" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1259 %mul252_5_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_382, i32 %tmp_219_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_i_i"/></StgValue>
</operation>

<operation id="3007" st_id="507" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1263 %mul252_5_i_i_72 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_383, i32 %tmp_215_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_i_i_72"/></StgValue>
</operation>

<operation id="3008" st_id="507" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1265 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_384 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_134

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_384"/></StgValue>
</operation>

<operation id="3009" st_id="507" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1269 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_385 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_385"/></StgValue>
</operation>

<operation id="3010" st_id="507" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1440 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_409 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_159

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_409"/></StgValue>
</operation>

<operation id="3011" st_id="507" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1444 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_410 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_160

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_410"/></StgValue>
</operation>

<operation id="3012" st_id="507" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1615 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_434 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_184

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_434"/></StgValue>
</operation>

<operation id="3013" st_id="507" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1619 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_435 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_435"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="3014" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:139 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136"/></StgValue>
</operation>

<operation id="3015" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:164 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_161 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_161"/></StgValue>
</operation>

<operation id="3016" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:189 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_9

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186"/></StgValue>
</operation>

<operation id="3017" st_id="508" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1244 %acc3_37_i_i = fadd i32 %acc3_34_4_i_i, i32 %mul252_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_i_i"/></StgValue>
</operation>

<operation id="3018" st_id="508" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1259 %mul252_5_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_382, i32 %tmp_219_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_i_i"/></StgValue>
</operation>

<operation id="3019" st_id="508" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1263 %mul252_5_i_i_72 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_383, i32 %tmp_215_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_i_i_72"/></StgValue>
</operation>

<operation id="3020" st_id="508" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1267 %mul252_5_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_384, i32 %tmp_216_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_1_i_i"/></StgValue>
</operation>

<operation id="3021" st_id="508" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1269 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_385 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_135

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_385"/></StgValue>
</operation>

<operation id="3022" st_id="508" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1273 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_386 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_386"/></StgValue>
</operation>

<operation id="3023" st_id="508" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1444 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_410 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_160

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_410"/></StgValue>
</operation>

<operation id="3024" st_id="508" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1448 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_411 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_161

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_411"/></StgValue>
</operation>

<operation id="3025" st_id="508" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1619 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_435 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_185

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_435"/></StgValue>
</operation>

<operation id="3026" st_id="508" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1623 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_436 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_436"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="3027" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:140 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_10

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137"/></StgValue>
</operation>

<operation id="3028" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:165 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_162 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_10

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_162"/></StgValue>
</operation>

<operation id="3029" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:190 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_10

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187"/></StgValue>
</operation>

<operation id="3030" st_id="509" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1244 %acc3_37_i_i = fadd i32 %acc3_34_4_i_i, i32 %mul252_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_i_i"/></StgValue>
</operation>

<operation id="3031" st_id="509" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1263 %mul252_5_i_i_72 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_383, i32 %tmp_215_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_i_i_72"/></StgValue>
</operation>

<operation id="3032" st_id="509" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1267 %mul252_5_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_384, i32 %tmp_216_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_1_i_i"/></StgValue>
</operation>

<operation id="3033" st_id="509" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1271 %mul252_5_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_385, i32 %tmp_217_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_1_i_i"/></StgValue>
</operation>

<operation id="3034" st_id="509" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1273 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_386 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_136

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_386"/></StgValue>
</operation>

<operation id="3035" st_id="509" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1277 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_387 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_387"/></StgValue>
</operation>

<operation id="3036" st_id="509" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1448 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_411 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_161

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_411"/></StgValue>
</operation>

<operation id="3037" st_id="509" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1452 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_412 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_162

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_412"/></StgValue>
</operation>

<operation id="3038" st_id="509" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1623 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_436 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_186

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_436"/></StgValue>
</operation>

<operation id="3039" st_id="509" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1627 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_437 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_437"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="3040" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:141 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_11

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138"/></StgValue>
</operation>

<operation id="3041" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:166 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_163 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_11

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_163"/></StgValue>
</operation>

<operation id="3042" st_id="510" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:191 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_11

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188"/></StgValue>
</operation>

<operation id="3043" st_id="510" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1244 %acc3_37_i_i = fadd i32 %acc3_34_4_i_i, i32 %mul252_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_i_i"/></StgValue>
</operation>

<operation id="3044" st_id="510" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1267 %mul252_5_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_384, i32 %tmp_216_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_1_i_i"/></StgValue>
</operation>

<operation id="3045" st_id="510" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1271 %mul252_5_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_385, i32 %tmp_217_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_1_i_i"/></StgValue>
</operation>

<operation id="3046" st_id="510" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1275 %mul252_5_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_386, i32 %tmp_218_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_1_i_i"/></StgValue>
</operation>

<operation id="3047" st_id="510" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1277 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_387 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_387"/></StgValue>
</operation>

<operation id="3048" st_id="510" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1281 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_388 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_388"/></StgValue>
</operation>

<operation id="3049" st_id="510" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1452 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_412 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_162

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_412"/></StgValue>
</operation>

<operation id="3050" st_id="510" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1456 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_413 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_163

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_413"/></StgValue>
</operation>

<operation id="3051" st_id="510" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1627 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_437 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_187

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_437"/></StgValue>
</operation>

<operation id="3052" st_id="510" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1631 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_438 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_438"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="3053" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:142 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_12

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139"/></StgValue>
</operation>

<operation id="3054" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:167 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_164 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_12

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_164"/></StgValue>
</operation>

<operation id="3055" st_id="511" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:192 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_12

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189"/></StgValue>
</operation>

<operation id="3056" st_id="511" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1248 %acc3_38_i_i = fadd i32 %acc3_37_i_i, i32 %mul252_5_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_i_i"/></StgValue>
</operation>

<operation id="3057" st_id="511" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1271 %mul252_5_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_385, i32 %tmp_217_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_1_i_i"/></StgValue>
</operation>

<operation id="3058" st_id="511" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1275 %mul252_5_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_386, i32 %tmp_218_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_1_i_i"/></StgValue>
</operation>

<operation id="3059" st_id="511" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1279 %mul252_5_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_387, i32 %tmp_219_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_1_i_i"/></StgValue>
</operation>

<operation id="3060" st_id="511" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1281 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_388 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_138

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_388"/></StgValue>
</operation>

<operation id="3061" st_id="511" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1285 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_389 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_389"/></StgValue>
</operation>

<operation id="3062" st_id="511" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1456 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_413 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_163

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_413"/></StgValue>
</operation>

<operation id="3063" st_id="511" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1460 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_414 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_164

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_414"/></StgValue>
</operation>

<operation id="3064" st_id="511" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1631 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_438 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_188

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_438"/></StgValue>
</operation>

<operation id="3065" st_id="511" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1635 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_439 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_439"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="3066" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:143 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_13

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140"/></StgValue>
</operation>

<operation id="3067" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:168 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_165 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_13

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_165"/></StgValue>
</operation>

<operation id="3068" st_id="512" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:193 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_13

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190"/></StgValue>
</operation>

<operation id="3069" st_id="512" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1248 %acc3_38_i_i = fadd i32 %acc3_37_i_i, i32 %mul252_5_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_i_i"/></StgValue>
</operation>

<operation id="3070" st_id="512" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1275 %mul252_5_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_386, i32 %tmp_218_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_1_i_i"/></StgValue>
</operation>

<operation id="3071" st_id="512" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1279 %mul252_5_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_387, i32 %tmp_219_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_1_i_i"/></StgValue>
</operation>

<operation id="3072" st_id="512" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1283 %mul252_5_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_388, i32 %tmp_215_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_5_i_i"/></StgValue>
</operation>

<operation id="3073" st_id="512" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1285 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_389 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_139

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_389"/></StgValue>
</operation>

<operation id="3074" st_id="512" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1289 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_390 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_390"/></StgValue>
</operation>

<operation id="3075" st_id="512" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1460 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_414 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_164

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_414"/></StgValue>
</operation>

<operation id="3076" st_id="512" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1464 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_415 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_165

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_415"/></StgValue>
</operation>

<operation id="3077" st_id="512" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1635 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_439 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_189

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_439"/></StgValue>
</operation>

<operation id="3078" st_id="512" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1639 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_440 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_440"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="3079" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:144 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141"/></StgValue>
</operation>

<operation id="3080" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:169 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_166 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_166"/></StgValue>
</operation>

<operation id="3081" st_id="513" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:194 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_14

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191"/></StgValue>
</operation>

<operation id="3082" st_id="513" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1248 %acc3_38_i_i = fadd i32 %acc3_37_i_i, i32 %mul252_5_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_i_i"/></StgValue>
</operation>

<operation id="3083" st_id="513" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1279 %mul252_5_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_387, i32 %tmp_219_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_1_i_i"/></StgValue>
</operation>

<operation id="3084" st_id="513" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1283 %mul252_5_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_388, i32 %tmp_215_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_5_i_i"/></StgValue>
</operation>

<operation id="3085" st_id="513" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1287 %mul252_5_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_389, i32 %tmp_216_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_2_i_i"/></StgValue>
</operation>

<operation id="3086" st_id="513" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1289 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_390 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_140

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_390"/></StgValue>
</operation>

<operation id="3087" st_id="513" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1293 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_391 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_391"/></StgValue>
</operation>

<operation id="3088" st_id="513" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1464 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_415 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_165

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_415"/></StgValue>
</operation>

<operation id="3089" st_id="513" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1468 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_416 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_166

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_416"/></StgValue>
</operation>

<operation id="3090" st_id="513" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1639 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_440 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_190

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_440"/></StgValue>
</operation>

<operation id="3091" st_id="513" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1643 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_441 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_441"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="3092" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:145 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142"/></StgValue>
</operation>

<operation id="3093" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:170 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_167 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_167"/></StgValue>
</operation>

<operation id="3094" st_id="514" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:195 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_15

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192"/></StgValue>
</operation>

<operation id="3095" st_id="514" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1248 %acc3_38_i_i = fadd i32 %acc3_37_i_i, i32 %mul252_5_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_i_i"/></StgValue>
</operation>

<operation id="3096" st_id="514" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1283 %mul252_5_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_388, i32 %tmp_215_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_5_i_i"/></StgValue>
</operation>

<operation id="3097" st_id="514" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1287 %mul252_5_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_389, i32 %tmp_216_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_2_i_i"/></StgValue>
</operation>

<operation id="3098" st_id="514" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1291 %mul252_5_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_390, i32 %tmp_217_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_2_i_i"/></StgValue>
</operation>

<operation id="3099" st_id="514" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1293 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_391 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_391"/></StgValue>
</operation>

<operation id="3100" st_id="514" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1297 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_392 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_392"/></StgValue>
</operation>

<operation id="3101" st_id="514" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1468 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_416 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_166

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_416"/></StgValue>
</operation>

<operation id="3102" st_id="514" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1472 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_417 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_167

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_417"/></StgValue>
</operation>

<operation id="3103" st_id="514" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1643 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_441 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_191

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_441"/></StgValue>
</operation>

<operation id="3104" st_id="514" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1647 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_442 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_442"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="3105" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:146 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_16

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143"/></StgValue>
</operation>

<operation id="3106" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:171 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_168 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_16

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_168"/></StgValue>
</operation>

<operation id="3107" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:196 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_193 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_16

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_193"/></StgValue>
</operation>

<operation id="3108" st_id="515" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1252 %acc3_39_i_i = fadd i32 %acc3_38_i_i, i32 %mul252_5_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_i_i"/></StgValue>
</operation>

<operation id="3109" st_id="515" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1287 %mul252_5_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_389, i32 %tmp_216_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_2_i_i"/></StgValue>
</operation>

<operation id="3110" st_id="515" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1291 %mul252_5_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_390, i32 %tmp_217_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_2_i_i"/></StgValue>
</operation>

<operation id="3111" st_id="515" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1295 %mul252_5_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_391, i32 %tmp_218_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_2_i_i"/></StgValue>
</operation>

<operation id="3112" st_id="515" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1297 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_392 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_142

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_392"/></StgValue>
</operation>

<operation id="3113" st_id="515" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1301 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_393 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_393"/></StgValue>
</operation>

<operation id="3114" st_id="515" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1472 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_417 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_167

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_417"/></StgValue>
</operation>

<operation id="3115" st_id="515" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1476 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_418 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_168

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_418"/></StgValue>
</operation>

<operation id="3116" st_id="515" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1647 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_442 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_192

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_442"/></StgValue>
</operation>

<operation id="3117" st_id="515" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1651 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_443 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_193

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_443"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="3118" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:147 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_17

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144"/></StgValue>
</operation>

<operation id="3119" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:172 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_169 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_17

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_169"/></StgValue>
</operation>

<operation id="3120" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:197 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_194 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_17

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_194"/></StgValue>
</operation>

<operation id="3121" st_id="516" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1252 %acc3_39_i_i = fadd i32 %acc3_38_i_i, i32 %mul252_5_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_i_i"/></StgValue>
</operation>

<operation id="3122" st_id="516" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1291 %mul252_5_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_390, i32 %tmp_217_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_2_i_i"/></StgValue>
</operation>

<operation id="3123" st_id="516" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1295 %mul252_5_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_391, i32 %tmp_218_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_2_i_i"/></StgValue>
</operation>

<operation id="3124" st_id="516" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1299 %mul252_5_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_392, i32 %tmp_219_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_2_i_i"/></StgValue>
</operation>

<operation id="3125" st_id="516" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1301 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_393 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_143

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_393"/></StgValue>
</operation>

<operation id="3126" st_id="516" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1305 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_394 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_394"/></StgValue>
</operation>

<operation id="3127" st_id="516" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1476 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_418 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_168

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_418"/></StgValue>
</operation>

<operation id="3128" st_id="516" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1480 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_419 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_169

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_419"/></StgValue>
</operation>

<operation id="3129" st_id="516" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1651 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_443 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_193

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_443"/></StgValue>
</operation>

<operation id="3130" st_id="516" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1655 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_444 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_194

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_444"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="3131" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:148 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145"/></StgValue>
</operation>

<operation id="3132" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:173 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_170 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_170"/></StgValue>
</operation>

<operation id="3133" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:198 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_195 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_18

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_195"/></StgValue>
</operation>

<operation id="3134" st_id="517" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1252 %acc3_39_i_i = fadd i32 %acc3_38_i_i, i32 %mul252_5_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_i_i"/></StgValue>
</operation>

<operation id="3135" st_id="517" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1295 %mul252_5_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_391, i32 %tmp_218_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_2_i_i"/></StgValue>
</operation>

<operation id="3136" st_id="517" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1299 %mul252_5_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_392, i32 %tmp_219_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_2_i_i"/></StgValue>
</operation>

<operation id="3137" st_id="517" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1303 %mul252_5_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_393, i32 %tmp_215_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_6_i_i"/></StgValue>
</operation>

<operation id="3138" st_id="517" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1305 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_394 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_144

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_394"/></StgValue>
</operation>

<operation id="3139" st_id="517" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1309 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_395 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_395"/></StgValue>
</operation>

<operation id="3140" st_id="517" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1480 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_419 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_169

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_419"/></StgValue>
</operation>

<operation id="3141" st_id="517" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1484 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_420 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_170

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_420"/></StgValue>
</operation>

<operation id="3142" st_id="517" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1655 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_444 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_194

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_444"/></StgValue>
</operation>

<operation id="3143" st_id="517" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1659 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_445 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_195

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_445"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="3144" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:149 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_19

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146"/></StgValue>
</operation>

<operation id="3145" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:174 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_171 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_19

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_171"/></StgValue>
</operation>

<operation id="3146" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:199 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_196 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_19

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_196"/></StgValue>
</operation>

<operation id="3147" st_id="518" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1252 %acc3_39_i_i = fadd i32 %acc3_38_i_i, i32 %mul252_5_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_i_i"/></StgValue>
</operation>

<operation id="3148" st_id="518" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1299 %mul252_5_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_392, i32 %tmp_219_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_2_i_i"/></StgValue>
</operation>

<operation id="3149" st_id="518" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1303 %mul252_5_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_393, i32 %tmp_215_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_6_i_i"/></StgValue>
</operation>

<operation id="3150" st_id="518" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1307 %mul252_5_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_394, i32 %tmp_216_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_3_i_i"/></StgValue>
</operation>

<operation id="3151" st_id="518" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1309 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_395 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_395"/></StgValue>
</operation>

<operation id="3152" st_id="518" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1313 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_396 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_396"/></StgValue>
</operation>

<operation id="3153" st_id="518" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1484 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_420 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_170

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_420"/></StgValue>
</operation>

<operation id="3154" st_id="518" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1488 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_421 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_171

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_421"/></StgValue>
</operation>

<operation id="3155" st_id="518" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1659 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_445 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_195

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_445"/></StgValue>
</operation>

<operation id="3156" st_id="518" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1663 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_446 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_196

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_446"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="3157" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:150 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_147 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_20

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_147"/></StgValue>
</operation>

<operation id="3158" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:175 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_172 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_20

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_172"/></StgValue>
</operation>

<operation id="3159" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:200 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_197 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_20

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_197"/></StgValue>
</operation>

<operation id="3160" st_id="519" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1256 %acc3_40_i_i = fadd i32 %acc3_39_i_i, i32 %mul252_5_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_i_i"/></StgValue>
</operation>

<operation id="3161" st_id="519" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1303 %mul252_5_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_393, i32 %tmp_215_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_6_i_i"/></StgValue>
</operation>

<operation id="3162" st_id="519" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1307 %mul252_5_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_394, i32 %tmp_216_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_3_i_i"/></StgValue>
</operation>

<operation id="3163" st_id="519" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1311 %mul252_5_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_395, i32 %tmp_217_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_3_i_i"/></StgValue>
</operation>

<operation id="3164" st_id="519" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1313 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_396 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_146

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_396"/></StgValue>
</operation>

<operation id="3165" st_id="519" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1317 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_397 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_147

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_397"/></StgValue>
</operation>

<operation id="3166" st_id="519" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1488 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_421 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_171

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_421"/></StgValue>
</operation>

<operation id="3167" st_id="519" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1492 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_422 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_172

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_422"/></StgValue>
</operation>

<operation id="3168" st_id="519" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1663 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_446 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_196

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_446"/></StgValue>
</operation>

<operation id="3169" st_id="519" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1667 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_447 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_197

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_447"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="3170" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:151 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_148 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_21

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_148"/></StgValue>
</operation>

<operation id="3171" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:176 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_21

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173"/></StgValue>
</operation>

<operation id="3172" st_id="520" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:201 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_198 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_21

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_198"/></StgValue>
</operation>

<operation id="3173" st_id="520" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1256 %acc3_40_i_i = fadd i32 %acc3_39_i_i, i32 %mul252_5_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_i_i"/></StgValue>
</operation>

<operation id="3174" st_id="520" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1307 %mul252_5_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_394, i32 %tmp_216_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_3_i_i"/></StgValue>
</operation>

<operation id="3175" st_id="520" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1311 %mul252_5_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_395, i32 %tmp_217_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_3_i_i"/></StgValue>
</operation>

<operation id="3176" st_id="520" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1315 %mul252_5_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_396, i32 %tmp_218_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_3_i_i"/></StgValue>
</operation>

<operation id="3177" st_id="520" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1317 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_397 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_147

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_397"/></StgValue>
</operation>

<operation id="3178" st_id="520" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1321 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_398 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_148

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_398"/></StgValue>
</operation>

<operation id="3179" st_id="520" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1492 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_422 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_172

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_422"/></StgValue>
</operation>

<operation id="3180" st_id="520" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1496 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_423 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_423"/></StgValue>
</operation>

<operation id="3181" st_id="520" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1667 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_447 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_197

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_447"/></StgValue>
</operation>

<operation id="3182" st_id="520" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1671 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_448 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_198

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_448"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="3183" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:152 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149"/></StgValue>
</operation>

<operation id="3184" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:177 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174"/></StgValue>
</operation>

<operation id="3185" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:202 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_199 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_22

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_199"/></StgValue>
</operation>

<operation id="3186" st_id="521" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1256 %acc3_40_i_i = fadd i32 %acc3_39_i_i, i32 %mul252_5_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_i_i"/></StgValue>
</operation>

<operation id="3187" st_id="521" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1311 %mul252_5_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_395, i32 %tmp_217_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_3_i_i"/></StgValue>
</operation>

<operation id="3188" st_id="521" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1315 %mul252_5_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_396, i32 %tmp_218_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_3_i_i"/></StgValue>
</operation>

<operation id="3189" st_id="521" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1319 %mul252_5_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_397, i32 %tmp_219_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_3_i_i"/></StgValue>
</operation>

<operation id="3190" st_id="521" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1321 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_398 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_148

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_398"/></StgValue>
</operation>

<operation id="3191" st_id="521" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1325 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_399 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_399"/></StgValue>
</operation>

<operation id="3192" st_id="521" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1496 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_423 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_173

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_423"/></StgValue>
</operation>

<operation id="3193" st_id="521" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1500 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_424 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_424"/></StgValue>
</operation>

<operation id="3194" st_id="521" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1671 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_448 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_198

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_448"/></StgValue>
</operation>

<operation id="3195" st_id="521" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1675 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_449 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_199

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_449"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="3196" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:153 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_150 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_23

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_150"/></StgValue>
</operation>

<operation id="3197" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:178 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_23

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175"/></StgValue>
</operation>

<operation id="3198" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:203 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_200 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_23

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_200"/></StgValue>
</operation>

<operation id="3199" st_id="522" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1256 %acc3_40_i_i = fadd i32 %acc3_39_i_i, i32 %mul252_5_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_i_i"/></StgValue>
</operation>

<operation id="3200" st_id="522" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1315 %mul252_5_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_396, i32 %tmp_218_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_3_i_i"/></StgValue>
</operation>

<operation id="3201" st_id="522" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1319 %mul252_5_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_397, i32 %tmp_219_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_3_i_i"/></StgValue>
</operation>

<operation id="3202" st_id="522" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1323 %mul252_5_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_398, i32 %tmp_215_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_7_i_i"/></StgValue>
</operation>

<operation id="3203" st_id="522" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1325 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_399 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_399"/></StgValue>
</operation>

<operation id="3204" st_id="522" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1329 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_400 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_150

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_400"/></StgValue>
</operation>

<operation id="3205" st_id="522" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1500 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_424 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_174

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_424"/></StgValue>
</operation>

<operation id="3206" st_id="522" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1504 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_425 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_425"/></StgValue>
</operation>

<operation id="3207" st_id="522" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1675 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_449 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_199

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_449"/></StgValue>
</operation>

<operation id="3208" st_id="522" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1679 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_450 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_200

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_450"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="3209" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:154 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_151 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_24

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_151"/></StgValue>
</operation>

<operation id="3210" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:179 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_24

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176"/></StgValue>
</operation>

<operation id="3211" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:204 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_201 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_24

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_201"/></StgValue>
</operation>

<operation id="3212" st_id="523" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1260 %acc3_41_i_i = fadd i32 %acc3_40_i_i, i32 %mul252_5_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_i_i"/></StgValue>
</operation>

<operation id="3213" st_id="523" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1319 %mul252_5_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_397, i32 %tmp_219_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_3_i_i"/></StgValue>
</operation>

<operation id="3214" st_id="523" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1323 %mul252_5_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_398, i32 %tmp_215_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_7_i_i"/></StgValue>
</operation>

<operation id="3215" st_id="523" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1327 %mul252_5_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_399, i32 %tmp_216_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_4_i_i"/></StgValue>
</operation>

<operation id="3216" st_id="523" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1329 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_400 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_150

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_400"/></StgValue>
</operation>

<operation id="3217" st_id="523" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1333 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_401 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_151

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_401"/></StgValue>
</operation>

<operation id="3218" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1341 %win_150_addr = getelementptr i32 %win_150, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_150_addr"/></StgValue>
</operation>

<operation id="3219" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1342 %win_151_addr = getelementptr i32 %win_151, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_151_addr"/></StgValue>
</operation>

<operation id="3220" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1343 %win_152_addr = getelementptr i32 %win_152, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_152_addr"/></StgValue>
</operation>

<operation id="3221" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1344 %win_153_addr = getelementptr i32 %win_153, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_153_addr"/></StgValue>
</operation>

<operation id="3222" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1345 %win_154_addr = getelementptr i32 %win_154, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_154_addr"/></StgValue>
</operation>

<operation id="3223" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1346 %win_155_addr = getelementptr i32 %win_155, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_155_addr"/></StgValue>
</operation>

<operation id="3224" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1347 %win_156_addr = getelementptr i32 %win_156, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_156_addr"/></StgValue>
</operation>

<operation id="3225" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1348 %win_157_addr = getelementptr i32 %win_157, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_157_addr"/></StgValue>
</operation>

<operation id="3226" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1349 %win_158_addr = getelementptr i32 %win_158, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_158_addr"/></StgValue>
</operation>

<operation id="3227" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1350 %win_159_addr = getelementptr i32 %win_159, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_159_addr"/></StgValue>
</operation>

<operation id="3228" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1351 %win_160_addr = getelementptr i32 %win_160, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_160_addr"/></StgValue>
</operation>

<operation id="3229" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1352 %win_161_addr = getelementptr i32 %win_161, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_161_addr"/></StgValue>
</operation>

<operation id="3230" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1353 %win_162_addr = getelementptr i32 %win_162, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_162_addr"/></StgValue>
</operation>

<operation id="3231" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1354 %win_163_addr = getelementptr i32 %win_163, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_163_addr"/></StgValue>
</operation>

<operation id="3232" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1355 %win_164_addr = getelementptr i32 %win_164, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_164_addr"/></StgValue>
</operation>

<operation id="3233" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1356 %win_165_addr = getelementptr i32 %win_165, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_165_addr"/></StgValue>
</operation>

<operation id="3234" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1357 %win_166_addr = getelementptr i32 %win_166, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_166_addr"/></StgValue>
</operation>

<operation id="3235" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1358 %win_167_addr = getelementptr i32 %win_167, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_167_addr"/></StgValue>
</operation>

<operation id="3236" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1359 %win_168_addr = getelementptr i32 %win_168, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_168_addr"/></StgValue>
</operation>

<operation id="3237" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1360 %win_169_addr = getelementptr i32 %win_169, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_169_addr"/></StgValue>
</operation>

<operation id="3238" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1361 %win_170_addr = getelementptr i32 %win_170, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_170_addr"/></StgValue>
</operation>

<operation id="3239" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1362 %win_171_addr = getelementptr i32 %win_171, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_171_addr"/></StgValue>
</operation>

<operation id="3240" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1363 %win_172_addr = getelementptr i32 %win_172, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_172_addr"/></StgValue>
</operation>

<operation id="3241" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1364 %win_173_addr = getelementptr i32 %win_173, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_173_addr"/></StgValue>
</operation>

<operation id="3242" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1365 %win_174_addr = getelementptr i32 %win_174, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_174_addr"/></StgValue>
</operation>

<operation id="3243" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1366 %win_150_load = load i2 %win_150_addr

]]></Node>
<StgValue><ssdm name="win_150_load"/></StgValue>
</operation>

<operation id="3244" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1367 %win_151_load = load i2 %win_151_addr

]]></Node>
<StgValue><ssdm name="win_151_load"/></StgValue>
</operation>

<operation id="3245" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1368 %win_152_load = load i2 %win_152_addr

]]></Node>
<StgValue><ssdm name="win_152_load"/></StgValue>
</operation>

<operation id="3246" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1369 %win_153_load = load i2 %win_153_addr

]]></Node>
<StgValue><ssdm name="win_153_load"/></StgValue>
</operation>

<operation id="3247" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1370 %win_154_load = load i2 %win_154_addr

]]></Node>
<StgValue><ssdm name="win_154_load"/></StgValue>
</operation>

<operation id="3248" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1372 %win_155_load = load i2 %win_155_addr

]]></Node>
<StgValue><ssdm name="win_155_load"/></StgValue>
</operation>

<operation id="3249" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1373 %win_156_load = load i2 %win_156_addr

]]></Node>
<StgValue><ssdm name="win_156_load"/></StgValue>
</operation>

<operation id="3250" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1374 %win_157_load = load i2 %win_157_addr

]]></Node>
<StgValue><ssdm name="win_157_load"/></StgValue>
</operation>

<operation id="3251" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1375 %win_158_load = load i2 %win_158_addr

]]></Node>
<StgValue><ssdm name="win_158_load"/></StgValue>
</operation>

<operation id="3252" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1376 %win_159_load = load i2 %win_159_addr

]]></Node>
<StgValue><ssdm name="win_159_load"/></StgValue>
</operation>

<operation id="3253" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1378 %win_160_load = load i2 %win_160_addr

]]></Node>
<StgValue><ssdm name="win_160_load"/></StgValue>
</operation>

<operation id="3254" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1379 %win_161_load = load i2 %win_161_addr

]]></Node>
<StgValue><ssdm name="win_161_load"/></StgValue>
</operation>

<operation id="3255" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1380 %win_162_load = load i2 %win_162_addr

]]></Node>
<StgValue><ssdm name="win_162_load"/></StgValue>
</operation>

<operation id="3256" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1381 %win_163_load = load i2 %win_163_addr

]]></Node>
<StgValue><ssdm name="win_163_load"/></StgValue>
</operation>

<operation id="3257" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1382 %win_164_load = load i2 %win_164_addr

]]></Node>
<StgValue><ssdm name="win_164_load"/></StgValue>
</operation>

<operation id="3258" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1384 %win_165_load = load i2 %win_165_addr

]]></Node>
<StgValue><ssdm name="win_165_load"/></StgValue>
</operation>

<operation id="3259" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1385 %win_166_load = load i2 %win_166_addr

]]></Node>
<StgValue><ssdm name="win_166_load"/></StgValue>
</operation>

<operation id="3260" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1386 %win_167_load = load i2 %win_167_addr

]]></Node>
<StgValue><ssdm name="win_167_load"/></StgValue>
</operation>

<operation id="3261" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1387 %win_168_load = load i2 %win_168_addr

]]></Node>
<StgValue><ssdm name="win_168_load"/></StgValue>
</operation>

<operation id="3262" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1388 %win_169_load = load i2 %win_169_addr

]]></Node>
<StgValue><ssdm name="win_169_load"/></StgValue>
</operation>

<operation id="3263" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1390 %win_170_load = load i2 %win_170_addr

]]></Node>
<StgValue><ssdm name="win_170_load"/></StgValue>
</operation>

<operation id="3264" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1391 %win_171_load = load i2 %win_171_addr

]]></Node>
<StgValue><ssdm name="win_171_load"/></StgValue>
</operation>

<operation id="3265" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1392 %win_172_load = load i2 %win_172_addr

]]></Node>
<StgValue><ssdm name="win_172_load"/></StgValue>
</operation>

<operation id="3266" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1393 %win_173_load = load i2 %win_173_addr

]]></Node>
<StgValue><ssdm name="win_173_load"/></StgValue>
</operation>

<operation id="3267" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1394 %win_174_load = load i2 %win_174_addr

]]></Node>
<StgValue><ssdm name="win_174_load"/></StgValue>
</operation>

<operation id="3268" st_id="523" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1504 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_425 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_175

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_425"/></StgValue>
</operation>

<operation id="3269" st_id="523" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1508 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_426 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_426"/></StgValue>
</operation>

<operation id="3270" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1516 %win_175_addr = getelementptr i32 %win_175, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_175_addr"/></StgValue>
</operation>

<operation id="3271" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1517 %win_176_addr = getelementptr i32 %win_176, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_176_addr"/></StgValue>
</operation>

<operation id="3272" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1518 %win_177_addr = getelementptr i32 %win_177, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_177_addr"/></StgValue>
</operation>

<operation id="3273" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1519 %win_178_addr = getelementptr i32 %win_178, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_178_addr"/></StgValue>
</operation>

<operation id="3274" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1520 %win_179_addr = getelementptr i32 %win_179, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_179_addr"/></StgValue>
</operation>

<operation id="3275" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1521 %win_180_addr = getelementptr i32 %win_180, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_180_addr"/></StgValue>
</operation>

<operation id="3276" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1522 %win_181_addr = getelementptr i32 %win_181, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_181_addr"/></StgValue>
</operation>

<operation id="3277" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1523 %win_182_addr = getelementptr i32 %win_182, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_182_addr"/></StgValue>
</operation>

<operation id="3278" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1524 %win_183_addr = getelementptr i32 %win_183, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_183_addr"/></StgValue>
</operation>

<operation id="3279" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1525 %win_184_addr = getelementptr i32 %win_184, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_184_addr"/></StgValue>
</operation>

<operation id="3280" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1526 %win_185_addr = getelementptr i32 %win_185, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_185_addr"/></StgValue>
</operation>

<operation id="3281" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1527 %win_186_addr = getelementptr i32 %win_186, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_186_addr"/></StgValue>
</operation>

<operation id="3282" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1528 %win_187_addr = getelementptr i32 %win_187, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_187_addr"/></StgValue>
</operation>

<operation id="3283" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1529 %win_188_addr = getelementptr i32 %win_188, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_188_addr"/></StgValue>
</operation>

<operation id="3284" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1530 %win_189_addr = getelementptr i32 %win_189, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_189_addr"/></StgValue>
</operation>

<operation id="3285" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1531 %win_190_addr = getelementptr i32 %win_190, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_190_addr"/></StgValue>
</operation>

<operation id="3286" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1532 %win_191_addr = getelementptr i32 %win_191, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_191_addr"/></StgValue>
</operation>

<operation id="3287" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1533 %win_192_addr = getelementptr i32 %win_192, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_192_addr"/></StgValue>
</operation>

<operation id="3288" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1534 %win_193_addr = getelementptr i32 %win_193, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_193_addr"/></StgValue>
</operation>

<operation id="3289" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1535 %win_194_addr = getelementptr i32 %win_194, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_194_addr"/></StgValue>
</operation>

<operation id="3290" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1536 %win_195_addr = getelementptr i32 %win_195, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_195_addr"/></StgValue>
</operation>

<operation id="3291" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1537 %win_196_addr = getelementptr i32 %win_196, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_196_addr"/></StgValue>
</operation>

<operation id="3292" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1538 %win_197_addr = getelementptr i32 %win_197, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_197_addr"/></StgValue>
</operation>

<operation id="3293" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1539 %win_198_addr = getelementptr i32 %win_198, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_198_addr"/></StgValue>
</operation>

<operation id="3294" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1540 %win_199_addr = getelementptr i32 %win_199, i64 0, i64 %zext_ln192

]]></Node>
<StgValue><ssdm name="win_199_addr"/></StgValue>
</operation>

<operation id="3295" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1541 %win_175_load = load i2 %win_175_addr

]]></Node>
<StgValue><ssdm name="win_175_load"/></StgValue>
</operation>

<operation id="3296" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1542 %win_176_load = load i2 %win_176_addr

]]></Node>
<StgValue><ssdm name="win_176_load"/></StgValue>
</operation>

<operation id="3297" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1543 %win_177_load = load i2 %win_177_addr

]]></Node>
<StgValue><ssdm name="win_177_load"/></StgValue>
</operation>

<operation id="3298" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1544 %win_178_load = load i2 %win_178_addr

]]></Node>
<StgValue><ssdm name="win_178_load"/></StgValue>
</operation>

<operation id="3299" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1545 %win_179_load = load i2 %win_179_addr

]]></Node>
<StgValue><ssdm name="win_179_load"/></StgValue>
</operation>

<operation id="3300" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1547 %win_180_load = load i2 %win_180_addr

]]></Node>
<StgValue><ssdm name="win_180_load"/></StgValue>
</operation>

<operation id="3301" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1548 %win_181_load = load i2 %win_181_addr

]]></Node>
<StgValue><ssdm name="win_181_load"/></StgValue>
</operation>

<operation id="3302" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1549 %win_182_load = load i2 %win_182_addr

]]></Node>
<StgValue><ssdm name="win_182_load"/></StgValue>
</operation>

<operation id="3303" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1550 %win_183_load = load i2 %win_183_addr

]]></Node>
<StgValue><ssdm name="win_183_load"/></StgValue>
</operation>

<operation id="3304" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1551 %win_184_load = load i2 %win_184_addr

]]></Node>
<StgValue><ssdm name="win_184_load"/></StgValue>
</operation>

<operation id="3305" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1553 %win_185_load = load i2 %win_185_addr

]]></Node>
<StgValue><ssdm name="win_185_load"/></StgValue>
</operation>

<operation id="3306" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1554 %win_186_load = load i2 %win_186_addr

]]></Node>
<StgValue><ssdm name="win_186_load"/></StgValue>
</operation>

<operation id="3307" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1555 %win_187_load = load i2 %win_187_addr

]]></Node>
<StgValue><ssdm name="win_187_load"/></StgValue>
</operation>

<operation id="3308" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1556 %win_188_load = load i2 %win_188_addr

]]></Node>
<StgValue><ssdm name="win_188_load"/></StgValue>
</operation>

<operation id="3309" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1557 %win_189_load = load i2 %win_189_addr

]]></Node>
<StgValue><ssdm name="win_189_load"/></StgValue>
</operation>

<operation id="3310" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1559 %win_190_load = load i2 %win_190_addr

]]></Node>
<StgValue><ssdm name="win_190_load"/></StgValue>
</operation>

<operation id="3311" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1560 %win_191_load = load i2 %win_191_addr

]]></Node>
<StgValue><ssdm name="win_191_load"/></StgValue>
</operation>

<operation id="3312" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1561 %win_192_load = load i2 %win_192_addr

]]></Node>
<StgValue><ssdm name="win_192_load"/></StgValue>
</operation>

<operation id="3313" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1562 %win_193_load = load i2 %win_193_addr

]]></Node>
<StgValue><ssdm name="win_193_load"/></StgValue>
</operation>

<operation id="3314" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1563 %win_194_load = load i2 %win_194_addr

]]></Node>
<StgValue><ssdm name="win_194_load"/></StgValue>
</operation>

<operation id="3315" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1565 %win_195_load = load i2 %win_195_addr

]]></Node>
<StgValue><ssdm name="win_195_load"/></StgValue>
</operation>

<operation id="3316" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1566 %win_196_load = load i2 %win_196_addr

]]></Node>
<StgValue><ssdm name="win_196_load"/></StgValue>
</operation>

<operation id="3317" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1567 %win_197_load = load i2 %win_197_addr

]]></Node>
<StgValue><ssdm name="win_197_load"/></StgValue>
</operation>

<operation id="3318" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1568 %win_198_load = load i2 %win_198_addr

]]></Node>
<StgValue><ssdm name="win_198_load"/></StgValue>
</operation>

<operation id="3319" st_id="523" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1569 %win_199_load = load i2 %win_199_addr

]]></Node>
<StgValue><ssdm name="win_199_load"/></StgValue>
</operation>

<operation id="3320" st_id="523" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1679 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_450 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_200

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_450"/></StgValue>
</operation>

<operation id="3321" st_id="523" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1683 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_451 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_201

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_451"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="3322" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:155 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_152 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln203_25

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_152"/></StgValue>
</operation>

<operation id="3323" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:180 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln203_25

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177"/></StgValue>
</operation>

<operation id="3324" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:205 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_202 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln203_25

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_202"/></StgValue>
</operation>

<operation id="3325" st_id="524" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1260 %acc3_41_i_i = fadd i32 %acc3_40_i_i, i32 %mul252_5_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_i_i"/></StgValue>
</operation>

<operation id="3326" st_id="524" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1323 %mul252_5_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_398, i32 %tmp_215_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_7_i_i"/></StgValue>
</operation>

<operation id="3327" st_id="524" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1327 %mul252_5_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_399, i32 %tmp_216_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_4_i_i"/></StgValue>
</operation>

<operation id="3328" st_id="524" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1331 %mul252_5_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_400, i32 %tmp_217_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_4_i_i"/></StgValue>
</operation>

<operation id="3329" st_id="524" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1333 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_401 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_151

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_401"/></StgValue>
</operation>

<operation id="3330" st_id="524" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1337 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_402 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_152

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_402"/></StgValue>
</operation>

<operation id="3331" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1366 %win_150_load = load i2 %win_150_addr

]]></Node>
<StgValue><ssdm name="win_150_load"/></StgValue>
</operation>

<operation id="3332" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1367 %win_151_load = load i2 %win_151_addr

]]></Node>
<StgValue><ssdm name="win_151_load"/></StgValue>
</operation>

<operation id="3333" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1368 %win_152_load = load i2 %win_152_addr

]]></Node>
<StgValue><ssdm name="win_152_load"/></StgValue>
</operation>

<operation id="3334" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1369 %win_153_load = load i2 %win_153_addr

]]></Node>
<StgValue><ssdm name="win_153_load"/></StgValue>
</operation>

<operation id="3335" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1370 %win_154_load = load i2 %win_154_addr

]]></Node>
<StgValue><ssdm name="win_154_load"/></StgValue>
</operation>

<operation id="3336" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1371 %tmp_177_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_150_load, i32 %win_151_load, i32 %win_152_load, i32 %win_153_load, i32 %win_154_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_177_i_i"/></StgValue>
</operation>

<operation id="3337" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1372 %win_155_load = load i2 %win_155_addr

]]></Node>
<StgValue><ssdm name="win_155_load"/></StgValue>
</operation>

<operation id="3338" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1373 %win_156_load = load i2 %win_156_addr

]]></Node>
<StgValue><ssdm name="win_156_load"/></StgValue>
</operation>

<operation id="3339" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1374 %win_157_load = load i2 %win_157_addr

]]></Node>
<StgValue><ssdm name="win_157_load"/></StgValue>
</operation>

<operation id="3340" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1375 %win_158_load = load i2 %win_158_addr

]]></Node>
<StgValue><ssdm name="win_158_load"/></StgValue>
</operation>

<operation id="3341" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1376 %win_159_load = load i2 %win_159_addr

]]></Node>
<StgValue><ssdm name="win_159_load"/></StgValue>
</operation>

<operation id="3342" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1377 %tmp_178_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_155_load, i32 %win_156_load, i32 %win_157_load, i32 %win_158_load, i32 %win_159_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_178_i_i"/></StgValue>
</operation>

<operation id="3343" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1378 %win_160_load = load i2 %win_160_addr

]]></Node>
<StgValue><ssdm name="win_160_load"/></StgValue>
</operation>

<operation id="3344" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1379 %win_161_load = load i2 %win_161_addr

]]></Node>
<StgValue><ssdm name="win_161_load"/></StgValue>
</operation>

<operation id="3345" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1380 %win_162_load = load i2 %win_162_addr

]]></Node>
<StgValue><ssdm name="win_162_load"/></StgValue>
</operation>

<operation id="3346" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1381 %win_163_load = load i2 %win_163_addr

]]></Node>
<StgValue><ssdm name="win_163_load"/></StgValue>
</operation>

<operation id="3347" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1382 %win_164_load = load i2 %win_164_addr

]]></Node>
<StgValue><ssdm name="win_164_load"/></StgValue>
</operation>

<operation id="3348" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1383 %tmp_179_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_160_load, i32 %win_161_load, i32 %win_162_load, i32 %win_163_load, i32 %win_164_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_179_i_i"/></StgValue>
</operation>

<operation id="3349" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1384 %win_165_load = load i2 %win_165_addr

]]></Node>
<StgValue><ssdm name="win_165_load"/></StgValue>
</operation>

<operation id="3350" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1385 %win_166_load = load i2 %win_166_addr

]]></Node>
<StgValue><ssdm name="win_166_load"/></StgValue>
</operation>

<operation id="3351" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1386 %win_167_load = load i2 %win_167_addr

]]></Node>
<StgValue><ssdm name="win_167_load"/></StgValue>
</operation>

<operation id="3352" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1387 %win_168_load = load i2 %win_168_addr

]]></Node>
<StgValue><ssdm name="win_168_load"/></StgValue>
</operation>

<operation id="3353" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1388 %win_169_load = load i2 %win_169_addr

]]></Node>
<StgValue><ssdm name="win_169_load"/></StgValue>
</operation>

<operation id="3354" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1389 %tmp_180_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_165_load, i32 %win_166_load, i32 %win_167_load, i32 %win_168_load, i32 %win_169_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_180_i_i"/></StgValue>
</operation>

<operation id="3355" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1390 %win_170_load = load i2 %win_170_addr

]]></Node>
<StgValue><ssdm name="win_170_load"/></StgValue>
</operation>

<operation id="3356" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1391 %win_171_load = load i2 %win_171_addr

]]></Node>
<StgValue><ssdm name="win_171_load"/></StgValue>
</operation>

<operation id="3357" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1392 %win_172_load = load i2 %win_172_addr

]]></Node>
<StgValue><ssdm name="win_172_load"/></StgValue>
</operation>

<operation id="3358" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1393 %win_173_load = load i2 %win_173_addr

]]></Node>
<StgValue><ssdm name="win_173_load"/></StgValue>
</operation>

<operation id="3359" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1394 %win_174_load = load i2 %win_174_addr

]]></Node>
<StgValue><ssdm name="win_174_load"/></StgValue>
</operation>

<operation id="3360" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1395 %tmp_181_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_170_load, i32 %win_171_load, i32 %win_172_load, i32 %win_173_load, i32 %win_174_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_181_i_i"/></StgValue>
</operation>

<operation id="3361" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1396 %tmp_182_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_150_load, i32 %win_151_load, i32 %win_152_load, i32 %win_153_load, i32 %win_154_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_182_i_i"/></StgValue>
</operation>

<operation id="3362" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1397 %tmp_183_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_155_load, i32 %win_156_load, i32 %win_157_load, i32 %win_158_load, i32 %win_159_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_183_i_i"/></StgValue>
</operation>

<operation id="3363" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1398 %tmp_189_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_160_load, i32 %win_161_load, i32 %win_162_load, i32 %win_163_load, i32 %win_164_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_189_i_i"/></StgValue>
</operation>

<operation id="3364" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1399 %tmp_190_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_165_load, i32 %win_166_load, i32 %win_167_load, i32 %win_168_load, i32 %win_169_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_190_i_i"/></StgValue>
</operation>

<operation id="3365" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1400 %tmp_191_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_170_load, i32 %win_171_load, i32 %win_172_load, i32 %win_173_load, i32 %win_174_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_191_i_i"/></StgValue>
</operation>

<operation id="3366" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1401 %tmp_192_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_150_load, i32 %win_151_load, i32 %win_152_load, i32 %win_153_load, i32 %win_154_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_192_i_i"/></StgValue>
</operation>

<operation id="3367" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1402 %tmp_193_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_155_load, i32 %win_156_load, i32 %win_157_load, i32 %win_158_load, i32 %win_159_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_193_i_i"/></StgValue>
</operation>

<operation id="3368" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1403 %tmp_194_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_160_load, i32 %win_161_load, i32 %win_162_load, i32 %win_163_load, i32 %win_164_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_194_i_i"/></StgValue>
</operation>

<operation id="3369" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1404 %tmp_195_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_165_load, i32 %win_166_load, i32 %win_167_load, i32 %win_168_load, i32 %win_169_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_195_i_i"/></StgValue>
</operation>

<operation id="3370" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1405 %tmp_196_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_170_load, i32 %win_171_load, i32 %win_172_load, i32 %win_173_load, i32 %win_174_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_196_i_i"/></StgValue>
</operation>

<operation id="3371" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1406 %tmp_197_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_150_load, i32 %win_151_load, i32 %win_152_load, i32 %win_153_load, i32 %win_154_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_197_i_i"/></StgValue>
</operation>

<operation id="3372" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1407 %tmp_198_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_155_load, i32 %win_156_load, i32 %win_157_load, i32 %win_158_load, i32 %win_159_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_198_i_i"/></StgValue>
</operation>

<operation id="3373" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1408 %tmp_199_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_160_load, i32 %win_161_load, i32 %win_162_load, i32 %win_163_load, i32 %win_164_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_199_i_i"/></StgValue>
</operation>

<operation id="3374" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1409 %tmp_200_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_165_load, i32 %win_166_load, i32 %win_167_load, i32 %win_168_load, i32 %win_169_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_200_i_i"/></StgValue>
</operation>

<operation id="3375" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1410 %tmp_201_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_170_load, i32 %win_171_load, i32 %win_172_load, i32 %win_173_load, i32 %win_174_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_201_i_i"/></StgValue>
</operation>

<operation id="3376" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1411 %tmp_202_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_150_load, i32 %win_151_load, i32 %win_152_load, i32 %win_153_load, i32 %win_154_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_202_i_i"/></StgValue>
</operation>

<operation id="3377" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1412 %tmp_203_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_155_load, i32 %win_156_load, i32 %win_157_load, i32 %win_158_load, i32 %win_159_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_203_i_i"/></StgValue>
</operation>

<operation id="3378" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1413 %tmp_204_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_160_load, i32 %win_161_load, i32 %win_162_load, i32 %win_163_load, i32 %win_164_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_204_i_i"/></StgValue>
</operation>

<operation id="3379" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1414 %tmp_205_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_165_load, i32 %win_166_load, i32 %win_167_load, i32 %win_168_load, i32 %win_169_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_205_i_i"/></StgValue>
</operation>

<operation id="3380" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1415 %tmp_206_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_170_load, i32 %win_171_load, i32 %win_172_load, i32 %win_173_load, i32 %win_174_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_206_i_i"/></StgValue>
</operation>

<operation id="3381" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1417 %tmp_245_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_177_i_i, i32 %tmp_178_i_i, i32 %tmp_179_i_i, i32 %tmp_180_i_i, i32 %tmp_181_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_245_i_i"/></StgValue>
</operation>

<operation id="3382" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1421 %tmp_246_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_182_i_i, i32 %tmp_183_i_i, i32 %tmp_189_i_i, i32 %tmp_190_i_i, i32 %tmp_191_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_246_i_i"/></StgValue>
</operation>

<operation id="3383" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1425 %tmp_247_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_192_i_i, i32 %tmp_193_i_i, i32 %tmp_194_i_i, i32 %tmp_195_i_i, i32 %tmp_196_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_247_i_i"/></StgValue>
</operation>

<operation id="3384" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1429 %tmp_248_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_197_i_i, i32 %tmp_198_i_i, i32 %tmp_199_i_i, i32 %tmp_200_i_i, i32 %tmp_201_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_248_i_i"/></StgValue>
</operation>

<operation id="3385" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1433 %tmp_249_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_202_i_i, i32 %tmp_203_i_i, i32 %tmp_204_i_i, i32 %tmp_205_i_i, i32 %tmp_206_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_249_i_i"/></StgValue>
</operation>

<operation id="3386" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1437 %tmp_245_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_177_i_i, i32 %tmp_178_i_i, i32 %tmp_179_i_i, i32 %tmp_180_i_i, i32 %tmp_181_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_245_1_i_i"/></StgValue>
</operation>

<operation id="3387" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1441 %tmp_246_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_182_i_i, i32 %tmp_183_i_i, i32 %tmp_189_i_i, i32 %tmp_190_i_i, i32 %tmp_191_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_246_1_i_i"/></StgValue>
</operation>

<operation id="3388" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1445 %tmp_247_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_192_i_i, i32 %tmp_193_i_i, i32 %tmp_194_i_i, i32 %tmp_195_i_i, i32 %tmp_196_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_247_1_i_i"/></StgValue>
</operation>

<operation id="3389" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1449 %tmp_248_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_197_i_i, i32 %tmp_198_i_i, i32 %tmp_199_i_i, i32 %tmp_200_i_i, i32 %tmp_201_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_248_1_i_i"/></StgValue>
</operation>

<operation id="3390" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1453 %tmp_249_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_202_i_i, i32 %tmp_203_i_i, i32 %tmp_204_i_i, i32 %tmp_205_i_i, i32 %tmp_206_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_249_1_i_i"/></StgValue>
</operation>

<operation id="3391" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1457 %tmp_245_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_177_i_i, i32 %tmp_178_i_i, i32 %tmp_179_i_i, i32 %tmp_180_i_i, i32 %tmp_181_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_245_2_i_i"/></StgValue>
</operation>

<operation id="3392" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1461 %tmp_246_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_182_i_i, i32 %tmp_183_i_i, i32 %tmp_189_i_i, i32 %tmp_190_i_i, i32 %tmp_191_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_246_2_i_i"/></StgValue>
</operation>

<operation id="3393" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1465 %tmp_247_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_192_i_i, i32 %tmp_193_i_i, i32 %tmp_194_i_i, i32 %tmp_195_i_i, i32 %tmp_196_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_247_2_i_i"/></StgValue>
</operation>

<operation id="3394" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1469 %tmp_248_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_197_i_i, i32 %tmp_198_i_i, i32 %tmp_199_i_i, i32 %tmp_200_i_i, i32 %tmp_201_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_248_2_i_i"/></StgValue>
</operation>

<operation id="3395" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1473 %tmp_249_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_202_i_i, i32 %tmp_203_i_i, i32 %tmp_204_i_i, i32 %tmp_205_i_i, i32 %tmp_206_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_249_2_i_i"/></StgValue>
</operation>

<operation id="3396" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1477 %tmp_245_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_177_i_i, i32 %tmp_178_i_i, i32 %tmp_179_i_i, i32 %tmp_180_i_i, i32 %tmp_181_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_245_3_i_i"/></StgValue>
</operation>

<operation id="3397" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1481 %tmp_246_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_182_i_i, i32 %tmp_183_i_i, i32 %tmp_189_i_i, i32 %tmp_190_i_i, i32 %tmp_191_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_246_3_i_i"/></StgValue>
</operation>

<operation id="3398" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1485 %tmp_247_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_192_i_i, i32 %tmp_193_i_i, i32 %tmp_194_i_i, i32 %tmp_195_i_i, i32 %tmp_196_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_247_3_i_i"/></StgValue>
</operation>

<operation id="3399" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1489 %tmp_248_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_197_i_i, i32 %tmp_198_i_i, i32 %tmp_199_i_i, i32 %tmp_200_i_i, i32 %tmp_201_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_248_3_i_i"/></StgValue>
</operation>

<operation id="3400" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1493 %tmp_249_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_202_i_i, i32 %tmp_203_i_i, i32 %tmp_204_i_i, i32 %tmp_205_i_i, i32 %tmp_206_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_249_3_i_i"/></StgValue>
</operation>

<operation id="3401" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1497 %tmp_245_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_177_i_i, i32 %tmp_178_i_i, i32 %tmp_179_i_i, i32 %tmp_180_i_i, i32 %tmp_181_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_245_4_i_i"/></StgValue>
</operation>

<operation id="3402" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1501 %tmp_246_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_182_i_i, i32 %tmp_183_i_i, i32 %tmp_189_i_i, i32 %tmp_190_i_i, i32 %tmp_191_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_246_4_i_i"/></StgValue>
</operation>

<operation id="3403" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1505 %tmp_247_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_192_i_i, i32 %tmp_193_i_i, i32 %tmp_194_i_i, i32 %tmp_195_i_i, i32 %tmp_196_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_247_4_i_i"/></StgValue>
</operation>

<operation id="3404" st_id="524" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1508 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_426 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_176

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_426"/></StgValue>
</operation>

<operation id="3405" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1509 %tmp_248_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_197_i_i, i32 %tmp_198_i_i, i32 %tmp_199_i_i, i32 %tmp_200_i_i, i32 %tmp_201_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_248_4_i_i"/></StgValue>
</operation>

<operation id="3406" st_id="524" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1512 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_427 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_427"/></StgValue>
</operation>

<operation id="3407" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1513 %tmp_249_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_202_i_i, i32 %tmp_203_i_i, i32 %tmp_204_i_i, i32 %tmp_205_i_i, i32 %tmp_206_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_249_4_i_i"/></StgValue>
</operation>

<operation id="3408" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1541 %win_175_load = load i2 %win_175_addr

]]></Node>
<StgValue><ssdm name="win_175_load"/></StgValue>
</operation>

<operation id="3409" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1542 %win_176_load = load i2 %win_176_addr

]]></Node>
<StgValue><ssdm name="win_176_load"/></StgValue>
</operation>

<operation id="3410" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1543 %win_177_load = load i2 %win_177_addr

]]></Node>
<StgValue><ssdm name="win_177_load"/></StgValue>
</operation>

<operation id="3411" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1544 %win_178_load = load i2 %win_178_addr

]]></Node>
<StgValue><ssdm name="win_178_load"/></StgValue>
</operation>

<operation id="3412" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1545 %win_179_load = load i2 %win_179_addr

]]></Node>
<StgValue><ssdm name="win_179_load"/></StgValue>
</operation>

<operation id="3413" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1546 %tmp_207_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_175_load, i32 %win_176_load, i32 %win_177_load, i32 %win_178_load, i32 %win_179_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_207_i_i"/></StgValue>
</operation>

<operation id="3414" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1547 %win_180_load = load i2 %win_180_addr

]]></Node>
<StgValue><ssdm name="win_180_load"/></StgValue>
</operation>

<operation id="3415" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1548 %win_181_load = load i2 %win_181_addr

]]></Node>
<StgValue><ssdm name="win_181_load"/></StgValue>
</operation>

<operation id="3416" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1549 %win_182_load = load i2 %win_182_addr

]]></Node>
<StgValue><ssdm name="win_182_load"/></StgValue>
</operation>

<operation id="3417" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1550 %win_183_load = load i2 %win_183_addr

]]></Node>
<StgValue><ssdm name="win_183_load"/></StgValue>
</operation>

<operation id="3418" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1551 %win_184_load = load i2 %win_184_addr

]]></Node>
<StgValue><ssdm name="win_184_load"/></StgValue>
</operation>

<operation id="3419" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1552 %tmp_208_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_180_load, i32 %win_181_load, i32 %win_182_load, i32 %win_183_load, i32 %win_184_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_208_i_i"/></StgValue>
</operation>

<operation id="3420" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1553 %win_185_load = load i2 %win_185_addr

]]></Node>
<StgValue><ssdm name="win_185_load"/></StgValue>
</operation>

<operation id="3421" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1554 %win_186_load = load i2 %win_186_addr

]]></Node>
<StgValue><ssdm name="win_186_load"/></StgValue>
</operation>

<operation id="3422" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1555 %win_187_load = load i2 %win_187_addr

]]></Node>
<StgValue><ssdm name="win_187_load"/></StgValue>
</operation>

<operation id="3423" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1556 %win_188_load = load i2 %win_188_addr

]]></Node>
<StgValue><ssdm name="win_188_load"/></StgValue>
</operation>

<operation id="3424" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1557 %win_189_load = load i2 %win_189_addr

]]></Node>
<StgValue><ssdm name="win_189_load"/></StgValue>
</operation>

<operation id="3425" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1558 %tmp_209_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_185_load, i32 %win_186_load, i32 %win_187_load, i32 %win_188_load, i32 %win_189_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_209_i_i"/></StgValue>
</operation>

<operation id="3426" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1559 %win_190_load = load i2 %win_190_addr

]]></Node>
<StgValue><ssdm name="win_190_load"/></StgValue>
</operation>

<operation id="3427" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1560 %win_191_load = load i2 %win_191_addr

]]></Node>
<StgValue><ssdm name="win_191_load"/></StgValue>
</operation>

<operation id="3428" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1561 %win_192_load = load i2 %win_192_addr

]]></Node>
<StgValue><ssdm name="win_192_load"/></StgValue>
</operation>

<operation id="3429" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1562 %win_193_load = load i2 %win_193_addr

]]></Node>
<StgValue><ssdm name="win_193_load"/></StgValue>
</operation>

<operation id="3430" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1563 %win_194_load = load i2 %win_194_addr

]]></Node>
<StgValue><ssdm name="win_194_load"/></StgValue>
</operation>

<operation id="3431" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1564 %tmp_210_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_190_load, i32 %win_191_load, i32 %win_192_load, i32 %win_193_load, i32 %win_194_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_210_i_i"/></StgValue>
</operation>

<operation id="3432" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1565 %win_195_load = load i2 %win_195_addr

]]></Node>
<StgValue><ssdm name="win_195_load"/></StgValue>
</operation>

<operation id="3433" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1566 %win_196_load = load i2 %win_196_addr

]]></Node>
<StgValue><ssdm name="win_196_load"/></StgValue>
</operation>

<operation id="3434" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1567 %win_197_load = load i2 %win_197_addr

]]></Node>
<StgValue><ssdm name="win_197_load"/></StgValue>
</operation>

<operation id="3435" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1568 %win_198_load = load i2 %win_198_addr

]]></Node>
<StgValue><ssdm name="win_198_load"/></StgValue>
</operation>

<operation id="3436" st_id="524" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1569 %win_199_load = load i2 %win_199_addr

]]></Node>
<StgValue><ssdm name="win_199_load"/></StgValue>
</operation>

<operation id="3437" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1570 %tmp_211_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_195_load, i32 %win_196_load, i32 %win_197_load, i32 %win_198_load, i32 %win_199_load, i3 %select_ln25_1_read

]]></Node>
<StgValue><ssdm name="tmp_211_i_i"/></StgValue>
</operation>

<operation id="3438" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1571 %tmp_212_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_175_load, i32 %win_176_load, i32 %win_177_load, i32 %win_178_load, i32 %win_179_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_212_i_i"/></StgValue>
</operation>

<operation id="3439" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1572 %tmp_213_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_180_load, i32 %win_181_load, i32 %win_182_load, i32 %win_183_load, i32 %win_184_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_213_i_i"/></StgValue>
</operation>

<operation id="3440" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1573 %tmp_214_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_185_load, i32 %win_186_load, i32 %win_187_load, i32 %win_188_load, i32 %win_189_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_214_i_i"/></StgValue>
</operation>

<operation id="3441" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1574 %tmp_220_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_190_load, i32 %win_191_load, i32 %win_192_load, i32 %win_193_load, i32 %win_194_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_220_i_i"/></StgValue>
</operation>

<operation id="3442" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1575 %tmp_221_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_195_load, i32 %win_196_load, i32 %win_197_load, i32 %win_198_load, i32 %win_199_load, i3 %select_ln25_3_read

]]></Node>
<StgValue><ssdm name="tmp_221_i_i"/></StgValue>
</operation>

<operation id="3443" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1576 %tmp_222_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_175_load, i32 %win_176_load, i32 %win_177_load, i32 %win_178_load, i32 %win_179_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_222_i_i"/></StgValue>
</operation>

<operation id="3444" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1577 %tmp_223_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_180_load, i32 %win_181_load, i32 %win_182_load, i32 %win_183_load, i32 %win_184_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_223_i_i"/></StgValue>
</operation>

<operation id="3445" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1578 %tmp_224_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_185_load, i32 %win_186_load, i32 %win_187_load, i32 %win_188_load, i32 %win_189_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_224_i_i"/></StgValue>
</operation>

<operation id="3446" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1579 %tmp_225_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_190_load, i32 %win_191_load, i32 %win_192_load, i32 %win_193_load, i32 %win_194_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_225_i_i"/></StgValue>
</operation>

<operation id="3447" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1580 %tmp_226_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_195_load, i32 %win_196_load, i32 %win_197_load, i32 %win_198_load, i32 %win_199_load, i3 %select_ln25_4_read

]]></Node>
<StgValue><ssdm name="tmp_226_i_i"/></StgValue>
</operation>

<operation id="3448" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1581 %tmp_227_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_175_load, i32 %win_176_load, i32 %win_177_load, i32 %win_178_load, i32 %win_179_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_227_i_i"/></StgValue>
</operation>

<operation id="3449" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1582 %tmp_228_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_180_load, i32 %win_181_load, i32 %win_182_load, i32 %win_183_load, i32 %win_184_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_228_i_i"/></StgValue>
</operation>

<operation id="3450" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1583 %tmp_229_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_185_load, i32 %win_186_load, i32 %win_187_load, i32 %win_188_load, i32 %win_189_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_229_i_i"/></StgValue>
</operation>

<operation id="3451" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1584 %tmp_230_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_190_load, i32 %win_191_load, i32 %win_192_load, i32 %win_193_load, i32 %win_194_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_230_i_i"/></StgValue>
</operation>

<operation id="3452" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1585 %tmp_231_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_195_load, i32 %win_196_load, i32 %win_197_load, i32 %win_198_load, i32 %win_199_load, i3 %select_ln25_5_read

]]></Node>
<StgValue><ssdm name="tmp_231_i_i"/></StgValue>
</operation>

<operation id="3453" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1586 %tmp_232_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_175_load, i32 %win_176_load, i32 %win_177_load, i32 %win_178_load, i32 %win_179_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_232_i_i"/></StgValue>
</operation>

<operation id="3454" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1587 %tmp_233_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_180_load, i32 %win_181_load, i32 %win_182_load, i32 %win_183_load, i32 %win_184_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_233_i_i"/></StgValue>
</operation>

<operation id="3455" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1588 %tmp_234_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_185_load, i32 %win_186_load, i32 %win_187_load, i32 %win_188_load, i32 %win_189_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_234_i_i"/></StgValue>
</operation>

<operation id="3456" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1589 %tmp_235_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_190_load, i32 %win_191_load, i32 %win_192_load, i32 %win_193_load, i32 %win_194_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_235_i_i"/></StgValue>
</operation>

<operation id="3457" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1590 %tmp_236_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %win_195_load, i32 %win_196_load, i32 %win_197_load, i32 %win_198_load, i32 %win_199_load, i3 %select_ln25_6_read

]]></Node>
<StgValue><ssdm name="tmp_236_i_i"/></StgValue>
</operation>

<operation id="3458" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1592 %tmp_250_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_207_i_i, i32 %tmp_208_i_i, i32 %tmp_209_i_i, i32 %tmp_210_i_i, i32 %tmp_211_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_250_i_i"/></StgValue>
</operation>

<operation id="3459" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1596 %tmp_251_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_212_i_i, i32 %tmp_213_i_i, i32 %tmp_214_i_i, i32 %tmp_220_i_i, i32 %tmp_221_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_251_i_i"/></StgValue>
</operation>

<operation id="3460" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1600 %tmp_252_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_222_i_i, i32 %tmp_223_i_i, i32 %tmp_224_i_i, i32 %tmp_225_i_i, i32 %tmp_226_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_252_i_i"/></StgValue>
</operation>

<operation id="3461" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1604 %tmp_253_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_227_i_i, i32 %tmp_228_i_i, i32 %tmp_229_i_i, i32 %tmp_230_i_i, i32 %tmp_231_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_253_i_i"/></StgValue>
</operation>

<operation id="3462" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1608 %tmp_254_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_232_i_i, i32 %tmp_233_i_i, i32 %tmp_234_i_i, i32 %tmp_235_i_i, i32 %tmp_236_i_i, i3 %select_ln25_16

]]></Node>
<StgValue><ssdm name="tmp_254_i_i"/></StgValue>
</operation>

<operation id="3463" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1612 %tmp_250_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_207_i_i, i32 %tmp_208_i_i, i32 %tmp_209_i_i, i32 %tmp_210_i_i, i32 %tmp_211_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_250_1_i_i"/></StgValue>
</operation>

<operation id="3464" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1616 %tmp_251_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_212_i_i, i32 %tmp_213_i_i, i32 %tmp_214_i_i, i32 %tmp_220_i_i, i32 %tmp_221_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_251_1_i_i"/></StgValue>
</operation>

<operation id="3465" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1620 %tmp_252_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_222_i_i, i32 %tmp_223_i_i, i32 %tmp_224_i_i, i32 %tmp_225_i_i, i32 %tmp_226_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_252_1_i_i"/></StgValue>
</operation>

<operation id="3466" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1624 %tmp_253_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_227_i_i, i32 %tmp_228_i_i, i32 %tmp_229_i_i, i32 %tmp_230_i_i, i32 %tmp_231_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_253_1_i_i"/></StgValue>
</operation>

<operation id="3467" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1628 %tmp_254_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_232_i_i, i32 %tmp_233_i_i, i32 %tmp_234_i_i, i32 %tmp_235_i_i, i32 %tmp_236_i_i, i3 %select_ln25_18

]]></Node>
<StgValue><ssdm name="tmp_254_1_i_i"/></StgValue>
</operation>

<operation id="3468" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1632 %tmp_250_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_207_i_i, i32 %tmp_208_i_i, i32 %tmp_209_i_i, i32 %tmp_210_i_i, i32 %tmp_211_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_250_2_i_i"/></StgValue>
</operation>

<operation id="3469" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1636 %tmp_251_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_212_i_i, i32 %tmp_213_i_i, i32 %tmp_214_i_i, i32 %tmp_220_i_i, i32 %tmp_221_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_251_2_i_i"/></StgValue>
</operation>

<operation id="3470" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1640 %tmp_252_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_222_i_i, i32 %tmp_223_i_i, i32 %tmp_224_i_i, i32 %tmp_225_i_i, i32 %tmp_226_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_252_2_i_i"/></StgValue>
</operation>

<operation id="3471" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1644 %tmp_253_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_227_i_i, i32 %tmp_228_i_i, i32 %tmp_229_i_i, i32 %tmp_230_i_i, i32 %tmp_231_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_253_2_i_i"/></StgValue>
</operation>

<operation id="3472" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1648 %tmp_254_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_232_i_i, i32 %tmp_233_i_i, i32 %tmp_234_i_i, i32 %tmp_235_i_i, i32 %tmp_236_i_i, i3 %select_ln25_20

]]></Node>
<StgValue><ssdm name="tmp_254_2_i_i"/></StgValue>
</operation>

<operation id="3473" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1652 %tmp_250_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_207_i_i, i32 %tmp_208_i_i, i32 %tmp_209_i_i, i32 %tmp_210_i_i, i32 %tmp_211_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_250_3_i_i"/></StgValue>
</operation>

<operation id="3474" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1656 %tmp_251_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_212_i_i, i32 %tmp_213_i_i, i32 %tmp_214_i_i, i32 %tmp_220_i_i, i32 %tmp_221_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_251_3_i_i"/></StgValue>
</operation>

<operation id="3475" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1660 %tmp_252_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_222_i_i, i32 %tmp_223_i_i, i32 %tmp_224_i_i, i32 %tmp_225_i_i, i32 %tmp_226_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_252_3_i_i"/></StgValue>
</operation>

<operation id="3476" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1664 %tmp_253_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_227_i_i, i32 %tmp_228_i_i, i32 %tmp_229_i_i, i32 %tmp_230_i_i, i32 %tmp_231_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_253_3_i_i"/></StgValue>
</operation>

<operation id="3477" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1668 %tmp_254_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_232_i_i, i32 %tmp_233_i_i, i32 %tmp_234_i_i, i32 %tmp_235_i_i, i32 %tmp_236_i_i, i3 %select_ln25_22

]]></Node>
<StgValue><ssdm name="tmp_254_3_i_i"/></StgValue>
</operation>

<operation id="3478" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1672 %tmp_250_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_207_i_i, i32 %tmp_208_i_i, i32 %tmp_209_i_i, i32 %tmp_210_i_i, i32 %tmp_211_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_250_4_i_i"/></StgValue>
</operation>

<operation id="3479" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1676 %tmp_251_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_212_i_i, i32 %tmp_213_i_i, i32 %tmp_214_i_i, i32 %tmp_220_i_i, i32 %tmp_221_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_251_4_i_i"/></StgValue>
</operation>

<operation id="3480" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1680 %tmp_252_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_222_i_i, i32 %tmp_223_i_i, i32 %tmp_224_i_i, i32 %tmp_225_i_i, i32 %tmp_226_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_252_4_i_i"/></StgValue>
</operation>

<operation id="3481" st_id="524" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1683 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_451 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_201

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_451"/></StgValue>
</operation>

<operation id="3482" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1684 %tmp_253_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_227_i_i, i32 %tmp_228_i_i, i32 %tmp_229_i_i, i32 %tmp_230_i_i, i32 %tmp_231_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_253_4_i_i"/></StgValue>
</operation>

<operation id="3483" st_id="524" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1687 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_452 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_202

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_452"/></StgValue>
</operation>

<operation id="3484" st_id="524" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="3">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1688 %tmp_254_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.5f32.i3, i32 %tmp_232_i_i, i32 %tmp_233_i_i, i32 %tmp_234_i_i, i32 %tmp_235_i_i, i32 %tmp_236_i_i, i3 %select_ln25_24

]]></Node>
<StgValue><ssdm name="tmp_254_4_i_i"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="3485" st_id="525" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1260 %acc3_41_i_i = fadd i32 %acc3_40_i_i, i32 %mul252_5_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_i_i"/></StgValue>
</operation>

<operation id="3486" st_id="525" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1327 %mul252_5_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_399, i32 %tmp_216_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_1_4_i_i"/></StgValue>
</operation>

<operation id="3487" st_id="525" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1331 %mul252_5_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_400, i32 %tmp_217_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_4_i_i"/></StgValue>
</operation>

<operation id="3488" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1335 %mul252_5_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_401, i32 %tmp_218_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_4_i_i"/></StgValue>
</operation>

<operation id="3489" st_id="525" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1337 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_402 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_152

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_402"/></StgValue>
</operation>

<operation id="3490" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1418 %mul252_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_403, i32 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_i_i"/></StgValue>
</operation>

<operation id="3491" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1422 %mul252_6_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_404, i32 %tmp_246_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_i_i"/></StgValue>
</operation>

<operation id="3492" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1426 %mul252_6_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_405, i32 %tmp_247_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_i_i"/></StgValue>
</operation>

<operation id="3493" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1430 %mul252_6_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_406, i32 %tmp_248_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_i_i"/></StgValue>
</operation>

<operation id="3494" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1434 %mul252_6_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_407, i32 %tmp_249_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_i_i"/></StgValue>
</operation>

<operation id="3495" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1438 %mul252_6_i_i_73 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_408, i32 %tmp_245_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_i_i_73"/></StgValue>
</operation>

<operation id="3496" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1442 %mul252_6_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_409, i32 %tmp_246_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_1_i_i"/></StgValue>
</operation>

<operation id="3497" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1446 %mul252_6_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_410, i32 %tmp_247_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_1_i_i"/></StgValue>
</operation>

<operation id="3498" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1450 %mul252_6_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_411, i32 %tmp_248_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_1_i_i"/></StgValue>
</operation>

<operation id="3499" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1454 %mul252_6_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_412, i32 %tmp_249_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_1_i_i"/></StgValue>
</operation>

<operation id="3500" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1458 %mul252_6_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_413, i32 %tmp_245_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_5_i_i"/></StgValue>
</operation>

<operation id="3501" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1462 %mul252_6_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_414, i32 %tmp_246_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_2_i_i"/></StgValue>
</operation>

<operation id="3502" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1466 %mul252_6_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_415, i32 %tmp_247_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_2_i_i"/></StgValue>
</operation>

<operation id="3503" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1470 %mul252_6_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_416, i32 %tmp_248_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_2_i_i"/></StgValue>
</operation>

<operation id="3504" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1474 %mul252_6_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_417, i32 %tmp_249_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_2_i_i"/></StgValue>
</operation>

<operation id="3505" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1478 %mul252_6_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_418, i32 %tmp_245_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_6_i_i"/></StgValue>
</operation>

<operation id="3506" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1482 %mul252_6_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_419, i32 %tmp_246_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_3_i_i"/></StgValue>
</operation>

<operation id="3507" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1486 %mul252_6_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_420, i32 %tmp_247_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_3_i_i"/></StgValue>
</operation>

<operation id="3508" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1490 %mul252_6_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_421, i32 %tmp_248_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_3_i_i"/></StgValue>
</operation>

<operation id="3509" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1494 %mul252_6_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_422, i32 %tmp_249_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_3_i_i"/></StgValue>
</operation>

<operation id="3510" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1498 %mul252_6_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_423, i32 %tmp_245_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_7_i_i"/></StgValue>
</operation>

<operation id="3511" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1502 %mul252_6_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_424, i32 %tmp_246_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_4_i_i"/></StgValue>
</operation>

<operation id="3512" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1506 %mul252_6_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_425, i32 %tmp_247_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_4_i_i"/></StgValue>
</operation>

<operation id="3513" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1510 %mul252_6_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_426, i32 %tmp_248_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_4_i_i"/></StgValue>
</operation>

<operation id="3514" st_id="525" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1512 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_427 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_177

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_427"/></StgValue>
</operation>

<operation id="3515" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1593 %mul252_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_428, i32 %tmp_250_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_i_i"/></StgValue>
</operation>

<operation id="3516" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1597 %mul252_7_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_429, i32 %tmp_251_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_i_i"/></StgValue>
</operation>

<operation id="3517" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1601 %mul252_7_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_430, i32 %tmp_252_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_i_i"/></StgValue>
</operation>

<operation id="3518" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1605 %mul252_7_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_431, i32 %tmp_253_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_i_i"/></StgValue>
</operation>

<operation id="3519" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1609 %mul252_7_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_432, i32 %tmp_254_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_i_i"/></StgValue>
</operation>

<operation id="3520" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1613 %mul252_7_i_i_74 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_433, i32 %tmp_250_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_i_i_74"/></StgValue>
</operation>

<operation id="3521" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1617 %mul252_7_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_434, i32 %tmp_251_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_1_i_i"/></StgValue>
</operation>

<operation id="3522" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1621 %mul252_7_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_435, i32 %tmp_252_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_1_i_i"/></StgValue>
</operation>

<operation id="3523" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1625 %mul252_7_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_436, i32 %tmp_253_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_1_i_i"/></StgValue>
</operation>

<operation id="3524" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1629 %mul252_7_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_437, i32 %tmp_254_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_1_i_i"/></StgValue>
</operation>

<operation id="3525" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1633 %mul252_7_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_438, i32 %tmp_250_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_5_i_i"/></StgValue>
</operation>

<operation id="3526" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1637 %mul252_7_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_439, i32 %tmp_251_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_2_i_i"/></StgValue>
</operation>

<operation id="3527" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1641 %mul252_7_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_440, i32 %tmp_252_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_2_i_i"/></StgValue>
</operation>

<operation id="3528" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1645 %mul252_7_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_441, i32 %tmp_253_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_2_i_i"/></StgValue>
</operation>

<operation id="3529" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1649 %mul252_7_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_442, i32 %tmp_254_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_2_i_i"/></StgValue>
</operation>

<operation id="3530" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1653 %mul252_7_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_443, i32 %tmp_250_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_6_i_i"/></StgValue>
</operation>

<operation id="3531" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1657 %mul252_7_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_444, i32 %tmp_251_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_3_i_i"/></StgValue>
</operation>

<operation id="3532" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1661 %mul252_7_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_445, i32 %tmp_252_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_3_i_i"/></StgValue>
</operation>

<operation id="3533" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1665 %mul252_7_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_446, i32 %tmp_253_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_3_i_i"/></StgValue>
</operation>

<operation id="3534" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1669 %mul252_7_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_447, i32 %tmp_254_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_3_i_i"/></StgValue>
</operation>

<operation id="3535" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1673 %mul252_7_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_448, i32 %tmp_250_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_7_i_i"/></StgValue>
</operation>

<operation id="3536" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1677 %mul252_7_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_449, i32 %tmp_251_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_4_i_i"/></StgValue>
</operation>

<operation id="3537" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1681 %mul252_7_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_450, i32 %tmp_252_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_4_i_i"/></StgValue>
</operation>

<operation id="3538" st_id="525" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1685 %mul252_7_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_451, i32 %tmp_253_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_4_i_i"/></StgValue>
</operation>

<operation id="3539" st_id="525" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1687 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_452 = load i7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_202

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_452"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="3540" st_id="526" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1260 %acc3_41_i_i = fadd i32 %acc3_40_i_i, i32 %mul252_5_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_i_i"/></StgValue>
</operation>

<operation id="3541" st_id="526" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1331 %mul252_5_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_400, i32 %tmp_217_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_2_4_i_i"/></StgValue>
</operation>

<operation id="3542" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1335 %mul252_5_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_401, i32 %tmp_218_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_4_i_i"/></StgValue>
</operation>

<operation id="3543" st_id="526" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1339 %mul252_5_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_402, i32 %tmp_219_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_4_i_i"/></StgValue>
</operation>

<operation id="3544" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1418 %mul252_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_403, i32 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_i_i"/></StgValue>
</operation>

<operation id="3545" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1422 %mul252_6_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_404, i32 %tmp_246_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_i_i"/></StgValue>
</operation>

<operation id="3546" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1426 %mul252_6_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_405, i32 %tmp_247_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_i_i"/></StgValue>
</operation>

<operation id="3547" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1430 %mul252_6_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_406, i32 %tmp_248_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_i_i"/></StgValue>
</operation>

<operation id="3548" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1434 %mul252_6_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_407, i32 %tmp_249_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_i_i"/></StgValue>
</operation>

<operation id="3549" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1438 %mul252_6_i_i_73 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_408, i32 %tmp_245_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_i_i_73"/></StgValue>
</operation>

<operation id="3550" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1442 %mul252_6_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_409, i32 %tmp_246_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_1_i_i"/></StgValue>
</operation>

<operation id="3551" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1446 %mul252_6_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_410, i32 %tmp_247_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_1_i_i"/></StgValue>
</operation>

<operation id="3552" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1450 %mul252_6_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_411, i32 %tmp_248_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_1_i_i"/></StgValue>
</operation>

<operation id="3553" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1454 %mul252_6_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_412, i32 %tmp_249_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_1_i_i"/></StgValue>
</operation>

<operation id="3554" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1458 %mul252_6_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_413, i32 %tmp_245_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_5_i_i"/></StgValue>
</operation>

<operation id="3555" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1462 %mul252_6_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_414, i32 %tmp_246_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_2_i_i"/></StgValue>
</operation>

<operation id="3556" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1466 %mul252_6_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_415, i32 %tmp_247_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_2_i_i"/></StgValue>
</operation>

<operation id="3557" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1470 %mul252_6_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_416, i32 %tmp_248_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_2_i_i"/></StgValue>
</operation>

<operation id="3558" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1474 %mul252_6_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_417, i32 %tmp_249_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_2_i_i"/></StgValue>
</operation>

<operation id="3559" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1478 %mul252_6_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_418, i32 %tmp_245_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_6_i_i"/></StgValue>
</operation>

<operation id="3560" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1482 %mul252_6_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_419, i32 %tmp_246_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_3_i_i"/></StgValue>
</operation>

<operation id="3561" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1486 %mul252_6_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_420, i32 %tmp_247_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_3_i_i"/></StgValue>
</operation>

<operation id="3562" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1490 %mul252_6_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_421, i32 %tmp_248_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_3_i_i"/></StgValue>
</operation>

<operation id="3563" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1494 %mul252_6_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_422, i32 %tmp_249_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_3_i_i"/></StgValue>
</operation>

<operation id="3564" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1498 %mul252_6_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_423, i32 %tmp_245_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_7_i_i"/></StgValue>
</operation>

<operation id="3565" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1502 %mul252_6_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_424, i32 %tmp_246_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_4_i_i"/></StgValue>
</operation>

<operation id="3566" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1506 %mul252_6_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_425, i32 %tmp_247_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_4_i_i"/></StgValue>
</operation>

<operation id="3567" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1510 %mul252_6_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_426, i32 %tmp_248_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_4_i_i"/></StgValue>
</operation>

<operation id="3568" st_id="526" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1514 %mul252_6_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_427, i32 %tmp_249_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_4_i_i"/></StgValue>
</operation>

<operation id="3569" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1593 %mul252_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_428, i32 %tmp_250_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_i_i"/></StgValue>
</operation>

<operation id="3570" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1597 %mul252_7_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_429, i32 %tmp_251_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_i_i"/></StgValue>
</operation>

<operation id="3571" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1601 %mul252_7_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_430, i32 %tmp_252_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_i_i"/></StgValue>
</operation>

<operation id="3572" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1605 %mul252_7_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_431, i32 %tmp_253_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_i_i"/></StgValue>
</operation>

<operation id="3573" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1609 %mul252_7_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_432, i32 %tmp_254_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_i_i"/></StgValue>
</operation>

<operation id="3574" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1613 %mul252_7_i_i_74 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_433, i32 %tmp_250_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_i_i_74"/></StgValue>
</operation>

<operation id="3575" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1617 %mul252_7_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_434, i32 %tmp_251_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_1_i_i"/></StgValue>
</operation>

<operation id="3576" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1621 %mul252_7_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_435, i32 %tmp_252_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_1_i_i"/></StgValue>
</operation>

<operation id="3577" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1625 %mul252_7_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_436, i32 %tmp_253_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_1_i_i"/></StgValue>
</operation>

<operation id="3578" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1629 %mul252_7_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_437, i32 %tmp_254_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_1_i_i"/></StgValue>
</operation>

<operation id="3579" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1633 %mul252_7_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_438, i32 %tmp_250_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_5_i_i"/></StgValue>
</operation>

<operation id="3580" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1637 %mul252_7_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_439, i32 %tmp_251_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_2_i_i"/></StgValue>
</operation>

<operation id="3581" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1641 %mul252_7_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_440, i32 %tmp_252_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_2_i_i"/></StgValue>
</operation>

<operation id="3582" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1645 %mul252_7_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_441, i32 %tmp_253_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_2_i_i"/></StgValue>
</operation>

<operation id="3583" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1649 %mul252_7_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_442, i32 %tmp_254_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_2_i_i"/></StgValue>
</operation>

<operation id="3584" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1653 %mul252_7_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_443, i32 %tmp_250_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_6_i_i"/></StgValue>
</operation>

<operation id="3585" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1657 %mul252_7_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_444, i32 %tmp_251_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_3_i_i"/></StgValue>
</operation>

<operation id="3586" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1661 %mul252_7_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_445, i32 %tmp_252_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_3_i_i"/></StgValue>
</operation>

<operation id="3587" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1665 %mul252_7_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_446, i32 %tmp_253_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_3_i_i"/></StgValue>
</operation>

<operation id="3588" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1669 %mul252_7_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_447, i32 %tmp_254_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_3_i_i"/></StgValue>
</operation>

<operation id="3589" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1673 %mul252_7_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_448, i32 %tmp_250_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_7_i_i"/></StgValue>
</operation>

<operation id="3590" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1677 %mul252_7_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_449, i32 %tmp_251_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_4_i_i"/></StgValue>
</operation>

<operation id="3591" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1681 %mul252_7_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_450, i32 %tmp_252_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_4_i_i"/></StgValue>
</operation>

<operation id="3592" st_id="526" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1685 %mul252_7_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_451, i32 %tmp_253_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_4_i_i"/></StgValue>
</operation>

<operation id="3593" st_id="526" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1689 %mul252_7_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_452, i32 %tmp_254_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_4_i_i"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="3594" st_id="527" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1264 %acc3_37_1_i_i = fadd i32 %acc3_41_i_i, i32 %mul252_5_i_i_72

]]></Node>
<StgValue><ssdm name="acc3_37_1_i_i"/></StgValue>
</operation>

<operation id="3595" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1335 %mul252_5_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_401, i32 %tmp_218_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_3_4_i_i"/></StgValue>
</operation>

<operation id="3596" st_id="527" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1339 %mul252_5_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_402, i32 %tmp_219_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_4_i_i"/></StgValue>
</operation>

<operation id="3597" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1418 %mul252_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_403, i32 %tmp_245_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_i_i"/></StgValue>
</operation>

<operation id="3598" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1422 %mul252_6_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_404, i32 %tmp_246_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_i_i"/></StgValue>
</operation>

<operation id="3599" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1426 %mul252_6_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_405, i32 %tmp_247_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_i_i"/></StgValue>
</operation>

<operation id="3600" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1430 %mul252_6_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_406, i32 %tmp_248_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_i_i"/></StgValue>
</operation>

<operation id="3601" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1434 %mul252_6_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_407, i32 %tmp_249_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_i_i"/></StgValue>
</operation>

<operation id="3602" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1438 %mul252_6_i_i_73 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_408, i32 %tmp_245_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_i_i_73"/></StgValue>
</operation>

<operation id="3603" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1442 %mul252_6_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_409, i32 %tmp_246_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_1_i_i"/></StgValue>
</operation>

<operation id="3604" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1446 %mul252_6_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_410, i32 %tmp_247_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_1_i_i"/></StgValue>
</operation>

<operation id="3605" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1450 %mul252_6_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_411, i32 %tmp_248_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_1_i_i"/></StgValue>
</operation>

<operation id="3606" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1454 %mul252_6_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_412, i32 %tmp_249_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_1_i_i"/></StgValue>
</operation>

<operation id="3607" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1458 %mul252_6_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_413, i32 %tmp_245_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_5_i_i"/></StgValue>
</operation>

<operation id="3608" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1462 %mul252_6_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_414, i32 %tmp_246_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_2_i_i"/></StgValue>
</operation>

<operation id="3609" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1466 %mul252_6_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_415, i32 %tmp_247_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_2_i_i"/></StgValue>
</operation>

<operation id="3610" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1470 %mul252_6_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_416, i32 %tmp_248_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_2_i_i"/></StgValue>
</operation>

<operation id="3611" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1474 %mul252_6_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_417, i32 %tmp_249_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_2_i_i"/></StgValue>
</operation>

<operation id="3612" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1478 %mul252_6_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_418, i32 %tmp_245_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_6_i_i"/></StgValue>
</operation>

<operation id="3613" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1482 %mul252_6_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_419, i32 %tmp_246_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_3_i_i"/></StgValue>
</operation>

<operation id="3614" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1486 %mul252_6_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_420, i32 %tmp_247_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_3_i_i"/></StgValue>
</operation>

<operation id="3615" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1490 %mul252_6_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_421, i32 %tmp_248_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_3_i_i"/></StgValue>
</operation>

<operation id="3616" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1494 %mul252_6_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_422, i32 %tmp_249_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_3_i_i"/></StgValue>
</operation>

<operation id="3617" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1498 %mul252_6_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_423, i32 %tmp_245_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_7_i_i"/></StgValue>
</operation>

<operation id="3618" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1502 %mul252_6_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_424, i32 %tmp_246_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_1_4_i_i"/></StgValue>
</operation>

<operation id="3619" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1506 %mul252_6_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_425, i32 %tmp_247_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_2_4_i_i"/></StgValue>
</operation>

<operation id="3620" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1510 %mul252_6_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_426, i32 %tmp_248_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_3_4_i_i"/></StgValue>
</operation>

<operation id="3621" st_id="527" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1514 %mul252_6_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_427, i32 %tmp_249_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_4_i_i"/></StgValue>
</operation>

<operation id="3622" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1593 %mul252_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_428, i32 %tmp_250_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_i_i"/></StgValue>
</operation>

<operation id="3623" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1597 %mul252_7_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_429, i32 %tmp_251_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_i_i"/></StgValue>
</operation>

<operation id="3624" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1601 %mul252_7_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_430, i32 %tmp_252_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_i_i"/></StgValue>
</operation>

<operation id="3625" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1605 %mul252_7_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_431, i32 %tmp_253_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_i_i"/></StgValue>
</operation>

<operation id="3626" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1609 %mul252_7_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_432, i32 %tmp_254_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_i_i"/></StgValue>
</operation>

<operation id="3627" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1613 %mul252_7_i_i_74 = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_433, i32 %tmp_250_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_i_i_74"/></StgValue>
</operation>

<operation id="3628" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1617 %mul252_7_1_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_434, i32 %tmp_251_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_1_i_i"/></StgValue>
</operation>

<operation id="3629" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1621 %mul252_7_2_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_435, i32 %tmp_252_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_1_i_i"/></StgValue>
</operation>

<operation id="3630" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1625 %mul252_7_3_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_436, i32 %tmp_253_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_1_i_i"/></StgValue>
</operation>

<operation id="3631" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1629 %mul252_7_4_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_437, i32 %tmp_254_1_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_1_i_i"/></StgValue>
</operation>

<operation id="3632" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1633 %mul252_7_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_438, i32 %tmp_250_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_5_i_i"/></StgValue>
</operation>

<operation id="3633" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1637 %mul252_7_1_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_439, i32 %tmp_251_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_2_i_i"/></StgValue>
</operation>

<operation id="3634" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1641 %mul252_7_2_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_440, i32 %tmp_252_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_2_i_i"/></StgValue>
</operation>

<operation id="3635" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1645 %mul252_7_3_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_441, i32 %tmp_253_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_2_i_i"/></StgValue>
</operation>

<operation id="3636" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1649 %mul252_7_4_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_442, i32 %tmp_254_2_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_2_i_i"/></StgValue>
</operation>

<operation id="3637" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1653 %mul252_7_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_443, i32 %tmp_250_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_6_i_i"/></StgValue>
</operation>

<operation id="3638" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1657 %mul252_7_1_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_444, i32 %tmp_251_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_3_i_i"/></StgValue>
</operation>

<operation id="3639" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1661 %mul252_7_2_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_445, i32 %tmp_252_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_3_i_i"/></StgValue>
</operation>

<operation id="3640" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1665 %mul252_7_3_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_446, i32 %tmp_253_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_3_i_i"/></StgValue>
</operation>

<operation id="3641" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1669 %mul252_7_4_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_447, i32 %tmp_254_3_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_3_i_i"/></StgValue>
</operation>

<operation id="3642" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1673 %mul252_7_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_448, i32 %tmp_250_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_7_i_i"/></StgValue>
</operation>

<operation id="3643" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1677 %mul252_7_1_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_449, i32 %tmp_251_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_1_4_i_i"/></StgValue>
</operation>

<operation id="3644" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1681 %mul252_7_2_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_450, i32 %tmp_252_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_2_4_i_i"/></StgValue>
</operation>

<operation id="3645" st_id="527" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1685 %mul252_7_3_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_451, i32 %tmp_253_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_3_4_i_i"/></StgValue>
</operation>

<operation id="3646" st_id="527" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1689 %mul252_7_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_452, i32 %tmp_254_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_4_i_i"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="3647" st_id="528" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1264 %acc3_37_1_i_i = fadd i32 %acc3_41_i_i, i32 %mul252_5_i_i_72

]]></Node>
<StgValue><ssdm name="acc3_37_1_i_i"/></StgValue>
</operation>

<operation id="3648" st_id="528" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1339 %mul252_5_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_402, i32 %tmp_219_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_5_4_4_i_i"/></StgValue>
</operation>

<operation id="3649" st_id="528" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1514 %mul252_6_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_427, i32 %tmp_249_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_6_4_4_i_i"/></StgValue>
</operation>

<operation id="3650" st_id="528" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1689 %mul252_7_4_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_452, i32 %tmp_254_4_i_i

]]></Node>
<StgValue><ssdm name="mul252_7_4_4_i_i"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="3651" st_id="529" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1264 %acc3_37_1_i_i = fadd i32 %acc3_41_i_i, i32 %mul252_5_i_i_72

]]></Node>
<StgValue><ssdm name="acc3_37_1_i_i"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="3652" st_id="530" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1264 %acc3_37_1_i_i = fadd i32 %acc3_41_i_i, i32 %mul252_5_i_i_72

]]></Node>
<StgValue><ssdm name="acc3_37_1_i_i"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="3653" st_id="531" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1268 %acc3_38_1_i_i = fadd i32 %acc3_37_1_i_i, i32 %mul252_5_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_1_i_i"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="3654" st_id="532" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1268 %acc3_38_1_i_i = fadd i32 %acc3_37_1_i_i, i32 %mul252_5_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_1_i_i"/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="3655" st_id="533" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1268 %acc3_38_1_i_i = fadd i32 %acc3_37_1_i_i, i32 %mul252_5_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_1_i_i"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="3656" st_id="534" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1268 %acc3_38_1_i_i = fadd i32 %acc3_37_1_i_i, i32 %mul252_5_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_1_i_i"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="3657" st_id="535" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1272 %acc3_39_1_i_i = fadd i32 %acc3_38_1_i_i, i32 %mul252_5_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_1_i_i"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="3658" st_id="536" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1272 %acc3_39_1_i_i = fadd i32 %acc3_38_1_i_i, i32 %mul252_5_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_1_i_i"/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="3659" st_id="537" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1272 %acc3_39_1_i_i = fadd i32 %acc3_38_1_i_i, i32 %mul252_5_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_1_i_i"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="3660" st_id="538" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1272 %acc3_39_1_i_i = fadd i32 %acc3_38_1_i_i, i32 %mul252_5_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_1_i_i"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="3661" st_id="539" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1276 %acc3_40_1_i_i = fadd i32 %acc3_39_1_i_i, i32 %mul252_5_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_1_i_i"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="3662" st_id="540" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1276 %acc3_40_1_i_i = fadd i32 %acc3_39_1_i_i, i32 %mul252_5_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_1_i_i"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="3663" st_id="541" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1276 %acc3_40_1_i_i = fadd i32 %acc3_39_1_i_i, i32 %mul252_5_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_1_i_i"/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="3664" st_id="542" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1276 %acc3_40_1_i_i = fadd i32 %acc3_39_1_i_i, i32 %mul252_5_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_1_i_i"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="3665" st_id="543" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1280 %acc3_41_1_i_i = fadd i32 %acc3_40_1_i_i, i32 %mul252_5_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_1_i_i"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="3666" st_id="544" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1280 %acc3_41_1_i_i = fadd i32 %acc3_40_1_i_i, i32 %mul252_5_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_1_i_i"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="3667" st_id="545" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1280 %acc3_41_1_i_i = fadd i32 %acc3_40_1_i_i, i32 %mul252_5_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_1_i_i"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="3668" st_id="546" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1280 %acc3_41_1_i_i = fadd i32 %acc3_40_1_i_i, i32 %mul252_5_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_1_i_i"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="3669" st_id="547" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1284 %acc3_37_2_i_i = fadd i32 %acc3_41_1_i_i, i32 %mul252_5_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_2_i_i"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="3670" st_id="548" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1284 %acc3_37_2_i_i = fadd i32 %acc3_41_1_i_i, i32 %mul252_5_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_2_i_i"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="3671" st_id="549" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1284 %acc3_37_2_i_i = fadd i32 %acc3_41_1_i_i, i32 %mul252_5_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_2_i_i"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="3672" st_id="550" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1284 %acc3_37_2_i_i = fadd i32 %acc3_41_1_i_i, i32 %mul252_5_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_2_i_i"/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="3673" st_id="551" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1288 %acc3_38_2_i_i = fadd i32 %acc3_37_2_i_i, i32 %mul252_5_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_2_i_i"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="3674" st_id="552" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1288 %acc3_38_2_i_i = fadd i32 %acc3_37_2_i_i, i32 %mul252_5_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_2_i_i"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="3675" st_id="553" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1288 %acc3_38_2_i_i = fadd i32 %acc3_37_2_i_i, i32 %mul252_5_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_2_i_i"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="3676" st_id="554" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1288 %acc3_38_2_i_i = fadd i32 %acc3_37_2_i_i, i32 %mul252_5_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_2_i_i"/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="3677" st_id="555" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1292 %acc3_39_2_i_i = fadd i32 %acc3_38_2_i_i, i32 %mul252_5_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_2_i_i"/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="3678" st_id="556" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1292 %acc3_39_2_i_i = fadd i32 %acc3_38_2_i_i, i32 %mul252_5_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_2_i_i"/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="3679" st_id="557" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1292 %acc3_39_2_i_i = fadd i32 %acc3_38_2_i_i, i32 %mul252_5_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_2_i_i"/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="3680" st_id="558" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1292 %acc3_39_2_i_i = fadd i32 %acc3_38_2_i_i, i32 %mul252_5_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_2_i_i"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="3681" st_id="559" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1296 %acc3_40_2_i_i = fadd i32 %acc3_39_2_i_i, i32 %mul252_5_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_2_i_i"/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="3682" st_id="560" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1296 %acc3_40_2_i_i = fadd i32 %acc3_39_2_i_i, i32 %mul252_5_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_2_i_i"/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="3683" st_id="561" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1296 %acc3_40_2_i_i = fadd i32 %acc3_39_2_i_i, i32 %mul252_5_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_2_i_i"/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="3684" st_id="562" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1296 %acc3_40_2_i_i = fadd i32 %acc3_39_2_i_i, i32 %mul252_5_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_2_i_i"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="3685" st_id="563" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1300 %acc3_41_2_i_i = fadd i32 %acc3_40_2_i_i, i32 %mul252_5_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_2_i_i"/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="3686" st_id="564" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1300 %acc3_41_2_i_i = fadd i32 %acc3_40_2_i_i, i32 %mul252_5_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_2_i_i"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="3687" st_id="565" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1300 %acc3_41_2_i_i = fadd i32 %acc3_40_2_i_i, i32 %mul252_5_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_2_i_i"/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="3688" st_id="566" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1300 %acc3_41_2_i_i = fadd i32 %acc3_40_2_i_i, i32 %mul252_5_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_2_i_i"/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="3689" st_id="567" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1304 %acc3_37_3_i_i = fadd i32 %acc3_41_2_i_i, i32 %mul252_5_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_3_i_i"/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="3690" st_id="568" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1304 %acc3_37_3_i_i = fadd i32 %acc3_41_2_i_i, i32 %mul252_5_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_3_i_i"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="3691" st_id="569" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1304 %acc3_37_3_i_i = fadd i32 %acc3_41_2_i_i, i32 %mul252_5_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_3_i_i"/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="3692" st_id="570" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1304 %acc3_37_3_i_i = fadd i32 %acc3_41_2_i_i, i32 %mul252_5_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_3_i_i"/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="3693" st_id="571" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1308 %acc3_38_3_i_i = fadd i32 %acc3_37_3_i_i, i32 %mul252_5_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_3_i_i"/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="3694" st_id="572" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1308 %acc3_38_3_i_i = fadd i32 %acc3_37_3_i_i, i32 %mul252_5_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_3_i_i"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="3695" st_id="573" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1308 %acc3_38_3_i_i = fadd i32 %acc3_37_3_i_i, i32 %mul252_5_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_3_i_i"/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="3696" st_id="574" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1308 %acc3_38_3_i_i = fadd i32 %acc3_37_3_i_i, i32 %mul252_5_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_3_i_i"/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="3697" st_id="575" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1312 %acc3_39_3_i_i = fadd i32 %acc3_38_3_i_i, i32 %mul252_5_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_3_i_i"/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="3698" st_id="576" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1312 %acc3_39_3_i_i = fadd i32 %acc3_38_3_i_i, i32 %mul252_5_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_3_i_i"/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="3699" st_id="577" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1312 %acc3_39_3_i_i = fadd i32 %acc3_38_3_i_i, i32 %mul252_5_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_3_i_i"/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="3700" st_id="578" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1312 %acc3_39_3_i_i = fadd i32 %acc3_38_3_i_i, i32 %mul252_5_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_3_i_i"/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="3701" st_id="579" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1316 %acc3_40_3_i_i = fadd i32 %acc3_39_3_i_i, i32 %mul252_5_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_3_i_i"/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="3702" st_id="580" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1316 %acc3_40_3_i_i = fadd i32 %acc3_39_3_i_i, i32 %mul252_5_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_3_i_i"/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="3703" st_id="581" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1316 %acc3_40_3_i_i = fadd i32 %acc3_39_3_i_i, i32 %mul252_5_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_3_i_i"/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="3704" st_id="582" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1316 %acc3_40_3_i_i = fadd i32 %acc3_39_3_i_i, i32 %mul252_5_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_3_i_i"/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="3705" st_id="583" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1320 %acc3_41_3_i_i = fadd i32 %acc3_40_3_i_i, i32 %mul252_5_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_3_i_i"/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="3706" st_id="584" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1320 %acc3_41_3_i_i = fadd i32 %acc3_40_3_i_i, i32 %mul252_5_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_3_i_i"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="3707" st_id="585" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1320 %acc3_41_3_i_i = fadd i32 %acc3_40_3_i_i, i32 %mul252_5_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_3_i_i"/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="3708" st_id="586" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1320 %acc3_41_3_i_i = fadd i32 %acc3_40_3_i_i, i32 %mul252_5_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_3_i_i"/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="3709" st_id="587" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1324 %acc3_37_4_i_i = fadd i32 %acc3_41_3_i_i, i32 %mul252_5_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_4_i_i"/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="3710" st_id="588" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1324 %acc3_37_4_i_i = fadd i32 %acc3_41_3_i_i, i32 %mul252_5_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_4_i_i"/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="3711" st_id="589" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1324 %acc3_37_4_i_i = fadd i32 %acc3_41_3_i_i, i32 %mul252_5_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_4_i_i"/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="3712" st_id="590" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1324 %acc3_37_4_i_i = fadd i32 %acc3_41_3_i_i, i32 %mul252_5_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_37_4_i_i"/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="3713" st_id="591" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1328 %acc3_38_4_i_i = fadd i32 %acc3_37_4_i_i, i32 %mul252_5_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_4_i_i"/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="3714" st_id="592" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1328 %acc3_38_4_i_i = fadd i32 %acc3_37_4_i_i, i32 %mul252_5_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_4_i_i"/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="3715" st_id="593" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1328 %acc3_38_4_i_i = fadd i32 %acc3_37_4_i_i, i32 %mul252_5_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_4_i_i"/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="3716" st_id="594" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1328 %acc3_38_4_i_i = fadd i32 %acc3_37_4_i_i, i32 %mul252_5_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_38_4_i_i"/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="3717" st_id="595" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1332 %acc3_39_4_i_i = fadd i32 %acc3_38_4_i_i, i32 %mul252_5_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_4_i_i"/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="3718" st_id="596" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1332 %acc3_39_4_i_i = fadd i32 %acc3_38_4_i_i, i32 %mul252_5_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_4_i_i"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="3719" st_id="597" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1332 %acc3_39_4_i_i = fadd i32 %acc3_38_4_i_i, i32 %mul252_5_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_4_i_i"/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="3720" st_id="598" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1332 %acc3_39_4_i_i = fadd i32 %acc3_38_4_i_i, i32 %mul252_5_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_39_4_i_i"/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="3721" st_id="599" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1336 %acc3_40_4_i_i = fadd i32 %acc3_39_4_i_i, i32 %mul252_5_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_4_i_i"/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="3722" st_id="600" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1336 %acc3_40_4_i_i = fadd i32 %acc3_39_4_i_i, i32 %mul252_5_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_4_i_i"/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="3723" st_id="601" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1336 %acc3_40_4_i_i = fadd i32 %acc3_39_4_i_i, i32 %mul252_5_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_4_i_i"/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="3724" st_id="602" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1336 %acc3_40_4_i_i = fadd i32 %acc3_39_4_i_i, i32 %mul252_5_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_40_4_i_i"/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="3725" st_id="603" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1340 %acc3_41_4_i_i = fadd i32 %acc3_40_4_i_i, i32 %mul252_5_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_4_i_i"/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="3726" st_id="604" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1340 %acc3_41_4_i_i = fadd i32 %acc3_40_4_i_i, i32 %mul252_5_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_4_i_i"/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="3727" st_id="605" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1340 %acc3_41_4_i_i = fadd i32 %acc3_40_4_i_i, i32 %mul252_5_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_4_i_i"/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="3728" st_id="606" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1340 %acc3_41_4_i_i = fadd i32 %acc3_40_4_i_i, i32 %mul252_5_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_41_4_i_i"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="3729" st_id="607" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1419 %acc3_44_i_i = fadd i32 %acc3_41_4_i_i, i32 %mul252_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_i_i"/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="3730" st_id="608" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1419 %acc3_44_i_i = fadd i32 %acc3_41_4_i_i, i32 %mul252_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_i_i"/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="3731" st_id="609" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1419 %acc3_44_i_i = fadd i32 %acc3_41_4_i_i, i32 %mul252_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_i_i"/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="3732" st_id="610" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1419 %acc3_44_i_i = fadd i32 %acc3_41_4_i_i, i32 %mul252_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_i_i"/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="3733" st_id="611" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1423 %acc3_45_i_i = fadd i32 %acc3_44_i_i, i32 %mul252_6_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_i_i"/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="3734" st_id="612" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1423 %acc3_45_i_i = fadd i32 %acc3_44_i_i, i32 %mul252_6_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_i_i"/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="3735" st_id="613" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1423 %acc3_45_i_i = fadd i32 %acc3_44_i_i, i32 %mul252_6_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_i_i"/></StgValue>
</operation>
</state>

<state id="614" st_id="614">

<operation id="3736" st_id="614" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1423 %acc3_45_i_i = fadd i32 %acc3_44_i_i, i32 %mul252_6_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_i_i"/></StgValue>
</operation>
</state>

<state id="615" st_id="615">

<operation id="3737" st_id="615" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1427 %acc3_46_i_i = fadd i32 %acc3_45_i_i, i32 %mul252_6_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_i_i"/></StgValue>
</operation>
</state>

<state id="616" st_id="616">

<operation id="3738" st_id="616" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1427 %acc3_46_i_i = fadd i32 %acc3_45_i_i, i32 %mul252_6_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_i_i"/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="3739" st_id="617" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1427 %acc3_46_i_i = fadd i32 %acc3_45_i_i, i32 %mul252_6_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_i_i"/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="3740" st_id="618" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1427 %acc3_46_i_i = fadd i32 %acc3_45_i_i, i32 %mul252_6_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_i_i"/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="3741" st_id="619" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1431 %acc3_47_i_i = fadd i32 %acc3_46_i_i, i32 %mul252_6_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_i_i"/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="3742" st_id="620" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1431 %acc3_47_i_i = fadd i32 %acc3_46_i_i, i32 %mul252_6_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_i_i"/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="3743" st_id="621" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1431 %acc3_47_i_i = fadd i32 %acc3_46_i_i, i32 %mul252_6_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_i_i"/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="3744" st_id="622" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1431 %acc3_47_i_i = fadd i32 %acc3_46_i_i, i32 %mul252_6_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_i_i"/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="3745" st_id="623" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1435 %acc3_48_i_i = fadd i32 %acc3_47_i_i, i32 %mul252_6_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_i_i"/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="3746" st_id="624" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1435 %acc3_48_i_i = fadd i32 %acc3_47_i_i, i32 %mul252_6_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_i_i"/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="3747" st_id="625" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1435 %acc3_48_i_i = fadd i32 %acc3_47_i_i, i32 %mul252_6_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_i_i"/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="3748" st_id="626" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1435 %acc3_48_i_i = fadd i32 %acc3_47_i_i, i32 %mul252_6_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_i_i"/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="3749" st_id="627" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1439 %acc3_44_1_i_i = fadd i32 %acc3_48_i_i, i32 %mul252_6_i_i_73

]]></Node>
<StgValue><ssdm name="acc3_44_1_i_i"/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="3750" st_id="628" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1439 %acc3_44_1_i_i = fadd i32 %acc3_48_i_i, i32 %mul252_6_i_i_73

]]></Node>
<StgValue><ssdm name="acc3_44_1_i_i"/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="3751" st_id="629" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1439 %acc3_44_1_i_i = fadd i32 %acc3_48_i_i, i32 %mul252_6_i_i_73

]]></Node>
<StgValue><ssdm name="acc3_44_1_i_i"/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="3752" st_id="630" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1439 %acc3_44_1_i_i = fadd i32 %acc3_48_i_i, i32 %mul252_6_i_i_73

]]></Node>
<StgValue><ssdm name="acc3_44_1_i_i"/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="3753" st_id="631" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1443 %acc3_45_1_i_i = fadd i32 %acc3_44_1_i_i, i32 %mul252_6_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_1_i_i"/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="3754" st_id="632" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1443 %acc3_45_1_i_i = fadd i32 %acc3_44_1_i_i, i32 %mul252_6_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_1_i_i"/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="3755" st_id="633" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1443 %acc3_45_1_i_i = fadd i32 %acc3_44_1_i_i, i32 %mul252_6_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_1_i_i"/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="3756" st_id="634" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1443 %acc3_45_1_i_i = fadd i32 %acc3_44_1_i_i, i32 %mul252_6_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_1_i_i"/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="3757" st_id="635" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1447 %acc3_46_1_i_i = fadd i32 %acc3_45_1_i_i, i32 %mul252_6_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_1_i_i"/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="3758" st_id="636" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1447 %acc3_46_1_i_i = fadd i32 %acc3_45_1_i_i, i32 %mul252_6_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_1_i_i"/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="3759" st_id="637" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1447 %acc3_46_1_i_i = fadd i32 %acc3_45_1_i_i, i32 %mul252_6_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_1_i_i"/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="3760" st_id="638" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1447 %acc3_46_1_i_i = fadd i32 %acc3_45_1_i_i, i32 %mul252_6_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_1_i_i"/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="3761" st_id="639" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1451 %acc3_47_1_i_i = fadd i32 %acc3_46_1_i_i, i32 %mul252_6_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_1_i_i"/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="3762" st_id="640" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1451 %acc3_47_1_i_i = fadd i32 %acc3_46_1_i_i, i32 %mul252_6_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_1_i_i"/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="3763" st_id="641" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1451 %acc3_47_1_i_i = fadd i32 %acc3_46_1_i_i, i32 %mul252_6_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_1_i_i"/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="3764" st_id="642" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1451 %acc3_47_1_i_i = fadd i32 %acc3_46_1_i_i, i32 %mul252_6_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_1_i_i"/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="3765" st_id="643" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1455 %acc3_48_1_i_i = fadd i32 %acc3_47_1_i_i, i32 %mul252_6_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_1_i_i"/></StgValue>
</operation>
</state>

<state id="644" st_id="644">

<operation id="3766" st_id="644" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1455 %acc3_48_1_i_i = fadd i32 %acc3_47_1_i_i, i32 %mul252_6_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_1_i_i"/></StgValue>
</operation>
</state>

<state id="645" st_id="645">

<operation id="3767" st_id="645" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1455 %acc3_48_1_i_i = fadd i32 %acc3_47_1_i_i, i32 %mul252_6_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_1_i_i"/></StgValue>
</operation>
</state>

<state id="646" st_id="646">

<operation id="3768" st_id="646" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1455 %acc3_48_1_i_i = fadd i32 %acc3_47_1_i_i, i32 %mul252_6_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_1_i_i"/></StgValue>
</operation>
</state>

<state id="647" st_id="647">

<operation id="3769" st_id="647" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1459 %acc3_44_2_i_i = fadd i32 %acc3_48_1_i_i, i32 %mul252_6_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_2_i_i"/></StgValue>
</operation>
</state>

<state id="648" st_id="648">

<operation id="3770" st_id="648" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1459 %acc3_44_2_i_i = fadd i32 %acc3_48_1_i_i, i32 %mul252_6_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_2_i_i"/></StgValue>
</operation>
</state>

<state id="649" st_id="649">

<operation id="3771" st_id="649" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1459 %acc3_44_2_i_i = fadd i32 %acc3_48_1_i_i, i32 %mul252_6_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_2_i_i"/></StgValue>
</operation>
</state>

<state id="650" st_id="650">

<operation id="3772" st_id="650" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1459 %acc3_44_2_i_i = fadd i32 %acc3_48_1_i_i, i32 %mul252_6_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_2_i_i"/></StgValue>
</operation>
</state>

<state id="651" st_id="651">

<operation id="3773" st_id="651" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1463 %acc3_45_2_i_i = fadd i32 %acc3_44_2_i_i, i32 %mul252_6_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_2_i_i"/></StgValue>
</operation>
</state>

<state id="652" st_id="652">

<operation id="3774" st_id="652" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1463 %acc3_45_2_i_i = fadd i32 %acc3_44_2_i_i, i32 %mul252_6_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_2_i_i"/></StgValue>
</operation>
</state>

<state id="653" st_id="653">

<operation id="3775" st_id="653" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1463 %acc3_45_2_i_i = fadd i32 %acc3_44_2_i_i, i32 %mul252_6_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_2_i_i"/></StgValue>
</operation>
</state>

<state id="654" st_id="654">

<operation id="3776" st_id="654" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1463 %acc3_45_2_i_i = fadd i32 %acc3_44_2_i_i, i32 %mul252_6_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_2_i_i"/></StgValue>
</operation>
</state>

<state id="655" st_id="655">

<operation id="3777" st_id="655" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1467 %acc3_46_2_i_i = fadd i32 %acc3_45_2_i_i, i32 %mul252_6_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_2_i_i"/></StgValue>
</operation>
</state>

<state id="656" st_id="656">

<operation id="3778" st_id="656" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1467 %acc3_46_2_i_i = fadd i32 %acc3_45_2_i_i, i32 %mul252_6_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_2_i_i"/></StgValue>
</operation>
</state>

<state id="657" st_id="657">

<operation id="3779" st_id="657" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1467 %acc3_46_2_i_i = fadd i32 %acc3_45_2_i_i, i32 %mul252_6_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_2_i_i"/></StgValue>
</operation>
</state>

<state id="658" st_id="658">

<operation id="3780" st_id="658" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1467 %acc3_46_2_i_i = fadd i32 %acc3_45_2_i_i, i32 %mul252_6_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_2_i_i"/></StgValue>
</operation>
</state>

<state id="659" st_id="659">

<operation id="3781" st_id="659" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1471 %acc3_47_2_i_i = fadd i32 %acc3_46_2_i_i, i32 %mul252_6_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_2_i_i"/></StgValue>
</operation>
</state>

<state id="660" st_id="660">

<operation id="3782" st_id="660" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1471 %acc3_47_2_i_i = fadd i32 %acc3_46_2_i_i, i32 %mul252_6_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_2_i_i"/></StgValue>
</operation>
</state>

<state id="661" st_id="661">

<operation id="3783" st_id="661" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1471 %acc3_47_2_i_i = fadd i32 %acc3_46_2_i_i, i32 %mul252_6_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_2_i_i"/></StgValue>
</operation>
</state>

<state id="662" st_id="662">

<operation id="3784" st_id="662" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1471 %acc3_47_2_i_i = fadd i32 %acc3_46_2_i_i, i32 %mul252_6_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_2_i_i"/></StgValue>
</operation>
</state>

<state id="663" st_id="663">

<operation id="3785" st_id="663" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1475 %acc3_48_2_i_i = fadd i32 %acc3_47_2_i_i, i32 %mul252_6_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_2_i_i"/></StgValue>
</operation>
</state>

<state id="664" st_id="664">

<operation id="3786" st_id="664" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1475 %acc3_48_2_i_i = fadd i32 %acc3_47_2_i_i, i32 %mul252_6_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_2_i_i"/></StgValue>
</operation>
</state>

<state id="665" st_id="665">

<operation id="3787" st_id="665" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1475 %acc3_48_2_i_i = fadd i32 %acc3_47_2_i_i, i32 %mul252_6_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_2_i_i"/></StgValue>
</operation>
</state>

<state id="666" st_id="666">

<operation id="3788" st_id="666" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1475 %acc3_48_2_i_i = fadd i32 %acc3_47_2_i_i, i32 %mul252_6_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_2_i_i"/></StgValue>
</operation>
</state>

<state id="667" st_id="667">

<operation id="3789" st_id="667" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1479 %acc3_44_3_i_i = fadd i32 %acc3_48_2_i_i, i32 %mul252_6_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_3_i_i"/></StgValue>
</operation>
</state>

<state id="668" st_id="668">

<operation id="3790" st_id="668" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1479 %acc3_44_3_i_i = fadd i32 %acc3_48_2_i_i, i32 %mul252_6_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_3_i_i"/></StgValue>
</operation>
</state>

<state id="669" st_id="669">

<operation id="3791" st_id="669" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1479 %acc3_44_3_i_i = fadd i32 %acc3_48_2_i_i, i32 %mul252_6_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_3_i_i"/></StgValue>
</operation>
</state>

<state id="670" st_id="670">

<operation id="3792" st_id="670" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1479 %acc3_44_3_i_i = fadd i32 %acc3_48_2_i_i, i32 %mul252_6_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_3_i_i"/></StgValue>
</operation>
</state>

<state id="671" st_id="671">

<operation id="3793" st_id="671" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1483 %acc3_45_3_i_i = fadd i32 %acc3_44_3_i_i, i32 %mul252_6_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_3_i_i"/></StgValue>
</operation>
</state>

<state id="672" st_id="672">

<operation id="3794" st_id="672" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1483 %acc3_45_3_i_i = fadd i32 %acc3_44_3_i_i, i32 %mul252_6_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_3_i_i"/></StgValue>
</operation>
</state>

<state id="673" st_id="673">

<operation id="3795" st_id="673" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1483 %acc3_45_3_i_i = fadd i32 %acc3_44_3_i_i, i32 %mul252_6_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_3_i_i"/></StgValue>
</operation>
</state>

<state id="674" st_id="674">

<operation id="3796" st_id="674" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1483 %acc3_45_3_i_i = fadd i32 %acc3_44_3_i_i, i32 %mul252_6_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_3_i_i"/></StgValue>
</operation>
</state>

<state id="675" st_id="675">

<operation id="3797" st_id="675" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1487 %acc3_46_3_i_i = fadd i32 %acc3_45_3_i_i, i32 %mul252_6_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_3_i_i"/></StgValue>
</operation>
</state>

<state id="676" st_id="676">

<operation id="3798" st_id="676" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1487 %acc3_46_3_i_i = fadd i32 %acc3_45_3_i_i, i32 %mul252_6_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_3_i_i"/></StgValue>
</operation>
</state>

<state id="677" st_id="677">

<operation id="3799" st_id="677" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1487 %acc3_46_3_i_i = fadd i32 %acc3_45_3_i_i, i32 %mul252_6_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_3_i_i"/></StgValue>
</operation>
</state>

<state id="678" st_id="678">

<operation id="3800" st_id="678" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1487 %acc3_46_3_i_i = fadd i32 %acc3_45_3_i_i, i32 %mul252_6_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_3_i_i"/></StgValue>
</operation>
</state>

<state id="679" st_id="679">

<operation id="3801" st_id="679" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1491 %acc3_47_3_i_i = fadd i32 %acc3_46_3_i_i, i32 %mul252_6_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_3_i_i"/></StgValue>
</operation>
</state>

<state id="680" st_id="680">

<operation id="3802" st_id="680" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1491 %acc3_47_3_i_i = fadd i32 %acc3_46_3_i_i, i32 %mul252_6_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_3_i_i"/></StgValue>
</operation>
</state>

<state id="681" st_id="681">

<operation id="3803" st_id="681" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1491 %acc3_47_3_i_i = fadd i32 %acc3_46_3_i_i, i32 %mul252_6_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_3_i_i"/></StgValue>
</operation>
</state>

<state id="682" st_id="682">

<operation id="3804" st_id="682" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1491 %acc3_47_3_i_i = fadd i32 %acc3_46_3_i_i, i32 %mul252_6_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_3_i_i"/></StgValue>
</operation>
</state>

<state id="683" st_id="683">

<operation id="3805" st_id="683" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1495 %acc3_48_3_i_i = fadd i32 %acc3_47_3_i_i, i32 %mul252_6_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_3_i_i"/></StgValue>
</operation>
</state>

<state id="684" st_id="684">

<operation id="3806" st_id="684" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1495 %acc3_48_3_i_i = fadd i32 %acc3_47_3_i_i, i32 %mul252_6_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_3_i_i"/></StgValue>
</operation>
</state>

<state id="685" st_id="685">

<operation id="3807" st_id="685" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1495 %acc3_48_3_i_i = fadd i32 %acc3_47_3_i_i, i32 %mul252_6_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_3_i_i"/></StgValue>
</operation>
</state>

<state id="686" st_id="686">

<operation id="3808" st_id="686" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1495 %acc3_48_3_i_i = fadd i32 %acc3_47_3_i_i, i32 %mul252_6_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_3_i_i"/></StgValue>
</operation>
</state>

<state id="687" st_id="687">

<operation id="3809" st_id="687" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1499 %acc3_44_4_i_i = fadd i32 %acc3_48_3_i_i, i32 %mul252_6_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_4_i_i"/></StgValue>
</operation>
</state>

<state id="688" st_id="688">

<operation id="3810" st_id="688" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1499 %acc3_44_4_i_i = fadd i32 %acc3_48_3_i_i, i32 %mul252_6_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_4_i_i"/></StgValue>
</operation>
</state>

<state id="689" st_id="689">

<operation id="3811" st_id="689" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1499 %acc3_44_4_i_i = fadd i32 %acc3_48_3_i_i, i32 %mul252_6_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_4_i_i"/></StgValue>
</operation>
</state>

<state id="690" st_id="690">

<operation id="3812" st_id="690" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1499 %acc3_44_4_i_i = fadd i32 %acc3_48_3_i_i, i32 %mul252_6_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_44_4_i_i"/></StgValue>
</operation>
</state>

<state id="691" st_id="691">

<operation id="3813" st_id="691" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1503 %acc3_45_4_i_i = fadd i32 %acc3_44_4_i_i, i32 %mul252_6_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_4_i_i"/></StgValue>
</operation>
</state>

<state id="692" st_id="692">

<operation id="3814" st_id="692" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1503 %acc3_45_4_i_i = fadd i32 %acc3_44_4_i_i, i32 %mul252_6_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_4_i_i"/></StgValue>
</operation>
</state>

<state id="693" st_id="693">

<operation id="3815" st_id="693" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1503 %acc3_45_4_i_i = fadd i32 %acc3_44_4_i_i, i32 %mul252_6_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_4_i_i"/></StgValue>
</operation>
</state>

<state id="694" st_id="694">

<operation id="3816" st_id="694" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1503 %acc3_45_4_i_i = fadd i32 %acc3_44_4_i_i, i32 %mul252_6_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_45_4_i_i"/></StgValue>
</operation>
</state>

<state id="695" st_id="695">

<operation id="3817" st_id="695" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1507 %acc3_46_4_i_i = fadd i32 %acc3_45_4_i_i, i32 %mul252_6_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_4_i_i"/></StgValue>
</operation>
</state>

<state id="696" st_id="696">

<operation id="3818" st_id="696" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1507 %acc3_46_4_i_i = fadd i32 %acc3_45_4_i_i, i32 %mul252_6_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_4_i_i"/></StgValue>
</operation>
</state>

<state id="697" st_id="697">

<operation id="3819" st_id="697" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1507 %acc3_46_4_i_i = fadd i32 %acc3_45_4_i_i, i32 %mul252_6_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_4_i_i"/></StgValue>
</operation>
</state>

<state id="698" st_id="698">

<operation id="3820" st_id="698" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1507 %acc3_46_4_i_i = fadd i32 %acc3_45_4_i_i, i32 %mul252_6_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_46_4_i_i"/></StgValue>
</operation>
</state>

<state id="699" st_id="699">

<operation id="3821" st_id="699" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1511 %acc3_47_4_i_i = fadd i32 %acc3_46_4_i_i, i32 %mul252_6_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_4_i_i"/></StgValue>
</operation>
</state>

<state id="700" st_id="700">

<operation id="3822" st_id="700" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1511 %acc3_47_4_i_i = fadd i32 %acc3_46_4_i_i, i32 %mul252_6_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_4_i_i"/></StgValue>
</operation>
</state>

<state id="701" st_id="701">

<operation id="3823" st_id="701" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1511 %acc3_47_4_i_i = fadd i32 %acc3_46_4_i_i, i32 %mul252_6_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_4_i_i"/></StgValue>
</operation>
</state>

<state id="702" st_id="702">

<operation id="3824" st_id="702" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1511 %acc3_47_4_i_i = fadd i32 %acc3_46_4_i_i, i32 %mul252_6_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_47_4_i_i"/></StgValue>
</operation>
</state>

<state id="703" st_id="703">

<operation id="3825" st_id="703" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1515 %acc3_48_4_i_i = fadd i32 %acc3_47_4_i_i, i32 %mul252_6_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_4_i_i"/></StgValue>
</operation>
</state>

<state id="704" st_id="704">

<operation id="3826" st_id="704" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1515 %acc3_48_4_i_i = fadd i32 %acc3_47_4_i_i, i32 %mul252_6_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_4_i_i"/></StgValue>
</operation>
</state>

<state id="705" st_id="705">

<operation id="3827" st_id="705" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1515 %acc3_48_4_i_i = fadd i32 %acc3_47_4_i_i, i32 %mul252_6_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_4_i_i"/></StgValue>
</operation>
</state>

<state id="706" st_id="706">

<operation id="3828" st_id="706" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1515 %acc3_48_4_i_i = fadd i32 %acc3_47_4_i_i, i32 %mul252_6_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_48_4_i_i"/></StgValue>
</operation>
</state>

<state id="707" st_id="707">

<operation id="3829" st_id="707" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1594 %acc3_51_i_i = fadd i32 %acc3_48_4_i_i, i32 %mul252_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_i_i"/></StgValue>
</operation>
</state>

<state id="708" st_id="708">

<operation id="3830" st_id="708" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1594 %acc3_51_i_i = fadd i32 %acc3_48_4_i_i, i32 %mul252_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_i_i"/></StgValue>
</operation>
</state>

<state id="709" st_id="709">

<operation id="3831" st_id="709" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1594 %acc3_51_i_i = fadd i32 %acc3_48_4_i_i, i32 %mul252_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_i_i"/></StgValue>
</operation>
</state>

<state id="710" st_id="710">

<operation id="3832" st_id="710" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1594 %acc3_51_i_i = fadd i32 %acc3_48_4_i_i, i32 %mul252_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_i_i"/></StgValue>
</operation>
</state>

<state id="711" st_id="711">

<operation id="3833" st_id="711" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1598 %acc3_52_i_i = fadd i32 %acc3_51_i_i, i32 %mul252_7_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_i_i"/></StgValue>
</operation>
</state>

<state id="712" st_id="712">

<operation id="3834" st_id="712" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1598 %acc3_52_i_i = fadd i32 %acc3_51_i_i, i32 %mul252_7_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_i_i"/></StgValue>
</operation>
</state>

<state id="713" st_id="713">

<operation id="3835" st_id="713" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1598 %acc3_52_i_i = fadd i32 %acc3_51_i_i, i32 %mul252_7_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_i_i"/></StgValue>
</operation>
</state>

<state id="714" st_id="714">

<operation id="3836" st_id="714" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1598 %acc3_52_i_i = fadd i32 %acc3_51_i_i, i32 %mul252_7_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_i_i"/></StgValue>
</operation>
</state>

<state id="715" st_id="715">

<operation id="3837" st_id="715" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1602 %acc3_53_i_i = fadd i32 %acc3_52_i_i, i32 %mul252_7_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_i_i"/></StgValue>
</operation>
</state>

<state id="716" st_id="716">

<operation id="3838" st_id="716" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1602 %acc3_53_i_i = fadd i32 %acc3_52_i_i, i32 %mul252_7_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_i_i"/></StgValue>
</operation>
</state>

<state id="717" st_id="717">

<operation id="3839" st_id="717" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1602 %acc3_53_i_i = fadd i32 %acc3_52_i_i, i32 %mul252_7_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_i_i"/></StgValue>
</operation>
</state>

<state id="718" st_id="718">

<operation id="3840" st_id="718" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1602 %acc3_53_i_i = fadd i32 %acc3_52_i_i, i32 %mul252_7_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_i_i"/></StgValue>
</operation>
</state>

<state id="719" st_id="719">

<operation id="3841" st_id="719" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1606 %acc3_54_i_i = fadd i32 %acc3_53_i_i, i32 %mul252_7_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_i_i"/></StgValue>
</operation>
</state>

<state id="720" st_id="720">

<operation id="3842" st_id="720" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1606 %acc3_54_i_i = fadd i32 %acc3_53_i_i, i32 %mul252_7_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_i_i"/></StgValue>
</operation>
</state>

<state id="721" st_id="721">

<operation id="3843" st_id="721" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1606 %acc3_54_i_i = fadd i32 %acc3_53_i_i, i32 %mul252_7_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_i_i"/></StgValue>
</operation>
</state>

<state id="722" st_id="722">

<operation id="3844" st_id="722" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1606 %acc3_54_i_i = fadd i32 %acc3_53_i_i, i32 %mul252_7_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_i_i"/></StgValue>
</operation>
</state>

<state id="723" st_id="723">

<operation id="3845" st_id="723" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1610 %acc3_55_i_i = fadd i32 %acc3_54_i_i, i32 %mul252_7_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_i_i"/></StgValue>
</operation>
</state>

<state id="724" st_id="724">

<operation id="3846" st_id="724" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1610 %acc3_55_i_i = fadd i32 %acc3_54_i_i, i32 %mul252_7_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_i_i"/></StgValue>
</operation>
</state>

<state id="725" st_id="725">

<operation id="3847" st_id="725" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1610 %acc3_55_i_i = fadd i32 %acc3_54_i_i, i32 %mul252_7_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_i_i"/></StgValue>
</operation>
</state>

<state id="726" st_id="726">

<operation id="3848" st_id="726" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1610 %acc3_55_i_i = fadd i32 %acc3_54_i_i, i32 %mul252_7_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_i_i"/></StgValue>
</operation>
</state>

<state id="727" st_id="727">

<operation id="3849" st_id="727" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1614 %acc3_51_1_i_i = fadd i32 %acc3_55_i_i, i32 %mul252_7_i_i_74

]]></Node>
<StgValue><ssdm name="acc3_51_1_i_i"/></StgValue>
</operation>
</state>

<state id="728" st_id="728">

<operation id="3850" st_id="728" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1614 %acc3_51_1_i_i = fadd i32 %acc3_55_i_i, i32 %mul252_7_i_i_74

]]></Node>
<StgValue><ssdm name="acc3_51_1_i_i"/></StgValue>
</operation>
</state>

<state id="729" st_id="729">

<operation id="3851" st_id="729" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1614 %acc3_51_1_i_i = fadd i32 %acc3_55_i_i, i32 %mul252_7_i_i_74

]]></Node>
<StgValue><ssdm name="acc3_51_1_i_i"/></StgValue>
</operation>
</state>

<state id="730" st_id="730">

<operation id="3852" st_id="730" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1614 %acc3_51_1_i_i = fadd i32 %acc3_55_i_i, i32 %mul252_7_i_i_74

]]></Node>
<StgValue><ssdm name="acc3_51_1_i_i"/></StgValue>
</operation>
</state>

<state id="731" st_id="731">

<operation id="3853" st_id="731" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1618 %acc3_52_1_i_i = fadd i32 %acc3_51_1_i_i, i32 %mul252_7_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_1_i_i"/></StgValue>
</operation>
</state>

<state id="732" st_id="732">

<operation id="3854" st_id="732" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1618 %acc3_52_1_i_i = fadd i32 %acc3_51_1_i_i, i32 %mul252_7_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_1_i_i"/></StgValue>
</operation>
</state>

<state id="733" st_id="733">

<operation id="3855" st_id="733" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1618 %acc3_52_1_i_i = fadd i32 %acc3_51_1_i_i, i32 %mul252_7_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_1_i_i"/></StgValue>
</operation>
</state>

<state id="734" st_id="734">

<operation id="3856" st_id="734" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1618 %acc3_52_1_i_i = fadd i32 %acc3_51_1_i_i, i32 %mul252_7_1_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_1_i_i"/></StgValue>
</operation>
</state>

<state id="735" st_id="735">

<operation id="3857" st_id="735" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1622 %acc3_53_1_i_i = fadd i32 %acc3_52_1_i_i, i32 %mul252_7_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_1_i_i"/></StgValue>
</operation>
</state>

<state id="736" st_id="736">

<operation id="3858" st_id="736" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1622 %acc3_53_1_i_i = fadd i32 %acc3_52_1_i_i, i32 %mul252_7_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_1_i_i"/></StgValue>
</operation>
</state>

<state id="737" st_id="737">

<operation id="3859" st_id="737" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1622 %acc3_53_1_i_i = fadd i32 %acc3_52_1_i_i, i32 %mul252_7_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_1_i_i"/></StgValue>
</operation>
</state>

<state id="738" st_id="738">

<operation id="3860" st_id="738" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1622 %acc3_53_1_i_i = fadd i32 %acc3_52_1_i_i, i32 %mul252_7_2_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_1_i_i"/></StgValue>
</operation>
</state>

<state id="739" st_id="739">

<operation id="3861" st_id="739" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1626 %acc3_54_1_i_i = fadd i32 %acc3_53_1_i_i, i32 %mul252_7_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_1_i_i"/></StgValue>
</operation>
</state>

<state id="740" st_id="740">

<operation id="3862" st_id="740" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1626 %acc3_54_1_i_i = fadd i32 %acc3_53_1_i_i, i32 %mul252_7_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_1_i_i"/></StgValue>
</operation>
</state>

<state id="741" st_id="741">

<operation id="3863" st_id="741" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1626 %acc3_54_1_i_i = fadd i32 %acc3_53_1_i_i, i32 %mul252_7_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_1_i_i"/></StgValue>
</operation>
</state>

<state id="742" st_id="742">

<operation id="3864" st_id="742" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1626 %acc3_54_1_i_i = fadd i32 %acc3_53_1_i_i, i32 %mul252_7_3_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_1_i_i"/></StgValue>
</operation>
</state>

<state id="743" st_id="743">

<operation id="3865" st_id="743" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1630 %acc3_55_1_i_i = fadd i32 %acc3_54_1_i_i, i32 %mul252_7_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_1_i_i"/></StgValue>
</operation>
</state>

<state id="744" st_id="744">

<operation id="3866" st_id="744" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1630 %acc3_55_1_i_i = fadd i32 %acc3_54_1_i_i, i32 %mul252_7_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_1_i_i"/></StgValue>
</operation>
</state>

<state id="745" st_id="745">

<operation id="3867" st_id="745" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1630 %acc3_55_1_i_i = fadd i32 %acc3_54_1_i_i, i32 %mul252_7_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_1_i_i"/></StgValue>
</operation>
</state>

<state id="746" st_id="746">

<operation id="3868" st_id="746" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1630 %acc3_55_1_i_i = fadd i32 %acc3_54_1_i_i, i32 %mul252_7_4_1_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_1_i_i"/></StgValue>
</operation>
</state>

<state id="747" st_id="747">

<operation id="3869" st_id="747" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1634 %acc3_51_2_i_i = fadd i32 %acc3_55_1_i_i, i32 %mul252_7_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_2_i_i"/></StgValue>
</operation>
</state>

<state id="748" st_id="748">

<operation id="3870" st_id="748" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1634 %acc3_51_2_i_i = fadd i32 %acc3_55_1_i_i, i32 %mul252_7_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_2_i_i"/></StgValue>
</operation>
</state>

<state id="749" st_id="749">

<operation id="3871" st_id="749" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1634 %acc3_51_2_i_i = fadd i32 %acc3_55_1_i_i, i32 %mul252_7_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_2_i_i"/></StgValue>
</operation>
</state>

<state id="750" st_id="750">

<operation id="3872" st_id="750" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1634 %acc3_51_2_i_i = fadd i32 %acc3_55_1_i_i, i32 %mul252_7_5_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_2_i_i"/></StgValue>
</operation>
</state>

<state id="751" st_id="751">

<operation id="3873" st_id="751" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1638 %acc3_52_2_i_i = fadd i32 %acc3_51_2_i_i, i32 %mul252_7_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_2_i_i"/></StgValue>
</operation>
</state>

<state id="752" st_id="752">

<operation id="3874" st_id="752" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1638 %acc3_52_2_i_i = fadd i32 %acc3_51_2_i_i, i32 %mul252_7_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_2_i_i"/></StgValue>
</operation>
</state>

<state id="753" st_id="753">

<operation id="3875" st_id="753" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1638 %acc3_52_2_i_i = fadd i32 %acc3_51_2_i_i, i32 %mul252_7_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_2_i_i"/></StgValue>
</operation>
</state>

<state id="754" st_id="754">

<operation id="3876" st_id="754" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1638 %acc3_52_2_i_i = fadd i32 %acc3_51_2_i_i, i32 %mul252_7_1_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_2_i_i"/></StgValue>
</operation>
</state>

<state id="755" st_id="755">

<operation id="3877" st_id="755" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1642 %acc3_53_2_i_i = fadd i32 %acc3_52_2_i_i, i32 %mul252_7_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_2_i_i"/></StgValue>
</operation>
</state>

<state id="756" st_id="756">

<operation id="3878" st_id="756" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1642 %acc3_53_2_i_i = fadd i32 %acc3_52_2_i_i, i32 %mul252_7_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_2_i_i"/></StgValue>
</operation>
</state>

<state id="757" st_id="757">

<operation id="3879" st_id="757" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1642 %acc3_53_2_i_i = fadd i32 %acc3_52_2_i_i, i32 %mul252_7_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_2_i_i"/></StgValue>
</operation>
</state>

<state id="758" st_id="758">

<operation id="3880" st_id="758" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1642 %acc3_53_2_i_i = fadd i32 %acc3_52_2_i_i, i32 %mul252_7_2_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_2_i_i"/></StgValue>
</operation>
</state>

<state id="759" st_id="759">

<operation id="3881" st_id="759" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1646 %acc3_54_2_i_i = fadd i32 %acc3_53_2_i_i, i32 %mul252_7_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_2_i_i"/></StgValue>
</operation>
</state>

<state id="760" st_id="760">

<operation id="3882" st_id="760" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1646 %acc3_54_2_i_i = fadd i32 %acc3_53_2_i_i, i32 %mul252_7_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_2_i_i"/></StgValue>
</operation>
</state>

<state id="761" st_id="761">

<operation id="3883" st_id="761" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1646 %acc3_54_2_i_i = fadd i32 %acc3_53_2_i_i, i32 %mul252_7_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_2_i_i"/></StgValue>
</operation>
</state>

<state id="762" st_id="762">

<operation id="3884" st_id="762" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1646 %acc3_54_2_i_i = fadd i32 %acc3_53_2_i_i, i32 %mul252_7_3_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_2_i_i"/></StgValue>
</operation>
</state>

<state id="763" st_id="763">

<operation id="3885" st_id="763" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1650 %acc3_55_2_i_i = fadd i32 %acc3_54_2_i_i, i32 %mul252_7_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_2_i_i"/></StgValue>
</operation>
</state>

<state id="764" st_id="764">

<operation id="3886" st_id="764" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1650 %acc3_55_2_i_i = fadd i32 %acc3_54_2_i_i, i32 %mul252_7_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_2_i_i"/></StgValue>
</operation>
</state>

<state id="765" st_id="765">

<operation id="3887" st_id="765" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1650 %acc3_55_2_i_i = fadd i32 %acc3_54_2_i_i, i32 %mul252_7_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_2_i_i"/></StgValue>
</operation>
</state>

<state id="766" st_id="766">

<operation id="3888" st_id="766" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1650 %acc3_55_2_i_i = fadd i32 %acc3_54_2_i_i, i32 %mul252_7_4_2_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_2_i_i"/></StgValue>
</operation>
</state>

<state id="767" st_id="767">

<operation id="3889" st_id="767" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1654 %acc3_51_3_i_i = fadd i32 %acc3_55_2_i_i, i32 %mul252_7_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_3_i_i"/></StgValue>
</operation>
</state>

<state id="768" st_id="768">

<operation id="3890" st_id="768" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1654 %acc3_51_3_i_i = fadd i32 %acc3_55_2_i_i, i32 %mul252_7_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_3_i_i"/></StgValue>
</operation>
</state>

<state id="769" st_id="769">

<operation id="3891" st_id="769" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1654 %acc3_51_3_i_i = fadd i32 %acc3_55_2_i_i, i32 %mul252_7_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_3_i_i"/></StgValue>
</operation>
</state>

<state id="770" st_id="770">

<operation id="3892" st_id="770" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1654 %acc3_51_3_i_i = fadd i32 %acc3_55_2_i_i, i32 %mul252_7_6_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_3_i_i"/></StgValue>
</operation>
</state>

<state id="771" st_id="771">

<operation id="3893" st_id="771" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1658 %acc3_52_3_i_i = fadd i32 %acc3_51_3_i_i, i32 %mul252_7_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_3_i_i"/></StgValue>
</operation>
</state>

<state id="772" st_id="772">

<operation id="3894" st_id="772" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1658 %acc3_52_3_i_i = fadd i32 %acc3_51_3_i_i, i32 %mul252_7_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_3_i_i"/></StgValue>
</operation>
</state>

<state id="773" st_id="773">

<operation id="3895" st_id="773" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1658 %acc3_52_3_i_i = fadd i32 %acc3_51_3_i_i, i32 %mul252_7_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_3_i_i"/></StgValue>
</operation>
</state>

<state id="774" st_id="774">

<operation id="3896" st_id="774" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1658 %acc3_52_3_i_i = fadd i32 %acc3_51_3_i_i, i32 %mul252_7_1_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_3_i_i"/></StgValue>
</operation>
</state>

<state id="775" st_id="775">

<operation id="3897" st_id="775" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1662 %acc3_53_3_i_i = fadd i32 %acc3_52_3_i_i, i32 %mul252_7_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_3_i_i"/></StgValue>
</operation>
</state>

<state id="776" st_id="776">

<operation id="3898" st_id="776" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1662 %acc3_53_3_i_i = fadd i32 %acc3_52_3_i_i, i32 %mul252_7_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_3_i_i"/></StgValue>
</operation>
</state>

<state id="777" st_id="777">

<operation id="3899" st_id="777" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1662 %acc3_53_3_i_i = fadd i32 %acc3_52_3_i_i, i32 %mul252_7_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_3_i_i"/></StgValue>
</operation>
</state>

<state id="778" st_id="778">

<operation id="3900" st_id="778" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1662 %acc3_53_3_i_i = fadd i32 %acc3_52_3_i_i, i32 %mul252_7_2_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_3_i_i"/></StgValue>
</operation>
</state>

<state id="779" st_id="779">

<operation id="3901" st_id="779" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1666 %acc3_54_3_i_i = fadd i32 %acc3_53_3_i_i, i32 %mul252_7_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_3_i_i"/></StgValue>
</operation>
</state>

<state id="780" st_id="780">

<operation id="3902" st_id="780" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1666 %acc3_54_3_i_i = fadd i32 %acc3_53_3_i_i, i32 %mul252_7_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_3_i_i"/></StgValue>
</operation>
</state>

<state id="781" st_id="781">

<operation id="3903" st_id="781" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1666 %acc3_54_3_i_i = fadd i32 %acc3_53_3_i_i, i32 %mul252_7_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_3_i_i"/></StgValue>
</operation>
</state>

<state id="782" st_id="782">

<operation id="3904" st_id="782" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1666 %acc3_54_3_i_i = fadd i32 %acc3_53_3_i_i, i32 %mul252_7_3_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_3_i_i"/></StgValue>
</operation>
</state>

<state id="783" st_id="783">

<operation id="3905" st_id="783" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1670 %acc3_55_3_i_i = fadd i32 %acc3_54_3_i_i, i32 %mul252_7_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_3_i_i"/></StgValue>
</operation>
</state>

<state id="784" st_id="784">

<operation id="3906" st_id="784" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1670 %acc3_55_3_i_i = fadd i32 %acc3_54_3_i_i, i32 %mul252_7_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_3_i_i"/></StgValue>
</operation>
</state>

<state id="785" st_id="785">

<operation id="3907" st_id="785" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1670 %acc3_55_3_i_i = fadd i32 %acc3_54_3_i_i, i32 %mul252_7_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_3_i_i"/></StgValue>
</operation>
</state>

<state id="786" st_id="786">

<operation id="3908" st_id="786" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1670 %acc3_55_3_i_i = fadd i32 %acc3_54_3_i_i, i32 %mul252_7_4_3_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_3_i_i"/></StgValue>
</operation>
</state>

<state id="787" st_id="787">

<operation id="3909" st_id="787" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1674 %acc3_51_4_i_i = fadd i32 %acc3_55_3_i_i, i32 %mul252_7_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_4_i_i"/></StgValue>
</operation>
</state>

<state id="788" st_id="788">

<operation id="3910" st_id="788" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1674 %acc3_51_4_i_i = fadd i32 %acc3_55_3_i_i, i32 %mul252_7_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_4_i_i"/></StgValue>
</operation>
</state>

<state id="789" st_id="789">

<operation id="3911" st_id="789" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1674 %acc3_51_4_i_i = fadd i32 %acc3_55_3_i_i, i32 %mul252_7_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_4_i_i"/></StgValue>
</operation>
</state>

<state id="790" st_id="790">

<operation id="3912" st_id="790" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1674 %acc3_51_4_i_i = fadd i32 %acc3_55_3_i_i, i32 %mul252_7_7_i_i

]]></Node>
<StgValue><ssdm name="acc3_51_4_i_i"/></StgValue>
</operation>
</state>

<state id="791" st_id="791">

<operation id="3913" st_id="791" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1678 %acc3_52_4_i_i = fadd i32 %acc3_51_4_i_i, i32 %mul252_7_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_4_i_i"/></StgValue>
</operation>
</state>

<state id="792" st_id="792">

<operation id="3914" st_id="792" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1678 %acc3_52_4_i_i = fadd i32 %acc3_51_4_i_i, i32 %mul252_7_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_4_i_i"/></StgValue>
</operation>
</state>

<state id="793" st_id="793">

<operation id="3915" st_id="793" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1678 %acc3_52_4_i_i = fadd i32 %acc3_51_4_i_i, i32 %mul252_7_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_4_i_i"/></StgValue>
</operation>
</state>

<state id="794" st_id="794">

<operation id="3916" st_id="794" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1678 %acc3_52_4_i_i = fadd i32 %acc3_51_4_i_i, i32 %mul252_7_1_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_52_4_i_i"/></StgValue>
</operation>
</state>

<state id="795" st_id="795">

<operation id="3917" st_id="795" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1682 %acc3_53_4_i_i = fadd i32 %acc3_52_4_i_i, i32 %mul252_7_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_4_i_i"/></StgValue>
</operation>
</state>

<state id="796" st_id="796">

<operation id="3918" st_id="796" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1682 %acc3_53_4_i_i = fadd i32 %acc3_52_4_i_i, i32 %mul252_7_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_4_i_i"/></StgValue>
</operation>
</state>

<state id="797" st_id="797">

<operation id="3919" st_id="797" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1682 %acc3_53_4_i_i = fadd i32 %acc3_52_4_i_i, i32 %mul252_7_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_4_i_i"/></StgValue>
</operation>
</state>

<state id="798" st_id="798">

<operation id="3920" st_id="798" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1682 %acc3_53_4_i_i = fadd i32 %acc3_52_4_i_i, i32 %mul252_7_2_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_53_4_i_i"/></StgValue>
</operation>
</state>

<state id="799" st_id="799">

<operation id="3921" st_id="799" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1686 %acc3_54_4_i_i = fadd i32 %acc3_53_4_i_i, i32 %mul252_7_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_4_i_i"/></StgValue>
</operation>
</state>

<state id="800" st_id="800">

<operation id="3922" st_id="800" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1686 %acc3_54_4_i_i = fadd i32 %acc3_53_4_i_i, i32 %mul252_7_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_4_i_i"/></StgValue>
</operation>
</state>

<state id="801" st_id="801">

<operation id="3923" st_id="801" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1686 %acc3_54_4_i_i = fadd i32 %acc3_53_4_i_i, i32 %mul252_7_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_4_i_i"/></StgValue>
</operation>
</state>

<state id="802" st_id="802">

<operation id="3924" st_id="802" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1686 %acc3_54_4_i_i = fadd i32 %acc3_53_4_i_i, i32 %mul252_7_3_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_54_4_i_i"/></StgValue>
</operation>
</state>

<state id="803" st_id="803">

<operation id="3925" st_id="803" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1690 %acc3_55_4_i_i = fadd i32 %acc3_54_4_i_i, i32 %mul252_7_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_4_i_i"/></StgValue>
</operation>
</state>

<state id="804" st_id="804">

<operation id="3926" st_id="804" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1690 %acc3_55_4_i_i = fadd i32 %acc3_54_4_i_i, i32 %mul252_7_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_4_i_i"/></StgValue>
</operation>
</state>

<state id="805" st_id="805">

<operation id="3927" st_id="805" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1690 %acc3_55_4_i_i = fadd i32 %acc3_54_4_i_i, i32 %mul252_7_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_4_i_i"/></StgValue>
</operation>
</state>

<state id="806" st_id="806">

<operation id="3928" st_id="806" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1 %speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln192"/></StgValue>
</operation>

<operation id="3929" st_id="806" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:2 %specloopname_ln193 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln193"/></StgValue>
</operation>

<operation id="3930" st_id="806" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1690 %acc3_55_4_i_i = fadd i32 %acc3_54_4_i_i, i32 %mul252_7_4_4_i_i

]]></Node>
<StgValue><ssdm name="acc3_55_4_i_i"/></StgValue>
</operation>

<operation id="3931" st_id="806" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1693 %store_ln193 = store i32 %acc3_55_4_i_i, i32 %acc3_1

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="3932" st_id="806" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_195_15.split.i.i:1694 %br_ln193 = br void %VITIS_LOOP_195_15.i.i

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
