0.7
2020.2
Jun 10 2021
20:04:57
D:/vivado_project/lab6/lab6.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/vivado_project/lab6/lab6.srcs/sim_1/new/TestUART.v,1635778130,verilog,,,,TestUART,,,,,,,,
D:/vivado_project/lab6/lab6.srcs/sources_1/new/UART.v,1635777610,verilog,,D:/vivado_project/lab6/lab6.srcs/sim_1/new/TestUART.v,,BaudRateGen;UART;UART_RX;UART_TX,,,,,,,,
