
ubuntu-preinstalled/sg_prevent:     file format elf32-littlearm


Disassembly of section .init:

00000630 <.init>:
 630:	push	{r3, lr}
 634:	bl	a48 <abort@plt+0x350>
 638:	pop	{r3, pc}

Disassembly of section .plt:

0000063c <__cxa_finalize@plt-0x14>:
 63c:	push	{lr}		; (str lr, [sp, #-4]!)
 640:	ldr	lr, [pc, #4]	; 64c <__cxa_finalize@plt-0x4>
 644:	add	lr, pc, lr
 648:	ldr	pc, [lr, #8]!
 64c:	andeq	r1, r1, r4, asr #18

00000650 <__cxa_finalize@plt>:
 650:	add	ip, pc, #0, 12
 654:	add	ip, ip, #69632	; 0x11000
 658:	ldr	pc, [ip, #2372]!	; 0x944

0000065c <sg_cmds_close_device@plt>:
 65c:	add	ip, pc, #0, 12
 660:	add	ip, ip, #69632	; 0x11000
 664:	ldr	pc, [ip, #2364]!	; 0x93c

00000668 <__stack_chk_fail@plt>:
 668:	add	ip, pc, #0, 12
 66c:	add	ip, ip, #69632	; 0x11000
 670:	ldr	pc, [ip, #2356]!	; 0x934

00000674 <pr2serr@plt>:
 674:	add	ip, pc, #0, 12
 678:	add	ip, ip, #69632	; 0x11000
 67c:	ldr	pc, [ip, #2348]!	; 0x92c

00000680 <__libc_start_main@plt>:
 680:	add	ip, pc, #0, 12
 684:	add	ip, ip, #69632	; 0x11000
 688:	ldr	pc, [ip, #2340]!	; 0x924

0000068c <__gmon_start__@plt>:
 68c:	add	ip, pc, #0, 12
 690:	add	ip, ip, #69632	; 0x11000
 694:	ldr	pc, [ip, #2332]!	; 0x91c

00000698 <getopt_long@plt>:
 698:	add	ip, pc, #0, 12
 69c:	add	ip, ip, #69632	; 0x11000
 6a0:	ldr	pc, [ip, #2324]!	; 0x914

000006a4 <sg_if_can2stderr@plt>:
 6a4:	add	ip, pc, #0, 12
 6a8:	add	ip, ip, #69632	; 0x11000
 6ac:	ldr	pc, [ip, #2316]!	; 0x90c

000006b0 <sg_ll_prevent_allow@plt>:
 6b0:	add	ip, pc, #0, 12
 6b4:	add	ip, ip, #69632	; 0x11000
 6b8:	ldr	pc, [ip, #2308]!	; 0x904

000006bc <sg_convert_errno@plt>:
 6bc:	add	ip, pc, #0, 12
 6c0:	add	ip, ip, #69632	; 0x11000
 6c4:	ldr	pc, [ip, #2300]!	; 0x8fc

000006c8 <safe_strerror@plt>:
 6c8:	add	ip, pc, #0, 12
 6cc:	add	ip, ip, #69632	; 0x11000
 6d0:	ldr	pc, [ip, #2292]!	; 0x8f4

000006d4 <sg_get_category_sense_str@plt>:
 6d4:	add	ip, pc, #0, 12
 6d8:	add	ip, ip, #69632	; 0x11000
 6dc:	ldr	pc, [ip, #2284]!	; 0x8ec

000006e0 <sg_get_num@plt>:
 6e0:	add	ip, pc, #0, 12
 6e4:	add	ip, ip, #69632	; 0x11000
 6e8:	ldr	pc, [ip, #2276]!	; 0x8e4

000006ec <sg_cmds_open_device@plt>:
 6ec:	add	ip, pc, #0, 12
 6f0:	add	ip, ip, #69632	; 0x11000
 6f4:	ldr	pc, [ip, #2268]!	; 0x8dc

000006f8 <abort@plt>:
 6f8:	add	ip, pc, #0, 12
 6fc:	add	ip, ip, #69632	; 0x11000
 700:	ldr	pc, [ip, #2260]!	; 0x8d4

Disassembly of section .text:

00000704 <.text>:
 704:	svcmi	0x00f0e92d
 708:			; <UNDEFINED> instruction: 0x460eb09d
 70c:			; <UNDEFINED> instruction: 0xf04f49a0
 710:	andls	r3, r3, #-268435441	; 0xf000000f
 714:	ldrbtmi	r4, [r9], #-2719	; 0xfffff561
 718:	strls	r2, [r5], #-1024	; 0xfffffc00
 71c:			; <UNDEFINED> instruction: 0xf10d4b9e
 720:	stmpl	sl, {r3, r4, r9, fp}
 724:			; <UNDEFINED> instruction: 0xf8df4605
 728:	ldrbtmi	fp, [fp], #-628	; 0xfffffd8c
 72c:	andsls	r6, fp, #1179648	; 0x120000
 730:	andeq	pc, r0, #79	; 0x4f
 734:	ldrbtmi	r4, [fp], #2714	; 0xa9a
 738:	ldrbtmi	r4, [sl], #-1575	; 0xfffff9d9
 73c:	strtmi	r4, [r1], r0, lsr #13
 740:	ldrbmi	r9, [sl], -r4, lsl #4
 744:			; <UNDEFINED> instruction: 0x46284631
 748:	andge	pc, r0, sp, asr #17
 74c:			; <UNDEFINED> instruction: 0xf8cd9302
 750:			; <UNDEFINED> instruction: 0xf7ff9018
 754:	mcrrne	15, 10, lr, r3, cr2
 758:	ldmdacs	pc!, {r2, r4, r6, ip, lr, pc}	; <UNPREDICTABLE>
 75c:			; <UNDEFINED> instruction: 0xf1a0d04c
 760:			; <UNDEFINED> instruction: 0xf1bc0c56
 764:	ldmdale	r0!, {r5, r8, r9, sl, fp}
 768:			; <UNDEFINED> instruction: 0xf1bc9b02
 76c:	stmdale	ip!, {r5, r8, r9, sl, fp}
 770:			; <UNDEFINED> instruction: 0xf00ce8df
 774:	blcs	acb3cc <abort@plt+0xacacd4>
 778:	blcs	acb42c <abort@plt+0xacad34>
 77c:			; <UNDEFINED> instruction: 0x112b2b2b
 780:	blcs	acb434 <abort@plt+0xacad3c>
 784:	blcs	108b438 <abort@plt+0x108ad40>
 788:	blcs	acb43c <abort@plt+0xacad44>
 78c:	blcs	68b440 <abort@plt+0x68ad48>
 790:	blcs	acb444 <abort@plt+0xacad4c>
 794:			; <UNDEFINED> instruction: 0xf04f0016
 798:	ldrb	r0, [r2, r1, lsl #16]
 79c:	ldrb	r2, [r0, r1, lsl #14]
 7a0:	strcc	r2, [r1], #-513	; 0xfffffdff
 7a4:	strb	r9, [ip, r5, lsl #4]
 7a8:	bmi	1fa53b8 <abort@plt+0x1fa4cc0>
 7ac:	ldmpl	r9, {r2, r8, r9, fp, ip, pc}
 7b0:			; <UNDEFINED> instruction: 0xf7ff6808
 7b4:	blls	bc614 <abort@plt+0xbbf1c>
 7b8:	andls	r2, r3, r3, lsl #16
 7bc:	ldmdami	sl!, {r0, r6, r7, r8, fp, ip, lr, pc}^
 7c0:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
 7c4:	svc	0x0056f7ff
 7c8:	strmi	lr, [r1], -r9
 7cc:	strcs	r4, [r1, #-2167]	; 0xfffff789
 7d0:			; <UNDEFINED> instruction: 0xf7ff4478
 7d4:	ldmdami	r6!, {r4, r6, r8, r9, sl, fp, sp, lr, pc}^
 7d8:			; <UNDEFINED> instruction: 0xf7ff4478
 7dc:	bmi	1d7c514 <abort@plt+0x1d7be1c>
 7e0:	ldrbtmi	r4, [sl], #-2924	; 0xfffff494
 7e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 7e8:	subsmi	r9, sl, fp, lsl fp
 7ec:	sbchi	pc, lr, r0, asr #32
 7f0:	andslt	r4, sp, r8, lsr #12
 7f4:	svchi	0x00f0e8bd
 7f8:	strcs	r4, [r0, #-2159]	; 0xfffff791
 7fc:			; <UNDEFINED> instruction: 0xf7ff4478
 800:			; <UNDEFINED> instruction: 0xe7ecef3a
 804:	blmi	1b6701c <abort@plt+0x1b66924>
 808:	andge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
 80c:	ldrdcs	pc, [r0], -sl
 810:	blle	4112c0 <abort@plt+0x410bc8>
 814:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 818:	teqlt	fp, #5120	; 0x1400
 81c:	stmdami	r8!, {r0, r1, r2, r6, r8, r9, ip, sp, pc}^
 820:			; <UNDEFINED> instruction: 0xf7ff4478
 824:	stmdbmi	r7!, {r3, r5, r8, r9, sl, fp, sp, lr, pc}^
 828:	stmdami	r7!, {r8, sl, sp}^
 82c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
 830:	svc	0x0020f7ff
 834:	mrrcne	7, 13, lr, r3, cr3
 838:	eorls	pc, r2, r6, asr r8	; <UNPREDICTABLE>
 83c:			; <UNDEFINED> instruction: 0xf8ca42ab
 840:	ble	ffa4c848 <abort@plt+0xffa4c150>
 844:	ldrbtmi	r4, [ip], #-3169	; 0xfffff39f
 848:	eorne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
 84c:			; <UNDEFINED> instruction: 0xf7ff4620
 850:			; <UNDEFINED> instruction: 0xf8daef12
 854:	movwcc	r3, #4096	; 0x1000
 858:	andcc	pc, r0, sl, asr #17
 85c:	blle	ffcd1310 <abort@plt+0xffcd0c18>
 860:	strcs	r4, [r1, #-2139]	; 0xfffff7a5
 864:			; <UNDEFINED> instruction: 0xf7ff4478
 868:	ldr	lr, [r8, r6, lsl #30]!
 86c:	bicsle	r2, sl, r0, lsl #30
 870:	svceq	0x0000f1b9
 874:	blls	f4a44 <abort@plt+0xf434c>
 878:	svceq	0x00db43db
 87c:			; <UNDEFINED> instruction: 0xf1b8b363
 880:	cmnle	r1, r0, lsl #30
 884:	ldrmi	r9, [sl], -r3, lsl #22
 888:	svclt	0x00083201
 88c:	movwls	r2, #13057	; 0x3301
 890:	tstcs	r0, r2, lsr #12
 894:			; <UNDEFINED> instruction: 0xf7ff4648
 898:	cdpne	15, 0, cr14, cr6, cr10, {1}
 89c:	stmdbls	r3, {r0, r5, r8, r9, fp, ip, lr, pc}
 8a0:	andcs	r4, r1, #36700160	; 0x2300000
 8a4:	svc	0x0004f7ff
 8a8:	bllt	14120c4 <abort@plt+0x14119cc>
 8ac:			; <UNDEFINED> instruction: 0xf7ff4630
 8b0:	stmdacs	r0, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
 8b4:			; <UNDEFINED> instruction: 0x2c00db5c
 8b8:	stmdami	r6, {r0, r4, r7, r8, ip, lr, pc}^
 8bc:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
 8c0:	mrc	7, 7, APSR_nzcv, cr0, cr15, {7}
 8c4:	orrle	r2, sl, r0, lsl #16
 8c8:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
 8cc:	mrc	7, 6, APSR_nzcv, cr2, cr15, {7}
 8d0:	svclt	0x00b82d00
 8d4:	str	r2, [r2, r3, ror #10]
 8d8:	svceq	0x0000f1b8
 8dc:	movwls	sp, #12498	; 0x30d2
 8e0:	rsbsmi	lr, r6, #56098816	; 0x3580000
 8e4:			; <UNDEFINED> instruction: 0x4630bb34
 8e8:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 8ec:	stccs	6, cr4, [r0], {5}
 8f0:	ldmdami	sl!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
 8f4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
 8f8:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
 8fc:	mvnle	r2, r0, lsl #16
 900:	svcge	0x0007e7e2
 904:	cmpcs	r0, r3, lsr #12
 908:			; <UNDEFINED> instruction: 0xf7ff463a
 90c:	ldmdami	r4!, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
 910:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
 914:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 918:			; <UNDEFINED> instruction: 0xf7ff4630
 91c:	stmdacs	r0, {r5, r7, r9, sl, fp, sp, lr, pc}
 920:	submi	sp, r0, #937984	; 0xe5000
 924:	mrc	7, 6, APSR_nzcv, cr0, cr15, {7}
 928:	stmdami	lr!, {r0, r9, sl, lr}
 92c:			; <UNDEFINED> instruction: 0xf7ff4478
 930:	ldrb	lr, [ip, r2, lsr #29]
 934:			; <UNDEFINED> instruction: 0xf7ff4630
 938:	strbmi	lr, [r9], -r8, asr #29
 93c:	stmdami	sl!, {r1, r9, sl, lr}
 940:			; <UNDEFINED> instruction: 0xf7ff4478
 944:	bfi	lr, r8, (invalid: 29:14)
 948:	ldrcs	r4, [pc, #-2088]	; 128 <__cxa_finalize@plt-0x528>
 94c:			; <UNDEFINED> instruction: 0xf7ff4478
 950:	stmdami	r7!, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
 954:			; <UNDEFINED> instruction: 0xf7ff4478
 958:	strb	lr, [r0, -lr, lsl #29]
 95c:	strcs	r4, [r1, #-2085]	; 0xfffff7db
 960:			; <UNDEFINED> instruction: 0xf7ff4478
 964:	stmdami	r4!, {r3, r7, r9, sl, fp, sp, lr, pc}
 968:			; <UNDEFINED> instruction: 0xf7ff4478
 96c:	ldr	lr, [r6, -r4, lsl #29]!
 970:	strtmi	r4, [r8], -r5, asr #4
 974:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 978:	stmdami	r0!, {r0, r9, sl, lr}
 97c:			; <UNDEFINED> instruction: 0xf7ff4478
 980:			; <UNDEFINED> instruction: 0x4628ee7a
 984:	mrc	7, 4, APSR_nzcv, cr10, cr15, {7}
 988:	ldr	r4, [r0, r5, lsl #12]!
 98c:	mcr	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 990:	andeq	r1, r1, r6, ror r8
 994:	andeq	r0, r0, r4, asr r0
 998:	ldrdeq	r1, [r1], -sl
 99c:	andeq	r0, r0, r6, lsr #8
 9a0:	andeq	r1, r1, r2, asr r8
 9a4:	andeq	r0, r0, ip, rrx
 9a8:	ldrdeq	r0, [r0], -r6
 9ac:	andeq	r0, r0, r8, ror #11
 9b0:	andeq	r0, r0, ip, lsl #7
 9b4:	andeq	r1, r1, sl, lsr #15
 9b8:	andeq	r0, r0, r8, ror #6
 9bc:	andeq	r0, r0, r8, asr r0
 9c0:	ldrdeq	r0, [r0], -ip
 9c4:	andeq	r0, r0, r4, lsl #12
 9c8:	andeq	r0, r0, r2, lsl r6
 9cc:	muleq	r0, r6, r5
 9d0:	andeq	r0, r0, r0, lsl #6
 9d4:	andeq	r0, r0, r6, lsr #12
 9d8:	andeq	r0, r0, lr, lsr #12
 9dc:	andeq	r0, r0, lr, ror #11
 9e0:	andeq	r0, r0, lr, lsr #11
 9e4:	andeq	r0, r0, r4, lsl r6
 9e8:	andeq	r0, r0, r0, ror #10
 9ec:	andeq	r0, r0, r8, lsr #10
 9f0:	andeq	r0, r0, r0, lsl r2
 9f4:	strdeq	r0, [r0], -ip
 9f8:	strdeq	r0, [r0], -ip
 9fc:	andeq	r0, r0, r4, asr #11
 a00:	bleq	3cb44 <abort@plt+0x3c44c>
 a04:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 a08:	strbtmi	fp, [sl], -r2, lsl #24
 a0c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 a10:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 a14:	ldrmi	sl, [sl], #776	; 0x308
 a18:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 a1c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 a20:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 a24:			; <UNDEFINED> instruction: 0xf85a4b06
 a28:	stmdami	r6, {r0, r1, ip, sp}
 a2c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 a30:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 a34:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 a38:	andeq	r1, r1, r8, asr r5
 a3c:	andeq	r0, r0, r8, asr #32
 a40:	andeq	r0, r0, r0, rrx
 a44:	andeq	r0, r0, r4, rrx
 a48:	ldr	r3, [pc, #20]	; a64 <abort@plt+0x36c>
 a4c:	ldr	r2, [pc, #20]	; a68 <abort@plt+0x370>
 a50:	add	r3, pc, r3
 a54:	ldr	r2, [r3, r2]
 a58:	cmp	r2, #0
 a5c:	bxeq	lr
 a60:	b	68c <__gmon_start__@plt>
 a64:	andeq	r1, r1, r8, lsr r5
 a68:	andeq	r0, r0, ip, asr r0
 a6c:	blmi	1d2a8c <abort@plt+0x1d2394>
 a70:	bmi	1d1c58 <abort@plt+0x1d1560>
 a74:	addmi	r4, r3, #2063597568	; 0x7b000000
 a78:	andle	r4, r3, sl, ror r4
 a7c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 a80:	ldrmi	fp, [r8, -r3, lsl #2]
 a84:	svclt	0x00004770
 a88:	strdeq	r1, [r1], -r4
 a8c:	strdeq	r1, [r1], -r0
 a90:	andeq	r1, r1, r4, lsl r5
 a94:	andeq	r0, r0, r0, asr r0
 a98:	stmdbmi	r9, {r3, fp, lr}
 a9c:	bmi	251c84 <abort@plt+0x25158c>
 aa0:	bne	251c8c <abort@plt+0x251594>
 aa4:	svceq	0x00cb447a
 aa8:			; <UNDEFINED> instruction: 0x01a1eb03
 aac:	andle	r1, r3, r9, asr #32
 ab0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 ab4:	ldrmi	fp, [r8, -r3, lsl #2]
 ab8:	svclt	0x00004770
 abc:	andeq	r1, r1, r8, asr #11
 ac0:	andeq	r1, r1, r4, asr #11
 ac4:	andeq	r1, r1, r8, ror #9
 ac8:	andeq	r0, r0, r8, rrx
 acc:	blmi	2adef4 <abort@plt+0x2ad7fc>
 ad0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 ad4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 ad8:	blmi	26f08c <abort@plt+0x26e994>
 adc:	ldrdlt	r5, [r3, -r3]!
 ae0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 ae4:			; <UNDEFINED> instruction: 0xf7ff6818
 ae8:			; <UNDEFINED> instruction: 0xf7ffedb4
 aec:	blmi	1c09f0 <abort@plt+0x1c02f8>
 af0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 af4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 af8:	muleq	r1, r2, r5
 afc:			; <UNDEFINED> instruction: 0x000114b8
 b00:	andeq	r0, r0, ip, asr #32
 b04:	andeq	r1, r1, lr, lsl r5
 b08:	andeq	r1, r1, r2, ror r5
 b0c:	svclt	0x0000e7c4
 b10:	mvnsmi	lr, #737280	; 0xb4000
 b14:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 b18:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 b1c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 b20:	stc	7, cr15, [r6, #1020]	; 0x3fc
 b24:	blne	1d91d20 <abort@plt+0x1d91628>
 b28:	strhle	r1, [sl], -r6
 b2c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 b30:	svccc	0x0004f855
 b34:	strbmi	r3, [sl], -r1, lsl #8
 b38:	ldrtmi	r4, [r8], -r1, asr #12
 b3c:	adcmi	r4, r6, #152, 14	; 0x2600000
 b40:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 b44:	svclt	0x000083f8
 b48:	andeq	r1, r1, r2, ror #6
 b4c:	andeq	r1, r1, r8, asr r3
 b50:	svclt	0x00004770

Disassembly of section .fini:

00000b54 <.fini>:
 b54:	push	{r3, lr}
 b58:	pop	{r3, pc}
