

================================================================
== Vitis HLS Report for 'from_mont_1'
================================================================
* Date:           Tue May 20 14:34:35 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.295 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      407|      667|  4.070 us|  6.670 us|  407|  667|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%borrow_loc = alloca i32 1"   --->   Operation 11 'alloca' 'borrow_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp = alloca i32 1" [src/fpx.c:60->src/fpx.c:43]   --->   Operation 12 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @from_mont.1_Pipeline_1, i64 %temp"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 4.95>
ST_2 : Operation 14 [1/2] (4.95ns)   --->   "%call_ln0 = call void @from_mont.1_Pipeline_1, i64 %temp"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln62 = call void @mp_mul.140, i64 %ma, i64 %temp, i64 %one" [src/fpx.c:62->src/fpx.c:43]   --->   Operation 15 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 16 [1/2] (1.73ns)   --->   "%call_ln62 = call void @mp_mul.140, i64 %ma, i64 %temp, i64 %one" [src/fpx.c:62->src/fpx.c:43]   --->   Operation 16 'call' 'call_ln62' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln63 = call void @rdc_mont.3, i64 %temp, i64 %t_i, i64 %p503p1_1" [src/fpx.c:63->src/fpx.c:43]   --->   Operation 17 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln63 = call void @rdc_mont.3, i64 %temp, i64 %t_i, i64 %p503p1_1" [src/fpx.c:63->src/fpx.c:43]   --->   Operation 18 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @from_mont.1_Pipeline_VITIS_LOOP_91_1, i64 %t_i, i1 %borrow_loc, i64 %p503_1"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @from_mont.1_Pipeline_VITIS_LOOP_91_1, i64 %t_i, i1 %borrow_loc, i64 %p503_1"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 21 [1/1] (0.00ns)   --->   "%borrow_loc_load = load i1 %borrow_loc"   --->   Operation 21 'load' 'borrow_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 22 [2/2] (0.99ns)   --->   "%call_ln0 = call void @from_mont.1_Pipeline_VITIS_LOOP_97_2, i64 %t_i, i1 %borrow_loc_load, i64 %p503_1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @from_mont.1_Pipeline_VITIS_LOOP_97_2, i64 %t_i, i1 %borrow_loc_load, i64 %p503_1"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [src/fpx.c:45]   --->   Operation 24 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 4.956ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'from_mont.1_Pipeline_1' [8]  (4.956 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 1.735ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln62', src/fpx.c:62->src/fpx.c:43) to 'mp_mul.140' [9]  (1.735 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.993ns
The critical path consists of the following:
	'load' operation 1 bit ('borrow_loc_load') on local variable 'borrow_loc' [12]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'from_mont.1_Pipeline_VITIS_LOOP_97_2' [13]  (0.993 ns)

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
