REGISTER,FF,03,98,81,03

//GIP_1

REGISTER,01,01,00
REGISTER,02,01,00
REGISTER,03,01,53        //STVA=STV2_4
REGISTER,04,01,D3        //STVB=STV1_3
REGISTER,05,01,00       
REGISTER,06,01,0D        //STVA_Rise
REGISTER,07,01,08        //STVB_Rise
REGISTER,08,01,00       
REGISTER,09,01,00        
REGISTER,0a,01,00        
REGISTER,0b,01,00        
REGISTER,0c,01,00        
REGISTER,0d,01,00       
REGISTER,0e,01,00        
REGISTER,0f,01,28        //CLW1(ALR) Duty=45%
REGISTER,10,01,28        //CLW2(ARR) Duty=45%
REGISTER,11,01,00           
REGISTER,12,01,00        
REGISTER,13,01,00        //CLWX(ATF)
REGISTER,14,01,00
REGISTER,15,01,00      
REGISTER,16,01,00       
REGISTER,17,01,00       
REGISTER,18,01,00        
REGISTER,19,01,00
REGISTER,1a,01,00
REGISTER,1b,01,00   
REGISTER,1c,01,00
REGISTER,1d,01,00
REGISTER,1e,01,40        //CLKA 40自動反 C0手動反(X8參考CLKB)
REGISTER,1f,01,80        
REGISTER,20,01,06        //CLKA_Rise
REGISTER,21,01,01        //CLKA_Fall
REGISTER,22,01,00        
REGISTER,23,01,00       
REGISTER,24,01,00        
REGISTER,25,01,00       
REGISTER,26,01,00
REGISTER,27,01,00
REGISTER,28,01,33       //CLK Phase
REGISTER,29,01,33       //CLK overlap
REGISTER,2a,01,00  
REGISTER,2b,01,00
REGISTER,2c,01,00      
REGISTER,2d,01,00      
REGISTER,2e,01,00              
REGISTER,2f,01,00   
REGISTER,30,01,00
REGISTER,31,01,00
REGISTER,32,01,00     
REGISTER,33,01,00
REGISTER,34,01,03     //VDD1&2 overlap 0us      
REGISTER,35,01,00              
REGISTER,36,01,00
REGISTER,37,01,00       
REGISTER,38,01,96     //VDD1&2 toggle 2.5sec	
REGISTER,39,01,00
REGISTER,3a,01,00 
REGISTER,3b,01,00
REGISTER,3c,01,00
REGISTER,3d,01,00
REGISTER,3e,01,00
REGISTER,3f,01,00
REGISTER,40,01,00
REGISTER,41,01,00
REGISTER,42,01,00
REGISTER,43,01,00  
REGISTER,44,01,00


//GIP_2
REGISTER,50,01,00
REGISTER,51,01,23
REGISTER,52,01,45
REGISTER,53,01,67
REGISTER,54,01,89
REGISTER,55,01,AB
REGISTER,56,01,01
REGISTER,57,01,23
REGISTER,58,01,45
REGISTER,59,01,67
REGISTER,5a,01,89
REGISTER,5b,01,AB
REGISTER,5c,01,CD
REGISTER,5d,01,EF

//GIP_3
REGISTER,5e,01,00
REGISTER,5f,01,08     //FW_CGOUT_L[1]    STV3
REGISTER,60,01,08     //FW_CGOUT_L[2]    STV3
REGISTER,61,01,06     //FW_CGOUT_L[3]    STV4
REGISTER,62,01,06     //FW_CGOUT_L[4]    STV4
REGISTER,63,01,01     //FW_CGOUT_L[5]    VDS
REGISTER,64,01,01     //FW_CGOUT_L[6]    VDS
REGISTER,65,01,00     //FW_CGOUT_L[7]    VSD
REGISTER,66,01,00     //FW_CGOUT_L[8]    VSD
REGISTER,67,01,02     //FW_CGOUT_L[9]    
REGISTER,68,01,15     //FW_CGOUT_L[10]   VDD2
REGISTER,69,01,15     //FW_CGOUT_L[11]   VDD2 
REGISTER,6a,01,14     //FW_CGOUT_L[12]   VDD1
REGISTER,6b,01,14     //FW_CGOUT_L[13]   VDD1
REGISTER,6c,01,0D     //FW_CGOUT_L[14]   CLK8   
REGISTER,6d,01,0D     //FW_CGOUT_L[15]   CLK8
REGISTER,6e,01,0C     //FW_CGOUT_L[16]   CLK6    
REGISTER,6f,01,0C     //FW_CGOUT_L[17]   CLK6
REGISTER,70,01,0F     //FW_CGOUT_L[18]   CLK4
REGISTER,71,01,0F     //FW_CGOUT_L[19]   CLK4
REGISTER,72,01,0E     //FW_CGOUT_L[20]   CLK2
REGISTER,73,01,0E     //FW_CGOUT_L[21]   CLK2
REGISTER,74,01,02     //FW_CGOUT_L[22]   VGL
  
REGISTER,75,01,08     //BW_CGOUT_L[1]   
REGISTER,76,01,08     //BW_CGOUT_L[2]    
REGISTER,77,01,06     //BW_CGOUT_L[3]    
REGISTER,78,01,06     //BW_CGOUT_L[4]    
REGISTER,79,01,01     //BW_CGOUT_L[5]     
REGISTER,7a,01,01     //BW_CGOUT_L[6]     
REGISTER,7b,01,00     //BW_CGOUT_L[7]   
REGISTER,7c,01,00     //BW_CGOUT_L[8]    
REGISTER,7d,01,02     //BW_CGOUT_L[9]      
REGISTER,7e,01,15     //BW_CGOUT_L[10]
REGISTER,7f,01,15     //BW_CGOUT_L[11]    
REGISTER,80,01,14     //BW_CGOUT_L[12]   
REGISTER,81,01,14     //BW_CGOUT_L[13] 
REGISTER,82,01,0D     //BW_CGOUT_L[14]      
REGISTER,83,01,0D     //BW_CGOUT_L[15]   
REGISTER,84,01,0C     //BW_CGOUT_L[16]      
REGISTER,85,01,0C     //BW_CGOUT_L[17]
REGISTER,86,01,0F     //BW_CGOUT_L[18]
REGISTER,87,01,0F     //BW_CGOUT_L[19]
REGISTER,88,01,0E     //BW_CGOUT_L[20]   
REGISTER,89,01,0E     //BW_CGOUT_L[21]   
REGISTER,8A,01,02     //BW_CGOUT_L[22]   



//CMD_Page 4
REGISTER,FF,03,98,81,04

REGISTER,6E,01,2B           //VGH 15V
REGISTER,6F,01,37           //reg vcl + pumping ratio VGH=3x VGL=-3x
REGISTER,3A,01,A4           //POWER SAVING
REGISTER,8D,01,1A           //VGL -11V
REGISTER,87,01,BA           //ESD
REGISTER,B2,01,D1
REGISTER,88,01,0B
REGISTER,38,01,01      
REGISTER,39,01,00
REGISTER,B5,01,07           
REGISTER,31,01,75           
REGISTER,3B,01,98  			
			
//CMD_Page 1
REGISTER,FF,03,98,81,01
REGISTER,22,01,0A          //BGR, SS
REGISTER,31,01,00          //Column inversion
REGISTER,53,01,40          //VCOM1
REGISTER,55,01,40          //VCOM2 
REGISTER,50,01,99          //VREG1OUT 4.5V
REGISTER,51,01,94          //VREG2OUT -4.5V
REGISTER,60,01,10         //SDT 3.5us
REGISTER,62,01,20


//============Gamma START=============

//Pos Register
REGISTER,A0,01,00
REGISTER,A1,01,00
REGISTER,A2,01,15
REGISTER,A3,01,14
REGISTER,A4,01,1B
REGISTER,A5,01,2F
REGISTER,A6,01,25
REGISTER,A7,01,24
REGISTER,A8,01,80
REGISTER,A9,01,1F
REGISTER,AA,01,2C
REGISTER,AB,01,6C
REGISTER,AC,01,16
REGISTER,AD,01,14
REGISTER,AE,01,4D
REGISTER,AF,01,20
REGISTER,B0,01,29
REGISTER,B1,01,4F
REGISTER,B2,01,5F
REGISTER,B3,01,23



//Neg Register
REGISTER,C0,01,00
REGISTER,C1,01,2E
REGISTER,C2,01,3B
REGISTER,C3,01,15
REGISTER,C4,01,16
REGISTER,C5,01,28
REGISTER,C6,01,1A
REGISTER,C7,01,1C
REGISTER,C8,01,A7
REGISTER,C9,01,1B
REGISTER,CA,01,28
REGISTER,CB,01,92
REGISTER,CC,01,1F
REGISTER,CD,01,1C
REGISTER,CE,01,4B
REGISTER,CF,01,1F
REGISTER,D0,01,28
REGISTER,D1,01,4E
REGISTER,D2,01,5C
REGISTER,D3,01,23



//============ Gamma END===========			
			

//CMD_Page 0			
REGISTER,FF,03,98,81,00
REGISTER,11,01,00  
Delay,120
REGISTER,29,01,00
REGISTER,35,01,00
