---
permalink: /training-modules/uw-fpga/syllabus.html
layout: default
title: Course syllabus
---

<p style="text-align: justify;"><span style="color: #cc0000;"><strong>INSTITUTION NAME:</strong></span> University of Wisconsin&ndash;Madison</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>COURSE SUBJECT, NUMBER AND TITLE: </strong></span>TAC-HEP : FPGA training module&nbsp;</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>CREDITS:</strong></span> 3 credits equivalent</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>COURSE DESCRIPTION:</strong></span></p>
<p style="text-align: justify;">Introduction to FPGA programming. Overview of FPGA, design flow, introduction High-Level synthesis and its applications</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>REQUISITES:</strong></span></p>
<ul>
<li>Familiarity navigating through UNIX based OS. Familiarity with CLI. Elementary knowledge of C or C++.</li>
<li>Students need to set-up a Wisconsin computing account and have login access to cmstrigger02 machine with Xilinx Vivado tools. Students will be provided instructions for doing so prior to the start of the training.</li>
</ul>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>MEETING TIME AND LOCATION:</strong></span></p>
<p style="text-align: justify;"><span style="text-decoration: underline;"><strong>Zoom coordinates:&nbsp;</strong></span></p>
<p style="text-align: justify;"><a href="https://cern.zoom.us/j/64311841956?pwd=S7FybCBrWQUNV6qbGZ2rSDyEfA9aad.1" target="_blank" rel="noopener">https://cern.zoom.us/j/64311841956?pwd=S7FybCBrWQUNV6qbGZ2rSDyEfA9aad.1</a></p>
<p style="text-align: justify;">Meeting ID: 643 1184 1956</p>

<p style="text-align: justify;"><strong>FPGA Module</strong></p>
<p style="text-align: justify;">Lectures: Tuesdays and Thursday: 11:00 &ndash; 12:00 (CT), 12:00 &ndash; 13:00 (EST), 18:00 &ndash; 19:00 PM (CERN) via zoom</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>INSTRUCTIONAL MODALITY:</strong></span></p>
<p style="text-align: justify;">Virtual via zoom. There will be a combination of lectures and hands-on training.</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>OFFICE HOURS:</strong></span></p>
<ul>
<li>Office hours by appointment.&nbsp;</li>
<li>Slack channel to post questions and communicate with instructors :</li>
<ul>
<li><a href="https://uwmadisoncms.slack.com/archives/C08BBUTJ33J" target="_blank" rel="noopener">https://uwmadisoncms.slack.com/archives/C08BBUTJ33J</a></li>
</ul>
</ul>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>INSTRUCTOR CONTACT INFO:</strong></span></p>
<p style="text-align: justify;">Dr. Varun Sharma</p>
<p style="text-align: justify;"><a href="mailto:varun.sharma@cern.ch" target="_blank" rel="noopener">varun.sharma@cern.ch</a></p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>COURSE LEARNING OUTCOMES:</strong></span></p>
<p style="text-align: justify;">Develop an understanding of the differences between different hardware (CPUs / GPUs / FPGAs). Get familiar with their use cases in HEP and develop the ability to identify the ideal hardware accelerator for different HEP applications. Understand the role and capabilities of FPGAs and High Level Synthesis, and learn to write algorithms for hardware.</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>COURSE OVERVIEW:</strong></span></p>
<p style="text-align: justify;">REQUIRED TEXTBOOK, SOFTWARE AND OTHER COURSE MATERIALS:</p>
<ul>
<li>No required textbook</li>
<li>All softwares will be installed in the available machines</li>
</ul>
<p>HLS manual for reference:&nbsp; &nbsp; &nbsp; &nbsp; <a href="https://docs.amd.com/v/u/en-US/dh0090-vitis-hls-hub" target="_blank" rel="noopener">https://docs.amd.com/v/u/en-US/dh0090-vitis-hls-hub</a></p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>HOMEWORK AND OTHER ASSIGNMENTS:</strong></span></p>
<p style="text-align: justify;">Week 1-12: Weekly assignments&nbsp;</p>
<p style="text-align: justify;">Week 13-14: Project</p>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>GRADING:</strong></span></p>
<div>
<table>
<tbody>
<tr>
<td><strong>Weekly assignments&nbsp;</strong></td>
<td>50%</td>
</tr>
<tr>
<td><strong>Final project</strong></td>
<td>50%</td>
</tr>
</tbody>
</table>
</div>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>COURSE SCHEDULE/CALENDAR</strong></span></p>
<p style="text-align: justify;"><strong>Deadlines:</strong></p>
<ul>
<li>Two weeks from the assignment date&nbsp;</li>
</ul>
<p style="text-align: justify;"><span style="color: #cc0000;"><strong>TOPICS COVERED</strong></span></p>
<h4 style="text-align: justify;">Week 1</h4>
<ul>
<li>Introduction to FPGA and its architecture</li>
<li>Domain Specifica Accelerators</li>
</ul>

<h4 style="text-align: justify;">Week 2</h4>
<ul>
<li>LHC, CMS Level-1 Trigger, & FPGAs in HEP</li>
<li>FPGA Architecture & its sub-components</li>
</ul>
<h4 style="text-align: justify;">Week 3</h4>
<ul>
<li>FPGA Processing: Scheduling, Pipeling & DataFlow</li>
<li>Some concepts of hardware design: Clock Frequency, Latency & Pipelining</li>
<li>Introduction to Digital Gates</li>
</ul>
<h4 style="text-align: justify;">Week 4</h4>
<ul>
<li>Introduction to Hardware Description Languages: Verilog</li>
</ul>
<h4 style="text-align: justify;">Week 5</h4>
<ul>
<li>Introduction to High Level Synthesis (HLS) & its setup</li>
<li>First project using Vitis/Vivado HLS</li>
</ul>
<h4 style="text-align: justify;">Week 6</h4>
<ul>
<li>Review project outputs</li>
</ul>Data types, Arbitrary Precisions, & Introduction to HLS Pragmas
<h4 style="text-align: justify;">Week 7</h4>
<ul>
<li>Understanding HLS Pragma Interface with examples</li>
</ul>
<h4 style="text-align: justify;">Week 8</h4>
<ul>
<li>Understanding HLS Pragma Array_partition with examples</li>
<li>HLS Pragmas: Array_reshape and Pipeling</li>
</ul>
<h4 style="text-align: justify;">Week 9</h4>
<ul>
<li>HLS Pragmas: Dataflow, Allocation, and Latency</li>
<li>HLS Pragmas: Stable, Inline, Unroll</li>
</ul>
<h4 style="text-align: justify;">Week 10</h4>
<ul>
<li>Hands-on with Pragmas: Loop unrolling & Optimizations</li>
</ul>
<h4 style="text-align: justify;">Week 11</h4>
<ul>
<li>Overview of Machine Learning</li>
<li>Autoencoder, Data precision, model quantization, knowledge distillation</li>
</ul>
<h4 style="text-align: justify;">Week 12</h4>
<ul>
<li>Introduction to hls4ml and its tutorial (If time permits)</li>
</ul>
<h4 style="text-align: justify;">Week 13-14</h4>
<ul>
<li>Project</li>
</ul>

