Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 26 14:38:06 2023
| Host         : Benjamin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_SCPU_timing_summary_routed.rpt -pb top_SCPU_timing_summary_routed.pb -rpx top_SCPU_timing_summary_routed.rpx -warn_on_violation
| Design       : top_SCPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1427 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_PC/PC_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 1427 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[24]/Q (HIGH)

 There are 1427 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4156 pins that are not constrained for maximum delay. (HIGH)

 There are 8 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.207        0.000                      0                   32        0.262        0.000                      0                   32       49.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        95.207        0.000                      0                   32        0.262        0.000                      0                   32       49.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.207ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.978ns (41.227%)  route 2.820ns (58.772%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.622     5.225    U8_clk_div/clk
    SLICE_X53Y88         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456     5.681 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.054     6.734    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.830 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.766     8.596    U8_clk_div/S[0]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.118 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.460    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    U8_clk_div/clkdiv_reg[24]_i_1_n_3
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.022 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.022    U8_clk_div/clkdiv_reg[28]_i_1_n_9
    SLICE_X53Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.927    U8_clk_div/clk
    SLICE_X53Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                 95.207    

Slack (MET) :             95.228ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 1.957ns (40.969%)  route 2.820ns (59.031%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.622     5.225    U8_clk_div/clk
    SLICE_X53Y88         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456     5.681 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.054     6.734    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.830 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.766     8.596    U8_clk_div/S[0]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.118 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.460    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    U8_clk_div/clkdiv_reg[24]_i_1_n_3
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.001 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.001    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X53Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.927    U8_clk_div/clk
    SLICE_X53Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                 95.228    

Slack (MET) :             95.302ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 1.883ns (40.040%)  route 2.820ns (59.960%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.622     5.225    U8_clk_div/clk
    SLICE_X53Y88         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456     5.681 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.054     6.734    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.830 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.766     8.596    U8_clk_div/S[0]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.118 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.460    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    U8_clk_div/clkdiv_reg[24]_i_1_n_3
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.927 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.927    U8_clk_div/clkdiv_reg[28]_i_1_n_8
    SLICE_X53Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.927    U8_clk_div/clk
    SLICE_X53Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                 95.302    

Slack (MET) :             95.318ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.867ns (39.836%)  route 2.820ns (60.164%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.622     5.225    U8_clk_div/clk
    SLICE_X53Y88         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456     5.681 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.054     6.734    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.830 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.766     8.596    U8_clk_div/S[0]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.118 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.460    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.688    U8_clk_div/clkdiv_reg[24]_i_1_n_3
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.911 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.911    U8_clk_div/clkdiv_reg[28]_i_1_n_10
    SLICE_X53Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.927    U8_clk_div/clk
    SLICE_X53Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                 95.318    

Slack (MET) :             95.321ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 1.864ns (39.797%)  route 2.820ns (60.203%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.622     5.225    U8_clk_div/clk
    SLICE_X53Y88         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456     5.681 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.054     6.734    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.830 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.766     8.596    U8_clk_div/S[0]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.118 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.460    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.908 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.908    U8_clk_div/clkdiv_reg[24]_i_1_n_9
    SLICE_X53Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.927    U8_clk_div/clk
    SLICE_X53Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X53Y93         FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 95.321    

Slack (MET) :             95.342ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.843ns (39.526%)  route 2.820ns (60.474%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.622     5.225    U8_clk_div/clk
    SLICE_X53Y88         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456     5.681 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.054     6.734    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.830 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.766     8.596    U8_clk_div/S[0]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.118 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.460    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.887 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.887    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X53Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.927    U8_clk_div/clk
    SLICE_X53Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X53Y93         FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                 95.342    

Slack (MET) :             95.416ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.769ns (38.551%)  route 2.820ns (61.449%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.622     5.225    U8_clk_div/clk
    SLICE_X53Y88         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456     5.681 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.054     6.734    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.830 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.766     8.596    U8_clk_div/S[0]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.118 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.460    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.813 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.813    U8_clk_div/clkdiv_reg[24]_i_1_n_8
    SLICE_X53Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.927    U8_clk_div/clk
    SLICE_X53Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X53Y93         FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                 95.416    

Slack (MET) :             95.432ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.753ns (38.336%)  route 2.820ns (61.664%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.622     5.225    U8_clk_div/clk
    SLICE_X53Y88         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456     5.681 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.054     6.734    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.830 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.766     8.596    U8_clk_div/S[0]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.118 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.460    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.574    U8_clk_div/clkdiv_reg[20]_i_1_n_3
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.797 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.797    U8_clk_div/clkdiv_reg[24]_i_1_n_10
    SLICE_X53Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.927    U8_clk_div/clk
    SLICE_X53Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism              0.276   105.203    
                         clock uncertainty           -0.035   105.167    
    SLICE_X53Y93         FDCE (Setup_fdce_C_D)        0.062   105.229    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                 95.432    

Slack (MET) :             95.434ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.750ns (38.295%)  route 2.820ns (61.705%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.622     5.225    U8_clk_div/clk
    SLICE_X53Y88         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456     5.681 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.054     6.734    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.830 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.766     8.596    U8_clk_div/S[0]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.118 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.460    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.794 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.794    U8_clk_div/clkdiv_reg[20]_i_1_n_9
    SLICE_X53Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.503   104.926    U8_clk_div/clk
    SLICE_X53Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism              0.276   105.202    
                         clock uncertainty           -0.035   105.166    
    SLICE_X53Y92         FDCE (Setup_fdce_C_D)        0.062   105.228    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.228    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                 95.434    

Slack (MET) :             95.455ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.729ns (38.010%)  route 2.820ns (61.990%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.622     5.225    U8_clk_div/clk
    SLICE_X53Y88         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.456     5.681 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.054     6.734    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     6.830 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.766     8.596    U8_clk_div/S[0]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.118 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    U8_clk_div/clkdiv_reg[4]_i_1_n_3
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    U8_clk_div/clkdiv_reg[8]_i_1_n_3
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    U8_clk_div/clkdiv_reg[12]_i_1_n_3
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.460    U8_clk_div/clkdiv_reg[16]_i_1_n_3
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.773 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.773    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X53Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.503   104.926    U8_clk_div/clk
    SLICE_X53Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism              0.276   105.202    
                         clock uncertainty           -0.035   105.166    
    SLICE_X53Y92         FDCE (Setup_fdce_C_D)        0.062   105.228    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.228    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                 95.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    U8_clk_div/clk
    SLICE_X53Y89         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  U8_clk_div/clkdiv_reg[11]/Q
                         net (fo=3, routed)           0.118     1.740    U8_clk_div/point_in[10]
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  U8_clk_div/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    U8_clk_div/clkdiv_reg[8]_i_1_n_7
    SLICE_X53Y89         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X53Y89         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X53Y89         FDCE (Hold_fdce_C_D)         0.105     1.586    U8_clk_div/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.482    U8_clk_div/clk
    SLICE_X53Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U8_clk_div/clkdiv_reg[23]/Q
                         net (fo=3, routed)           0.118     1.741    U8_clk_div/point_in[22]
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    U8_clk_div/clkdiv_reg[20]_i_1_n_7
    SLICE_X53Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.998    U8_clk_div/clk
    SLICE_X53Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y92         FDCE (Hold_fdce_C_D)         0.105     1.587    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.480    U8_clk_div/clk
    SLICE_X53Y87         FDCE                                         r  U8_clk_div/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  U8_clk_div/clkdiv_reg[3]/Q
                         net (fo=3, routed)           0.120     1.742    U8_clk_div/point_in[3]
    SLICE_X53Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  U8_clk_div/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    U8_clk_div/clkdiv_reg[0]_i_1_n_7
    SLICE_X53Y87         FDCE                                         r  U8_clk_div/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.995    U8_clk_div/clk
    SLICE_X53Y87         FDCE                                         r  U8_clk_div/clkdiv_reg[3]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X53Y87         FDCE (Hold_fdce_C_D)         0.105     1.585    U8_clk_div/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X53Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[31]/Q
                         net (fo=3, routed)           0.120     1.745    U8_clk_div/point_in[30]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X53Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.999    U8_clk_div/clk
    SLICE_X53Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.481    U8_clk_div/clk
    SLICE_X53Y88         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.120     1.743    U8_clk_div/point_in[6]
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  U8_clk_div/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    U8_clk_div/clkdiv_reg[4]_i_1_n_7
    SLICE_X53Y88         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.997    U8_clk_div/clk
    SLICE_X53Y88         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X53Y88         FDCE (Hold_fdce_C_D)         0.105     1.586    U8_clk_div/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.482    U8_clk_div/clk
    SLICE_X53Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.120     1.744    U8_clk_div/point_in[18]
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  U8_clk_div/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    U8_clk_div/clkdiv_reg[16]_i_1_n_7
    SLICE_X53Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.998    U8_clk_div/clk
    SLICE_X53Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y91         FDCE (Hold_fdce_C_D)         0.105     1.587    U8_clk_div/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.482    U8_clk_div/clk
    SLICE_X53Y90         FDCE                                         r  U8_clk_div/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U8_clk_div/clkdiv_reg[12]/Q
                         net (fo=3, routed)           0.114     1.737    U8_clk_div/point_in[11]
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.852 r  U8_clk_div/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.852    U8_clk_div/clkdiv_reg[12]_i_1_n_10
    SLICE_X53Y90         FDCE                                         r  U8_clk_div/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.998    U8_clk_div/clk
    SLICE_X53Y90         FDCE                                         r  U8_clk_div/clkdiv_reg[12]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y90         FDCE (Hold_fdce_C_D)         0.105     1.587    U8_clk_div/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X53Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[27]/Q
                         net (fo=3, routed)           0.123     1.747    U8_clk_div/point_in[26]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X53Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.999    U8_clk_div/clk
    SLICE_X53Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y93         FDCE (Hold_fdce_C_D)         0.105     1.588    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.564     1.483    U8_clk_div/clk
    SLICE_X53Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U8_clk_div/clkdiv_reg[28]/Q
                         net (fo=3, routed)           0.117     1.742    U8_clk_div/point_in[27]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.857 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.857    U8_clk_div/clkdiv_reg[28]_i_1_n_10
    SLICE_X53Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.834     1.999    U8_clk_div/clk
    SLICE_X53Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.482    U8_clk_div/clk
    SLICE_X53Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U8_clk_div/clkdiv_reg[16]/Q
                         net (fo=3, routed)           0.117     1.741    U8_clk_div/point_in[15]
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.856 r  U8_clk_div/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.856    U8_clk_div/clkdiv_reg[16]_i_1_n_10
    SLICE_X53Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.998    U8_clk_div/clk
    SLICE_X53Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[16]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y91         FDCE (Hold_fdce_C_D)         0.105     1.587    U8_clk_div/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y14    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y14    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  U6_SSeg7/clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y87    U8_clk_div/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y89    U8_clk_div/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y89    U8_clk_div/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y90    U8_clk_div/clkdiv_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y90    U8_clk_div/clkdiv_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X53Y90    U8_clk_div/clkdiv_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y89    U8_clk_div/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y89    U8_clk_div/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y88    U8_clk_div/clkdiv_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y88    U8_clk_div/clkdiv_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y88    U8_clk_div/clkdiv_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y88    U8_clk_div/clkdiv_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y89    U8_clk_div/clkdiv_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y89    U8_clk_div/clkdiv_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y87    U6_SSeg7/LES_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X58Y87    U6_SSeg7/LES_data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y93    U8_clk_div/clkdiv_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y93    U8_clk_div/clkdiv_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y93    U8_clk_div/clkdiv_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y93    U8_clk_div/clkdiv_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y94    U8_clk_div/clkdiv_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y94    U8_clk_div/clkdiv_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y94    U8_clk_div/clkdiv_reg[30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y94    U8_clk_div/clkdiv_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y87    U8_clk_div/clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X53Y89    U8_clk_div/clkdiv_reg[10]/C



