<div id="pf81" class="pf w0 h0" data-page-no="81"><div class="pc pc81 w0 h0"><img class="bi xf y37f w2 h3a" alt="" src="bg81.png"/><div class="t m0 xf h8 y105 ff3 fs4 fc0 sc0 ls0 ws0">8.3.<span class="_ _1f"> </span>I/O<span class="_ _2"> </span>OPERA<span class="_ _9"></span>TIONS<span class="_ _2"> </span>ON<span class="_ _2"> </span>RISC-V</div><div class="t m0 x116 h9 y564 ff22 fs11 fc0 sc0 ls0 ws0">1<span class="_ _2a"> </span><span class="ff5 fs4">in<span class="_ _4"> </span>0x71,<span class="_ _18"> </span>%al</span></div><div class="t m0 xc h8 y129a ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _2"> </span>output<span class="_ _3"> </span>to<span class="_ _2"> </span>p<span class="_ _5"></span>ort<span class="_ _3"> </span>instruction,<span class="_ _3"> </span>or<span class="_ _2"> </span><span class="ff5">out</span>,<span class="_ _3"> </span>also<span class="_ _3"> </span>takes<span class="_ _6"> </span>tw<span class="_ _27"></span>o<span class="_ _3"> </span>op<span class="_ _5"></span>erands;<span class="_ _3"> </span>how<span class="_ _27"></span>ever,<span class="_ _2"> </span>the<span class="_ _2"> </span>ﬁrst<span class="_ _3"> </span>one<span class="_ _2"> </span>sp<span class="_ _5"></span>eciﬁes<span class="_ _3"> </span>the</div><div class="t m0 xf h8 y129b ff3 fs4 fc0 sc0 ls0 ws0">source<span class="_ _2"> </span>CPU<span class="_ _2"> </span>register<span class="_ _2"> </span>while<span class="_ _2"> </span>the<span class="_ _2"> </span>second<span class="_ _2"> </span>one<span class="_ _2"> </span>indicates<span class="_ _2"> </span>the<span class="_ _2"> </span>target<span class="_ _2"> </span>I/O<span class="_ _2"> </span>p<span class="_ _5"></span>ort.<span class="_ _7"> </span>The<span class="_ _2"> </span><span class="ff5">out<span class="_ _2"> </span></span>instruction<span class="_ _2"> </span>copies<span class="_ _2"> </span>the</div><div class="t m0 xf h8 y129c ff3 fs4 fc0 sc0 ls0 ws0">v<span class="_ _27"></span>alue<span class="_ _2"> </span>from<span class="_ _3"> </span>the<span class="_ _2"> </span>source<span class="_ _2"> </span>CPU<span class="_ _3"> </span>register<span class="_ _2"> </span>into<span class="_ _2"> </span>the<span class="_ _2"> </span>p<span class="_ _5"></span>eripheral<span class="_ _3"> </span>register,<span class="_ _2"> </span>or<span class="_ _3"> </span>internal<span class="_ _6"> </span>memory<span class="_ _3"> </span>w<span class="_ _1"></span>ord,<span class="_ _2"> </span>identiﬁed<span class="_ _2"> </span>b<span class="_ _1"></span>y</div><div class="t m0 xf h8 y129d ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _b"> </span>I/O<span class="_ _34"> </span>p<span class="_ _5"></span>ort<span class="_ _34"> </span>op<span class="_ _5"></span>erand.<span class="_ _39"> </span>The<span class="_ _b"> </span>following<span class="_ _b"> </span>co<span class="_ _5"></span>de<span class="_ _34"> </span>sho<span class="_ _1"></span>ws<span class="_ _b"> </span>an<span class="_ _34"> </span>example<span class="_ _34"> </span>in<span class="_ _34"> </span>whic<span class="_ _1"></span>h<span class="_ _b"> </span>the<span class="_ _34"> </span><span class="ff5">out<span class="_ _34"> </span></span>instruction<span class="_ _b"> </span>is<span class="_ _34"> </span>used<span class="_ _34"> </span>to</div><div class="t m0 xf h8 y129e ff3 fs4 fc0 sc0 ls0 ws0">write the 8-bit<span class="_ _a"> </span>v<span class="_ _27"></span>alue stored at the<span class="_ _a"> </span>CPU register <span class="ff5">al<span class="_ _8b"> </span></span>into<span class="_ _a"> </span>the p<span class="_ _5"></span>eripheral register (or<span class="_ _a"> </span>internal memory<span class="_ _a"> </span>word)</div><div class="t m0 xf h8 y129f ff3 fs4 fc0 sc0 ls0 ws0">iden<span class="_ _1"></span>tiﬁed<span class="_ _2"> </span>b<span class="_ _1"></span>y<span class="_ _2"> </span>the<span class="_ _6"> </span>I/O<span class="_ _3"> </span>port<span class="_ _2"> </span><span class="ff5">0x70</span>.</div><div class="t m0 x116 h9 y12a0 ff22 fs11 fc0 sc0 ls0 ws0">1<span class="_ _2a"> </span><span class="ff5 fs4">out<span class="_ _4"> </span>%al,<span class="_ _18"> </span>0x70</span></div><div class="t m0 xf hb y12a1 ff6 fs6 fc0 sc0 ls0 ws0">8.2.2<span class="_ _11"> </span>Memory-mapp<span class="_ _5"></span>ed<span class="_ _7"> </span>I/O</div><div class="t m0 xf h8 y12a2 ff7 fs4 fc0 sc0 ls0 ws0">The I/O<span class="_ _2"> </span>address<span class="_ _2"> </span>space<span class="_ _2"> </span>deﬁnes<span class="_ _2"> </span>the<span class="_ _2"> </span>set of<span class="_ _3"> </span>v<span class="_ _9"></span>alid<span class="_ _2"> </span>I/O<span class="_ _2"> </span>p<span class="_ _5"></span>ort<span class="_ _2"> </span>v<span class="_ _27"></span>alues<span class="ff3">.<span class="_ _34"> </span>F<span class="_ _9"></span>or<span class="_ _6"> </span>example, in<span class="_ _6"> </span>IA-32 ISAs,<span class="_ _6"> </span>the</span></div><div class="t m0 xf h8 y12a3 ff3 fs4 fc0 sc0 ls0 ws0">I/O<span class="_ _6"> </span>address<span class="_ _6"> </span>space<span class="_ _6"> </span>consists<span class="_ _6"> </span>of<span class="_ _6"> </span>2</div><div class="t m0 xe2 h12 y12a4 ffc fs7 fc0 sc0 ls0 ws0">16</div><div class="t m0 xc6 h8 y12a3 ff3 fs4 fc0 sc0 ls0 ws0">(64<span class="_ _6"> </span>KB)<span class="_ _6"> </span>individually<span class="_ _6"> </span>addressable<span class="_ _6"> </span>8-bit<span class="_ _6"> </span>I/O<span class="_ _6"> </span>p<span class="_ _5"></span>orts,<span class="_ _6"> </span>num<span class="_ _27"></span>b<span class="_ _5"></span>ered<span class="_ _6"> </span><span class="ff5">0<span class="_ _6"> </span></span>through</div><div class="t m0 xf h8 y12a5 ff5 fs4 fc0 sc0 ls0 ws0">0xFFFF<span class="_ _2"> </span><span class="ff3">[1].<span class="_ _4"> </span>In<span class="_ _3"> </span>the<span class="_ _2"> </span>Port-mapped<span class="_ _3"> </span>I/O<span class="_ _3"> </span>metho<span class="_ _5"></span>d,<span class="_ _3"> </span>the<span class="_ _3"> </span>I/O<span class="_ _3"> </span>address<span class="_ _2"> </span>space<span class="_ _3"> </span>is<span class="_ _3"> </span>distinct<span class="_ _3"> </span>from<span class="_ _3"> </span>the<span class="_ _3"> </span>main<span class="_ _2"> </span>memory</span></div><div class="t m0 xf h8 y3db ff3 fs4 fc0 sc0 ls0 ws0">address<span class="_ _3"> </span>space.<span class="_ _17"> </span>In<span class="_ _3"> </span>other<span class="_ _b"> </span>words,<span class="_ _3"> </span>a<span class="_ _b"> </span>main<span class="_ _b"> </span>memory<span class="_ _b"> </span>w<span class="_ _1"></span>ord<span class="_ _3"> </span>may<span class="_ _3"> </span>b<span class="_ _5"></span>e<span class="_ _b"> </span>asso<span class="_ _5"></span>ciated<span class="_ _b"> </span>with<span class="_ _3"> </span>a<span class="_ _b"> </span>memory<span class="_ _b"> </span>address<span class="_ _b"> </span>(<span class="ff8">e.g.</span>,</div><div class="t m0 xf h8 y3da ff5 fs4 fc0 sc0 ls0 ws0">0x70<span class="ff3">)<span class="_ _2"> </span>that<span class="_ _2"> </span>has<span class="_ _6"> </span>the<span class="_ _2"> </span>same<span class="_ _2"> </span>v<span class="_ _27"></span>alue<span class="_ _2"> </span>of<span class="_ _2"> </span>an<span class="_ _2"> </span>I/O<span class="_ _2"> </span>p<span class="_ _5"></span>ort<span class="_ _2"> </span>(<span class="ff8">e.g.</span>,<span class="_ _2"> </span><span class="ff5">0x70</span>)<span class="_ _2"> </span>that<span class="_ _2"> </span>is<span class="_ _2"> </span>mapp<span class="_ _5"></span>ed<span class="_ _2"> </span>to<span class="_ _2"> </span>a<span class="_ _2"> </span>p<span class="_ _5"></span>eripheral<span class="_ _2"> </span>register.</span></div><div class="t m0 xc h8 y3dd ff7 fs4 fc0 sc0 ls0 ws0">Memory-mapp<span class="_ _5"></span>ed<span class="_ _18"> </span>I/O<span class="_ _18"> </span>is<span class="_ _18"> </span>a<span class="_ _18"> </span>metho<span class="_ _5"></span>d<span class="_ _18"> </span>of<span class="_ _18"> </span>accessing<span class="_ _18"> </span>p<span class="_ _5"></span>eripheral’s<span class="_ _18"> </span>registers<span class="_ _18"> </span>and<span class="_ _18"> </span>their<span class="_ _4"> </span>in<span class="_ _27"></span>ter-</div><div class="t m0 xf h8 y12a6 ff7 fs4 fc0 sc0 ls0 ws0">nal<span class="_ _7"> </span>memories<span class="_ _24"> </span>that<span class="_ _24"> </span>emplo<span class="_ _1"></span>y<span class="_ _7"> </span>regular<span class="_ _24"> </span>memory<span class="_ _24"> </span>access<span class="_ _24"> </span>instructions<span class="ff3">.<span class="_ _d"> </span>In<span class="_ _b"> </span>the<span class="_ _34"> </span>memory-mapp<span class="_ _5"></span>ed<span class="_ _b"> </span>I/O</span></div><div class="t m0 xf h8 y12a7 ff3 fs4 fc0 sc0 ls0 ws0">metho<span class="_ _5"></span>d,<span class="_ _34"> </span>there<span class="_ _b"> </span>is<span class="_ _34"> </span>a<span class="_ _b"> </span>single<span class="_ _34"> </span>address<span class="_ _b"> </span>space,<span class="_ _7"> </span>and<span class="_ _b"> </span>some<span class="_ _34"> </span>subsets<span class="_ _b"> </span>of<span class="_ _34"> </span>this<span class="_ _b"> </span>space<span class="_ _34"> </span>are<span class="_ _b"> </span>mapp<span class="_ _5"></span>ed<span class="_ _34"> </span>to<span class="_ _b"> </span>main<span class="_ _34"> </span>memory</div><div class="t m0 xf h8 y12a8 ff3 fs4 fc0 sc0 ls0 ws0">w<span class="_ _1"></span>ords<span class="_ _2"> </span>while<span class="_ _2"> </span>others<span class="_ _3"> </span>are<span class="_ _2"> </span>mapp<span class="_ _5"></span>ed<span class="_ _3"> </span>to<span class="_ _2"> </span>p<span class="_ _5"></span>eripheral<span class="_ _2"> </span>registers<span class="_ _3"> </span>and<span class="_ _2"> </span>internal<span class="_ _2"> </span>memory<span class="_ _2"> </span>words.<span class="_ _7"> </span>In<span class="_ _3"> </span>this<span class="_ _2"> </span>context,<span class="_ _2"> </span>the</div><div class="t m0 xf h8 y12a9 ff3 fs4 fc0 sc0 ls0 ws0">same<span class="_ _6"> </span>instructions<span class="_ _6"> </span>that<span class="_ _2"> </span>read/write<span class="_ _6"> </span>data<span class="_ _2"> </span>from/to<span class="_ _6"> </span>the<span class="_ _2"> </span>main<span class="_ _6"> </span>memory<span class="_ _2"> </span>(<span class="ff8">e.g.</span>,<span class="_ _6"> </span>load<span class="_ _2"> </span>and<span class="_ _6"> </span>store<span class="_ _2"> </span>instructions)<span class="_ _6"> </span>are</div><div class="t m0 xf h8 y12aa ff3 fs4 fc0 sc0 ls0 ws0">used<span class="_ _b"> </span>to<span class="_ _34"> </span>read/write<span class="_ _b"> </span>data<span class="_ _34"> </span>from/to<span class="_ _b"> </span>p<span class="_ _5"></span>eripheral<span class="_ _34"> </span>registers<span class="_ _34"> </span>and<span class="_ _b"> </span>their<span class="_ _34"> </span>internal<span class="_ _b"> </span>memories.<span class="_ _d"> </span>The<span class="_ _b"> </span>address<span class="_ _34"> </span>is<span class="_ _34"> </span>the</div><div class="t m0 xf h8 y12ab ff3 fs4 fc0 sc0 ls0 ws0">information<span class="_ _b"> </span>that<span class="_ _34"> </span>deﬁnes<span class="_ _34"> </span>whether<span class="_ _b"> </span>a<span class="_ _34"> </span>main-memory<span class="_ _34"> </span>w<span class="_ _1"></span>ord<span class="_ _b"> </span>or<span class="_ _34"> </span>a<span class="_ _34"> </span>p<span class="_ _5"></span>eripheral<span class="_ _b"> </span>register<span class="_ _34"> </span>or<span class="_ _34"> </span>in<span class="_ _1"></span>ternal<span class="_ _b"> </span>memory<span class="_ _34"> </span>is</div><div class="t m0 xf h8 y12ac ff3 fs4 fc0 sc0 ls0 ws0">accessed.<span class="_ _4"> </span>Figure<span class="_ _3"> </span>8.4<span class="_ _3"> </span>sho<span class="_ _1"></span>ws<span class="_ _3"> </span>an<span class="_ _3"> </span>address<span class="_ _3"> </span>space<span class="_ _3"> </span>mapp<span class="_ _5"></span>ed<span class="_ _3"> </span>to<span class="_ _3"> </span>the<span class="_ _3"> </span>main<span class="_ _3"> </span>memory<span class="_ _3"> </span>and<span class="_ _3"> </span>multiple<span class="_ _2"> </span>p<span class="_ _5"></span>eripherals<span class="_ _3"> </span>on</div><div class="t m0 xf h8 y12ad ff3 fs4 fc0 sc0 ls0 ws0">a<span class="_ _3"> </span>real<span class="_ _3"> </span>computing<span class="_ _3"> </span>system</div><div class="t m0 x2c h12 y12ae ffc fs7 fc0 sc0 ls0 ws0">4</div><div class="t m0 x3b h8 y12ad ff3 fs4 fc0 sc0 ls0 ws0">.<span class="_ _4"> </span>Addresses<span class="_ _3"> </span><span class="ff5">0x70000000<span class="_ _3"> </span></span>to<span class="_ _3"> </span><span class="ff5">0x80000000<span class="_ _b"> </span></span>are<span class="_ _3"> </span>mapp<span class="_ _5"></span>ed<span class="_ _3"> </span>to<span class="_ _3"> </span>main<span class="_ _3"> </span>memory<span class="_ _3"> </span>words;</div><div class="t m0 xf h8 y12af ff3 fs4 fc0 sc0 ls0 ws0">hence,<span class="_ _2"> </span>load<span class="_ _2"> </span>and<span class="_ _3"> </span>store<span class="_ _2"> </span>op<span class="_ _5"></span>erations<span class="_ _2"> </span>on<span class="_ _3"> </span>these<span class="_ _2"> </span>addresses<span class="_ _2"> </span>cause<span class="_ _3"> </span>the<span class="_ _2"> </span>CPU<span class="_ _2"> </span>to<span class="_ _2"> </span>read<span class="_ _3"> </span>and<span class="_ _2"> </span>store<span class="_ _2"> </span>data<span class="_ _3"> </span>on<span class="_ _2"> </span>the<span class="_ _2"> </span>main</div><div class="t m0 xf h8 y12b0 ff3 fs4 fc0 sc0 ls0 ws0">memory.<span class="_ _34"> </span>On<span class="_ _6"> </span>the<span class="_ _6"> </span>other hand,<span class="_ _6"> </span>p<span class="_ _5"></span>erforming<span class="_ _6"> </span>a<span class="_ _6"> </span>load/store<span class="_ _38"> </span>op<span class="_ _5"></span>eration<span class="_ _6"> </span>on<span class="_ _6"> </span>address<span class="_ _6"> </span><span class="ff5">0x53F84000<span class="_ _38"> </span></span>causes<span class="_ _6"> </span>the<span class="_ _6"> </span>CPU</div><div class="t m0 xf h8 y12b1 ff3 fs4 fc0 sc0 ls0 ws0">to<span class="_ _2"> </span>read/write<span class="_ _2"> </span>data<span class="_ _6"> </span>from/to<span class="_ _2"> </span>a<span class="_ _2"> </span>register<span class="_ _2"> </span>on<span class="_ _2"> </span>the<span class="_ _2"> </span>GPIO<span class="_ _2"> </span>p<span class="_ _5"></span>eripheral.</div><div class="t m0 xf he y12b2 ff6 fs3 fc0 sc0 ls0 ws0">8.3<span class="_ _37"> </span>I/O<span class="_ _4"> </span>op<span class="_ _5"></span>erations<span class="_ _2a"> </span>on<span class="_ _4"> </span>RISC-V</div><div class="t m0 xf h8 y12b3 ff3 fs4 fc0 sc0 ls0 ws0">Input<span class="_ _a"> </span>and<span class="_ _a"> </span>output<span class="_ _a"> </span>op<span class="_ _5"></span>erations<span class="_ _a"> </span>on<span class="_ _a"> </span>RISC-V<span class="_ _a"> </span>ISAs, including<span class="_ _a"> </span>the<span class="_ _a"> </span>R<span class="_ _12"></span>V32I<span class="_ _a"> </span>ISA,<span class="_ _a"> </span>are<span class="_ _a"> </span>p<span class="_ _5"></span>erformed<span class="_ _a"> </span>using the<span class="_ _35"> </span>memory-</div><div class="t m0 xf h8 y12b4 ff3 fs4 fc0 sc0 ls0 ws0">mapp<span class="_ _5"></span>ed<span class="_ _3"> </span>I/O<span class="_ _b"> </span>metho<span class="_ _5"></span>d.<span class="_ _1c"> </span>Hence,<span class="_ _b"> </span>input<span class="_ _b"> </span>op<span class="_ _5"></span>erations<span class="_ _b"> </span>are<span class="_ _3"> </span>p<span class="_ _5"></span>erformed<span class="_ _b"> </span>by<span class="_ _3"> </span>executing<span class="_ _b"> </span>load<span class="_ _3"> </span>instructions<span class="_ _b"> </span>(<span class="ff8">e.g.</span>,<span class="_ _b"> </span><span class="ff5">lw</span>)</div><div class="t m0 xf h8 y12b5 ff3 fs4 fc0 sc0 ls0 ws0">while<span class="_ _3"> </span>output<span class="_ _3"> </span>op<span class="_ _5"></span>erations<span class="_ _3"> </span>are<span class="_ _3"> </span>p<span class="_ _5"></span>erformed<span class="_ _3"> </span>with<span class="_ _b"> </span>store<span class="_ _3"> </span>instructions<span class="_ _3"> </span>(<span class="ff8">e.g.</span>,<span class="_ _3"> </span><span class="ff5">sw</span>)<span class="_ _b"> </span>on<span class="_ _3"> </span>addresses<span class="_ _3"> </span>that<span class="_ _3"> </span>are<span class="_ _3"> </span>mapp<span class="_ _5"></span>ed</div><div class="t m0 xf h8 y12b6 ff3 fs4 fc0 sc0 ls0 ws0">to<span class="_ _2"> </span>p<span class="_ _5"></span>eripheral<span class="_ _6"> </span>registers<span class="_ _2"> </span>or<span class="_ _2"> </span>internal<span class="_ _6"> </span>memory<span class="_ _2"> </span>words.</div><div class="t m0 xc h8 y12b7 ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _9"></span>o<span class="_ _a"> </span>illustrate<span class="_ _a"> </span>I/O operations on<span class="_ _35"> </span>RISC-V, let<span class="_ _35"> </span>us consider<span class="_ _35"> </span>an elev<span class="_ _9"></span>ator<span class="_ _a"> </span>computing system<span class="_ _35"> </span>that con<span class="_ _27"></span>tains<span class="_ _a"> </span>an</div><div class="t m0 xf h8 y12b8 ff3 fs4 fc0 sc0 ls0 ws0">R<span class="_ _12"></span>V32I<span class="_ _6"> </span>CPU,<span class="_ _2"> </span>the<span class="_ _2"> </span>main<span class="_ _6"> </span>memory,<span class="_ _2"> </span>a<span class="_ _2"> </span>sev<span class="_ _1"></span>en-segmen<span class="_ _1"></span>t<span class="_ _6"> </span>display<span class="_ _12"></span>,<span class="_ _2"> </span>and<span class="_ _2"> </span>a<span class="_ _6"> </span>ﬂo<span class="_ _5"></span>or<span class="_ _2"> </span>sensor,<span class="_ _2"> </span>as<span class="_ _6"> </span>illustrated<span class="_ _2"> </span>in<span class="_ _2"> </span>Figure<span class="_ _6"> </span>8.5.</div><div class="t m0 xc h8 y12b9 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _34"> </span>seven-segmen<span class="_ _27"></span>t<span class="_ _7"> </span>display<span class="_ _34"> </span>is<span class="_ _34"> </span>controlled<span class="_ _34"> </span>by<span class="_ _34"> </span>a<span class="_ _7"> </span>displa<span class="_ _1"></span>y<span class="_ _34"> </span>controller,<span class="_ _7"> </span>as<span class="_ _7"> </span>discussed<span class="_ _7"> </span>in<span class="_ _34"> </span>previous<span class="_ _7"> </span>sections.</div><div class="t m0 xf h8 y12ba ff3 fs4 fc0 sc0 ls0 ws0">Nonetheless,<span class="_ _b"> </span>in<span class="_ _b"> </span>this<span class="_ _b"> </span>example,<span class="_ _b"> </span>the<span class="_ _b"> </span>control<span class="_ _3"> </span>register<span class="_ _b"> </span>is<span class="_ _b"> </span>mapp<span class="_ _5"></span>ed<span class="_ _b"> </span>to<span class="_ _b"> </span>address<span class="_ _b"> </span><span class="ff5">0x00000040</span>.<span class="_ _17"> </span>The<span class="_ _b"> </span>ﬂoor<span class="_ _b"> </span>sensor</div><div class="t m0 xf h8 y12bb ff3 fs4 fc0 sc0 ls0 ws0">detects<span class="_ _2"> </span>on<span class="_ _3"> </span>which<span class="_ _6"> </span>ﬂo<span class="_ _5"></span>or<span class="_ _3"> </span>the<span class="_ _3"> </span>elev<span class="_ _9"></span>ator<span class="_ _3"> </span>is<span class="_ _3"> </span>lo<span class="_ _5"></span>cated<span class="_ _2"> </span>while<span class="_ _3"> </span>the<span class="_ _2"> </span>ﬂo<span class="_ _5"></span>or<span class="_ _3"> </span>sensor<span class="_ _3"> </span>con<span class="_ _1"></span>troller<span class="_ _2"> </span>registers<span class="_ _3"> </span>this<span class="_ _2"> </span>information</div><div class="t m0 xf h8 y12bc ff3 fs4 fc0 sc0 ls0 ws0">on<span class="_ _6"> </span>the<span class="_ _6"> </span>data<span class="_ _2"> </span>register<span class="_ _6"> </span>(Data<span class="_ _6"> </span>Reg.),<span class="_ _2"> </span>an<span class="_ _6"> </span>8-bit<span class="_ _6"> </span>register<span class="_ _2"> </span>situated<span class="_ _6"> </span>in<span class="_ _6"> </span>the<span class="_ _2"> </span>ﬂo<span class="_ _5"></span>or<span class="_ _6"> </span>sensor<span class="_ _6"> </span>controller,<span class="_ _6"> </span>and<span class="_ _6"> </span>mapp<span class="_ _5"></span>ed<span class="_ _6"> </span>to</div><div class="t m0 xf h8 y12bd ff3 fs4 fc0 sc0 ls0 ws0">address <span class="ff5">0x00000080</span>.<span class="_ _b"> </span>F<span class="_ _9"></span>or example, if the elev<span class="_ _9"></span>ator is located on the<span class="_ _a"> </span>fourth ﬂo<span class="_ _5"></span>or, the ﬂoor sensor con<span class="_ _27"></span>troller</div><div class="t m0 xf h8 y12be ff3 fs4 fc0 sc0 ls0 ws0">stores<span class="_ _2"> </span>the<span class="_ _2"> </span>v<span class="_ _27"></span>alue<span class="_ _2"> </span>four<span class="_ _6"> </span>(<span class="ff5">0b00000100</span>)<span class="_ _2"> </span>on<span class="_ _2"> </span>the<span class="_ _2"> </span>data<span class="_ _2"> </span>register.</div><div class="t m0 xc h8 y12bf ff3 fs4 fc0 sc0 ls0 ws0">The following code<span class="_ _38"> </span>shows a routine<span class="_ _38"> </span>that<span class="_ _6"> </span>reads the elev<span class="_ _27"></span>ator<span class="_ _6"> </span>ﬂo<span class="_ _5"></span>or from the<span class="_ _38"> </span>ﬂo<span class="_ _5"></span>or<span class="_ _6"> </span>sensor controller (lines</div><div class="t m0 xf h8 y12c0 ff3 fs4 fc0 sc0 ls0 ws0">6<span class="_ _a"> </span>and 7), translates<span class="_ _a"> </span>the ﬂoor n<span class="_ _27"></span>umber in<span class="_ _27"></span>to a<span class="_ _a"> </span>conﬁguration b<span class="_ _27"></span>yte (lines<span class="_ _a"> </span>8<span class="_ _a"> </span>to 10), and<span class="_ _a"> </span>writes the<span class="_ _a"> </span>conﬁguration</div><div class="t m0 xf h8 y12c1 ff3 fs4 fc0 sc0 ls0 ws0">b<span class="_ _1"></span>yte<span class="_ _2"> </span>in<span class="_ _1"></span>to<span class="_ _2"> </span>the<span class="_ _6"> </span>display<span class="_ _6"> </span>controller<span class="_ _6"> </span>control<span class="_ _6"> </span>register<span class="_ _2"> </span>to<span class="_ _2"> </span>set<span class="_ _2"> </span>the<span class="_ _2"> </span>seven-segmen<span class="_ _27"></span>t<span class="_ _2"> </span>display<span class="_ _6"> </span>(lines<span class="_ _2"> </span>11<span class="_ _2"> </span>and<span class="_ _2"> </span>12).</div><div class="t m0 x2b h1e y12c2 fff fsd fc0 sc0 ls0 ws0">4</div><div class="t m0 xc h1f y441 ff10 fse fc0 sc0 ls0 ws0">This is the address<span class="_ _35"> </span>mapping emplo<span class="_ _1"></span>yed<span class="_ _35"> </span>on the F<span class="_ _9"></span>reescale i.MX53 platform.<span class="_ _2"> </span>The UAR<span class="_ _9"></span>T (Universal async<span class="_ _27"></span>hronous receiver-</div><div class="t m0 xf h1f y442 ff10 fse fc0 sc0 ls0 ws0">transmitter), the<span class="_ _35"> </span>GPT (General<span class="_ _35"> </span>Purpose Timer), the<span class="_ _35"> </span>GPIO (General-Purpose Input/Output), and<span class="_ _35"> </span>the<span class="_ _35"> </span>TZIC (T<span class="_ _9"></span>rusted-Zone</div><div class="t m0 xf h1f y103 ff10 fse fc0 sc0 ls0 ws0">Interrupt Controller)<span class="_ _38"> </span>are<span class="_ _38"> </span>p<span class="_ _5"></span>eripherals<span class="_ _8b"> </span>in<span class="_ _38"> </span>the<span class="_ _6"> </span>system.</div><div class="t m0 x2c h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">Prin<span class="_ _1"></span>ted<span class="_ _2"> </span>v<span class="_ _1"></span>ersion<span class="_ _2"> </span>a<span class="_ _1"></span>v<span class="_ _27"></span>ailable<span class="_ _2"> </span>for<span class="_ _6"> </span>purchase<span class="_ _6"> </span>at<span class="_ _2"> </span>Amazon.com</div><div class="t m0 x2d h8 y13b ff3 fs4 fc0 sc0 ls0 ws0">F<span class="_ _9"></span>ree<span class="_ _2"> </span>online<span class="_ _6"> </span>version<span class="_ _6"> </span>at<span class="_ _2"> </span><span class="ff5">http://riscv-<span class="_ _22"></span>programming.org</span></div><div class="t m0 x2e h8 y13c ff3 fs4 fc0 sc0 ls0 ws0">(Generated<span class="_ _2"> </span>on<span class="_ _2"> </span>Septem<span class="_ _1"></span>b<span class="_ _5"></span>er<span class="_ _6"> </span>17,<span class="_ _2"> </span>2025)</div><div class="t m0 x9c h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">116</div><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:101.539000px;bottom:674.094000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:168.501000px;bottom:662.692000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,552.649,null]'><div class="d m1" style="border-style:none;position:absolute;left:120.636000px;bottom:638.228000px;width:14.169000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:217.886000px;bottom:638.228000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,468.88,null]'><div class="d m1" style="border-style:none;position:absolute;left:482.167000px;bottom:547.023000px;width:18.597000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,552.649,null]'><div class="d m1" style="border-style:none;position:absolute;left:370.621000px;bottom:535.068000px;width:14.169000px;height:12.592000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf98" data-dest-detail='[152,"XYZ",72,602.679,null]'><div class="d m1" style="border-style:none;position:absolute;left:108.707000px;bottom:525.603000px;width:6.974000px;height:8.413000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,494.865,null]'><div class="d m1" style="border-style:none;position:absolute;left:461.966000px;bottom:523.112000px;width:62.306000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,494.865,null]'><div class="d m1" style="border-style:none;position:absolute;left:219.489000px;bottom:511.157000px;width:62.592000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,494.865,null]'><div class="d m1" style="border-style:none;position:absolute;left:461.470000px;bottom:463.890000px;width:62.802000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,494.865,null]'><div class="d m1" style="border-style:none;position:absolute;left:297.569000px;bottom:439.426000px;width:61.943000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf82" data-dest-detail='[130,"XYZ",72,739.005,null]'><div class="d m1" style="border-style:none;position:absolute;left:146.901000px;bottom:404.114000px;width:14.723000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,494.865,null]'><div class="d m1" style="border-style:none;position:absolute;left:337.190000px;bottom:404.114000px;width:62.367000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf81" data-dest-detail='[129,"XYZ",87.243,130.281,null]'><div class="d m1" style="border-style:none;position:absolute;left:178.674000px;bottom:392.159000px;width:6.462000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,494.865,null]'><div class="d m1" style="border-style:none;position:absolute;left:430.186000px;bottom:392.159000px;width:62.402000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:343.348000px;bottom:380.204000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,494.865,null]'><div class="d m1" style="border-style:none;position:absolute;left:500.694000px;bottom:380.204000px;width:23.578000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,494.865,null]'><div class="d m1" style="border-style:none;position:absolute;left:71.004000px;bottom:367.695000px;width:37.166000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,468.88,null]'><div class="d m1" style="border-style:none;position:absolute;left:244.672000px;bottom:302.084000px;width:18.597000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,468.88,null]'><div class="d m1" style="border-style:none;position:absolute;left:358.478000px;bottom:302.084000px;width:18.597000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,514.708,null]'><div class="d m1" style="border-style:none;position:absolute;left:101.499000px;bottom:242.308000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,494.865,null]'><div class="d m1" style="border-style:none;position:absolute;left:146.023000px;bottom:242.308000px;width:61.988000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf82" data-dest-detail='[130,"XYZ",72,438.059,null]'><div class="d m1" style="border-style:none;position:absolute;left:506.782000px;bottom:242.308000px;width:14.722000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",72,552.649,null]'><div class="d m1" style="border-style:none;position:absolute;left:239.333000px;bottom:193.934000px;width:14.169000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="https://a.co/d/gUfKWsD"><div class="d m1" style="border-style:none;position:absolute;left:358.258000px;bottom:69.067000px;width:58.171000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:271.722000px;bottom:56.835000px;width:148.940000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
