read -sv run_verilog_mid/adder_32b_9_73_c51787df941f4835f4fa0252eb841b28.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_73_c51787df941f4835f4fa0252eb841b28_yosys.v
