Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Tue May  2 02:01:21 2023
| Host             : PC-ALESSANDRO running 64-bit major release  (build 9200)
| Command          : report_power -file tb_wrapper_power_routed.rpt -pb tb_wrapper_power_summary_routed.pb -rpx tb_wrapper_power_routed.rpx
| Design           : tb_wrapper
| Device           : xcku025-ffva1156-1-c
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.728        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.248        |
| Device Static (W)        | 0.480        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |        6 |       --- |             --- |
| CLB Logic                |     0.041 |    18994 |       --- |             --- |
|   LUT as Distributed RAM |     0.020 |      436 |     67680 |            0.64 |
|   LUT as Logic           |     0.014 |     6342 |    145440 |            4.36 |
|   LUT as Shift Register  |     0.005 |      337 |     67680 |            0.50 |
|   Register               |     0.002 |     8021 |    290880 |            2.76 |
|   CARRY8                 |    <0.001 |      210 |     18180 |            1.16 |
|   F7/F8 Muxes            |    <0.001 |      223 |    145440 |            0.15 |
|   Others                 |    <0.001 |     1110 |       --- |             --- |
| Signals                  |     0.021 |    13118 |       --- |             --- |
| Block RAM                |     0.045 |     35.5 |       360 |            9.86 |
| MMCM                     |     0.114 |        1 |         6 |           16.67 |
| DSPs                     |    <0.001 |        3 |      1152 |            0.26 |
| I/O                      |    <0.001 |        4 |       312 |            1.28 |
| Static Power             |     0.480 |          |           |                 |
| Total                    |     0.728 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.950 |     0.287 |       0.139 |      0.148 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.159 |       0.063 |      0.096 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.065 |       0.000 |      0.065 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.016 |       0.000 |      0.016 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram    |       0.950 |     0.013 |       0.001 |      0.011 |       NA    | Unspecified | NA         |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------+-------------------------------------------+-----------------+
| Clock                                                | Domain                                    | Constraint (ns) |
+------------------------------------------------------+-------------------------------------------+-----------------+
| clk_100MHz                                           | clk_100MHz                                |            10.0 |
| clk_out1_tb_clk_wiz_0                                | tb_i/clk_wiz/inst/clk_out1_tb_clk_wiz_0   |            10.0 |
| tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | tb_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK         |            33.3 |
| tb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | tb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0 |            33.3 |
+------------------------------------------------------+-------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| tb_wrapper                    |     0.248 |
|   tb_i                        |     0.247 |
|     SimpleRxMCDMA_0           |     0.022 |
|       inst                    |     0.022 |
|     SimpleTxMCDMA_0           |     0.017 |
|       inst                    |     0.017 |
|     axi_bram_ctrl_0           |     0.003 |
|       U0                      |     0.003 |
|     axi_smc                   |     0.042 |
|       inst                    |     0.042 |
|     axi_timer_0               |     0.002 |
|       U0                      |     0.002 |
|     blk_mem_gen_0             |     0.020 |
|       U0                      |     0.020 |
|     clk_wiz                   |     0.114 |
|       inst                    |     0.114 |
|     microblaze_0              |     0.015 |
|       U0                      |     0.015 |
|     microblaze_0_axi_intc     |     0.001 |
|       U0                      |     0.001 |
|     microblaze_0_axi_periph   |     0.001 |
|       xbar                    |     0.001 |
|     microblaze_0_local_memory |     0.008 |
|       lmb_bram                |     0.008 |
+-------------------------------+-----------+


