#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x555a5d0c34d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555a5d0b1d90 .scope module, "regfile" "regfile" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x555a5d109d00 .functor BUFZ 32, L_0x555a5d109af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555a5d10a030 .functor BUFZ 32, L_0x555a5d109dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555a5d0b2040_0 .net *"_ivl_0", 31 0, L_0x555a5d109af0;  1 drivers
v0x555a5d108bc0_0 .net *"_ivl_10", 6 0, L_0x555a5d109e90;  1 drivers
L_0x7f25a266b060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555a5d108ca0_0 .net *"_ivl_13", 1 0, L_0x7f25a266b060;  1 drivers
v0x555a5d108d60_0 .net *"_ivl_2", 6 0, L_0x555a5d109be0;  1 drivers
L_0x7f25a266b018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555a5d108e40_0 .net *"_ivl_5", 1 0, L_0x7f25a266b018;  1 drivers
v0x555a5d108f70_0 .net *"_ivl_8", 31 0, L_0x555a5d109dc0;  1 drivers
o0x7f25a26b4138 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a5d109050_0 .net "r_clk", 0 0, o0x7f25a26b4138;  0 drivers
o0x7f25a26b4168 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a5d109110_0 .net "r_clk_enable", 0 0, o0x7f25a26b4168;  0 drivers
v0x555a5d1091d0_0 .net "read_data1", 31 0, L_0x555a5d109d00;  1 drivers
v0x555a5d1092b0_0 .net "read_data2", 31 0, L_0x555a5d10a030;  1 drivers
o0x7f25a26b41f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555a5d109390_0 .net "read_reg1", 4 0, o0x7f25a26b41f8;  0 drivers
o0x7f25a26b4228 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555a5d109470_0 .net "read_reg2", 4 0, o0x7f25a26b4228;  0 drivers
v0x555a5d109550 .array "registers", 31 0, 31 0;
o0x7f25a26b4258 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a5d109610_0 .net "reset", 0 0, o0x7f25a26b4258;  0 drivers
o0x7f25a26b4288 .functor BUFZ 1, C4<z>; HiZ drive
v0x555a5d1096d0_0 .net "write_control", 0 0, o0x7f25a26b4288;  0 drivers
o0x7f25a26b42b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555a5d109790_0 .net "write_data", 31 0, o0x7f25a26b42b8;  0 drivers
o0x7f25a26b42e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x555a5d109870_0 .net "write_reg", 4 0, o0x7f25a26b42e8;  0 drivers
E_0x555a5d0eb3c0 .event posedge, v0x555a5d109050_0;
L_0x555a5d109af0 .array/port v0x555a5d109550, L_0x555a5d109be0;
L_0x555a5d109be0 .concat [ 5 2 0 0], o0x7f25a26b41f8, L_0x7f25a266b018;
L_0x555a5d109dc0 .array/port v0x555a5d109550, L_0x555a5d109e90;
L_0x555a5d109e90 .concat [ 5 2 0 0], o0x7f25a26b4228, L_0x7f25a266b060;
    .scope S_0x555a5d0b1d90;
T_0 ;
    %wait E_0x555a5d0eb3c0;
    %load/vec4 v0x555a5d109610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555a5d109110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x555a5d1096d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x555a5d109790_0;
    %load/vec4 v0x555a5d109870_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555a5d109550, 0, 4;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu/regfile.v";
