Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: I_cache.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "I_cache.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "I_cache"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : I_cache
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\LUT_countdown.v" into library work
Parsing module <LUT_countdown>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\I_cache_crl.v" into library work
Parsing module <I_cache_crl>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\cache_mem.v" into library work
Parsing module <cache_mem>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\I_cache.v" into library work
Parsing module <I_cache>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <I_cache>.

Elaborating module <cache_mem(DATA_WIDTH=1)>.

Elaborating module <cache_mem(DATA_WIDTH=20)>.

Elaborating module <cache_mem(DATA_WIDTH=128)>.

Elaborating module <cache_mem(DATA_WIDTH=2)>.

Elaborating module <I_cache_crl>.

Elaborating module <LUT_countdown>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <I_cache>.
    Related source file is "F:\MyProgramme\0arch\PCPU\I_cache.v".
WARNING:Xst:647 - Input <Tag_Hi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <mem_addr>.
    Found 32-bit register for signal <Tag_Lo_>.
    Found 8-bit register for signal <op_>.
    Found 32-bit 4-to-1 multiplexer for signal <data_w0> created at line 162.
    Found 32-bit 4-to-1 multiplexer for signal <data_w1> created at line 162.
    Found 32-bit 4-to-1 multiplexer for signal <mem_w> created at line 162.
    Found 20-bit comparator equal for signal <tag0_data[19]_tag_[19]_equal_17_o> created at line 192
    Found 20-bit comparator equal for signal <tag1_data[19]_tag_[19]_equal_18_o> created at line 194
    Found 20-bit comparator equal for signal <tag0_equ> created at line 203
    Found 20-bit comparator equal for signal <tag1_equ> created at line 205
    Found 2-bit comparator greater for signal <count1_data[1]_count0_data[1]_LessThan_21_o> created at line 211
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <I_cache> synthesized.

Synthesizing Unit <cache_mem_1>.
    Related source file is "F:\MyProgramme\0arch\PCPU\cache_mem.v".
        DATA_WIDTH = 1
        ADDR_WIDTH = 8
    Found 256x1-bit dual-port RAM <Mram_data> for signal <data>.
    Found 1-bit register for signal <r_data>.
    Found 8-bit comparator equal for signal <w_addr[7]_r_addr[7]_equal_3_o> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cache_mem_1> synthesized.

Synthesizing Unit <cache_mem_2>.
    Related source file is "F:\MyProgramme\0arch\PCPU\cache_mem.v".
        DATA_WIDTH = 20
        ADDR_WIDTH = 8
    Found 256x20-bit dual-port RAM <Mram_data> for signal <data>.
    Found 20-bit register for signal <r_data>.
    Found 8-bit comparator equal for signal <w_addr[7]_r_addr[7]_equal_3_o> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cache_mem_2> synthesized.

Synthesizing Unit <cache_mem_3>.
    Related source file is "F:\MyProgramme\0arch\PCPU\cache_mem.v".
        DATA_WIDTH = 128
        ADDR_WIDTH = 8
    Found 256x128-bit dual-port RAM <Mram_data> for signal <data>.
    Found 128-bit register for signal <r_data>.
    Found 8-bit comparator equal for signal <w_addr[7]_r_addr[7]_equal_3_o> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred 128 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cache_mem_3> synthesized.

Synthesizing Unit <cache_mem_4>.
    Related source file is "F:\MyProgramme\0arch\PCPU\cache_mem.v".
        DATA_WIDTH = 2
        ADDR_WIDTH = 8
    Found 256x2-bit dual-port RAM <Mram_data> for signal <data>.
    Found 2-bit register for signal <r_data>.
    Found 8-bit comparator equal for signal <w_addr[7]_r_addr[7]_equal_3_o> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cache_mem_4> synthesized.

Synthesizing Unit <I_cache_crl>.
    Related source file is "F:\MyProgramme\0arch\PCPU\I_cache_crl.v".
        START = 2'b00
        FETCH = 2'b01
        STORE = 2'b10
WARNING:Xst:647 - Input <op<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <curstate>.
    Found finite state machine <FSM_0> for signal <curstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <curstate[1]_GND_6_o_Mux_10_o> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <curstate[1]_GND_6_o_Mux_12_o> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <curstate[1]_GND_6_o_Mux_14_o> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <curstate[1]_GND_6_o_Mux_15_o> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <curstate[1]_GND_6_o_Mux_17_o> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <curstate[1]_GND_6_o_Mux_19_o> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <curstate[1]_GND_6_o_Mux_21_o> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <curstate[1]_GND_6_o_Mux_22_o> created at line 94.
    Summary:
	inferred  63 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <I_cache_crl> synthesized.

Synthesizing Unit <LUT_countdown>.
    Related source file is "F:\MyProgramme\0arch\PCPU\LUT_countdown.v".
    Found 4x2-bit Read Only RAM for signal <nxt_count>
    Summary:
	inferred   1 RAM(s).
Unit <LUT_countdown> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 256x1-bit dual-port RAM                               : 2
 256x128-bit dual-port RAM                             : 2
 256x2-bit dual-port RAM                               : 2
 256x20-bit dual-port RAM                              : 2
 4x2-bit single-port Read Only RAM                     : 2
# Registers                                            : 11
 1-bit register                                        : 2
 128-bit register                                      : 2
 2-bit register                                        : 2
 20-bit register                                       : 2
 32-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 13
 2-bit comparator greater                              : 1
 20-bit comparator equal                               : 4
 8-bit comparator equal                                : 8
# Multiplexers                                         : 82
 1-bit 2-to-1 multiplexer                              : 58
 1-bit 4-to-1 multiplexer                              : 8
 128-bit 2-to-1 multiplexer                            : 2
 2-bit 2-to-1 multiplexer                              : 4
 20-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <op__3> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <op__6> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__20> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__21> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__22> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__23> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__24> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__25> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__26> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__27> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__28> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__29> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__30> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__31> of sequential type is unconnected in block <I_cache>.

Synthesizing (advanced) Unit <I_cache>.
INFO:Xst:3226 - The RAM <tag1/Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <tag1/r_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <tag1_w>        | high     |
    |     addrA          | connected to signal <mem_addr<11:4>> |          |
    |     diA            | connected to signal <tag1_wdata>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <cache_ready>   | high     |
    |     addrB          | connected to signal <mem_addr<11:4>> |          |
    |     doB            | connected to signal <tag1_data>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <tag0/Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <tag0/r_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <tag0_w>        | high     |
    |     addrA          | connected to signal <mem_addr<11:4>> |          |
    |     diA            | connected to signal <tag0_wdata>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <cache_ready>   | high     |
    |     addrB          | connected to signal <mem_addr<11:4>> |          |
    |     doB            | connected to signal <tag0_data>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <data1/Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <data1/r_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 128-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <data1_w>       | high     |
    |     addrA          | connected to signal <mem_addr<11:4>> |          |
    |     diA            | connected to signal <mem_data>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 128-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <cache_ready>   | high     |
    |     addrB          | connected to signal <mem_addr<11:4>> |          |
    |     doB            | connected to signal <data1_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <data0/Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <data0/r_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 128-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <data0_w>       | high     |
    |     addrA          | connected to signal <mem_addr<11:4>> |          |
    |     diA            | connected to signal <mem_data>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 128-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <cache_ready>   | high     |
    |     addrB          | connected to signal <mem_addr<11:4>> |          |
    |     doB            | connected to signal <data0_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <I_cache> synthesized (advanced).

Synthesizing (advanced) Unit <LUT_countdown>.
INFO:Xst:3231 - The small RAM <Mram_nxt_count> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cur_count>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <nxt_count>     |          |
    -----------------------------------------------------------------------
Unit <LUT_countdown> synthesized (advanced).

Synthesizing (advanced) Unit <cache_mem_1>.
INFO:Xst:3231 - The small RAM <Mram_data> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 1-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <w_en>          | high     |
    |     addrA          | connected to signal <w_addr>        |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 1-bit                    |          |
    |     addrB          | connected to signal <r_addr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cache_mem_1> synthesized (advanced).

Synthesizing (advanced) Unit <cache_mem_4>.
INFO:Xst:3231 - The small RAM <Mram_data> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 2-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <w_en>          | high     |
    |     addrA          | connected to signal <w_addr>        |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 2-bit                    |          |
    |     addrB          | connected to signal <r_addr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cache_mem_4> synthesized (advanced).
WARNING:Xst:2677 - Node <Tag_Lo__20> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__21> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__22> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__23> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__24> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__25> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__26> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__27> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__28> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__29> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__30> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__31> of sequential type is unconnected in block <I_cache>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 256x1-bit dual-port distributed RAM                   : 2
 256x128-bit dual-port block RAM                       : 2
 256x2-bit dual-port distributed RAM                   : 2
 256x20-bit dual-port block RAM                        : 2
 4x2-bit single-port distributed Read Only RAM         : 2
# Registers                                            : 66
 Flip-Flops                                            : 66
# Comparators                                          : 9
 2-bit comparator greater                              : 1
 20-bit comparator equal                               : 4
 8-bit comparator equal                                : 4
# Multiplexers                                         : 76
 1-bit 2-to-1 multiplexer                              : 56
 1-bit 4-to-1 multiplexer                              : 8
 2-bit 2-to-1 multiplexer                              : 4
 20-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I_cache_crl_/FSM_0> on signal <curstate[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <I_cache> ...

Optimizing unit <I_cache_crl> ...
WARNING:Xst:2677 - Node <op__3> of sequential type is unconnected in block <I_cache>.
WARNING:Xst:2677 - Node <op__6> of sequential type is unconnected in block <I_cache>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block I_cache, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : I_cache.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 374
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 13
#      LUT3                        : 73
#      LUT4                        : 14
#      LUT5                        : 11
#      LUT6                        : 198
#      MUXCY                       : 30
#      MUXF7                       : 32
#      VCC                         : 1
# FlipFlops/Latches                : 66
#      FDE                         : 64
#      FDR                         : 2
# RAMS                             : 18
#      RAM128X1D                   : 12
#      RAMB18E1                    : 2
#      RAMB36E1                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 320
#      IBUF                        : 188
#      OBUF                        : 132

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:              66  out of  407600     0%  
 Number of Slice LUTs:                  358  out of  203800     0%  
    Number used as Logic:               310  out of  203800     0%  
    Number used as Memory:               48  out of  64000     0%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    404
   Number with an unused Flip Flop:     338  out of    404    83%  
   Number with an unused LUT:            46  out of    404    11%  
   Number of fully used LUT-FF pairs:    20  out of    404     4%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         367
 Number of bonded IOBs:                 321  out of    400    80%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of    445     1%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 84    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.820ns (Maximum Frequency: 207.471MHz)
   Minimum input arrival time before clock: 2.257ns
   Maximum output required time after clock: 4.911ns
   Maximum combinational path delay: 1.673ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.820ns (frequency: 207.471MHz)
  Total number of paths / destination ports: 38984 / 262
-------------------------------------------------------------------------
Delay:               4.820ns (Levels of Logic = 11)
  Source:            tag1/Mram_data (RAM)
  Destination:       tag1/Mram_data (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: tag1/Mram_data to tag1/Mram_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO2    3   1.800   0.507  tag1/Mram_data (tag1_data<2>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_18_o_lut<0> (Mcompar_tag1_data[19]_tag_[19]_equal_18_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_18_o_cy<0> (Mcompar_tag1_data[19]_tag_[19]_equal_18_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_18_o_cy<1> (Mcompar_tag1_data[19]_tag_[19]_equal_18_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_18_o_cy<2> (Mcompar_tag1_data[19]_tag_[19]_equal_18_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_18_o_cy<3> (Mcompar_tag1_data[19]_tag_[19]_equal_18_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_18_o_cy<4> (Mcompar_tag1_data[19]_tag_[19]_equal_18_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_18_o_cy<5> (Mcompar_tag1_data[19]_tag_[19]_equal_18_o_cy<5>)
     MUXCY:CI->O           9   0.151   0.395  Mcompar_tag1_data[19]_tag_[19]_equal_18_o_cy<6> (tag1_data[19]_tag_[19]_equal_18_o)
     LUT4:I3->O            4   0.043   0.512  cache_hit11 (cache_hit)
     LUT6:I3->O           20   0.043   0.456  I_cache_crl_/Mmux_tag0_w111 (tag0_wdata_s)
     LUT3:I2->O            1   0.043   0.339  Mmux_tag0_wdata201 (tag0_wdata<9>)
     RAMB18E1:DIADI9           0.182          tag0/Mram_data
    ----------------------------------------
    Total                      4.820ns (2.610ns logic, 2.210ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 484 / 462
-------------------------------------------------------------------------
Offset:              2.257ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       count1/Mram_data4 (RAM)
  Destination Clock: clk rising

  Data Path: rst to count1/Mram_data4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   0.000   0.738  rst_IBUF (rst_IBUF)
     LUT6:I1->O            1   0.043   0.603  cache_err3_SW0 (N108)
     LUT6:I1->O            2   0.043   0.000  count1_wdata<1>1 (count1_wdata<1>)
     RAM128X1D:D               0.830          count1/Mram_data4
    ----------------------------------------
    Total                      2.257ns (0.916ns logic, 1.341ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7943 / 88
-------------------------------------------------------------------------
Offset:              4.911ns (Levels of Logic = 12)
  Source:            tag0/Mram_data (RAM)
  Destination:       cache_data<31> (PAD)
  Source Clock:      clk rising

  Data Path: tag0/Mram_data to cache_data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO2    3   1.800   0.507  tag0/Mram_data (tag0_data<2>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_tag0_data[19]_tag_[19]_equal_17_o_lut<0> (Mcompar_tag0_data[19]_tag_[19]_equal_17_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_tag0_data[19]_tag_[19]_equal_17_o_cy<0> (Mcompar_tag0_data[19]_tag_[19]_equal_17_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag0_data[19]_tag_[19]_equal_17_o_cy<1> (Mcompar_tag0_data[19]_tag_[19]_equal_17_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag0_data[19]_tag_[19]_equal_17_o_cy<2> (Mcompar_tag0_data[19]_tag_[19]_equal_17_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag0_data[19]_tag_[19]_equal_17_o_cy<3> (Mcompar_tag0_data[19]_tag_[19]_equal_17_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag0_data[19]_tag_[19]_equal_17_o_cy<4> (Mcompar_tag0_data[19]_tag_[19]_equal_17_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag0_data[19]_tag_[19]_equal_17_o_cy<5> (Mcompar_tag0_data[19]_tag_[19]_equal_17_o_cy<5>)
     MUXCY:CI->O          18   0.013   0.500  Mcompar_tag0_data[19]_tag_[19]_equal_17_o_cy<6> (tag0_data[19]_tag_[19]_equal_17_o)
     LUT2:I0->O           32   0.043   0.469  cache_hit_011 (cache_hit_0)
     MUXF7:S->O            1   0.234   0.613  Mmux_cache_data_5_f7 (Mmux_cache_data_5_f7)
     LUT6:I0->O            1   0.043   0.339  state_store (cache_data_0_OBUF)
     OBUF:I->O                 0.000          cache_data_0_OBUF (cache_data<0>)
    ----------------------------------------
    Total                      4.911ns (2.482ns logic, 2.429ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 163 / 35
-------------------------------------------------------------------------
Delay:               1.673ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       mem_r (PAD)

  Data Path: rst to mem_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   0.000   0.630  rst_IBUF (rst_IBUF)
     LUT3:I0->O            2   0.043   0.618  I_cache_crl_/rst_cache_err_AND_10_o1 (I_cache_crl_/rst_cache_err_AND_10_o)
     LUT6:I0->O            1   0.043   0.339  I_cache_crl_/Mmux_cache_tag_w11 (cache_tag_w_OBUF)
     OBUF:I->O                 0.000          cache_tag_w_OBUF (cache_tag_w)
    ----------------------------------------
    Total                      1.673ns (0.086ns logic, 1.587ns route)
                                       (5.1% logic, 94.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.820|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.42 secs
 
--> 

Total memory usage is 446008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    7 (   0 filtered)

