// Seed: 3263461395
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  logic [7:0] id_7;
  wire id_8;
  assign id_7[1] = id_7;
  wire id_9;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input supply1 id_2,
    input logic id_3
);
  assign #(1) id_1 = 1 ^ ~1;
  assign id_1 = 1;
  assign id_1 = id_2;
  always @(*) begin
    if (!(1 - 1)) disable id_5;
    else id_5 <= id_3;
  end
  tri1 id_6;
  wire id_7;
  supply0 id_8 = id_6 ^ (1), id_9;
  module_0(
      id_9, id_7, id_7, id_7
  );
  assign id_8 = id_6;
endmodule
