$date
	Sun Oct 23 09:07:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#168754
b10101 &
b10101 %
1$
b10101 !
1"
#168755
0"
#168758
b1000000 &
b1000000 %
#168762
b100000 &
b100000 %
#168766
b10000 &
b10000 %
#168770
b1000 &
b1000 %
#168774
b100 &
b100 %
#168778
b10 &
b10 %
#168782
b1 &
1#
b1 %
#168786
b0 &
b0 %
0#
0$
#1191218
b1111 &
b1111 %
1$
b1111 !
1"
#1191219
0"
#1191222
b101110 &
b101110 %
#1191226
b10111 &
b10111 %
#1191230
b1000110 &
b1000110 %
#1191234
b100011 &
b100011 %
#1191238
b1101010 &
b1101010 %
#1191242
b110101 &
b110101 %
#1191246
b10100000 &
b10100000 %
#1191250
b1010000 &
b1010000 %
#1191254
b101000 &
b101000 %
#1191258
b10100 &
b10100 %
#1191262
b1010 &
b1010 %
#1191266
b101 &
b101 %
#1191270
b10000 &
b10000 %
#1191274
b1000 &
b1000 %
#1191278
b100 &
b100 %
#1191282
b10 &
b10 %
#1191286
b1 &
1#
b1 %
#1191290
b0 &
b0 %
0#
0$
#2100106
b11 &
b11 %
1$
b11 !
1"
#2100107
0"
#2100110
b1010 &
b1010 %
#2100114
b101 &
b101 %
#2100118
b10000 &
b10000 %
#2100122
b1000 &
b1000 %
#2100126
b100 &
b100 %
#2100130
b10 &
b10 %
#2100134
b1 &
1#
b1 %
#2100138
b0 &
b0 %
0#
0$
#4500012
