0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/aluseq/aluseq.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/aluseq/aluseq.srcs/sim_1/imports/alu/tb_aluSeq.v,1702796854,verilog,,,,tb_aluSeq,,,,,,,,
C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/aluseq/aluseq.srcs/sources_1/imports/alu/aluSeq.v,1702789705,verilog,,C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/sequentialCircuits/aluseq/aluseq.srcs/sim_1/imports/alu/tb_aluSeq.v,,aluSeq,,,,,,,,
