

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">lm3s_i2c.h</div>  </div>
</div>
<div class="contents">
<a href="lm3s__i2c_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef LM3S_I2C_H</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define LM3S_I2C_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment">/* The following are defines for the I2C register offsets. */</span>
<a name="l00041"></a><a class="code" href="lm3s__i2c_8h.html#a7b7ebe980cf785421e614a4b6c22b596">00041</a> <span class="preprocessor">#define I2C_O_MSA               0x00000000  ///&lt; I2C Master Slave Address</span>
<a name="l00042"></a><a class="code" href="lm3s__i2c_8h.html#ada75672a63b4e58c8cd657b1a215b880">00042</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_O_SOAR              0x00000000  ///&lt; I2C Slave Own Address</span>
<a name="l00043"></a><a class="code" href="lm3s__i2c_8h.html#ac059f44a03294ef17f352c860288f008">00043</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_O_SCSR              0x00000004  ///&lt; I2C Slave Control/Status</span>
<a name="l00044"></a><a class="code" href="lm3s__i2c_8h.html#a3c8aa70c3ffd3e146c137fc313734478">00044</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_O_MCS               0x00000004  ///&lt; I2C Master Control/Status</span>
<a name="l00045"></a><a class="code" href="lm3s__i2c_8h.html#ac68f455119139740a56683a66abceb58">00045</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_O_SDR               0x00000008  ///&lt; I2C Slave Data</span>
<a name="l00046"></a><a class="code" href="lm3s__i2c_8h.html#ad041f63b6eb6725a7cac755fcace5e19">00046</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_O_MDR               0x00000008  ///&lt; I2C Master Data</span>
<a name="l00047"></a><a class="code" href="lm3s__i2c_8h.html#a6b1416b6130c223f3c440aa484ea4de4">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_O_MTPR              0x0000000C  ///&lt; I2C Master Timer Period</span>
<a name="l00048"></a><a class="code" href="lm3s__i2c_8h.html#ada16efc1164ab4c5250ef20d5528f437">00048</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_O_SIMR              0x0000000C  ///&lt; I2C Slave Interrupt Mask</span>
<a name="l00049"></a><a class="code" href="lm3s__i2c_8h.html#a9ab1c052d92f438aec3c3b34efefcdb1">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_O_SRIS              0x00000010  ///&lt; I2C Slave Raw Interrupt Status</span>
<a name="l00050"></a><a class="code" href="lm3s__i2c_8h.html#a44ae097cc1de2e7d63ddf20820698058">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_O_MIMR              0x00000010  ///&lt; I2C Master Interrupt Mask</span>
<a name="l00051"></a><a class="code" href="lm3s__i2c_8h.html#a2fbda92058cdf093eea2b761ab9fd4df">00051</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_O_MRIS              0x00000014  ///&lt; I2C Master Raw Interrupt Status</span>
<a name="l00052"></a><a class="code" href="lm3s__i2c_8h.html#aa73578d90007d135c05303875bdb9805">00052</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_O_SMIS              0x00000014  ///&lt; I2C Slave Masked Interrupt</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span>
<a name="l00054"></a><a class="code" href="lm3s__i2c_8h.html#a947ffff71c7c01ade467d0a6985155ac">00054</a> <span class="preprocessor">#define I2C_O_SICR              0x00000018  ///&lt; I2C Slave Interrupt Clear</span>
<a name="l00055"></a><a class="code" href="lm3s__i2c_8h.html#a11b9e8820e40998dd686b4be94307472">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_O_MMIS              0x00000018  ///&lt; I2C Master Masked Interrupt</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a><a class="code" href="lm3s__i2c_8h.html#a707ed8403925aafdf5bb1bce0faaef4e">00057</a> <span class="preprocessor">#define I2C_O_MICR              0x0000001C  ///&lt; I2C Master Interrupt Clear</span>
<a name="l00058"></a><a class="code" href="lm3s__i2c_8h.html#a5e17ab51fab8b8b5a4e032704c4dd91b">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_O_MCR               0x00000020  ///&lt; I2C Master Configuration</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a>00060 
<a name="l00061"></a>00061 <span class="comment">/* The following are defines for the bit fields in the I2C_O_MSA register. */</span>
<a name="l00062"></a><a class="code" href="lm3s__i2c_8h.html#a38438d5cab5618d1a973f045410916be">00062</a> <span class="preprocessor">#define I2C_MSA_SA_M            0x000000FE  ///&lt; I2C Slave Address</span>
<a name="l00063"></a><a class="code" href="lm3s__i2c_8h.html#acb09f7cb84b10e77c9adc97b359b558b">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MSA_RS              0x00000001  ///&lt; Receive not send</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="preprocessor">#define I2C_MSA_SA_S            1</span>
<a name="l00065"></a><a class="code" href="lm3s__i2c_8h.html#a08802b4dcd5afb03c65f04fa092f336e">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MSA_ADDS            0           ///&lt; Set address write bit</span>
<a name="l00066"></a><a class="code" href="lm3s__i2c_8h.html#a38aff6ce728ef4ea1759977be1878705">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MSA_ADDR            1           ///&lt; Set address read bit</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span>
<a name="l00068"></a>00068 
<a name="l00069"></a>00069 <span class="comment">/* The following are defines for the bit fields in the I2C_O_SOAR register. */</span>
<a name="l00070"></a><a class="code" href="lm3s__i2c_8h.html#a936d25a2651630b37da12616c8040b18">00070</a> <span class="preprocessor">#define I2C_SOAR_OAR_M          0x0000007F  ///&lt; I2C Slave Own Address</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define I2C_SOAR_OAR_S          0</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>
<a name="l00073"></a>00073 
<a name="l00074"></a>00074 <span class="comment">/* The following are defines for the bit fields in the I2C_O_SCSR register. */</span>
<a name="l00075"></a><a class="code" href="lm3s__i2c_8h.html#a3483b0e46cf189ed1d386fa0f18cf328">00075</a> <span class="preprocessor">#define I2C_SCSR_FBR            0x00000004  ///&lt; First Byte Received</span>
<a name="l00076"></a><a class="code" href="lm3s__i2c_8h.html#a02ce9f87473f86549ce7ae25ed637979">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SCSR_TREQ           0x00000002  ///&lt; Transmit Request</span>
<a name="l00077"></a><a class="code" href="lm3s__i2c_8h.html#ac103568c30edd776e9242162496c36db">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SCSR_DA             0x00000001  ///&lt; Device Active</span>
<a name="l00078"></a><a class="code" href="lm3s__i2c_8h.html#ae84e6eeba8fabe8c31c1ba6fc6cf06b0">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SCSR_RREQ           0x00000001  ///&lt; Receive Request</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>
<a name="l00080"></a>00080 <span class="comment">/* The following are defines for the bit fields in the I2C_O_MCS register. */</span>
<a name="l00081"></a><a class="code" href="lm3s__i2c_8h.html#a2b8adb0fc36ae5adb02982df1071e878">00081</a> <span class="preprocessor">#define I2C_MCS_BUSBSY          0x00000040  ///&lt; Bus Busy</span>
<a name="l00082"></a><a class="code" href="lm3s__i2c_8h.html#a496b0e020fe6450d9a25834382db932e">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_IDLE            0x00000020  ///&lt; I2C Idle</span>
<a name="l00083"></a><a class="code" href="lm3s__i2c_8h.html#a12f64e16e9462ffedae297bf68566dec">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_ARBLST          0x00000010  ///&lt; Arbitration Lost</span>
<a name="l00084"></a><a class="code" href="lm3s__i2c_8h.html#ac3cafd26f982b8c69702f08b0f6592b7">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_ACK             0x00000008  ///&lt; Data Acknowledge Enable</span>
<a name="l00085"></a><a class="code" href="lm3s__i2c_8h.html#a981d18e43fcb5a2ef0d0ac0765f3d632">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_DATACK          0x00000008  ///&lt; Acknowledge Data</span>
<a name="l00086"></a><a class="code" href="lm3s__i2c_8h.html#a9d470fff9860efdc717e0ff2b8f003fa">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_ADRACK          0x00000004  ///&lt; Acknowledge Address</span>
<a name="l00087"></a><a class="code" href="lm3s__i2c_8h.html#aa2a9845789ca7401e680db6540cee7f3">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_STOP            0x00000004  ///&lt; Generate STOP</span>
<a name="l00088"></a><a class="code" href="lm3s__i2c_8h.html#add129ac811e354151bd37e6978692db8">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_START           0x00000002  ///&lt; Generate START</span>
<a name="l00089"></a><a class="code" href="lm3s__i2c_8h.html#a24cbbb7eff03142f278ad2429baababf">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_ERROR           0x00000002  ///&lt; Error</span>
<a name="l00090"></a><a class="code" href="lm3s__i2c_8h.html#a470a4ad0e4deb6ca24bdc32b32a26ef0">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_RUN             0x00000001  ///&lt; I2C Master Enable</span>
<a name="l00091"></a><a class="code" href="lm3s__i2c_8h.html#a381c92be97c10c3c9725db74832c46f6">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_BUSY            0x00000001  ///&lt; I2C Busy</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093 
<a name="l00094"></a>00094 <span class="comment">/* The following are defines for the bit fields in the I2C_O_SDR register. */</span>
<a name="l00095"></a><a class="code" href="lm3s__i2c_8h.html#a01e09dc5962c06b1d84cbbcf5df1647e">00095</a> <span class="preprocessor">#define I2C_SDR_DATA_M          0x000000FF  ///&lt; Data for Transfer</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define I2C_SDR_DATA_S          0</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00098"></a>00098 <span class="comment">/* The following are defines for the bit fields in the I2C_O_MDR register. */</span>
<a name="l00099"></a><a class="code" href="lm3s__i2c_8h.html#a2bfa23e6ed33d58b2e1867396c255fae">00099</a> <span class="preprocessor">#define I2C_MDR_DATA_M          0x000000FF  ///&lt; Data Transferred</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define I2C_MDR_DATA_S          0</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span>
<a name="l00102"></a>00102 
<a name="l00103"></a>00103 <span class="comment">/* The following are defines for the bit fields in the I2C_O_MTPR register. */</span>
<a name="l00104"></a><a class="code" href="lm3s__i2c_8h.html#aab3c4b80a2b83c6a405254cf14832910">00104</a> <span class="preprocessor">#define I2C_MTPR_TPR_M          0x000000FF  ///&lt; SCL Clock Period</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define I2C_MTPR_TPR_S          0</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span>
<a name="l00107"></a>00107 
<a name="l00108"></a>00108 <span class="comment">/* The following are defines for the bit fields in the I2C_O_SIMR register. */</span>
<a name="l00109"></a><a class="code" href="lm3s__i2c_8h.html#aed0e2767d9f837cd98097565be0159e8">00109</a> <span class="preprocessor">#define I2C_SIMR_STOPIM         0x00000004  ///&lt; Stop Condition Interrupt Mask</span>
<a name="l00110"></a><a class="code" href="lm3s__i2c_8h.html#a5b282d20b831b0d7603ddc5638e541cb">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SIMR_STARTIM        0x00000002  ///&lt; Start Condition Interrupt Mask</span>
<a name="l00111"></a><a class="code" href="lm3s__i2c_8h.html#a69b55d528b7d32738bf36b7abcc33cb7">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SIMR_DATAIM         0x00000001  ///&lt; Data Interrupt Mask</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span>
<a name="l00113"></a>00113 
<a name="l00114"></a>00114 <span class="comment">/* The following are defines for the bit fields in the I2C_O_SRIS register. */</span>
<a name="l00115"></a><a class="code" href="lm3s__i2c_8h.html#ac240d9a73d4216817c1599acd7a83af9">00115</a> <span class="preprocessor">#define I2C_SRIS_STOPRIS        0x00000004  ///&lt; Stop Condition Raw Interrupt</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span>
<a name="l00117"></a><a class="code" href="lm3s__i2c_8h.html#a494d796589ef88013b8a9288d8e18fb3">00117</a> <span class="preprocessor">#define I2C_SRIS_STARTRIS       0x00000002  ///&lt; Start Condition Raw Interrupt</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>
<a name="l00119"></a><a class="code" href="lm3s__i2c_8h.html#a494bc007fd396e59cd9336cd726f7736">00119</a> <span class="preprocessor">#define I2C_SRIS_DATARIS        0x00000001  ///&lt; Data Raw Interrupt Status</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00121"></a>00121 
<a name="l00122"></a>00122 <span class="comment">/* The following are defines for the bit fields in the I2C_O_MIMR register. */</span>
<a name="l00123"></a><a class="code" href="lm3s__i2c_8h.html#aaf88904c64bf1608f954299b820b79c2">00123</a> <span class="preprocessor">#define I2C_MIMR_IM             0x00000001  ///&lt; Interrupt Mask</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>
<a name="l00125"></a>00125 
<a name="l00126"></a>00126 <span class="comment">/* The following are defines for the bit fields in the I2C_O_MRIS register. */</span>
<a name="l00127"></a><a class="code" href="lm3s__i2c_8h.html#a015371a2988c3489343ca626d0a7af27">00127</a> <span class="preprocessor">#define I2C_MRIS_RIS            0x00000001  ///&lt; Raw Interrupt Status</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span>
<a name="l00129"></a>00129 <span class="comment">/* The following are defines for the bit fields in the I2C_O_SMIS register. */</span>
<a name="l00130"></a><a class="code" href="lm3s__i2c_8h.html#a701bf1fe6b81cabd5320fe345d9fa913">00130</a> <span class="preprocessor">#define I2C_SMIS_STOPMIS        0x00000004  ///&lt; Stop Condition Masked Interrupt</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span>
<a name="l00132"></a><a class="code" href="lm3s__i2c_8h.html#ad98abf0ff0cfecd7198823b4262bb212">00132</a> <span class="preprocessor">#define I2C_SMIS_STARTMIS       0x00000002  ///&lt; Start Condition Masked Interrupt</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span>
<a name="l00134"></a><a class="code" href="lm3s__i2c_8h.html#ab4bdc3a701becc9d04ce76daa83fb2b6">00134</a> <span class="preprocessor">#define I2C_SMIS_DATAMIS        0x00000001  ///&lt; Data Masked Interrupt Status</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136 <span class="comment">/* The following are defines for the bit fields in the I2C_O_SICR register. */</span>
<a name="l00137"></a><a class="code" href="lm3s__i2c_8h.html#adce824b93b9630b2ff536ab71da61e32">00137</a> <span class="preprocessor">#define I2C_SICR_STOPIC         0x00000004  ///&lt; Stop Condition Interrupt Clear</span>
<a name="l00138"></a><a class="code" href="lm3s__i2c_8h.html#a4d699ff03ddfe9f991a448d853b89b7c">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SICR_STARTIC        0x00000002  ///&lt; Start Condition Interrupt Clear</span>
<a name="l00139"></a><a class="code" href="lm3s__i2c_8h.html#ac0de1e1d5485525469027f9e7e5c0949">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SICR_DATAIC         0x00000001  ///&lt; Data Interrupt Clear</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a>00141 <span class="comment">/* The following are defines for the bit fields in the I2C_O_MMIS register. */</span>
<a name="l00142"></a><a class="code" href="lm3s__i2c_8h.html#a2ad61c536a592c71d2ee4e9d76ef4ef5">00142</a> <span class="preprocessor">#define I2C_MMIS_MIS            0x00000001  ///&lt; Masked Interrupt Status</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a>00144 
<a name="l00145"></a>00145 <span class="comment">/* The following are defines for the bit fields in the I2C_O_MICR register. */</span>
<a name="l00146"></a><a class="code" href="lm3s__i2c_8h.html#a4710a62314041659d2dc6e7bd8f8ad92">00146</a> <span class="preprocessor">#define I2C_MICR_IC             0x00000001  ///&lt; Interrupt Clear</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span>
<a name="l00148"></a>00148 
<a name="l00149"></a>00149 <span class="comment">/* The following are defines for the bit fields in the I2C_O_MCR register. */</span>
<a name="l00150"></a><a class="code" href="lm3s__i2c_8h.html#afb4062b6e1079cfa7f9e1d1ddf445c26">00150</a> <span class="preprocessor">#define I2C_MCR_SFE             0x00000020  ///&lt; I2C Slave Function Enable</span>
<a name="l00151"></a><a class="code" href="lm3s__i2c_8h.html#a41a8a2195430a009df931da5ed05e39c">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCR_MFE             0x00000010  ///&lt; I2C Master Function Enable</span>
<a name="l00152"></a><a class="code" href="lm3s__i2c_8h.html#a81152c209cb668619b2860ab9fc58076">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCR_LPBK            0x00000001  ///&lt; I2C Loopback</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a>00154 
<a name="l00155"></a>00155 
<a name="l00156"></a>00156 <span class="preprocessor">#define I2C_MASTER_CMD_SINGLE_SEND                     0x00000007</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define I2C_MASTER_CMD_SINGLE_RECEIVE                  0x00000007</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 <span class="preprocessor">#define I2C_MASTER_CMD_BURST_SEND_START                0x00000003</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define I2C_MASTER_CMD_BURST_SEND_CONT                 0x00000001</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define I2C_MASTER_CMD_BURST_SEND_FINISH               0x00000005</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define I2C_MASTER_CMD_BURST_SEND_ERROR_STOP           0x00000004</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span>
<a name="l00164"></a>00164 <span class="preprocessor">#define I2C_MASTER_CMD_BURST_RECEIVE_START             0x0000000b</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define I2C_MASTER_CMD_BURST_RECEIVE_CONT              0x00000009</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define I2C_MASTER_CMD_BURST_RECEIVE_FINISH            0x00000005</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#define I2C_MASTER_CMD_BURST_RECEIVE_ERROR_STOP        0x00000004</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span>
<a name="l00169"></a>00169 
<a name="l00170"></a>00170 <span class="comment">/* The following definitions are deprecated. */</span>
<a name="l00171"></a>00171 
<a name="l00172"></a>00172 <span class="preprocessor">#ifndef DEPRECATED</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span>
<a name="l00174"></a><a class="code" href="lm3s__i2c_8h.html#a1c5cb9c435e28f853b9f3ef38ac64685">00174</a> <span class="preprocessor">    #define I2C_O_SLAVE             0x00000800  ///&lt; Offset from master to slave</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span>
<a name="l00176"></a><a class="code" href="lm3s__i2c_8h.html#a25bf5145434cad9c499e9e246134279d">00176</a> <span class="preprocessor">    #define I2C_SIMR_IM             0x00000001  ///&lt; Interrupt Mask</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span>
<a name="l00178"></a><a class="code" href="lm3s__i2c_8h.html#afe19f4e0889582568e348b1496198e2a">00178</a> <span class="preprocessor">    #define I2C_SRIS_RIS            0x00000001  ///&lt; Raw Interrupt Status</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00180"></a><a class="code" href="lm3s__i2c_8h.html#a00937f64e2dc1c11cf3e544e8b985de4">00180</a> <span class="preprocessor">    #define I2C_SMIS_MIS            0x00000001  ///&lt; Masked Interrupt Status</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span>
<a name="l00182"></a><a class="code" href="lm3s__i2c_8h.html#ae30ee02b755417dea0149e70b4bdeb7f">00182</a> <span class="preprocessor">    #define I2C_SICR_IC             0x00000001  ///&lt; Clear Interrupt</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>
<a name="l00184"></a><a class="code" href="lm3s__i2c_8h.html#af3930119ab58ebdce4ff1677511a8022">00184</a> <span class="preprocessor">    #define I2C_MASTER_O_SA         0x00000000  ///&lt; Slave address register</span>
<a name="l00185"></a><a class="code" href="lm3s__i2c_8h.html#a9a37158b51a1981e71a8ca0971553e39">00185</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_O_CS         0x00000004  ///&lt; Control and Status register</span>
<a name="l00186"></a><a class="code" href="lm3s__i2c_8h.html#a74e478271e04bb0219e6f4e25b7c2c03">00186</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_O_DR         0x00000008  ///&lt; Data register</span>
<a name="l00187"></a><a class="code" href="lm3s__i2c_8h.html#a4ea0d5dd72001f55a15660b15ec164ff">00187</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_O_TPR        0x0000000C  ///&lt; Timer period register</span>
<a name="l00188"></a><a class="code" href="lm3s__i2c_8h.html#ac2ffa32ac597267204866f90a43fd66e">00188</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_O_IMR        0x00000010  ///&lt; Interrupt mask register</span>
<a name="l00189"></a><a class="code" href="lm3s__i2c_8h.html#ada645a18c2b814006dfbac070a81d10b">00189</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_O_RIS        0x00000014  ///&lt; Raw interrupt status register</span>
<a name="l00190"></a><a class="code" href="lm3s__i2c_8h.html#a399e7d697f9031e8d3e0355f71750934">00190</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_O_MIS        0x00000018  ///&lt; Masked interrupt status reg</span>
<a name="l00191"></a><a class="code" href="lm3s__i2c_8h.html#afa5959311c4846e5ca0c00cf40d75d8c">00191</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_O_MICR       0x0000001C  ///&lt; Interrupt clear register</span>
<a name="l00192"></a><a class="code" href="lm3s__i2c_8h.html#a9689501528fba51785bf142221d27463">00192</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_O_CR         0x00000020  ///&lt; Configuration register</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span>
<a name="l00194"></a><a class="code" href="lm3s__i2c_8h.html#a7b48f784b253269ab8ce48d132f87075">00194</a> <span class="preprocessor">    #define I2C_SLAVE_O_SICR        0x00000018  ///&lt; Interrupt clear register</span>
<a name="l00195"></a><a class="code" href="lm3s__i2c_8h.html#a150bb3ed454c77555f9f38969041f3fd">00195</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_SLAVE_O_MIS         0x00000014  ///&lt; Masked interrupt status reg</span>
<a name="l00196"></a><a class="code" href="lm3s__i2c_8h.html#ae5cda51ace937041c72f22572f89c8f2">00196</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_SLAVE_O_RIS         0x00000010  ///&lt; Raw interrupt status register</span>
<a name="l00197"></a><a class="code" href="lm3s__i2c_8h.html#aa78d453192e1de03588f05425bc07887">00197</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_SLAVE_O_IM          0x0000000C  ///&lt; Interrupt mask register</span>
<a name="l00198"></a><a class="code" href="lm3s__i2c_8h.html#ac1f96a824e274c43ab89ee2fda77767e">00198</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_SLAVE_O_DR          0x00000008  ///&lt; Data register</span>
<a name="l00199"></a><a class="code" href="lm3s__i2c_8h.html#a48d2d7af6db55921b42a2bf9139fd514">00199</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_SLAVE_O_CSR         0x00000004  ///&lt; Control/Status register</span>
<a name="l00200"></a><a class="code" href="lm3s__i2c_8h.html#afa1370c2aba963e266482639834dc616">00200</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_SLAVE_O_OAR         0x00000000  ///&lt; Own address register</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span>
<a name="l00202"></a><a class="code" href="lm3s__i2c_8h.html#aa2561c1ab5f3abcf08552a9f595c57d6">00202</a> <span class="preprocessor">    #define I2C_MASTER_SA_SA_MASK   0x000000FE  ///&lt; Slave address</span>
<a name="l00203"></a><a class="code" href="lm3s__i2c_8h.html#a1525230c5312ce074dcfb1a13ae13974">00203</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_SA_RS        0x00000001  ///&lt; Receive/send</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_SA_SA_SHIFT  1</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span>
<a name="l00206"></a><a class="code" href="lm3s__i2c_8h.html#a57aa71ca89b909b62bfd5318a73d2832">00206</a> <span class="preprocessor">    #define I2C_MASTER_CS_BUS_BUSY  0x00000040  ///&lt; Bus busy</span>
<a name="l00207"></a><a class="code" href="lm3s__i2c_8h.html#ab077b970075dbd07b1c5b954ce9341d4">00207</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_CS_IDLE      0x00000020  ///&lt; Idle</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_CS_ERR_MASK  0x0000001C</span>
<a name="l00209"></a><a class="code" href="lm3s__i2c_8h.html#a993449bacd74df06b67e028b06c84a4c">00209</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_CS_BUSY      0x00000001  ///&lt; Controller is TX/RX data</span>
<a name="l00210"></a><a class="code" href="lm3s__i2c_8h.html#ad3db051b04420448b299cb11f50a6201">00210</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_CS_ERROR     0x00000002  ///&lt; Error occurred</span>
<a name="l00211"></a><a class="code" href="lm3s__i2c_8h.html#a474adc40e6f63102ea25dfb11e9a3120">00211</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_CS_ADDR_ACK  0x00000004  ///&lt; Address byte not acknowledged</span>
<a name="l00212"></a><a class="code" href="lm3s__i2c_8h.html#afbcdd8f85618a8e5241beae6cc9611fc">00212</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_CS_DATA_ACK  0x00000008  ///&lt; Data byte not acknowledged</span>
<a name="l00213"></a><a class="code" href="lm3s__i2c_8h.html#a45db5edf0b25e264c36f195d0994a517">00213</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_CS_ARB_LOST  0x00000010  ///&lt; Lost arbitration</span>
<a name="l00214"></a><a class="code" href="lm3s__i2c_8h.html#a7b20060d7377179cef3ce5e095abda7c">00214</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_CS_ACK       0x00000008  ///&lt; Acknowlegde</span>
<a name="l00215"></a><a class="code" href="lm3s__i2c_8h.html#a3c583c4b65b9790ae99ceadcf19563fc">00215</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_CS_STOP      0x00000004  ///&lt; Stop</span>
<a name="l00216"></a><a class="code" href="lm3s__i2c_8h.html#afefdad80fdfa628bf4f2005966456511">00216</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_CS_START     0x00000002  ///&lt; Start</span>
<a name="l00217"></a><a class="code" href="lm3s__i2c_8h.html#adc7dab8122995aa46fbac1ba81222b40">00217</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_CS_RUN       0x00000001  ///&lt; Run</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span>
<a name="l00219"></a>00219 
<a name="l00220"></a><a class="code" href="lm3s__i2c_8h.html#af034ec03e0ecca54ac8b739ef348ff7d">00220</a> <span class="preprocessor">    #define I2C_SCL_FAST            400000      ///&lt; SCL fast frequency</span>
<a name="l00221"></a><a class="code" href="lm3s__i2c_8h.html#aef45160e138c1fb54a1c6560f2c80b9a">00221</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_SCL_STANDARD        100000      ///&lt; SCL standard frequency</span>
<a name="l00222"></a><a class="code" href="lm3s__i2c_8h.html#ac532dcfb2652b2cd7cb53240727e29b2">00222</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_TPR_SCL_LP   0x00000006  ///&lt; SCL low period</span>
<a name="l00223"></a><a class="code" href="lm3s__i2c_8h.html#a86c76f1aafd3be6b53cefea86d683b1d">00223</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_TPR_SCL_HP   0x00000004  ///&lt; SCL high period</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_TPR_SCL      (I2C_MASTER_TPR_SCL_HP + I2C_MASTER_TPR_SCL_LP)</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span>
<a name="l00226"></a><a class="code" href="lm3s__i2c_8h.html#ad46c09389d5b3c5631c0cc23067fd546">00226</a> <span class="preprocessor">    #define I2C_MASTER_IMR_IM       0x00000001  ///&lt; Master interrupt mask</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span>
<a name="l00228"></a><a class="code" href="lm3s__i2c_8h.html#a4077467429fecc21783a0f91d3c224db">00228</a> <span class="preprocessor">    #define I2C_MASTER_RIS_RIS      0x00000001  ///&lt; Master raw interrupt status</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span>
<a name="l00230"></a><a class="code" href="lm3s__i2c_8h.html#a1c95b693668b89da5c561515bc6e9aa4">00230</a> <span class="preprocessor">    #define I2C_MASTER_MIS_MIS      0x00000001  ///&lt; Master masked interrupt status</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span>
<a name="l00232"></a><a class="code" href="lm3s__i2c_8h.html#a50ca2f7e6f569d1be4be2ce4b07f8b6d">00232</a> <span class="preprocessor">    #define I2C_MASTER_MICR_IC      0x00000001  ///&lt; Master interrupt clear</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span>
<a name="l00234"></a><a class="code" href="lm3s__i2c_8h.html#a3ddde0f51b64c0b79f67a1fdbbc7ba28">00234</a> <span class="preprocessor">    #define I2C_MASTER_CR_SFE       0x00000020  ///&lt; Slave function enable</span>
<a name="l00235"></a><a class="code" href="lm3s__i2c_8h.html#a4fefdb35529baef83a22007c78116f0c">00235</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_CR_MFE       0x00000010  ///&lt; Master function enable</span>
<a name="l00236"></a><a class="code" href="lm3s__i2c_8h.html#afbb0e1b955cd10c0b1c3b8253c675f41">00236</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_MASTER_CR_LPBK      0x00000001  ///&lt; Loopback enable</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>
<a name="l00238"></a><a class="code" href="lm3s__i2c_8h.html#ab9968c6ab41589493e063919e548b02b">00238</a> <span class="preprocessor">    #define I2C_SLAVE_SOAR_OAR_MASK 0x0000007F  ///&lt; Slave address</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span>
<a name="l00240"></a><a class="code" href="lm3s__i2c_8h.html#a67387d63842d16a3a2b65bdfe3d59469">00240</a> <span class="preprocessor">    #define I2C_SLAVE_CSR_FBR       0x00000004  ///&lt; First byte received from master</span>
<a name="l00241"></a><a class="code" href="lm3s__i2c_8h.html#a90b4423477500650d1415213565de806">00241</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_SLAVE_CSR_TREQ      0x00000002  ///&lt; Transmit request received</span>
<a name="l00242"></a><a class="code" href="lm3s__i2c_8h.html#ad16f39e776c80c49a801c4e1a91406cf">00242</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_SLAVE_CSR_DA        0x00000001  ///&lt; Enable the device</span>
<a name="l00243"></a><a class="code" href="lm3s__i2c_8h.html#a736df73b32dfc40f337069070a1e93ca">00243</a> <span class="preprocessor"></span><span class="preprocessor">    #define I2C_SLAVE_CSR_RREQ      0x00000001  ///&lt; Receive data from I2C master</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span>
<a name="l00245"></a><a class="code" href="lm3s__i2c_8h.html#a9be5483457828a8715084ef4d757309f">00245</a> <span class="preprocessor">    #define I2C_SLAVE_IMR_IM        0x00000001  ///&lt; Slave interrupt mask</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span>
<a name="l00247"></a><a class="code" href="lm3s__i2c_8h.html#ad9a6a8eab76ad736de7b6f034da2ea7d">00247</a> <span class="preprocessor">    #define I2C_SLAVE_RIS_RIS       0x00000001  ///&lt; Slave raw interrupt status</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span>
<a name="l00249"></a><a class="code" href="lm3s__i2c_8h.html#ada52d67a9cbd8d5808a46cefbf3de39d">00249</a> <span class="preprocessor">    #define I2C_SLAVE_MIS_MIS       0x00000001  ///&lt; Slave masked interrupt status</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span>
<a name="l00251"></a><a class="code" href="lm3s__i2c_8h.html#ab13bbf40d498397d6db7b0d72ce5ab6f">00251</a> <span class="preprocessor">    #define I2C_SLAVE_SICR_IC       0x00000001  ///&lt; Slave interrupt clear</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span>
<a name="l00253"></a>00253 <span class="preprocessor">#endif</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span>
<a name="l00255"></a>00255 <span class="preprocessor">#endif </span><span class="comment">/* LM3S_I2C_H */</span>
</pre></div></div>
</div>


