// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "01/10/2021 05:30:28"

// 
// Device: Altera EP2C5T144C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DiamantISAListener (
	nCS,
	SA,
	SD,
	SBHE,
	AEN,
	nIOW,
	nIOR,
	nMEMW,
	nMEMR,
	nMEMCS16,
	nIOCS16,
	BALE,
	ReadClock,
	Reset,
	Clock50MHz,
	DataOut,
	Ready);
input 	[3:0] nCS;
input 	[19:0] SA;
input 	[15:0] SD;
input 	SBHE;
input 	AEN;
input 	nIOW;
input 	nIOR;
input 	nMEMW;
input 	nMEMR;
input 	nMEMCS16;
input 	nIOCS16;
input 	BALE;
input 	ReadClock;
input 	Reset;
input 	Clock50MHz;
output 	[25:0] DataOut;
output 	Ready;

// Design Ports Information
// SD[0]	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[1]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[2]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[3]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[4]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[5]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[6]	=>  Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[7]	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[8]	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[9]	=>  Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[10]	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[11]	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[12]	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[13]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[14]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SD[15]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SBHE	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AEN	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BALE	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DataOut[0]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[1]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[2]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[3]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[4]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[5]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[6]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[7]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[8]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[9]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[10]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[11]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[12]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[13]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[14]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[15]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[16]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[17]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[18]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[19]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[20]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[21]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[22]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[23]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[24]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DataOut[25]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Ready	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ReadClock	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[0]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[1]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[2]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[3]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[4]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[5]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[6]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[7]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[8]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[9]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[10]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[11]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[12]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[13]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[14]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[15]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[16]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[17]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[18]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SA[19]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nMEMCS16	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nIOCS16	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nMEMW	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nMEMR	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nIOW	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nIOR	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nCS[2]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nCS[0]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nCS[1]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nCS[3]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clock50MHz	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Reset	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DiamantISAListener_v.sdo");
// synopsys translate_on

wire \Selector39~2_combout ;
wire \Selector39~7_combout ;
wire \Selector39~8_combout ;
wire \nIOCS16~combout ;
wire \nMEMW~combout ;
wire \nIOW~combout ;
wire \WriteAddr[0]~12_combout ;
wire \Selector39~0_combout ;
wire \Reset~combout ;
wire \MachineState.00~0_combout ;
wire \MachineState.00~1_combout ;
wire \MachineState.00~regout ;
wire \Decoder2~3_combout ;
wire \Selector41~0_combout ;
wire \Selector41~1_combout ;
wire \MachineState.11~regout ;
wire \WriteAddr[0]~14_combout ;
wire \WriteAddr[0]~13 ;
wire \WriteAddr[1]~16 ;
wire \WriteAddr[2]~17_combout ;
wire \WriteAddr[2]~18 ;
wire \WriteAddr[3]~19_combout ;
wire \WriteAddr[3]~20 ;
wire \WriteAddr[4]~21_combout ;
wire \WriteAddr[4]~22 ;
wire \WriteAddr[5]~23_combout ;
wire \WriteAddr[5]~24 ;
wire \WriteAddr[6]~26 ;
wire \WriteAddr[7]~27_combout ;
wire \WriteAddr[7]~28 ;
wire \WriteAddr[8]~30 ;
wire \WriteAddr[9]~31_combout ;
wire \WriteAddr[9]~32 ;
wire \WriteAddr[10]~33_combout ;
wire \WriteAddr[10]~34 ;
wire \WriteAddr[11]~35_combout ;
wire \Selector39~5_combout ;
wire \Selector39~3_combout ;
wire \Selector39~4_combout ;
wire \Selector39~6_combout ;
wire \Selector39~1_combout ;
wire \Selector39~9_combout ;
wire \MachineState.01~regout ;
wire \MachineState.10~0_combout ;
wire \MachineState.10~1_combout ;
wire \MachineState.10~regout ;
wire \Selector42~0_combout ;
wire \ReadClock~combout ;
wire \Selector42~1_combout ;
wire \WriteClock~regout ;
wire \WriteClock~clkctrl_outclk ;
wire \ReadAddr[0]~12_combout ;
wire \ReadAddr[1]~13_combout ;
wire \ReadAddr[1]~14 ;
wire \ReadAddr[2]~15_combout ;
wire \ReadAddr[2]~16 ;
wire \ReadAddr[3]~17_combout ;
wire \ReadAddr[3]~18 ;
wire \ReadAddr[4]~19_combout ;
wire \ReadAddr[4]~20 ;
wire \ReadAddr[5]~21_combout ;
wire \ReadAddr[5]~22 ;
wire \ReadAddr[6]~23_combout ;
wire \ReadAddr[6]~24 ;
wire \ReadAddr[7]~25_combout ;
wire \ReadAddr[7]~26 ;
wire \ReadAddr[8]~27_combout ;
wire \ReadAddr[8]~28 ;
wire \ReadAddr[9]~29_combout ;
wire \ReadAddr[9]~30 ;
wire \ReadAddr[10]~31_combout ;
wire \ReadAddr[10]~32 ;
wire \ReadAddr[11]~33_combout ;
wire \Selector37~0_combout ;
wire \comb~2_combout ;
wire \WriteAddr[1]~15_combout ;
wire \WriteAddr[6]~25_combout ;
wire \WriteAddr[8]~29_combout ;
wire \comb~3_combout ;
wire \comb~4_combout ;
wire \comb~5_combout ;
wire \comb~6_combout ;
wire \comb~7_combout ;
wire \comb~8_combout ;
wire \comb~9_combout ;
wire \comb~10_combout ;
wire \comb~11_combout ;
wire \comb~12_combout ;
wire \comb~13_combout ;
wire \comb~14_combout ;
wire \comb~15_combout ;
wire \comb~16_combout ;
wire \comb~17_combout ;
wire \comb~18_combout ;
wire \comb~19_combout ;
wire \comb~20_combout ;
wire \comb~21_combout ;
wire \nMEMCS16~combout ;
wire \comb~22_combout ;
wire \nMEMR~combout ;
wire \comb~23_combout ;
wire \nIOR~combout ;
wire \comb~24_combout ;
wire \Decoder2~0_combout ;
wire \Decoder2~1_combout ;
wire \comb~25_combout ;
wire \Decoder2~2_combout ;
wire \comb~26_combout ;
wire \comb~27_combout ;
wire \comb~28_combout ;
wire \Clock50MHz~combout ;
wire \Clock50MHz~clkctrl_outclk ;
wire \Selector43~0_combout ;
wire \Ready~reg0_regout ;
wire [11:0] WriteAddr;
wire [25:0] ResetMask;
wire [11:0] ReadAddr;
wire [25:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [3:0] \nCS~combout ;
wire [19:0] \SA~combout ;

wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus ;
wire [0:0] \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus ;

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [16] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [17] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [18] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [19] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [20] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [21] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [22] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [23] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [24] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus [0];

assign \MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [25] = \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus [0];

// Location: LCCOMB_X22_Y3_N2
cycloneii_lcell_comb \Selector39~2 (
// Equation(s):
// \Selector39~2_combout  = (\WriteClock~regout  & (WriteAddr[2] & (WriteAddr[0] & WriteAddr[1])))

	.dataa(\WriteClock~regout ),
	.datab(WriteAddr[2]),
	.datac(WriteAddr[0]),
	.datad(WriteAddr[1]),
	.cin(gnd),
	.combout(\Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~2 .lut_mask = 16'h8000;
defparam \Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N14
cycloneii_lcell_comb \Selector39~7 (
// Equation(s):
// \Selector39~7_combout  = (\Selector39~2_combout  & (\Selector39~4_combout  & (\Selector39~3_combout  & WriteAddr[11])))

	.dataa(\Selector39~2_combout ),
	.datab(\Selector39~4_combout ),
	.datac(\Selector39~3_combout ),
	.datad(WriteAddr[11]),
	.cin(gnd),
	.combout(\Selector39~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~7 .lut_mask = 16'h8000;
defparam \Selector39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N16
cycloneii_lcell_comb \Selector39~8 (
// Equation(s):
// \Selector39~8_combout  = ((!\MachineState.10~regout ) # (!\Selector39~7_combout )) # (!\Decoder2~3_combout )

	.dataa(\Decoder2~3_combout ),
	.datab(vcc),
	.datac(\Selector39~7_combout ),
	.datad(\MachineState.10~regout ),
	.cin(gnd),
	.combout(\Selector39~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~8 .lut_mask = 16'h5FFF;
defparam \Selector39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[1]));
// synopsys translate_off
defparam \SA[1]~I .input_async_reset = "none";
defparam \SA[1]~I .input_power_up = "low";
defparam \SA[1]~I .input_register_mode = "none";
defparam \SA[1]~I .input_sync_reset = "none";
defparam \SA[1]~I .oe_async_reset = "none";
defparam \SA[1]~I .oe_power_up = "low";
defparam \SA[1]~I .oe_register_mode = "none";
defparam \SA[1]~I .oe_sync_reset = "none";
defparam \SA[1]~I .operation_mode = "input";
defparam \SA[1]~I .output_async_reset = "none";
defparam \SA[1]~I .output_power_up = "low";
defparam \SA[1]~I .output_register_mode = "none";
defparam \SA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[5]));
// synopsys translate_off
defparam \SA[5]~I .input_async_reset = "none";
defparam \SA[5]~I .input_power_up = "low";
defparam \SA[5]~I .input_register_mode = "none";
defparam \SA[5]~I .input_sync_reset = "none";
defparam \SA[5]~I .oe_async_reset = "none";
defparam \SA[5]~I .oe_power_up = "low";
defparam \SA[5]~I .oe_register_mode = "none";
defparam \SA[5]~I .oe_sync_reset = "none";
defparam \SA[5]~I .operation_mode = "input";
defparam \SA[5]~I .output_async_reset = "none";
defparam \SA[5]~I .output_power_up = "low";
defparam \SA[5]~I .output_register_mode = "none";
defparam \SA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[12]));
// synopsys translate_off
defparam \SA[12]~I .input_async_reset = "none";
defparam \SA[12]~I .input_power_up = "low";
defparam \SA[12]~I .input_register_mode = "none";
defparam \SA[12]~I .input_sync_reset = "none";
defparam \SA[12]~I .oe_async_reset = "none";
defparam \SA[12]~I .oe_power_up = "low";
defparam \SA[12]~I .oe_register_mode = "none";
defparam \SA[12]~I .oe_sync_reset = "none";
defparam \SA[12]~I .operation_mode = "input";
defparam \SA[12]~I .output_async_reset = "none";
defparam \SA[12]~I .output_power_up = "low";
defparam \SA[12]~I .output_register_mode = "none";
defparam \SA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \nIOCS16~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\nIOCS16~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nIOCS16));
// synopsys translate_off
defparam \nIOCS16~I .input_async_reset = "none";
defparam \nIOCS16~I .input_power_up = "low";
defparam \nIOCS16~I .input_register_mode = "none";
defparam \nIOCS16~I .input_sync_reset = "none";
defparam \nIOCS16~I .oe_async_reset = "none";
defparam \nIOCS16~I .oe_power_up = "low";
defparam \nIOCS16~I .oe_register_mode = "none";
defparam \nIOCS16~I .oe_sync_reset = "none";
defparam \nIOCS16~I .operation_mode = "input";
defparam \nIOCS16~I .output_async_reset = "none";
defparam \nIOCS16~I .output_power_up = "low";
defparam \nIOCS16~I .output_register_mode = "none";
defparam \nIOCS16~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \nMEMW~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\nMEMW~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nMEMW));
// synopsys translate_off
defparam \nMEMW~I .input_async_reset = "none";
defparam \nMEMW~I .input_power_up = "low";
defparam \nMEMW~I .input_register_mode = "none";
defparam \nMEMW~I .input_sync_reset = "none";
defparam \nMEMW~I .oe_async_reset = "none";
defparam \nMEMW~I .oe_power_up = "low";
defparam \nMEMW~I .oe_register_mode = "none";
defparam \nMEMW~I .oe_sync_reset = "none";
defparam \nMEMW~I .operation_mode = "input";
defparam \nMEMW~I .output_async_reset = "none";
defparam \nMEMW~I .output_power_up = "low";
defparam \nMEMW~I .output_register_mode = "none";
defparam \nMEMW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \nIOW~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\nIOW~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nIOW));
// synopsys translate_off
defparam \nIOW~I .input_async_reset = "none";
defparam \nIOW~I .input_power_up = "low";
defparam \nIOW~I .input_register_mode = "none";
defparam \nIOW~I .input_sync_reset = "none";
defparam \nIOW~I .oe_async_reset = "none";
defparam \nIOW~I .oe_power_up = "low";
defparam \nIOW~I .oe_register_mode = "none";
defparam \nIOW~I .oe_sync_reset = "none";
defparam \nIOW~I .operation_mode = "input";
defparam \nIOW~I .output_async_reset = "none";
defparam \nIOW~I .output_power_up = "low";
defparam \nIOW~I .output_register_mode = "none";
defparam \nIOW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N8
cycloneii_lcell_comb \WriteAddr[0]~12 (
// Equation(s):
// \WriteAddr[0]~12_combout  = (\WriteClock~regout  & (WriteAddr[0] $ (VCC))) # (!\WriteClock~regout  & (WriteAddr[0] & VCC))
// \WriteAddr[0]~13  = CARRY((\WriteClock~regout  & WriteAddr[0]))

	.dataa(\WriteClock~regout ),
	.datab(WriteAddr[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\WriteAddr[0]~12_combout ),
	.cout(\WriteAddr[0]~13 ));
// synopsys translate_off
defparam \WriteAddr[0]~12 .lut_mask = 16'h6688;
defparam \WriteAddr[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N30
cycloneii_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (\MachineState.00~regout ) # (!\Decoder2~3_combout )

	.dataa(\Decoder2~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\MachineState.00~regout ),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'hFF55;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reset));
// synopsys translate_off
defparam \Reset~I .input_async_reset = "none";
defparam \Reset~I .input_power_up = "low";
defparam \Reset~I .input_register_mode = "none";
defparam \Reset~I .input_sync_reset = "none";
defparam \Reset~I .oe_async_reset = "none";
defparam \Reset~I .oe_power_up = "low";
defparam \Reset~I .oe_register_mode = "none";
defparam \Reset~I .oe_sync_reset = "none";
defparam \Reset~I .operation_mode = "input";
defparam \Reset~I .output_async_reset = "none";
defparam \Reset~I .output_power_up = "low";
defparam \Reset~I .output_register_mode = "none";
defparam \Reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N6
cycloneii_lcell_comb \MachineState.00~0 (
// Equation(s):
// \MachineState.00~0_combout  = (\MachineState.00~regout ) # (\Reset~combout )

	.dataa(vcc),
	.datab(\MachineState.00~regout ),
	.datac(vcc),
	.datad(\Reset~combout ),
	.cin(gnd),
	.combout(\MachineState.00~0_combout ),
	.cout());
// synopsys translate_off
defparam \MachineState.00~0 .lut_mask = 16'hFFCC;
defparam \MachineState.00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N28
cycloneii_lcell_comb \MachineState.00~1 (
// Equation(s):
// \MachineState.00~1_combout  = (\Selector39~6_combout  & (((\MachineState.00~0_combout ) # (!\Selector39~0_combout )) # (!\Selector39~8_combout )))

	.dataa(\Selector39~8_combout ),
	.datab(\Selector39~0_combout ),
	.datac(\Selector39~6_combout ),
	.datad(\MachineState.00~0_combout ),
	.cin(gnd),
	.combout(\MachineState.00~1_combout ),
	.cout());
// synopsys translate_off
defparam \MachineState.00~1 .lut_mask = 16'hF070;
defparam \MachineState.00~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N29
cycloneii_lcell_ff \MachineState.00 (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\MachineState.00~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MachineState.00~regout ));

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \nCS[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\nCS~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nCS[1]));
// synopsys translate_off
defparam \nCS[1]~I .input_async_reset = "none";
defparam \nCS[1]~I .input_power_up = "low";
defparam \nCS[1]~I .input_register_mode = "none";
defparam \nCS[1]~I .input_sync_reset = "none";
defparam \nCS[1]~I .oe_async_reset = "none";
defparam \nCS[1]~I .oe_power_up = "low";
defparam \nCS[1]~I .oe_register_mode = "none";
defparam \nCS[1]~I .oe_sync_reset = "none";
defparam \nCS[1]~I .operation_mode = "input";
defparam \nCS[1]~I .output_async_reset = "none";
defparam \nCS[1]~I .output_power_up = "low";
defparam \nCS[1]~I .output_register_mode = "none";
defparam \nCS[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \nCS[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\nCS~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nCS[0]));
// synopsys translate_off
defparam \nCS[0]~I .input_async_reset = "none";
defparam \nCS[0]~I .input_power_up = "low";
defparam \nCS[0]~I .input_register_mode = "none";
defparam \nCS[0]~I .input_sync_reset = "none";
defparam \nCS[0]~I .oe_async_reset = "none";
defparam \nCS[0]~I .oe_power_up = "low";
defparam \nCS[0]~I .oe_register_mode = "none";
defparam \nCS[0]~I .oe_sync_reset = "none";
defparam \nCS[0]~I .operation_mode = "input";
defparam \nCS[0]~I .output_async_reset = "none";
defparam \nCS[0]~I .output_power_up = "low";
defparam \nCS[0]~I .output_register_mode = "none";
defparam \nCS[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \nCS[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\nCS~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nCS[3]));
// synopsys translate_off
defparam \nCS[3]~I .input_async_reset = "none";
defparam \nCS[3]~I .input_power_up = "low";
defparam \nCS[3]~I .input_register_mode = "none";
defparam \nCS[3]~I .input_sync_reset = "none";
defparam \nCS[3]~I .oe_async_reset = "none";
defparam \nCS[3]~I .oe_power_up = "low";
defparam \nCS[3]~I .oe_register_mode = "none";
defparam \nCS[3]~I .oe_sync_reset = "none";
defparam \nCS[3]~I .operation_mode = "input";
defparam \nCS[3]~I .output_async_reset = "none";
defparam \nCS[3]~I .output_power_up = "low";
defparam \nCS[3]~I .output_register_mode = "none";
defparam \nCS[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
cycloneii_lcell_comb \Decoder2~3 (
// Equation(s):
// \Decoder2~3_combout  = (\nCS~combout [2] & (\nCS~combout [1] & (\nCS~combout [0] & \nCS~combout [3])))

	.dataa(\nCS~combout [2]),
	.datab(\nCS~combout [1]),
	.datac(\nCS~combout [0]),
	.datad(\nCS~combout [3]),
	.cin(gnd),
	.combout(\Decoder2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~3 .lut_mask = 16'h8000;
defparam \Decoder2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N20
cycloneii_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (\MachineState.11~regout  & !\Reset~combout )

	.dataa(\MachineState.11~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Reset~combout ),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'h00AA;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N10
cycloneii_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = (\Selector39~6_combout  & (((\Selector41~0_combout  & \Selector39~0_combout )) # (!\Selector39~8_combout )))

	.dataa(\Selector39~8_combout ),
	.datab(\Selector39~6_combout ),
	.datac(\Selector41~0_combout ),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~1 .lut_mask = 16'hC444;
defparam \Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N11
cycloneii_lcell_ff \MachineState.11 (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\Selector41~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MachineState.11~regout ));

// Location: LCCOMB_X22_Y3_N4
cycloneii_lcell_comb \WriteAddr[0]~14 (
// Equation(s):
// \WriteAddr[0]~14_combout  = (!\MachineState.11~regout  & ((\Decoder2~3_combout ) # (!\MachineState.10~regout )))

	.dataa(\MachineState.10~regout ),
	.datab(vcc),
	.datac(\Decoder2~3_combout ),
	.datad(\MachineState.11~regout ),
	.cin(gnd),
	.combout(\WriteAddr[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \WriteAddr[0]~14 .lut_mask = 16'h00F5;
defparam \WriteAddr[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y3_N9
cycloneii_lcell_ff \WriteAddr[0] (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\WriteAddr[0]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\MachineState.00~regout ),
	.sload(gnd),
	.ena(\WriteAddr[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(WriteAddr[0]));

// Location: LCCOMB_X22_Y3_N10
cycloneii_lcell_comb \WriteAddr[1]~15 (
// Equation(s):
// \WriteAddr[1]~15_combout  = (WriteAddr[1] & (!\WriteAddr[0]~13 )) # (!WriteAddr[1] & ((\WriteAddr[0]~13 ) # (GND)))
// \WriteAddr[1]~16  = CARRY((!\WriteAddr[0]~13 ) # (!WriteAddr[1]))

	.dataa(WriteAddr[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\WriteAddr[0]~13 ),
	.combout(\WriteAddr[1]~15_combout ),
	.cout(\WriteAddr[1]~16 ));
// synopsys translate_off
defparam \WriteAddr[1]~15 .lut_mask = 16'h5A5F;
defparam \WriteAddr[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N12
cycloneii_lcell_comb \WriteAddr[2]~17 (
// Equation(s):
// \WriteAddr[2]~17_combout  = (WriteAddr[2] & (\WriteAddr[1]~16  $ (GND))) # (!WriteAddr[2] & (!\WriteAddr[1]~16  & VCC))
// \WriteAddr[2]~18  = CARRY((WriteAddr[2] & !\WriteAddr[1]~16 ))

	.dataa(vcc),
	.datab(WriteAddr[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\WriteAddr[1]~16 ),
	.combout(\WriteAddr[2]~17_combout ),
	.cout(\WriteAddr[2]~18 ));
// synopsys translate_off
defparam \WriteAddr[2]~17 .lut_mask = 16'hC30C;
defparam \WriteAddr[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y3_N13
cycloneii_lcell_ff \WriteAddr[2] (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\WriteAddr[2]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\MachineState.00~regout ),
	.sload(gnd),
	.ena(\WriteAddr[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(WriteAddr[2]));

// Location: LCCOMB_X22_Y3_N14
cycloneii_lcell_comb \WriteAddr[3]~19 (
// Equation(s):
// \WriteAddr[3]~19_combout  = (WriteAddr[3] & (!\WriteAddr[2]~18 )) # (!WriteAddr[3] & ((\WriteAddr[2]~18 ) # (GND)))
// \WriteAddr[3]~20  = CARRY((!\WriteAddr[2]~18 ) # (!WriteAddr[3]))

	.dataa(vcc),
	.datab(WriteAddr[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\WriteAddr[2]~18 ),
	.combout(\WriteAddr[3]~19_combout ),
	.cout(\WriteAddr[3]~20 ));
// synopsys translate_off
defparam \WriteAddr[3]~19 .lut_mask = 16'h3C3F;
defparam \WriteAddr[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y3_N15
cycloneii_lcell_ff \WriteAddr[3] (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\WriteAddr[3]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\MachineState.00~regout ),
	.sload(gnd),
	.ena(\WriteAddr[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(WriteAddr[3]));

// Location: LCCOMB_X22_Y3_N16
cycloneii_lcell_comb \WriteAddr[4]~21 (
// Equation(s):
// \WriteAddr[4]~21_combout  = (WriteAddr[4] & (\WriteAddr[3]~20  $ (GND))) # (!WriteAddr[4] & (!\WriteAddr[3]~20  & VCC))
// \WriteAddr[4]~22  = CARRY((WriteAddr[4] & !\WriteAddr[3]~20 ))

	.dataa(vcc),
	.datab(WriteAddr[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\WriteAddr[3]~20 ),
	.combout(\WriteAddr[4]~21_combout ),
	.cout(\WriteAddr[4]~22 ));
// synopsys translate_off
defparam \WriteAddr[4]~21 .lut_mask = 16'hC30C;
defparam \WriteAddr[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y3_N17
cycloneii_lcell_ff \WriteAddr[4] (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\WriteAddr[4]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\MachineState.00~regout ),
	.sload(gnd),
	.ena(\WriteAddr[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(WriteAddr[4]));

// Location: LCCOMB_X22_Y3_N18
cycloneii_lcell_comb \WriteAddr[5]~23 (
// Equation(s):
// \WriteAddr[5]~23_combout  = (WriteAddr[5] & (!\WriteAddr[4]~22 )) # (!WriteAddr[5] & ((\WriteAddr[4]~22 ) # (GND)))
// \WriteAddr[5]~24  = CARRY((!\WriteAddr[4]~22 ) # (!WriteAddr[5]))

	.dataa(vcc),
	.datab(WriteAddr[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\WriteAddr[4]~22 ),
	.combout(\WriteAddr[5]~23_combout ),
	.cout(\WriteAddr[5]~24 ));
// synopsys translate_off
defparam \WriteAddr[5]~23 .lut_mask = 16'h3C3F;
defparam \WriteAddr[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y3_N19
cycloneii_lcell_ff \WriteAddr[5] (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\WriteAddr[5]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\MachineState.00~regout ),
	.sload(gnd),
	.ena(\WriteAddr[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(WriteAddr[5]));

// Location: LCCOMB_X22_Y3_N20
cycloneii_lcell_comb \WriteAddr[6]~25 (
// Equation(s):
// \WriteAddr[6]~25_combout  = (WriteAddr[6] & (\WriteAddr[5]~24  $ (GND))) # (!WriteAddr[6] & (!\WriteAddr[5]~24  & VCC))
// \WriteAddr[6]~26  = CARRY((WriteAddr[6] & !\WriteAddr[5]~24 ))

	.dataa(WriteAddr[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\WriteAddr[5]~24 ),
	.combout(\WriteAddr[6]~25_combout ),
	.cout(\WriteAddr[6]~26 ));
// synopsys translate_off
defparam \WriteAddr[6]~25 .lut_mask = 16'hA50A;
defparam \WriteAddr[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N22
cycloneii_lcell_comb \WriteAddr[7]~27 (
// Equation(s):
// \WriteAddr[7]~27_combout  = (WriteAddr[7] & (!\WriteAddr[6]~26 )) # (!WriteAddr[7] & ((\WriteAddr[6]~26 ) # (GND)))
// \WriteAddr[7]~28  = CARRY((!\WriteAddr[6]~26 ) # (!WriteAddr[7]))

	.dataa(vcc),
	.datab(WriteAddr[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\WriteAddr[6]~26 ),
	.combout(\WriteAddr[7]~27_combout ),
	.cout(\WriteAddr[7]~28 ));
// synopsys translate_off
defparam \WriteAddr[7]~27 .lut_mask = 16'h3C3F;
defparam \WriteAddr[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y3_N23
cycloneii_lcell_ff \WriteAddr[7] (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\WriteAddr[7]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\MachineState.00~regout ),
	.sload(gnd),
	.ena(\WriteAddr[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(WriteAddr[7]));

// Location: LCCOMB_X22_Y3_N24
cycloneii_lcell_comb \WriteAddr[8]~29 (
// Equation(s):
// \WriteAddr[8]~29_combout  = (WriteAddr[8] & (\WriteAddr[7]~28  $ (GND))) # (!WriteAddr[8] & (!\WriteAddr[7]~28  & VCC))
// \WriteAddr[8]~30  = CARRY((WriteAddr[8] & !\WriteAddr[7]~28 ))

	.dataa(WriteAddr[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\WriteAddr[7]~28 ),
	.combout(\WriteAddr[8]~29_combout ),
	.cout(\WriteAddr[8]~30 ));
// synopsys translate_off
defparam \WriteAddr[8]~29 .lut_mask = 16'hA50A;
defparam \WriteAddr[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N26
cycloneii_lcell_comb \WriteAddr[9]~31 (
// Equation(s):
// \WriteAddr[9]~31_combout  = (WriteAddr[9] & (!\WriteAddr[8]~30 )) # (!WriteAddr[9] & ((\WriteAddr[8]~30 ) # (GND)))
// \WriteAddr[9]~32  = CARRY((!\WriteAddr[8]~30 ) # (!WriteAddr[9]))

	.dataa(vcc),
	.datab(WriteAddr[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\WriteAddr[8]~30 ),
	.combout(\WriteAddr[9]~31_combout ),
	.cout(\WriteAddr[9]~32 ));
// synopsys translate_off
defparam \WriteAddr[9]~31 .lut_mask = 16'h3C3F;
defparam \WriteAddr[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y3_N27
cycloneii_lcell_ff \WriteAddr[9] (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\WriteAddr[9]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\MachineState.00~regout ),
	.sload(gnd),
	.ena(\WriteAddr[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(WriteAddr[9]));

// Location: LCCOMB_X22_Y3_N28
cycloneii_lcell_comb \WriteAddr[10]~33 (
// Equation(s):
// \WriteAddr[10]~33_combout  = (WriteAddr[10] & (\WriteAddr[9]~32  $ (GND))) # (!WriteAddr[10] & (!\WriteAddr[9]~32  & VCC))
// \WriteAddr[10]~34  = CARRY((WriteAddr[10] & !\WriteAddr[9]~32 ))

	.dataa(vcc),
	.datab(WriteAddr[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\WriteAddr[9]~32 ),
	.combout(\WriteAddr[10]~33_combout ),
	.cout(\WriteAddr[10]~34 ));
// synopsys translate_off
defparam \WriteAddr[10]~33 .lut_mask = 16'hC30C;
defparam \WriteAddr[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y3_N29
cycloneii_lcell_ff \WriteAddr[10] (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\WriteAddr[10]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\MachineState.00~regout ),
	.sload(gnd),
	.ena(\WriteAddr[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(WriteAddr[10]));

// Location: LCCOMB_X22_Y3_N30
cycloneii_lcell_comb \WriteAddr[11]~35 (
// Equation(s):
// \WriteAddr[11]~35_combout  = \WriteAddr[10]~34  $ (WriteAddr[11])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(WriteAddr[11]),
	.cin(\WriteAddr[10]~34 ),
	.combout(\WriteAddr[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \WriteAddr[11]~35 .lut_mask = 16'h0FF0;
defparam \WriteAddr[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y3_N31
cycloneii_lcell_ff \WriteAddr[11] (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\WriteAddr[11]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\MachineState.00~regout ),
	.sload(gnd),
	.ena(\WriteAddr[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(WriteAddr[11]));

// Location: LCCOMB_X21_Y3_N2
cycloneii_lcell_comb \Selector39~5 (
// Equation(s):
// \Selector39~5_combout  = (!WriteAddr[11]) # (!\MachineState.01~regout )

	.dataa(vcc),
	.datab(\MachineState.01~regout ),
	.datac(vcc),
	.datad(WriteAddr[11]),
	.cin(gnd),
	.combout(\Selector39~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~5 .lut_mask = 16'h33FF;
defparam \Selector39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N0
cycloneii_lcell_comb \Selector39~3 (
// Equation(s):
// \Selector39~3_combout  = (WriteAddr[6] & (WriteAddr[4] & (WriteAddr[3] & WriteAddr[5])))

	.dataa(WriteAddr[6]),
	.datab(WriteAddr[4]),
	.datac(WriteAddr[3]),
	.datad(WriteAddr[5]),
	.cin(gnd),
	.combout(\Selector39~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~3 .lut_mask = 16'h8000;
defparam \Selector39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y3_N16
cycloneii_lcell_comb \Selector39~4 (
// Equation(s):
// \Selector39~4_combout  = (WriteAddr[8] & (WriteAddr[9] & (WriteAddr[10] & WriteAddr[7])))

	.dataa(WriteAddr[8]),
	.datab(WriteAddr[9]),
	.datac(WriteAddr[10]),
	.datad(WriteAddr[7]),
	.cin(gnd),
	.combout(\Selector39~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~4 .lut_mask = 16'h8000;
defparam \Selector39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N4
cycloneii_lcell_comb \Selector39~6 (
// Equation(s):
// \Selector39~6_combout  = ((\Selector39~5_combout ) # ((!\Selector39~4_combout ) # (!\Selector39~3_combout ))) # (!\Selector39~2_combout )

	.dataa(\Selector39~2_combout ),
	.datab(\Selector39~5_combout ),
	.datac(\Selector39~3_combout ),
	.datad(\Selector39~4_combout ),
	.cin(gnd),
	.combout(\Selector39~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~6 .lut_mask = 16'hDFFF;
defparam \Selector39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N24
cycloneii_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = (\Reset~combout  & (((\MachineState.00~regout )) # (!\Decoder2~3_combout ))) # (!\Reset~combout  & (((\MachineState.01~regout ))))

	.dataa(\Decoder2~3_combout ),
	.datab(\MachineState.01~regout ),
	.datac(\MachineState.00~regout ),
	.datad(\Reset~combout ),
	.cin(gnd),
	.combout(\Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~1 .lut_mask = 16'hF5CC;
defparam \Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N18
cycloneii_lcell_comb \Selector39~9 (
// Equation(s):
// \Selector39~9_combout  = (\Selector39~8_combout  & (\Selector39~6_combout  & (\Selector39~1_combout  & \Selector39~0_combout )))

	.dataa(\Selector39~8_combout ),
	.datab(\Selector39~6_combout ),
	.datac(\Selector39~1_combout ),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\Selector39~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~9 .lut_mask = 16'h8000;
defparam \Selector39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N19
cycloneii_lcell_ff \MachineState.01 (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\Selector39~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MachineState.01~regout ));

// Location: LCCOMB_X21_Y3_N26
cycloneii_lcell_comb \MachineState.10~0 (
// Equation(s):
// \MachineState.10~0_combout  = (\MachineState.10~regout  & !\Reset~combout )

	.dataa(\MachineState.10~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Reset~combout ),
	.cin(gnd),
	.combout(\MachineState.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \MachineState.10~0 .lut_mask = 16'h00AA;
defparam \MachineState.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N12
cycloneii_lcell_comb \MachineState.10~1 (
// Equation(s):
// \MachineState.10~1_combout  = ((\Selector39~8_combout  & (\MachineState.10~0_combout  & \Selector39~6_combout ))) # (!\Selector39~0_combout )

	.dataa(\Selector39~8_combout ),
	.datab(\MachineState.10~0_combout ),
	.datac(\Selector39~6_combout ),
	.datad(\Selector39~0_combout ),
	.cin(gnd),
	.combout(\MachineState.10~1_combout ),
	.cout());
// synopsys translate_off
defparam \MachineState.10~1 .lut_mask = 16'h80FF;
defparam \MachineState.10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N13
cycloneii_lcell_ff \MachineState.10 (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\MachineState.10~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MachineState.10~regout ));

// Location: LCCOMB_X21_Y3_N22
cycloneii_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\MachineState.01~regout ) # (\MachineState.10~regout )

	.dataa(vcc),
	.datab(\MachineState.01~regout ),
	.datac(vcc),
	.datad(\MachineState.10~regout ),
	.cin(gnd),
	.combout(\Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = 16'hFFCC;
defparam \Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ReadClock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ReadClock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ReadClock));
// synopsys translate_off
defparam \ReadClock~I .input_async_reset = "none";
defparam \ReadClock~I .input_power_up = "low";
defparam \ReadClock~I .input_register_mode = "none";
defparam \ReadClock~I .input_sync_reset = "none";
defparam \ReadClock~I .oe_async_reset = "none";
defparam \ReadClock~I .oe_power_up = "low";
defparam \ReadClock~I .oe_register_mode = "none";
defparam \ReadClock~I .oe_sync_reset = "none";
defparam \ReadClock~I .operation_mode = "input";
defparam \ReadClock~I .output_async_reset = "none";
defparam \ReadClock~I .output_power_up = "low";
defparam \ReadClock~I .output_register_mode = "none";
defparam \ReadClock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N6
cycloneii_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = (\MachineState.01~regout  & (((!\WriteClock~regout )))) # (!\MachineState.01~regout  & ((\MachineState.10~regout  & (!\Decoder2~3_combout )) # (!\MachineState.10~regout  & ((\WriteClock~regout )))))

	.dataa(\MachineState.10~regout ),
	.datab(\Decoder2~3_combout ),
	.datac(\WriteClock~regout ),
	.datad(\MachineState.01~regout ),
	.cin(gnd),
	.combout(\Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~1 .lut_mask = 16'h0F72;
defparam \Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y3_N7
cycloneii_lcell_ff WriteClock(
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\Selector42~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\WriteClock~regout ));

// Location: CLKCTRL_G5
cycloneii_clkctrl \WriteClock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\WriteClock~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\WriteClock~clkctrl_outclk ));
// synopsys translate_off
defparam \WriteClock~clkctrl .clock_type = "global clock";
defparam \WriteClock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N8
cycloneii_lcell_comb \ReadAddr[0]~12 (
// Equation(s):
// \ReadAddr[0]~12_combout  = ReadAddr[0] $ (\MachineState.11~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(ReadAddr[0]),
	.datad(\MachineState.11~regout ),
	.cin(gnd),
	.combout(\ReadAddr[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ReadAddr[0]~12 .lut_mask = 16'h0FF0;
defparam \ReadAddr[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y2_N9
cycloneii_lcell_ff \ReadAddr[0] (
	.clk(!\ReadClock~combout ),
	.datain(\ReadAddr[0]~12_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ReadAddr[0]));

// Location: LCCOMB_X22_Y2_N10
cycloneii_lcell_comb \ReadAddr[1]~13 (
// Equation(s):
// \ReadAddr[1]~13_combout  = (ReadAddr[1] & (ReadAddr[0] $ (VCC))) # (!ReadAddr[1] & (ReadAddr[0] & VCC))
// \ReadAddr[1]~14  = CARRY((ReadAddr[1] & ReadAddr[0]))

	.dataa(ReadAddr[1]),
	.datab(ReadAddr[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ReadAddr[1]~13_combout ),
	.cout(\ReadAddr[1]~14 ));
// synopsys translate_off
defparam \ReadAddr[1]~13 .lut_mask = 16'h6688;
defparam \ReadAddr[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y2_N11
cycloneii_lcell_ff \ReadAddr[1] (
	.clk(!\ReadClock~combout ),
	.datain(\ReadAddr[1]~13_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MachineState.11~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ReadAddr[1]));

// Location: LCCOMB_X22_Y2_N12
cycloneii_lcell_comb \ReadAddr[2]~15 (
// Equation(s):
// \ReadAddr[2]~15_combout  = (ReadAddr[2] & (!\ReadAddr[1]~14 )) # (!ReadAddr[2] & ((\ReadAddr[1]~14 ) # (GND)))
// \ReadAddr[2]~16  = CARRY((!\ReadAddr[1]~14 ) # (!ReadAddr[2]))

	.dataa(ReadAddr[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ReadAddr[1]~14 ),
	.combout(\ReadAddr[2]~15_combout ),
	.cout(\ReadAddr[2]~16 ));
// synopsys translate_off
defparam \ReadAddr[2]~15 .lut_mask = 16'h5A5F;
defparam \ReadAddr[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y2_N13
cycloneii_lcell_ff \ReadAddr[2] (
	.clk(!\ReadClock~combout ),
	.datain(\ReadAddr[2]~15_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MachineState.11~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ReadAddr[2]));

// Location: LCCOMB_X22_Y2_N14
cycloneii_lcell_comb \ReadAddr[3]~17 (
// Equation(s):
// \ReadAddr[3]~17_combout  = (ReadAddr[3] & (\ReadAddr[2]~16  $ (GND))) # (!ReadAddr[3] & (!\ReadAddr[2]~16  & VCC))
// \ReadAddr[3]~18  = CARRY((ReadAddr[3] & !\ReadAddr[2]~16 ))

	.dataa(vcc),
	.datab(ReadAddr[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ReadAddr[2]~16 ),
	.combout(\ReadAddr[3]~17_combout ),
	.cout(\ReadAddr[3]~18 ));
// synopsys translate_off
defparam \ReadAddr[3]~17 .lut_mask = 16'hC30C;
defparam \ReadAddr[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y2_N15
cycloneii_lcell_ff \ReadAddr[3] (
	.clk(!\ReadClock~combout ),
	.datain(\ReadAddr[3]~17_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MachineState.11~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ReadAddr[3]));

// Location: LCCOMB_X22_Y2_N16
cycloneii_lcell_comb \ReadAddr[4]~19 (
// Equation(s):
// \ReadAddr[4]~19_combout  = (ReadAddr[4] & (!\ReadAddr[3]~18 )) # (!ReadAddr[4] & ((\ReadAddr[3]~18 ) # (GND)))
// \ReadAddr[4]~20  = CARRY((!\ReadAddr[3]~18 ) # (!ReadAddr[4]))

	.dataa(ReadAddr[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ReadAddr[3]~18 ),
	.combout(\ReadAddr[4]~19_combout ),
	.cout(\ReadAddr[4]~20 ));
// synopsys translate_off
defparam \ReadAddr[4]~19 .lut_mask = 16'h5A5F;
defparam \ReadAddr[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y2_N17
cycloneii_lcell_ff \ReadAddr[4] (
	.clk(!\ReadClock~combout ),
	.datain(\ReadAddr[4]~19_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MachineState.11~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ReadAddr[4]));

// Location: LCCOMB_X22_Y2_N18
cycloneii_lcell_comb \ReadAddr[5]~21 (
// Equation(s):
// \ReadAddr[5]~21_combout  = (ReadAddr[5] & (\ReadAddr[4]~20  $ (GND))) # (!ReadAddr[5] & (!\ReadAddr[4]~20  & VCC))
// \ReadAddr[5]~22  = CARRY((ReadAddr[5] & !\ReadAddr[4]~20 ))

	.dataa(vcc),
	.datab(ReadAddr[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ReadAddr[4]~20 ),
	.combout(\ReadAddr[5]~21_combout ),
	.cout(\ReadAddr[5]~22 ));
// synopsys translate_off
defparam \ReadAddr[5]~21 .lut_mask = 16'hC30C;
defparam \ReadAddr[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y2_N19
cycloneii_lcell_ff \ReadAddr[5] (
	.clk(!\ReadClock~combout ),
	.datain(\ReadAddr[5]~21_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MachineState.11~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ReadAddr[5]));

// Location: LCCOMB_X22_Y2_N20
cycloneii_lcell_comb \ReadAddr[6]~23 (
// Equation(s):
// \ReadAddr[6]~23_combout  = (ReadAddr[6] & (!\ReadAddr[5]~22 )) # (!ReadAddr[6] & ((\ReadAddr[5]~22 ) # (GND)))
// \ReadAddr[6]~24  = CARRY((!\ReadAddr[5]~22 ) # (!ReadAddr[6]))

	.dataa(ReadAddr[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ReadAddr[5]~22 ),
	.combout(\ReadAddr[6]~23_combout ),
	.cout(\ReadAddr[6]~24 ));
// synopsys translate_off
defparam \ReadAddr[6]~23 .lut_mask = 16'h5A5F;
defparam \ReadAddr[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y2_N21
cycloneii_lcell_ff \ReadAddr[6] (
	.clk(!\ReadClock~combout ),
	.datain(\ReadAddr[6]~23_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MachineState.11~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ReadAddr[6]));

// Location: LCCOMB_X22_Y2_N22
cycloneii_lcell_comb \ReadAddr[7]~25 (
// Equation(s):
// \ReadAddr[7]~25_combout  = (ReadAddr[7] & (\ReadAddr[6]~24  $ (GND))) # (!ReadAddr[7] & (!\ReadAddr[6]~24  & VCC))
// \ReadAddr[7]~26  = CARRY((ReadAddr[7] & !\ReadAddr[6]~24 ))

	.dataa(vcc),
	.datab(ReadAddr[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ReadAddr[6]~24 ),
	.combout(\ReadAddr[7]~25_combout ),
	.cout(\ReadAddr[7]~26 ));
// synopsys translate_off
defparam \ReadAddr[7]~25 .lut_mask = 16'hC30C;
defparam \ReadAddr[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y2_N23
cycloneii_lcell_ff \ReadAddr[7] (
	.clk(!\ReadClock~combout ),
	.datain(\ReadAddr[7]~25_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MachineState.11~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ReadAddr[7]));

// Location: LCCOMB_X22_Y2_N24
cycloneii_lcell_comb \ReadAddr[8]~27 (
// Equation(s):
// \ReadAddr[8]~27_combout  = (ReadAddr[8] & (!\ReadAddr[7]~26 )) # (!ReadAddr[8] & ((\ReadAddr[7]~26 ) # (GND)))
// \ReadAddr[8]~28  = CARRY((!\ReadAddr[7]~26 ) # (!ReadAddr[8]))

	.dataa(ReadAddr[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ReadAddr[7]~26 ),
	.combout(\ReadAddr[8]~27_combout ),
	.cout(\ReadAddr[8]~28 ));
// synopsys translate_off
defparam \ReadAddr[8]~27 .lut_mask = 16'h5A5F;
defparam \ReadAddr[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y2_N25
cycloneii_lcell_ff \ReadAddr[8] (
	.clk(!\ReadClock~combout ),
	.datain(\ReadAddr[8]~27_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MachineState.11~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ReadAddr[8]));

// Location: LCCOMB_X22_Y2_N26
cycloneii_lcell_comb \ReadAddr[9]~29 (
// Equation(s):
// \ReadAddr[9]~29_combout  = (ReadAddr[9] & (\ReadAddr[8]~28  $ (GND))) # (!ReadAddr[9] & (!\ReadAddr[8]~28  & VCC))
// \ReadAddr[9]~30  = CARRY((ReadAddr[9] & !\ReadAddr[8]~28 ))

	.dataa(vcc),
	.datab(ReadAddr[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ReadAddr[8]~28 ),
	.combout(\ReadAddr[9]~29_combout ),
	.cout(\ReadAddr[9]~30 ));
// synopsys translate_off
defparam \ReadAddr[9]~29 .lut_mask = 16'hC30C;
defparam \ReadAddr[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y2_N27
cycloneii_lcell_ff \ReadAddr[9] (
	.clk(!\ReadClock~combout ),
	.datain(\ReadAddr[9]~29_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MachineState.11~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ReadAddr[9]));

// Location: LCCOMB_X22_Y2_N28
cycloneii_lcell_comb \ReadAddr[10]~31 (
// Equation(s):
// \ReadAddr[10]~31_combout  = (ReadAddr[10] & (!\ReadAddr[9]~30 )) # (!ReadAddr[10] & ((\ReadAddr[9]~30 ) # (GND)))
// \ReadAddr[10]~32  = CARRY((!\ReadAddr[9]~30 ) # (!ReadAddr[10]))

	.dataa(vcc),
	.datab(ReadAddr[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ReadAddr[9]~30 ),
	.combout(\ReadAddr[10]~31_combout ),
	.cout(\ReadAddr[10]~32 ));
// synopsys translate_off
defparam \ReadAddr[10]~31 .lut_mask = 16'h3C3F;
defparam \ReadAddr[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y2_N29
cycloneii_lcell_ff \ReadAddr[10] (
	.clk(!\ReadClock~combout ),
	.datain(\ReadAddr[10]~31_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MachineState.11~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ReadAddr[10]));

// Location: LCCOMB_X22_Y2_N30
cycloneii_lcell_comb \ReadAddr[11]~33 (
// Equation(s):
// \ReadAddr[11]~33_combout  = \ReadAddr[10]~32  $ (!ReadAddr[11])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(ReadAddr[11]),
	.cin(\ReadAddr[10]~32 ),
	.combout(\ReadAddr[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ReadAddr[11]~33 .lut_mask = 16'hF00F;
defparam \ReadAddr[11]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y2_N31
cycloneii_lcell_ff \ReadAddr[11] (
	.clk(!\ReadClock~combout ),
	.datain(\ReadAddr[11]~33_combout ),
	.sdata(gnd),
	.aclr(\Reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MachineState.11~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ReadAddr[11]));

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[0]));
// synopsys translate_off
defparam \SA[0]~I .input_async_reset = "none";
defparam \SA[0]~I .input_power_up = "low";
defparam \SA[0]~I .input_register_mode = "none";
defparam \SA[0]~I .input_sync_reset = "none";
defparam \SA[0]~I .oe_async_reset = "none";
defparam \SA[0]~I .oe_power_up = "low";
defparam \SA[0]~I .oe_register_mode = "none";
defparam \SA[0]~I .oe_sync_reset = "none";
defparam \SA[0]~I .operation_mode = "input";
defparam \SA[0]~I .output_async_reset = "none";
defparam \SA[0]~I .output_power_up = "low";
defparam \SA[0]~I .output_register_mode = "none";
defparam \SA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N0
cycloneii_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ((ResetMask[0] & ((\MachineState.10~regout ) # (\MachineState.11~regout )))) # (!\MachineState.00~regout )

	.dataa(\MachineState.10~regout ),
	.datab(\MachineState.00~regout ),
	.datac(ResetMask[0]),
	.datad(\MachineState.11~regout ),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'hF3B3;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N1
cycloneii_lcell_ff \ResetMask[0] (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\Selector37~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(ResetMask[0]));

// Location: LCCOMB_X12_Y4_N8
cycloneii_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = (\SA~combout [0] & ResetMask[0])

	.dataa(vcc),
	.datab(\SA~combout [0]),
	.datac(vcc),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb~2 .lut_mask = 16'hCC00;
defparam \comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y3_N11
cycloneii_lcell_ff \WriteAddr[1] (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\WriteAddr[1]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\MachineState.00~regout ),
	.sload(gnd),
	.ena(\WriteAddr[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(WriteAddr[1]));

// Location: LCFF_X22_Y3_N21
cycloneii_lcell_ff \WriteAddr[6] (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\WriteAddr[6]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\MachineState.00~regout ),
	.sload(gnd),
	.ena(\WriteAddr[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(WriteAddr[6]));

// Location: LCFF_X22_Y3_N25
cycloneii_lcell_ff \WriteAddr[8] (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\WriteAddr[8]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\MachineState.00~regout ),
	.sload(gnd),
	.ena(\WriteAddr[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(WriteAddr[8]));

// Location: M4K_X11_Y1
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~2_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N18
cycloneii_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = (\SA~combout [1] & ResetMask[0])

	.dataa(\SA~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb~3 .lut_mask = 16'hAA00;
defparam \comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y2
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~3_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_a_first_bit_number = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_first_bit_number = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a1 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[2]));
// synopsys translate_off
defparam \SA[2]~I .input_async_reset = "none";
defparam \SA[2]~I .input_power_up = "low";
defparam \SA[2]~I .input_register_mode = "none";
defparam \SA[2]~I .input_sync_reset = "none";
defparam \SA[2]~I .oe_async_reset = "none";
defparam \SA[2]~I .oe_power_up = "low";
defparam \SA[2]~I .oe_register_mode = "none";
defparam \SA[2]~I .oe_sync_reset = "none";
defparam \SA[2]~I .operation_mode = "input";
defparam \SA[2]~I .output_async_reset = "none";
defparam \SA[2]~I .output_power_up = "low";
defparam \SA[2]~I .output_register_mode = "none";
defparam \SA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
cycloneii_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = (\SA~combout [2] & ResetMask[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SA~combout [2]),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb~4 .lut_mask = 16'hF000;
defparam \comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y2
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~4_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[3]));
// synopsys translate_off
defparam \SA[3]~I .input_async_reset = "none";
defparam \SA[3]~I .input_power_up = "low";
defparam \SA[3]~I .input_register_mode = "none";
defparam \SA[3]~I .input_sync_reset = "none";
defparam \SA[3]~I .oe_async_reset = "none";
defparam \SA[3]~I .oe_power_up = "low";
defparam \SA[3]~I .oe_register_mode = "none";
defparam \SA[3]~I .oe_sync_reset = "none";
defparam \SA[3]~I .operation_mode = "input";
defparam \SA[3]~I .output_async_reset = "none";
defparam \SA[3]~I .output_power_up = "low";
defparam \SA[3]~I .output_register_mode = "none";
defparam \SA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
cycloneii_lcell_comb \comb~5 (
// Equation(s):
// \comb~5_combout  = (\SA~combout [3] & ResetMask[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SA~combout [3]),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb~5 .lut_mask = 16'hF000;
defparam \comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y3
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~5_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_a_first_bit_number = 3;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_first_bit_number = 3;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a3 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[4]));
// synopsys translate_off
defparam \SA[4]~I .input_async_reset = "none";
defparam \SA[4]~I .input_power_up = "low";
defparam \SA[4]~I .input_register_mode = "none";
defparam \SA[4]~I .input_sync_reset = "none";
defparam \SA[4]~I .oe_async_reset = "none";
defparam \SA[4]~I .oe_power_up = "low";
defparam \SA[4]~I .oe_register_mode = "none";
defparam \SA[4]~I .oe_sync_reset = "none";
defparam \SA[4]~I .operation_mode = "input";
defparam \SA[4]~I .output_async_reset = "none";
defparam \SA[4]~I .output_power_up = "low";
defparam \SA[4]~I .output_register_mode = "none";
defparam \SA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cycloneii_lcell_comb \comb~6 (
// Equation(s):
// \comb~6_combout  = (ResetMask[0] & \SA~combout [4])

	.dataa(ResetMask[0]),
	.datab(vcc),
	.datac(\SA~combout [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb~6 .lut_mask = 16'hA0A0;
defparam \comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y5
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~6_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 4;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 4;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
cycloneii_lcell_comb \comb~7 (
// Equation(s):
// \comb~7_combout  = (\SA~combout [5] & ResetMask[0])

	.dataa(\SA~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb~7 .lut_mask = 16'hAA00;
defparam \comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y4
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~7_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_a_first_bit_number = 5;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_first_bit_number = 5;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a5 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[6]));
// synopsys translate_off
defparam \SA[6]~I .input_async_reset = "none";
defparam \SA[6]~I .input_power_up = "low";
defparam \SA[6]~I .input_register_mode = "none";
defparam \SA[6]~I .input_sync_reset = "none";
defparam \SA[6]~I .oe_async_reset = "none";
defparam \SA[6]~I .oe_power_up = "low";
defparam \SA[6]~I .oe_register_mode = "none";
defparam \SA[6]~I .oe_sync_reset = "none";
defparam \SA[6]~I .operation_mode = "input";
defparam \SA[6]~I .output_async_reset = "none";
defparam \SA[6]~I .output_power_up = "low";
defparam \SA[6]~I .output_register_mode = "none";
defparam \SA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
cycloneii_lcell_comb \comb~8 (
// Equation(s):
// \comb~8_combout  = (\SA~combout [6] & ResetMask[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SA~combout [6]),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb~8 .lut_mask = 16'hF000;
defparam \comb~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y5
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~8_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 6;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 6;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[7]));
// synopsys translate_off
defparam \SA[7]~I .input_async_reset = "none";
defparam \SA[7]~I .input_power_up = "low";
defparam \SA[7]~I .input_register_mode = "none";
defparam \SA[7]~I .input_sync_reset = "none";
defparam \SA[7]~I .oe_async_reset = "none";
defparam \SA[7]~I .oe_power_up = "low";
defparam \SA[7]~I .oe_register_mode = "none";
defparam \SA[7]~I .oe_sync_reset = "none";
defparam \SA[7]~I .operation_mode = "input";
defparam \SA[7]~I .output_async_reset = "none";
defparam \SA[7]~I .output_power_up = "low";
defparam \SA[7]~I .output_register_mode = "none";
defparam \SA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneii_lcell_comb \comb~9 (
// Equation(s):
// \comb~9_combout  = (ResetMask[0] & \SA~combout [7])

	.dataa(ResetMask[0]),
	.datab(vcc),
	.datac(\SA~combout [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb~9_combout ),
	.cout());
// synopsys translate_off
defparam \comb~9 .lut_mask = 16'hA0A0;
defparam \comb~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y7
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~9_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_a_first_bit_number = 7;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_first_bit_number = 7;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a7 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[8]));
// synopsys translate_off
defparam \SA[8]~I .input_async_reset = "none";
defparam \SA[8]~I .input_power_up = "low";
defparam \SA[8]~I .input_register_mode = "none";
defparam \SA[8]~I .input_sync_reset = "none";
defparam \SA[8]~I .oe_async_reset = "none";
defparam \SA[8]~I .oe_power_up = "low";
defparam \SA[8]~I .oe_register_mode = "none";
defparam \SA[8]~I .oe_sync_reset = "none";
defparam \SA[8]~I .operation_mode = "input";
defparam \SA[8]~I .output_async_reset = "none";
defparam \SA[8]~I .output_power_up = "low";
defparam \SA[8]~I .output_register_mode = "none";
defparam \SA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
cycloneii_lcell_comb \comb~10 (
// Equation(s):
// \comb~10_combout  = (\SA~combout [8] & ResetMask[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SA~combout [8]),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~10_combout ),
	.cout());
// synopsys translate_off
defparam \comb~10 .lut_mask = 16'hF000;
defparam \comb~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y6
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~10_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_a_first_bit_number = 8;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_first_bit_number = 8;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[9]));
// synopsys translate_off
defparam \SA[9]~I .input_async_reset = "none";
defparam \SA[9]~I .input_power_up = "low";
defparam \SA[9]~I .input_register_mode = "none";
defparam \SA[9]~I .input_sync_reset = "none";
defparam \SA[9]~I .oe_async_reset = "none";
defparam \SA[9]~I .oe_power_up = "low";
defparam \SA[9]~I .oe_register_mode = "none";
defparam \SA[9]~I .oe_sync_reset = "none";
defparam \SA[9]~I .operation_mode = "input";
defparam \SA[9]~I .output_async_reset = "none";
defparam \SA[9]~I .output_power_up = "low";
defparam \SA[9]~I .output_register_mode = "none";
defparam \SA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N14
cycloneii_lcell_comb \comb~11 (
// Equation(s):
// \comb~11_combout  = (\SA~combout [9] & ResetMask[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SA~combout [9]),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~11_combout ),
	.cout());
// synopsys translate_off
defparam \comb~11 .lut_mask = 16'hF000;
defparam \comb~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y8
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~11_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_a_first_bit_number = 9;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_first_bit_number = 9;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a9 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[10]));
// synopsys translate_off
defparam \SA[10]~I .input_async_reset = "none";
defparam \SA[10]~I .input_power_up = "low";
defparam \SA[10]~I .input_register_mode = "none";
defparam \SA[10]~I .input_sync_reset = "none";
defparam \SA[10]~I .oe_async_reset = "none";
defparam \SA[10]~I .oe_power_up = "low";
defparam \SA[10]~I .oe_register_mode = "none";
defparam \SA[10]~I .oe_sync_reset = "none";
defparam \SA[10]~I .operation_mode = "input";
defparam \SA[10]~I .output_async_reset = "none";
defparam \SA[10]~I .output_power_up = "low";
defparam \SA[10]~I .output_register_mode = "none";
defparam \SA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneii_lcell_comb \comb~12 (
// Equation(s):
// \comb~12_combout  = (ResetMask[0] & \SA~combout [10])

	.dataa(ResetMask[0]),
	.datab(vcc),
	.datac(\SA~combout [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb~12_combout ),
	.cout());
// synopsys translate_off
defparam \comb~12 .lut_mask = 16'hA0A0;
defparam \comb~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y7
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~12_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_a_first_bit_number = 10;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_first_bit_number = 10;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a10 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[11]));
// synopsys translate_off
defparam \SA[11]~I .input_async_reset = "none";
defparam \SA[11]~I .input_power_up = "low";
defparam \SA[11]~I .input_register_mode = "none";
defparam \SA[11]~I .input_sync_reset = "none";
defparam \SA[11]~I .oe_async_reset = "none";
defparam \SA[11]~I .oe_power_up = "low";
defparam \SA[11]~I .oe_register_mode = "none";
defparam \SA[11]~I .oe_sync_reset = "none";
defparam \SA[11]~I .operation_mode = "input";
defparam \SA[11]~I .output_async_reset = "none";
defparam \SA[11]~I .output_power_up = "low";
defparam \SA[11]~I .output_register_mode = "none";
defparam \SA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N16
cycloneii_lcell_comb \comb~13 (
// Equation(s):
// \comb~13_combout  = (\SA~combout [11] & ResetMask[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SA~combout [11]),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~13_combout ),
	.cout());
// synopsys translate_off
defparam \comb~13 .lut_mask = 16'hF000;
defparam \comb~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y1
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~13_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_a_first_bit_number = 11;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_first_bit_number = 11;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a11 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneii_lcell_comb \comb~14 (
// Equation(s):
// \comb~14_combout  = (\SA~combout [12] & ResetMask[0])

	.dataa(\SA~combout [12]),
	.datab(vcc),
	.datac(ResetMask[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb~14 .lut_mask = 16'hA0A0;
defparam \comb~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y6
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~14_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_a_first_bit_number = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_first_bit_number = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[13]));
// synopsys translate_off
defparam \SA[13]~I .input_async_reset = "none";
defparam \SA[13]~I .input_power_up = "low";
defparam \SA[13]~I .input_register_mode = "none";
defparam \SA[13]~I .input_sync_reset = "none";
defparam \SA[13]~I .oe_async_reset = "none";
defparam \SA[13]~I .oe_power_up = "low";
defparam \SA[13]~I .oe_register_mode = "none";
defparam \SA[13]~I .oe_sync_reset = "none";
defparam \SA[13]~I .operation_mode = "input";
defparam \SA[13]~I .output_async_reset = "none";
defparam \SA[13]~I .output_power_up = "low";
defparam \SA[13]~I .output_register_mode = "none";
defparam \SA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N2
cycloneii_lcell_comb \comb~15 (
// Equation(s):
// \comb~15_combout  = (\SA~combout [13] & ResetMask[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SA~combout [13]),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~15_combout ),
	.cout());
// synopsys translate_off
defparam \comb~15 .lut_mask = 16'hF000;
defparam \comb~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y3
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~15_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_a_first_bit_number = 13;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_first_bit_number = 13;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a13 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[14]));
// synopsys translate_off
defparam \SA[14]~I .input_async_reset = "none";
defparam \SA[14]~I .input_power_up = "low";
defparam \SA[14]~I .input_register_mode = "none";
defparam \SA[14]~I .input_sync_reset = "none";
defparam \SA[14]~I .oe_async_reset = "none";
defparam \SA[14]~I .oe_power_up = "low";
defparam \SA[14]~I .oe_register_mode = "none";
defparam \SA[14]~I .oe_sync_reset = "none";
defparam \SA[14]~I .operation_mode = "input";
defparam \SA[14]~I .output_async_reset = "none";
defparam \SA[14]~I .output_power_up = "low";
defparam \SA[14]~I .output_register_mode = "none";
defparam \SA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
cycloneii_lcell_comb \comb~16 (
// Equation(s):
// \comb~16_combout  = (\SA~combout [14] & ResetMask[0])

	.dataa(vcc),
	.datab(\SA~combout [14]),
	.datac(vcc),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~16_combout ),
	.cout());
// synopsys translate_off
defparam \comb~16 .lut_mask = 16'hCC00;
defparam \comb~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y8
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~16_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_a_first_bit_number = 14;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_first_bit_number = 14;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a14 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[15]));
// synopsys translate_off
defparam \SA[15]~I .input_async_reset = "none";
defparam \SA[15]~I .input_power_up = "low";
defparam \SA[15]~I .input_register_mode = "none";
defparam \SA[15]~I .input_sync_reset = "none";
defparam \SA[15]~I .oe_async_reset = "none";
defparam \SA[15]~I .oe_power_up = "low";
defparam \SA[15]~I .oe_register_mode = "none";
defparam \SA[15]~I .oe_sync_reset = "none";
defparam \SA[15]~I .operation_mode = "input";
defparam \SA[15]~I .output_async_reset = "none";
defparam \SA[15]~I .output_power_up = "low";
defparam \SA[15]~I .output_register_mode = "none";
defparam \SA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
cycloneii_lcell_comb \comb~17 (
// Equation(s):
// \comb~17_combout  = (\SA~combout [15] & ResetMask[0])

	.dataa(vcc),
	.datab(\SA~combout [15]),
	.datac(vcc),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~17_combout ),
	.cout());
// synopsys translate_off
defparam \comb~17 .lut_mask = 16'hCC00;
defparam \comb~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y4
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~17_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_a_first_bit_number = 15;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_first_bit_number = 15;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a15 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[16]));
// synopsys translate_off
defparam \SA[16]~I .input_async_reset = "none";
defparam \SA[16]~I .input_power_up = "low";
defparam \SA[16]~I .input_register_mode = "none";
defparam \SA[16]~I .input_sync_reset = "none";
defparam \SA[16]~I .oe_async_reset = "none";
defparam \SA[16]~I .oe_power_up = "low";
defparam \SA[16]~I .oe_register_mode = "none";
defparam \SA[16]~I .oe_sync_reset = "none";
defparam \SA[16]~I .operation_mode = "input";
defparam \SA[16]~I .output_async_reset = "none";
defparam \SA[16]~I .output_power_up = "low";
defparam \SA[16]~I .output_register_mode = "none";
defparam \SA[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
cycloneii_lcell_comb \comb~18 (
// Equation(s):
// \comb~18_combout  = (\SA~combout [16] & ResetMask[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SA~combout [16]),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb~18 .lut_mask = 16'hF000;
defparam \comb~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y11
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~18_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_a_first_bit_number = 16;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_first_bit_number = 16;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a16 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[17]));
// synopsys translate_off
defparam \SA[17]~I .input_async_reset = "none";
defparam \SA[17]~I .input_power_up = "low";
defparam \SA[17]~I .input_register_mode = "none";
defparam \SA[17]~I .input_sync_reset = "none";
defparam \SA[17]~I .oe_async_reset = "none";
defparam \SA[17]~I .oe_power_up = "low";
defparam \SA[17]~I .oe_register_mode = "none";
defparam \SA[17]~I .oe_sync_reset = "none";
defparam \SA[17]~I .operation_mode = "input";
defparam \SA[17]~I .output_async_reset = "none";
defparam \SA[17]~I .output_power_up = "low";
defparam \SA[17]~I .output_register_mode = "none";
defparam \SA[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneii_lcell_comb \comb~19 (
// Equation(s):
// \comb~19_combout  = (ResetMask[0] & \SA~combout [17])

	.dataa(ResetMask[0]),
	.datab(vcc),
	.datac(\SA~combout [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb~19_combout ),
	.cout());
// synopsys translate_off
defparam \comb~19 .lut_mask = 16'hA0A0;
defparam \comb~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y9
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~19_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_a_first_bit_number = 17;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_first_bit_number = 17;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a17 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[18]));
// synopsys translate_off
defparam \SA[18]~I .input_async_reset = "none";
defparam \SA[18]~I .input_power_up = "low";
defparam \SA[18]~I .input_register_mode = "none";
defparam \SA[18]~I .input_sync_reset = "none";
defparam \SA[18]~I .oe_async_reset = "none";
defparam \SA[18]~I .oe_power_up = "low";
defparam \SA[18]~I .oe_register_mode = "none";
defparam \SA[18]~I .oe_sync_reset = "none";
defparam \SA[18]~I .operation_mode = "input";
defparam \SA[18]~I .output_async_reset = "none";
defparam \SA[18]~I .output_power_up = "low";
defparam \SA[18]~I .output_register_mode = "none";
defparam \SA[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
cycloneii_lcell_comb \comb~20 (
// Equation(s):
// \comb~20_combout  = (\SA~combout [18] & ResetMask[0])

	.dataa(vcc),
	.datab(\SA~combout [18]),
	.datac(ResetMask[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb~20_combout ),
	.cout());
// synopsys translate_off
defparam \comb~20 .lut_mask = 16'hC0C0;
defparam \comb~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y12
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~20_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_a_first_bit_number = 18;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_first_bit_number = 18;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a18 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SA[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SA~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SA[19]));
// synopsys translate_off
defparam \SA[19]~I .input_async_reset = "none";
defparam \SA[19]~I .input_power_up = "low";
defparam \SA[19]~I .input_register_mode = "none";
defparam \SA[19]~I .input_sync_reset = "none";
defparam \SA[19]~I .oe_async_reset = "none";
defparam \SA[19]~I .oe_power_up = "low";
defparam \SA[19]~I .oe_register_mode = "none";
defparam \SA[19]~I .oe_sync_reset = "none";
defparam \SA[19]~I .operation_mode = "input";
defparam \SA[19]~I .output_async_reset = "none";
defparam \SA[19]~I .output_power_up = "low";
defparam \SA[19]~I .output_register_mode = "none";
defparam \SA[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cycloneii_lcell_comb \comb~21 (
// Equation(s):
// \comb~21_combout  = (ResetMask[0] & \SA~combout [19])

	.dataa(vcc),
	.datab(vcc),
	.datac(ResetMask[0]),
	.datad(\SA~combout [19]),
	.cin(gnd),
	.combout(\comb~21_combout ),
	.cout());
// synopsys translate_off
defparam \comb~21 .lut_mask = 16'hF000;
defparam \comb~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y13
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~21_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_a_first_bit_number = 19;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_first_bit_number = 19;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a19 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \nMEMCS16~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\nMEMCS16~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nMEMCS16));
// synopsys translate_off
defparam \nMEMCS16~I .input_async_reset = "none";
defparam \nMEMCS16~I .input_power_up = "low";
defparam \nMEMCS16~I .input_register_mode = "none";
defparam \nMEMCS16~I .input_sync_reset = "none";
defparam \nMEMCS16~I .oe_async_reset = "none";
defparam \nMEMCS16~I .oe_power_up = "low";
defparam \nMEMCS16~I .oe_register_mode = "none";
defparam \nMEMCS16~I .oe_sync_reset = "none";
defparam \nMEMCS16~I .operation_mode = "input";
defparam \nMEMCS16~I .output_async_reset = "none";
defparam \nMEMCS16~I .output_power_up = "low";
defparam \nMEMCS16~I .output_register_mode = "none";
defparam \nMEMCS16~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
cycloneii_lcell_comb \comb~22 (
// Equation(s):
// \comb~22_combout  = (ResetMask[0] & (\nIOCS16~combout  $ (\nMEMCS16~combout )))

	.dataa(\nIOCS16~combout ),
	.datab(vcc),
	.datac(\nMEMCS16~combout ),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~22_combout ),
	.cout());
// synopsys translate_off
defparam \comb~22 .lut_mask = 16'h5A00;
defparam \comb~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y9
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~22_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_a_first_bit_number = 20;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_first_bit_number = 20;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a20 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \nMEMR~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\nMEMR~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nMEMR));
// synopsys translate_off
defparam \nMEMR~I .input_async_reset = "none";
defparam \nMEMR~I .input_power_up = "low";
defparam \nMEMR~I .input_register_mode = "none";
defparam \nMEMR~I .input_sync_reset = "none";
defparam \nMEMR~I .oe_async_reset = "none";
defparam \nMEMR~I .oe_power_up = "low";
defparam \nMEMR~I .oe_register_mode = "none";
defparam \nMEMR~I .oe_sync_reset = "none";
defparam \nMEMR~I .operation_mode = "input";
defparam \nMEMR~I .output_async_reset = "none";
defparam \nMEMR~I .output_power_up = "low";
defparam \nMEMR~I .output_register_mode = "none";
defparam \nMEMR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N28
cycloneii_lcell_comb \comb~23 (
// Equation(s):
// \comb~23_combout  = (ResetMask[0] & (\nMEMW~combout  $ (\nMEMR~combout )))

	.dataa(\nMEMW~combout ),
	.datab(\nMEMR~combout ),
	.datac(vcc),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~23_combout ),
	.cout());
// synopsys translate_off
defparam \comb~23 .lut_mask = 16'h6600;
defparam \comb~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y13
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~23_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_a_first_bit_number = 21;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_first_bit_number = 21;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a21 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \nIOR~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\nIOR~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nIOR));
// synopsys translate_off
defparam \nIOR~I .input_async_reset = "none";
defparam \nIOR~I .input_power_up = "low";
defparam \nIOR~I .input_register_mode = "none";
defparam \nIOR~I .input_sync_reset = "none";
defparam \nIOR~I .oe_async_reset = "none";
defparam \nIOR~I .oe_power_up = "low";
defparam \nIOR~I .oe_register_mode = "none";
defparam \nIOR~I .oe_sync_reset = "none";
defparam \nIOR~I .operation_mode = "input";
defparam \nIOR~I .output_async_reset = "none";
defparam \nIOR~I .output_power_up = "low";
defparam \nIOR~I .output_register_mode = "none";
defparam \nIOR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
cycloneii_lcell_comb \comb~24 (
// Equation(s):
// \comb~24_combout  = (ResetMask[0] & (\nIOW~combout  $ (\nIOR~combout )))

	.dataa(\nIOW~combout ),
	.datab(vcc),
	.datac(\nIOR~combout ),
	.datad(ResetMask[0]),
	.cin(gnd),
	.combout(\comb~24_combout ),
	.cout());
// synopsys translate_off
defparam \comb~24 .lut_mask = 16'h5A00;
defparam \comb~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y12
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~24_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_a_first_bit_number = 22;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_first_bit_number = 22;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a22 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \nCS[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\nCS~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nCS[2]));
// synopsys translate_off
defparam \nCS[2]~I .input_async_reset = "none";
defparam \nCS[2]~I .input_power_up = "low";
defparam \nCS[2]~I .input_register_mode = "none";
defparam \nCS[2]~I .input_sync_reset = "none";
defparam \nCS[2]~I .oe_async_reset = "none";
defparam \nCS[2]~I .oe_power_up = "low";
defparam \nCS[2]~I .oe_register_mode = "none";
defparam \nCS[2]~I .oe_sync_reset = "none";
defparam \nCS[2]~I .operation_mode = "input";
defparam \nCS[2]~I .output_async_reset = "none";
defparam \nCS[2]~I .output_power_up = "low";
defparam \nCS[2]~I .output_register_mode = "none";
defparam \nCS[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneii_lcell_comb \Decoder2~0 (
// Equation(s):
// \Decoder2~0_combout  = (\nCS~combout [1] & (\nCS~combout [0] & \nCS~combout [2]))

	.dataa(vcc),
	.datab(\nCS~combout [1]),
	.datac(\nCS~combout [0]),
	.datad(\nCS~combout [2]),
	.cin(gnd),
	.combout(\Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~0 .lut_mask = 16'hC000;
defparam \Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneii_lcell_comb \Decoder2~1 (
// Equation(s):
// \Decoder2~1_combout  = (\nCS~combout [2] & (!\nCS~combout [1] & (\nCS~combout [0] & \nCS~combout [3])))

	.dataa(\nCS~combout [2]),
	.datab(\nCS~combout [1]),
	.datac(\nCS~combout [0]),
	.datad(\nCS~combout [3]),
	.cin(gnd),
	.combout(\Decoder2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~1 .lut_mask = 16'h2000;
defparam \Decoder2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneii_lcell_comb \comb~25 (
// Equation(s):
// \comb~25_combout  = (ResetMask[0] & (!\Decoder2~0_combout  & !\Decoder2~1_combout ))

	.dataa(ResetMask[0]),
	.datab(\Decoder2~0_combout ),
	.datac(\Decoder2~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb~25_combout ),
	.cout());
// synopsys translate_off
defparam \comb~25 .lut_mask = 16'h0202;
defparam \comb~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y11
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~25_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_a_first_bit_number = 23;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_first_bit_number = 23;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a23 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneii_lcell_comb \Decoder2~2 (
// Equation(s):
// \Decoder2~2_combout  = (\nCS~combout [2] & (\nCS~combout [1] & (!\nCS~combout [0] & \nCS~combout [3])))

	.dataa(\nCS~combout [2]),
	.datab(\nCS~combout [1]),
	.datac(\nCS~combout [0]),
	.datad(\nCS~combout [3]),
	.cin(gnd),
	.combout(\Decoder2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~2 .lut_mask = 16'h0800;
defparam \Decoder2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneii_lcell_comb \comb~26 (
// Equation(s):
// \comb~26_combout  = (!\Decoder2~2_combout  & (ResetMask[0] & !\Decoder2~0_combout ))

	.dataa(vcc),
	.datab(\Decoder2~2_combout ),
	.datac(ResetMask[0]),
	.datad(\Decoder2~0_combout ),
	.cin(gnd),
	.combout(\comb~26_combout ),
	.cout());
// synopsys translate_off
defparam \comb~26 .lut_mask = 16'h0030;
defparam \comb~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y10
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~26_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_a_first_bit_number = 24;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_first_bit_number = 24;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a24 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneii_lcell_comb \comb~27 (
// Equation(s):
// \comb~27_combout  = (\nCS~combout [1] & (\nCS~combout [0] $ (\nCS~combout [2]))) # (!\nCS~combout [1] & (\nCS~combout [0] & \nCS~combout [2]))

	.dataa(vcc),
	.datab(\nCS~combout [1]),
	.datac(\nCS~combout [0]),
	.datad(\nCS~combout [2]),
	.cin(gnd),
	.combout(\comb~27_combout ),
	.cout());
// synopsys translate_off
defparam \comb~27 .lut_mask = 16'h3CC0;
defparam \comb~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneii_lcell_comb \comb~28 (
// Equation(s):
// \comb~28_combout  = (ResetMask[0] & (!\Decoder2~3_combout  & ((!\comb~27_combout ) # (!\nCS~combout [3]))))

	.dataa(\nCS~combout [3]),
	.datab(\comb~27_combout ),
	.datac(ResetMask[0]),
	.datad(\Decoder2~3_combout ),
	.cin(gnd),
	.combout(\comb~28_combout ),
	.cout());
// synopsys translate_off
defparam \comb~28 .lut_mask = 16'h0070;
defparam \comb~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y10
cycloneii_ram_block \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\Selector42~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\ReadClock~combout ),
	.clk1(\WriteClock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({ReadAddr[11],ReadAddr[10],ReadAddr[9],ReadAddr[8],ReadAddr[7],ReadAddr[6],ReadAddr[5],ReadAddr[4],ReadAddr[3],ReadAddr[2],ReadAddr[1],ReadAddr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb~28_combout }),
	.portbaddr({WriteAddr[11],WriteAddr[10],WriteAddr[9],WriteAddr[8],WriteAddr[7],WriteAddr[6],WriteAddr[5],WriteAddr[4],WriteAddr[3],WriteAddr[2],WriteAddr[1],WriteAddr[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .data_interleave_offset_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .data_interleave_width_in_bits = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .logical_ram_name = "Memory:MyMemory|altsyncram:altsyncram_component|altsyncram_32q1:auto_generated|altsyncram_u2o1:altsyncram1|ALTSYNCRAM";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .mixed_port_feed_through_mode = "dont_care";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .operation_mode = "bidir_dual_port";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_a_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_a_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_a_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_a_byte_enable_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_a_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_a_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_a_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_a_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_a_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_a_first_bit_number = 25;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_a_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_a_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_a_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_a_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_address_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_address_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_address_width = 12;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_byte_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_data_in_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_data_in_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_data_out_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_data_out_clock = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_data_width = 1;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_first_address = 0;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_first_bit_number = 25;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_last_address = 4095;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_logical_ram_depth = 4096;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_logical_ram_width = 26;
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_read_enable_write_enable_clear = "none";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .port_b_read_enable_write_enable_clock = "clock1";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .ram_block_type = "M4K";
defparam \MyMemory|altsyncram_component|auto_generated|altsyncram1|ram_block2a25 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock50MHz~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock50MHz~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock50MHz));
// synopsys translate_off
defparam \Clock50MHz~I .input_async_reset = "none";
defparam \Clock50MHz~I .input_power_up = "low";
defparam \Clock50MHz~I .input_register_mode = "none";
defparam \Clock50MHz~I .input_sync_reset = "none";
defparam \Clock50MHz~I .oe_async_reset = "none";
defparam \Clock50MHz~I .oe_power_up = "low";
defparam \Clock50MHz~I .oe_register_mode = "none";
defparam \Clock50MHz~I .oe_sync_reset = "none";
defparam \Clock50MHz~I .operation_mode = "input";
defparam \Clock50MHz~I .output_async_reset = "none";
defparam \Clock50MHz~I .output_power_up = "low";
defparam \Clock50MHz~I .output_register_mode = "none";
defparam \Clock50MHz~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \Clock50MHz~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock50MHz~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock50MHz~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock50MHz~clkctrl .clock_type = "global clock";
defparam \Clock50MHz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N8
cycloneii_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\MachineState.11~regout ) # ((\Ready~reg0_regout  & ((\MachineState.10~regout ) # (!\MachineState.00~regout ))))

	.dataa(\MachineState.10~regout ),
	.datab(\MachineState.00~regout ),
	.datac(\Ready~reg0_regout ),
	.datad(\MachineState.11~regout ),
	.cin(gnd),
	.combout(\Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = 16'hFFB0;
defparam \Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y3_N9
cycloneii_lcell_ff \Ready~reg0 (
	.clk(\Clock50MHz~clkctrl_outclk ),
	.datain(\Selector43~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Ready~reg0_regout ));

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[0]));
// synopsys translate_off
defparam \SD[0]~I .input_async_reset = "none";
defparam \SD[0]~I .input_power_up = "low";
defparam \SD[0]~I .input_register_mode = "none";
defparam \SD[0]~I .input_sync_reset = "none";
defparam \SD[0]~I .oe_async_reset = "none";
defparam \SD[0]~I .oe_power_up = "low";
defparam \SD[0]~I .oe_register_mode = "none";
defparam \SD[0]~I .oe_sync_reset = "none";
defparam \SD[0]~I .operation_mode = "input";
defparam \SD[0]~I .output_async_reset = "none";
defparam \SD[0]~I .output_power_up = "low";
defparam \SD[0]~I .output_register_mode = "none";
defparam \SD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[1]));
// synopsys translate_off
defparam \SD[1]~I .input_async_reset = "none";
defparam \SD[1]~I .input_power_up = "low";
defparam \SD[1]~I .input_register_mode = "none";
defparam \SD[1]~I .input_sync_reset = "none";
defparam \SD[1]~I .oe_async_reset = "none";
defparam \SD[1]~I .oe_power_up = "low";
defparam \SD[1]~I .oe_register_mode = "none";
defparam \SD[1]~I .oe_sync_reset = "none";
defparam \SD[1]~I .operation_mode = "input";
defparam \SD[1]~I .output_async_reset = "none";
defparam \SD[1]~I .output_power_up = "low";
defparam \SD[1]~I .output_register_mode = "none";
defparam \SD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[2]));
// synopsys translate_off
defparam \SD[2]~I .input_async_reset = "none";
defparam \SD[2]~I .input_power_up = "low";
defparam \SD[2]~I .input_register_mode = "none";
defparam \SD[2]~I .input_sync_reset = "none";
defparam \SD[2]~I .oe_async_reset = "none";
defparam \SD[2]~I .oe_power_up = "low";
defparam \SD[2]~I .oe_register_mode = "none";
defparam \SD[2]~I .oe_sync_reset = "none";
defparam \SD[2]~I .operation_mode = "input";
defparam \SD[2]~I .output_async_reset = "none";
defparam \SD[2]~I .output_power_up = "low";
defparam \SD[2]~I .output_register_mode = "none";
defparam \SD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[3]));
// synopsys translate_off
defparam \SD[3]~I .input_async_reset = "none";
defparam \SD[3]~I .input_power_up = "low";
defparam \SD[3]~I .input_register_mode = "none";
defparam \SD[3]~I .input_sync_reset = "none";
defparam \SD[3]~I .oe_async_reset = "none";
defparam \SD[3]~I .oe_power_up = "low";
defparam \SD[3]~I .oe_register_mode = "none";
defparam \SD[3]~I .oe_sync_reset = "none";
defparam \SD[3]~I .operation_mode = "input";
defparam \SD[3]~I .output_async_reset = "none";
defparam \SD[3]~I .output_power_up = "low";
defparam \SD[3]~I .output_register_mode = "none";
defparam \SD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[4]));
// synopsys translate_off
defparam \SD[4]~I .input_async_reset = "none";
defparam \SD[4]~I .input_power_up = "low";
defparam \SD[4]~I .input_register_mode = "none";
defparam \SD[4]~I .input_sync_reset = "none";
defparam \SD[4]~I .oe_async_reset = "none";
defparam \SD[4]~I .oe_power_up = "low";
defparam \SD[4]~I .oe_register_mode = "none";
defparam \SD[4]~I .oe_sync_reset = "none";
defparam \SD[4]~I .operation_mode = "input";
defparam \SD[4]~I .output_async_reset = "none";
defparam \SD[4]~I .output_power_up = "low";
defparam \SD[4]~I .output_register_mode = "none";
defparam \SD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[5]));
// synopsys translate_off
defparam \SD[5]~I .input_async_reset = "none";
defparam \SD[5]~I .input_power_up = "low";
defparam \SD[5]~I .input_register_mode = "none";
defparam \SD[5]~I .input_sync_reset = "none";
defparam \SD[5]~I .oe_async_reset = "none";
defparam \SD[5]~I .oe_power_up = "low";
defparam \SD[5]~I .oe_register_mode = "none";
defparam \SD[5]~I .oe_sync_reset = "none";
defparam \SD[5]~I .operation_mode = "input";
defparam \SD[5]~I .output_async_reset = "none";
defparam \SD[5]~I .output_power_up = "low";
defparam \SD[5]~I .output_register_mode = "none";
defparam \SD[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[6]));
// synopsys translate_off
defparam \SD[6]~I .input_async_reset = "none";
defparam \SD[6]~I .input_power_up = "low";
defparam \SD[6]~I .input_register_mode = "none";
defparam \SD[6]~I .input_sync_reset = "none";
defparam \SD[6]~I .oe_async_reset = "none";
defparam \SD[6]~I .oe_power_up = "low";
defparam \SD[6]~I .oe_register_mode = "none";
defparam \SD[6]~I .oe_sync_reset = "none";
defparam \SD[6]~I .operation_mode = "input";
defparam \SD[6]~I .output_async_reset = "none";
defparam \SD[6]~I .output_power_up = "low";
defparam \SD[6]~I .output_register_mode = "none";
defparam \SD[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[7]));
// synopsys translate_off
defparam \SD[7]~I .input_async_reset = "none";
defparam \SD[7]~I .input_power_up = "low";
defparam \SD[7]~I .input_register_mode = "none";
defparam \SD[7]~I .input_sync_reset = "none";
defparam \SD[7]~I .oe_async_reset = "none";
defparam \SD[7]~I .oe_power_up = "low";
defparam \SD[7]~I .oe_register_mode = "none";
defparam \SD[7]~I .oe_sync_reset = "none";
defparam \SD[7]~I .operation_mode = "input";
defparam \SD[7]~I .output_async_reset = "none";
defparam \SD[7]~I .output_power_up = "low";
defparam \SD[7]~I .output_register_mode = "none";
defparam \SD[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[8]));
// synopsys translate_off
defparam \SD[8]~I .input_async_reset = "none";
defparam \SD[8]~I .input_power_up = "low";
defparam \SD[8]~I .input_register_mode = "none";
defparam \SD[8]~I .input_sync_reset = "none";
defparam \SD[8]~I .oe_async_reset = "none";
defparam \SD[8]~I .oe_power_up = "low";
defparam \SD[8]~I .oe_register_mode = "none";
defparam \SD[8]~I .oe_sync_reset = "none";
defparam \SD[8]~I .operation_mode = "input";
defparam \SD[8]~I .output_async_reset = "none";
defparam \SD[8]~I .output_power_up = "low";
defparam \SD[8]~I .output_register_mode = "none";
defparam \SD[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[9]));
// synopsys translate_off
defparam \SD[9]~I .input_async_reset = "none";
defparam \SD[9]~I .input_power_up = "low";
defparam \SD[9]~I .input_register_mode = "none";
defparam \SD[9]~I .input_sync_reset = "none";
defparam \SD[9]~I .oe_async_reset = "none";
defparam \SD[9]~I .oe_power_up = "low";
defparam \SD[9]~I .oe_register_mode = "none";
defparam \SD[9]~I .oe_sync_reset = "none";
defparam \SD[9]~I .operation_mode = "input";
defparam \SD[9]~I .output_async_reset = "none";
defparam \SD[9]~I .output_power_up = "low";
defparam \SD[9]~I .output_register_mode = "none";
defparam \SD[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[10]));
// synopsys translate_off
defparam \SD[10]~I .input_async_reset = "none";
defparam \SD[10]~I .input_power_up = "low";
defparam \SD[10]~I .input_register_mode = "none";
defparam \SD[10]~I .input_sync_reset = "none";
defparam \SD[10]~I .oe_async_reset = "none";
defparam \SD[10]~I .oe_power_up = "low";
defparam \SD[10]~I .oe_register_mode = "none";
defparam \SD[10]~I .oe_sync_reset = "none";
defparam \SD[10]~I .operation_mode = "input";
defparam \SD[10]~I .output_async_reset = "none";
defparam \SD[10]~I .output_power_up = "low";
defparam \SD[10]~I .output_register_mode = "none";
defparam \SD[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[11]));
// synopsys translate_off
defparam \SD[11]~I .input_async_reset = "none";
defparam \SD[11]~I .input_power_up = "low";
defparam \SD[11]~I .input_register_mode = "none";
defparam \SD[11]~I .input_sync_reset = "none";
defparam \SD[11]~I .oe_async_reset = "none";
defparam \SD[11]~I .oe_power_up = "low";
defparam \SD[11]~I .oe_register_mode = "none";
defparam \SD[11]~I .oe_sync_reset = "none";
defparam \SD[11]~I .operation_mode = "input";
defparam \SD[11]~I .output_async_reset = "none";
defparam \SD[11]~I .output_power_up = "low";
defparam \SD[11]~I .output_register_mode = "none";
defparam \SD[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[12]));
// synopsys translate_off
defparam \SD[12]~I .input_async_reset = "none";
defparam \SD[12]~I .input_power_up = "low";
defparam \SD[12]~I .input_register_mode = "none";
defparam \SD[12]~I .input_sync_reset = "none";
defparam \SD[12]~I .oe_async_reset = "none";
defparam \SD[12]~I .oe_power_up = "low";
defparam \SD[12]~I .oe_register_mode = "none";
defparam \SD[12]~I .oe_sync_reset = "none";
defparam \SD[12]~I .operation_mode = "input";
defparam \SD[12]~I .output_async_reset = "none";
defparam \SD[12]~I .output_power_up = "low";
defparam \SD[12]~I .output_register_mode = "none";
defparam \SD[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[13]));
// synopsys translate_off
defparam \SD[13]~I .input_async_reset = "none";
defparam \SD[13]~I .input_power_up = "low";
defparam \SD[13]~I .input_register_mode = "none";
defparam \SD[13]~I .input_sync_reset = "none";
defparam \SD[13]~I .oe_async_reset = "none";
defparam \SD[13]~I .oe_power_up = "low";
defparam \SD[13]~I .oe_register_mode = "none";
defparam \SD[13]~I .oe_sync_reset = "none";
defparam \SD[13]~I .operation_mode = "input";
defparam \SD[13]~I .output_async_reset = "none";
defparam \SD[13]~I .output_power_up = "low";
defparam \SD[13]~I .output_register_mode = "none";
defparam \SD[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[14]));
// synopsys translate_off
defparam \SD[14]~I .input_async_reset = "none";
defparam \SD[14]~I .input_power_up = "low";
defparam \SD[14]~I .input_register_mode = "none";
defparam \SD[14]~I .input_sync_reset = "none";
defparam \SD[14]~I .oe_async_reset = "none";
defparam \SD[14]~I .oe_power_up = "low";
defparam \SD[14]~I .oe_register_mode = "none";
defparam \SD[14]~I .oe_sync_reset = "none";
defparam \SD[14]~I .operation_mode = "input";
defparam \SD[14]~I .output_async_reset = "none";
defparam \SD[14]~I .output_power_up = "low";
defparam \SD[14]~I .output_register_mode = "none";
defparam \SD[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SD[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD[15]));
// synopsys translate_off
defparam \SD[15]~I .input_async_reset = "none";
defparam \SD[15]~I .input_power_up = "low";
defparam \SD[15]~I .input_register_mode = "none";
defparam \SD[15]~I .input_sync_reset = "none";
defparam \SD[15]~I .oe_async_reset = "none";
defparam \SD[15]~I .oe_power_up = "low";
defparam \SD[15]~I .oe_register_mode = "none";
defparam \SD[15]~I .oe_sync_reset = "none";
defparam \SD[15]~I .operation_mode = "input";
defparam \SD[15]~I .output_async_reset = "none";
defparam \SD[15]~I .output_power_up = "low";
defparam \SD[15]~I .output_register_mode = "none";
defparam \SD[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SBHE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SBHE));
// synopsys translate_off
defparam \SBHE~I .input_async_reset = "none";
defparam \SBHE~I .input_power_up = "low";
defparam \SBHE~I .input_register_mode = "none";
defparam \SBHE~I .input_sync_reset = "none";
defparam \SBHE~I .oe_async_reset = "none";
defparam \SBHE~I .oe_power_up = "low";
defparam \SBHE~I .oe_register_mode = "none";
defparam \SBHE~I .oe_sync_reset = "none";
defparam \SBHE~I .operation_mode = "input";
defparam \SBHE~I .output_async_reset = "none";
defparam \SBHE~I .output_power_up = "low";
defparam \SBHE~I .output_register_mode = "none";
defparam \SBHE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AEN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AEN));
// synopsys translate_off
defparam \AEN~I .input_async_reset = "none";
defparam \AEN~I .input_power_up = "low";
defparam \AEN~I .input_register_mode = "none";
defparam \AEN~I .input_sync_reset = "none";
defparam \AEN~I .oe_async_reset = "none";
defparam \AEN~I .oe_power_up = "low";
defparam \AEN~I .oe_register_mode = "none";
defparam \AEN~I .oe_sync_reset = "none";
defparam \AEN~I .operation_mode = "input";
defparam \AEN~I .output_async_reset = "none";
defparam \AEN~I .output_power_up = "low";
defparam \AEN~I .output_register_mode = "none";
defparam \AEN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \BALE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BALE));
// synopsys translate_off
defparam \BALE~I .input_async_reset = "none";
defparam \BALE~I .input_power_up = "low";
defparam \BALE~I .input_register_mode = "none";
defparam \BALE~I .input_sync_reset = "none";
defparam \BALE~I .oe_async_reset = "none";
defparam \BALE~I .oe_power_up = "low";
defparam \BALE~I .oe_register_mode = "none";
defparam \BALE~I .oe_sync_reset = "none";
defparam \BALE~I .operation_mode = "input";
defparam \BALE~I .output_async_reset = "none";
defparam \BALE~I .output_power_up = "low";
defparam \BALE~I .output_register_mode = "none";
defparam \BALE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[0]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[0]));
// synopsys translate_off
defparam \DataOut[0]~I .input_async_reset = "none";
defparam \DataOut[0]~I .input_power_up = "low";
defparam \DataOut[0]~I .input_register_mode = "none";
defparam \DataOut[0]~I .input_sync_reset = "none";
defparam \DataOut[0]~I .oe_async_reset = "none";
defparam \DataOut[0]~I .oe_power_up = "low";
defparam \DataOut[0]~I .oe_register_mode = "none";
defparam \DataOut[0]~I .oe_sync_reset = "none";
defparam \DataOut[0]~I .operation_mode = "output";
defparam \DataOut[0]~I .output_async_reset = "none";
defparam \DataOut[0]~I .output_power_up = "low";
defparam \DataOut[0]~I .output_register_mode = "none";
defparam \DataOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[1]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[1]));
// synopsys translate_off
defparam \DataOut[1]~I .input_async_reset = "none";
defparam \DataOut[1]~I .input_power_up = "low";
defparam \DataOut[1]~I .input_register_mode = "none";
defparam \DataOut[1]~I .input_sync_reset = "none";
defparam \DataOut[1]~I .oe_async_reset = "none";
defparam \DataOut[1]~I .oe_power_up = "low";
defparam \DataOut[1]~I .oe_register_mode = "none";
defparam \DataOut[1]~I .oe_sync_reset = "none";
defparam \DataOut[1]~I .operation_mode = "output";
defparam \DataOut[1]~I .output_async_reset = "none";
defparam \DataOut[1]~I .output_power_up = "low";
defparam \DataOut[1]~I .output_register_mode = "none";
defparam \DataOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[2]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[2]));
// synopsys translate_off
defparam \DataOut[2]~I .input_async_reset = "none";
defparam \DataOut[2]~I .input_power_up = "low";
defparam \DataOut[2]~I .input_register_mode = "none";
defparam \DataOut[2]~I .input_sync_reset = "none";
defparam \DataOut[2]~I .oe_async_reset = "none";
defparam \DataOut[2]~I .oe_power_up = "low";
defparam \DataOut[2]~I .oe_register_mode = "none";
defparam \DataOut[2]~I .oe_sync_reset = "none";
defparam \DataOut[2]~I .operation_mode = "output";
defparam \DataOut[2]~I .output_async_reset = "none";
defparam \DataOut[2]~I .output_power_up = "low";
defparam \DataOut[2]~I .output_register_mode = "none";
defparam \DataOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[3]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[3]));
// synopsys translate_off
defparam \DataOut[3]~I .input_async_reset = "none";
defparam \DataOut[3]~I .input_power_up = "low";
defparam \DataOut[3]~I .input_register_mode = "none";
defparam \DataOut[3]~I .input_sync_reset = "none";
defparam \DataOut[3]~I .oe_async_reset = "none";
defparam \DataOut[3]~I .oe_power_up = "low";
defparam \DataOut[3]~I .oe_register_mode = "none";
defparam \DataOut[3]~I .oe_sync_reset = "none";
defparam \DataOut[3]~I .operation_mode = "output";
defparam \DataOut[3]~I .output_async_reset = "none";
defparam \DataOut[3]~I .output_power_up = "low";
defparam \DataOut[3]~I .output_register_mode = "none";
defparam \DataOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[4]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[4]));
// synopsys translate_off
defparam \DataOut[4]~I .input_async_reset = "none";
defparam \DataOut[4]~I .input_power_up = "low";
defparam \DataOut[4]~I .input_register_mode = "none";
defparam \DataOut[4]~I .input_sync_reset = "none";
defparam \DataOut[4]~I .oe_async_reset = "none";
defparam \DataOut[4]~I .oe_power_up = "low";
defparam \DataOut[4]~I .oe_register_mode = "none";
defparam \DataOut[4]~I .oe_sync_reset = "none";
defparam \DataOut[4]~I .operation_mode = "output";
defparam \DataOut[4]~I .output_async_reset = "none";
defparam \DataOut[4]~I .output_power_up = "low";
defparam \DataOut[4]~I .output_register_mode = "none";
defparam \DataOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[5]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[5]));
// synopsys translate_off
defparam \DataOut[5]~I .input_async_reset = "none";
defparam \DataOut[5]~I .input_power_up = "low";
defparam \DataOut[5]~I .input_register_mode = "none";
defparam \DataOut[5]~I .input_sync_reset = "none";
defparam \DataOut[5]~I .oe_async_reset = "none";
defparam \DataOut[5]~I .oe_power_up = "low";
defparam \DataOut[5]~I .oe_register_mode = "none";
defparam \DataOut[5]~I .oe_sync_reset = "none";
defparam \DataOut[5]~I .operation_mode = "output";
defparam \DataOut[5]~I .output_async_reset = "none";
defparam \DataOut[5]~I .output_power_up = "low";
defparam \DataOut[5]~I .output_register_mode = "none";
defparam \DataOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[6]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[6]));
// synopsys translate_off
defparam \DataOut[6]~I .input_async_reset = "none";
defparam \DataOut[6]~I .input_power_up = "low";
defparam \DataOut[6]~I .input_register_mode = "none";
defparam \DataOut[6]~I .input_sync_reset = "none";
defparam \DataOut[6]~I .oe_async_reset = "none";
defparam \DataOut[6]~I .oe_power_up = "low";
defparam \DataOut[6]~I .oe_register_mode = "none";
defparam \DataOut[6]~I .oe_sync_reset = "none";
defparam \DataOut[6]~I .operation_mode = "output";
defparam \DataOut[6]~I .output_async_reset = "none";
defparam \DataOut[6]~I .output_power_up = "low";
defparam \DataOut[6]~I .output_register_mode = "none";
defparam \DataOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[7]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[7]));
// synopsys translate_off
defparam \DataOut[7]~I .input_async_reset = "none";
defparam \DataOut[7]~I .input_power_up = "low";
defparam \DataOut[7]~I .input_register_mode = "none";
defparam \DataOut[7]~I .input_sync_reset = "none";
defparam \DataOut[7]~I .oe_async_reset = "none";
defparam \DataOut[7]~I .oe_power_up = "low";
defparam \DataOut[7]~I .oe_register_mode = "none";
defparam \DataOut[7]~I .oe_sync_reset = "none";
defparam \DataOut[7]~I .operation_mode = "output";
defparam \DataOut[7]~I .output_async_reset = "none";
defparam \DataOut[7]~I .output_power_up = "low";
defparam \DataOut[7]~I .output_register_mode = "none";
defparam \DataOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[8]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[8]));
// synopsys translate_off
defparam \DataOut[8]~I .input_async_reset = "none";
defparam \DataOut[8]~I .input_power_up = "low";
defparam \DataOut[8]~I .input_register_mode = "none";
defparam \DataOut[8]~I .input_sync_reset = "none";
defparam \DataOut[8]~I .oe_async_reset = "none";
defparam \DataOut[8]~I .oe_power_up = "low";
defparam \DataOut[8]~I .oe_register_mode = "none";
defparam \DataOut[8]~I .oe_sync_reset = "none";
defparam \DataOut[8]~I .operation_mode = "output";
defparam \DataOut[8]~I .output_async_reset = "none";
defparam \DataOut[8]~I .output_power_up = "low";
defparam \DataOut[8]~I .output_register_mode = "none";
defparam \DataOut[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[9]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[9]));
// synopsys translate_off
defparam \DataOut[9]~I .input_async_reset = "none";
defparam \DataOut[9]~I .input_power_up = "low";
defparam \DataOut[9]~I .input_register_mode = "none";
defparam \DataOut[9]~I .input_sync_reset = "none";
defparam \DataOut[9]~I .oe_async_reset = "none";
defparam \DataOut[9]~I .oe_power_up = "low";
defparam \DataOut[9]~I .oe_register_mode = "none";
defparam \DataOut[9]~I .oe_sync_reset = "none";
defparam \DataOut[9]~I .operation_mode = "output";
defparam \DataOut[9]~I .output_async_reset = "none";
defparam \DataOut[9]~I .output_power_up = "low";
defparam \DataOut[9]~I .output_register_mode = "none";
defparam \DataOut[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[10]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[10]));
// synopsys translate_off
defparam \DataOut[10]~I .input_async_reset = "none";
defparam \DataOut[10]~I .input_power_up = "low";
defparam \DataOut[10]~I .input_register_mode = "none";
defparam \DataOut[10]~I .input_sync_reset = "none";
defparam \DataOut[10]~I .oe_async_reset = "none";
defparam \DataOut[10]~I .oe_power_up = "low";
defparam \DataOut[10]~I .oe_register_mode = "none";
defparam \DataOut[10]~I .oe_sync_reset = "none";
defparam \DataOut[10]~I .operation_mode = "output";
defparam \DataOut[10]~I .output_async_reset = "none";
defparam \DataOut[10]~I .output_power_up = "low";
defparam \DataOut[10]~I .output_register_mode = "none";
defparam \DataOut[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[11]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[11]));
// synopsys translate_off
defparam \DataOut[11]~I .input_async_reset = "none";
defparam \DataOut[11]~I .input_power_up = "low";
defparam \DataOut[11]~I .input_register_mode = "none";
defparam \DataOut[11]~I .input_sync_reset = "none";
defparam \DataOut[11]~I .oe_async_reset = "none";
defparam \DataOut[11]~I .oe_power_up = "low";
defparam \DataOut[11]~I .oe_register_mode = "none";
defparam \DataOut[11]~I .oe_sync_reset = "none";
defparam \DataOut[11]~I .operation_mode = "output";
defparam \DataOut[11]~I .output_async_reset = "none";
defparam \DataOut[11]~I .output_power_up = "low";
defparam \DataOut[11]~I .output_register_mode = "none";
defparam \DataOut[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[12]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[12]));
// synopsys translate_off
defparam \DataOut[12]~I .input_async_reset = "none";
defparam \DataOut[12]~I .input_power_up = "low";
defparam \DataOut[12]~I .input_register_mode = "none";
defparam \DataOut[12]~I .input_sync_reset = "none";
defparam \DataOut[12]~I .oe_async_reset = "none";
defparam \DataOut[12]~I .oe_power_up = "low";
defparam \DataOut[12]~I .oe_register_mode = "none";
defparam \DataOut[12]~I .oe_sync_reset = "none";
defparam \DataOut[12]~I .operation_mode = "output";
defparam \DataOut[12]~I .output_async_reset = "none";
defparam \DataOut[12]~I .output_power_up = "low";
defparam \DataOut[12]~I .output_register_mode = "none";
defparam \DataOut[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[13]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[13]));
// synopsys translate_off
defparam \DataOut[13]~I .input_async_reset = "none";
defparam \DataOut[13]~I .input_power_up = "low";
defparam \DataOut[13]~I .input_register_mode = "none";
defparam \DataOut[13]~I .input_sync_reset = "none";
defparam \DataOut[13]~I .oe_async_reset = "none";
defparam \DataOut[13]~I .oe_power_up = "low";
defparam \DataOut[13]~I .oe_register_mode = "none";
defparam \DataOut[13]~I .oe_sync_reset = "none";
defparam \DataOut[13]~I .operation_mode = "output";
defparam \DataOut[13]~I .output_async_reset = "none";
defparam \DataOut[13]~I .output_power_up = "low";
defparam \DataOut[13]~I .output_register_mode = "none";
defparam \DataOut[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[14]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[14]));
// synopsys translate_off
defparam \DataOut[14]~I .input_async_reset = "none";
defparam \DataOut[14]~I .input_power_up = "low";
defparam \DataOut[14]~I .input_register_mode = "none";
defparam \DataOut[14]~I .input_sync_reset = "none";
defparam \DataOut[14]~I .oe_async_reset = "none";
defparam \DataOut[14]~I .oe_power_up = "low";
defparam \DataOut[14]~I .oe_register_mode = "none";
defparam \DataOut[14]~I .oe_sync_reset = "none";
defparam \DataOut[14]~I .operation_mode = "output";
defparam \DataOut[14]~I .output_async_reset = "none";
defparam \DataOut[14]~I .output_power_up = "low";
defparam \DataOut[14]~I .output_register_mode = "none";
defparam \DataOut[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[15]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[15]));
// synopsys translate_off
defparam \DataOut[15]~I .input_async_reset = "none";
defparam \DataOut[15]~I .input_power_up = "low";
defparam \DataOut[15]~I .input_register_mode = "none";
defparam \DataOut[15]~I .input_sync_reset = "none";
defparam \DataOut[15]~I .oe_async_reset = "none";
defparam \DataOut[15]~I .oe_power_up = "low";
defparam \DataOut[15]~I .oe_register_mode = "none";
defparam \DataOut[15]~I .oe_sync_reset = "none";
defparam \DataOut[15]~I .operation_mode = "output";
defparam \DataOut[15]~I .output_async_reset = "none";
defparam \DataOut[15]~I .output_power_up = "low";
defparam \DataOut[15]~I .output_register_mode = "none";
defparam \DataOut[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[16]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[16]));
// synopsys translate_off
defparam \DataOut[16]~I .input_async_reset = "none";
defparam \DataOut[16]~I .input_power_up = "low";
defparam \DataOut[16]~I .input_register_mode = "none";
defparam \DataOut[16]~I .input_sync_reset = "none";
defparam \DataOut[16]~I .oe_async_reset = "none";
defparam \DataOut[16]~I .oe_power_up = "low";
defparam \DataOut[16]~I .oe_register_mode = "none";
defparam \DataOut[16]~I .oe_sync_reset = "none";
defparam \DataOut[16]~I .operation_mode = "output";
defparam \DataOut[16]~I .output_async_reset = "none";
defparam \DataOut[16]~I .output_power_up = "low";
defparam \DataOut[16]~I .output_register_mode = "none";
defparam \DataOut[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[17]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[17]));
// synopsys translate_off
defparam \DataOut[17]~I .input_async_reset = "none";
defparam \DataOut[17]~I .input_power_up = "low";
defparam \DataOut[17]~I .input_register_mode = "none";
defparam \DataOut[17]~I .input_sync_reset = "none";
defparam \DataOut[17]~I .oe_async_reset = "none";
defparam \DataOut[17]~I .oe_power_up = "low";
defparam \DataOut[17]~I .oe_register_mode = "none";
defparam \DataOut[17]~I .oe_sync_reset = "none";
defparam \DataOut[17]~I .operation_mode = "output";
defparam \DataOut[17]~I .output_async_reset = "none";
defparam \DataOut[17]~I .output_power_up = "low";
defparam \DataOut[17]~I .output_register_mode = "none";
defparam \DataOut[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[18]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[18]));
// synopsys translate_off
defparam \DataOut[18]~I .input_async_reset = "none";
defparam \DataOut[18]~I .input_power_up = "low";
defparam \DataOut[18]~I .input_register_mode = "none";
defparam \DataOut[18]~I .input_sync_reset = "none";
defparam \DataOut[18]~I .oe_async_reset = "none";
defparam \DataOut[18]~I .oe_power_up = "low";
defparam \DataOut[18]~I .oe_register_mode = "none";
defparam \DataOut[18]~I .oe_sync_reset = "none";
defparam \DataOut[18]~I .operation_mode = "output";
defparam \DataOut[18]~I .output_async_reset = "none";
defparam \DataOut[18]~I .output_power_up = "low";
defparam \DataOut[18]~I .output_register_mode = "none";
defparam \DataOut[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[19]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[19]));
// synopsys translate_off
defparam \DataOut[19]~I .input_async_reset = "none";
defparam \DataOut[19]~I .input_power_up = "low";
defparam \DataOut[19]~I .input_register_mode = "none";
defparam \DataOut[19]~I .input_sync_reset = "none";
defparam \DataOut[19]~I .oe_async_reset = "none";
defparam \DataOut[19]~I .oe_power_up = "low";
defparam \DataOut[19]~I .oe_register_mode = "none";
defparam \DataOut[19]~I .oe_sync_reset = "none";
defparam \DataOut[19]~I .operation_mode = "output";
defparam \DataOut[19]~I .output_async_reset = "none";
defparam \DataOut[19]~I .output_power_up = "low";
defparam \DataOut[19]~I .output_register_mode = "none";
defparam \DataOut[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[20]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[20]));
// synopsys translate_off
defparam \DataOut[20]~I .input_async_reset = "none";
defparam \DataOut[20]~I .input_power_up = "low";
defparam \DataOut[20]~I .input_register_mode = "none";
defparam \DataOut[20]~I .input_sync_reset = "none";
defparam \DataOut[20]~I .oe_async_reset = "none";
defparam \DataOut[20]~I .oe_power_up = "low";
defparam \DataOut[20]~I .oe_register_mode = "none";
defparam \DataOut[20]~I .oe_sync_reset = "none";
defparam \DataOut[20]~I .operation_mode = "output";
defparam \DataOut[20]~I .output_async_reset = "none";
defparam \DataOut[20]~I .output_power_up = "low";
defparam \DataOut[20]~I .output_register_mode = "none";
defparam \DataOut[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[21]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[21]));
// synopsys translate_off
defparam \DataOut[21]~I .input_async_reset = "none";
defparam \DataOut[21]~I .input_power_up = "low";
defparam \DataOut[21]~I .input_register_mode = "none";
defparam \DataOut[21]~I .input_sync_reset = "none";
defparam \DataOut[21]~I .oe_async_reset = "none";
defparam \DataOut[21]~I .oe_power_up = "low";
defparam \DataOut[21]~I .oe_register_mode = "none";
defparam \DataOut[21]~I .oe_sync_reset = "none";
defparam \DataOut[21]~I .operation_mode = "output";
defparam \DataOut[21]~I .output_async_reset = "none";
defparam \DataOut[21]~I .output_power_up = "low";
defparam \DataOut[21]~I .output_register_mode = "none";
defparam \DataOut[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[22]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[22]));
// synopsys translate_off
defparam \DataOut[22]~I .input_async_reset = "none";
defparam \DataOut[22]~I .input_power_up = "low";
defparam \DataOut[22]~I .input_register_mode = "none";
defparam \DataOut[22]~I .input_sync_reset = "none";
defparam \DataOut[22]~I .oe_async_reset = "none";
defparam \DataOut[22]~I .oe_power_up = "low";
defparam \DataOut[22]~I .oe_register_mode = "none";
defparam \DataOut[22]~I .oe_sync_reset = "none";
defparam \DataOut[22]~I .operation_mode = "output";
defparam \DataOut[22]~I .output_async_reset = "none";
defparam \DataOut[22]~I .output_power_up = "low";
defparam \DataOut[22]~I .output_register_mode = "none";
defparam \DataOut[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[23]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[23]));
// synopsys translate_off
defparam \DataOut[23]~I .input_async_reset = "none";
defparam \DataOut[23]~I .input_power_up = "low";
defparam \DataOut[23]~I .input_register_mode = "none";
defparam \DataOut[23]~I .input_sync_reset = "none";
defparam \DataOut[23]~I .oe_async_reset = "none";
defparam \DataOut[23]~I .oe_power_up = "low";
defparam \DataOut[23]~I .oe_register_mode = "none";
defparam \DataOut[23]~I .oe_sync_reset = "none";
defparam \DataOut[23]~I .operation_mode = "output";
defparam \DataOut[23]~I .output_async_reset = "none";
defparam \DataOut[23]~I .output_power_up = "low";
defparam \DataOut[23]~I .output_register_mode = "none";
defparam \DataOut[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[24]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[24]));
// synopsys translate_off
defparam \DataOut[24]~I .input_async_reset = "none";
defparam \DataOut[24]~I .input_power_up = "low";
defparam \DataOut[24]~I .input_register_mode = "none";
defparam \DataOut[24]~I .input_sync_reset = "none";
defparam \DataOut[24]~I .oe_async_reset = "none";
defparam \DataOut[24]~I .oe_power_up = "low";
defparam \DataOut[24]~I .oe_register_mode = "none";
defparam \DataOut[24]~I .oe_sync_reset = "none";
defparam \DataOut[24]~I .operation_mode = "output";
defparam \DataOut[24]~I .output_async_reset = "none";
defparam \DataOut[24]~I .output_power_up = "low";
defparam \DataOut[24]~I .output_register_mode = "none";
defparam \DataOut[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DataOut[25]~I (
	.datain(\MyMemory|altsyncram_component|auto_generated|altsyncram1|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DataOut[25]));
// synopsys translate_off
defparam \DataOut[25]~I .input_async_reset = "none";
defparam \DataOut[25]~I .input_power_up = "low";
defparam \DataOut[25]~I .input_register_mode = "none";
defparam \DataOut[25]~I .input_sync_reset = "none";
defparam \DataOut[25]~I .oe_async_reset = "none";
defparam \DataOut[25]~I .oe_power_up = "low";
defparam \DataOut[25]~I .oe_register_mode = "none";
defparam \DataOut[25]~I .oe_sync_reset = "none";
defparam \DataOut[25]~I .operation_mode = "output";
defparam \DataOut[25]~I .output_async_reset = "none";
defparam \DataOut[25]~I .output_power_up = "low";
defparam \DataOut[25]~I .output_register_mode = "none";
defparam \DataOut[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Ready~I (
	.datain(\Ready~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Ready));
// synopsys translate_off
defparam \Ready~I .input_async_reset = "none";
defparam \Ready~I .input_power_up = "low";
defparam \Ready~I .input_register_mode = "none";
defparam \Ready~I .input_sync_reset = "none";
defparam \Ready~I .oe_async_reset = "none";
defparam \Ready~I .oe_power_up = "low";
defparam \Ready~I .oe_register_mode = "none";
defparam \Ready~I .oe_sync_reset = "none";
defparam \Ready~I .operation_mode = "output";
defparam \Ready~I .output_async_reset = "none";
defparam \Ready~I .output_power_up = "low";
defparam \Ready~I .output_register_mode = "none";
defparam \Ready~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
