// Seed: 3495650130
module module_0 #(
    parameter id_0 = 32'd72
) (
    input  wor  _id_0,
    input  wor  id_1,
    input  wire id_2,
    output tri1 id_3,
    input  tri1 id_4,
    output tri  id_5
);
  wire id_7;
  logic [id_0 : -1] id_8 = id_7;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_21 = 32'd92
) (
    input supply1 id_0,
    output tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    output wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output uwire id_10,
    output tri1 id_11,
    input wire id_12,
    output tri id_13,
    output tri1 id_14,
    output wire id_15,
    input supply0 id_16,
    input uwire id_17,
    input uwire id_18,
    output wire id_19
);
  parameter id_21 = 1;
  wire id_22, id_23;
  wire id_24;
  wire id_25;
  assign id_23 = -1'b0 ? id_23 : id_2;
  parameter id_26 = 1;
  defparam id_21.id_21 = id_21;
  assign id_19 = id_9;
  logic \id_27 ;
  module_0 modCall_1 (
      id_21,
      id_7,
      id_6,
      id_10,
      id_16,
      id_4
  );
  assign id_4  = 1;
  assign id_10 = {-1 - id_5, 1};
endmodule
