// Seed: 1476079793
module module_0 (
    output wand id_0,
    output wor  id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2
);
  assign id_4 = id_1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = id_4++;
endmodule
