// Seed: 4028968162
module module_0;
  assign id_1 = id_1 == 1;
  wire id_2, id_3;
  wire id_4;
  wire id_5, id_6, id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = id_4.id_4;
  module_0 modCall_1 ();
  tri1 id_8;
  id_9(
      .id_0('b0),
      .id_1(id_8 == id_4),
      .id_2(1'b0),
      .id_3(1),
      .id_4(~id_1),
      .id_5(id_2),
      .id_6(id_6),
      .id_7(id_7),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(1'b0),
      .id_12(""),
      .id_13(id_6),
      .id_14(1),
      .id_15(1),
      .id_16(1),
      .id_17(1),
      .id_18(id_7),
      .id_19(id_8 + id_2),
      .id_20(1),
      .id_21(1'b0),
      .id_22(1'b0),
      .id_23(id_6[1]),
      .id_24(id_4),
      .id_25(id_1 + 1)
  );
endmodule
