

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Fri Feb 14 09:37:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution2
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5990|     5990|  59.900 us|  59.900 us|  5991|  5991|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row            |      144|      144|        18|          -|          -|     8|        no|
        | + RD_Loop_Col           |       16|       16|         2|          -|          -|     8|        no|
        |- Row_DCT_Loop           |     2704|     2704|       338|          -|          -|     8|        no|
        | + DCT_Outer_Loop        |      336|      336|        42|          -|          -|     8|        no|
        |  ++ DCT_Inner_Loop      |       40|       40|         5|          -|          -|     8|        no|
        |- Xpose_Row_Outer_Loop   |      144|      144|        18|          -|          -|     8|        no|
        | + Xpose_Row_Inner_Loop  |       16|       16|         2|          -|          -|     8|        no|
        |- Col_DCT_Loop           |     2704|     2704|       338|          -|          -|     8|        no|
        | + DCT_Outer_Loop        |      336|      336|        42|          -|          -|     8|        no|
        |  ++ DCT_Inner_Loop      |       40|       40|         5|          -|          -|     8|        no|
        |- Xpose_Col_Outer_Loop   |      144|      144|        18|          -|          -|     8|        no|
        | + Xpose_Col_Inner_Loop  |       16|       16|         2|          -|          -|     8|        no|
        |- WR_Loop_Row            |      144|      144|        18|          -|          -|     8|        no|
        | + WR_Loop_Col           |       16|       16|         2|          -|          -|     8|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 12 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 7 
12 --> 13 15 
13 --> 14 12 
14 --> 13 
15 --> 16 22 
16 --> 17 15 
17 --> 18 16 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 17 
22 --> 23 25 
23 --> 24 22 
24 --> 23 
25 --> 26 
26 --> 27 25 
27 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 28 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln122 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:122]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%row_outbuf = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 34 'alloca' 'row_outbuf' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%col_outbuf = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 35 'alloca' 'col_outbuf' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%col_inbuf = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 36 'alloca' 'col_inbuf' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%buf_2d_in = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:125]   --->   Operation 37 'alloca' 'buf_2d_in' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%buf_2d_out = alloca i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:126]   --->   Operation 38 'alloca' 'buf_2d_out' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln94 = store i4 0, i4 %r" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 39 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln97 = br void %RD_Loop_Col.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 40 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%r_2 = load i4 %r" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 41 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%icmp_ln97 = icmp_eq  i4 %r_2, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 42 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln97 = add i4 %r_2, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 43 'add' 'add_ln97' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %RD_Loop_Col.i.split, void %for.inc.i1.preheader" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 44 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i4 %r_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 45 'trunc' 'trunc_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln97, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 46 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 47 'specpipeline' 'specpipeline_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 49 'specloopname' 'specloopname_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln100 = br void %for.inc.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 50 'br' 'br_ln100' <Predicate = (!icmp_ln97)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 51 'alloca' 'i' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 0, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 52 'store' 'store_ln56' <Predicate = (icmp_ln97)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc.i1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 53 'br' 'br_ln60' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%c = phi i4 0, void %RD_Loop_Col.i.split, i4 %add_ln100, void %for.inc.i.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 54 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.73ns)   --->   "%icmp_ln100 = icmp_eq  i4 %c, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 55 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln100 = add i4 %c, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 56 'add' 'add_ln100' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc.i.split, void %for.inc8.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 57 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i4 %c" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 58 'zext' 'zext_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln103 = add i6 %tmp_4, i6 %zext_ln103" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 59 'add' 'add_ln103' <Predicate = (!icmp_ln100)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i6 %add_ln103" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 60 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln103_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 61 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (3.25ns)   --->   "%input_r_load = load i6 %input_r_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 62 'load' 'input_r_load' <Predicate = (!icmp_ln100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln94 = store i4 %add_ln97, i4 %r" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 63 'store' 'store_ln94' <Predicate = (icmp_ln100)> <Delay = 1.58>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln97 = br void %RD_Loop_Col.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:97->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 64 'br' 'br_ln97' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln103_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 65 'getelementptr' 'buf_2d_in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:101->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 66 'specpipeline' 'specpipeline_ln101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 68 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_r_load = load i6 %input_r_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 69 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 70 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln103 = store i16 %input_r_load, i6 %buf_2d_in_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:103->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 70 'store' 'store_ln103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:100->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:129]   --->   Operation 71 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.32>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 72 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.73ns)   --->   "%icmp_ln60 = icmp_eq  i4 %i_4, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 73 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln60 = add i4 %i_4, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 74 'add' 'add_ln60' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc.i1.split, void %Xpose_Row_Inner_Loop.i.preheader" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 75 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i4 %i_4" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 76 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln60, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 77 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 78 'specpipeline' 'specpipeline_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 80 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln39 = br void %DCT_Inner_Loop.i.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 81 'br' 'br_ln39' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 82 'alloca' 'j' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 0, i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 83 'store' 'store_ln56' <Predicate = (icmp_ln60)> <Delay = 1.58>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln66 = br void %Xpose_Row_Inner_Loop.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 84 'br' 'br_ln66' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.32>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%k = phi i4 0, void %for.inc.i1.split, i4 %add_ln39, void %for.inc13.i.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 85 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.73ns)   --->   "%icmp_ln39 = icmp_eq  i4 %k, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 86 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.73ns)   --->   "%add_ln39 = add i4 %k, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 87 'add' 'add_ln39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %DCT_Inner_Loop.i.i.split, void %dct_1d.exit.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 88 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i4 %k" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 89 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i4 %k" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 90 'zext' 'zext_ln44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln39, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 91 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.82ns)   --->   "%add_ln47_2 = add i6 %tmp_7, i6 %zext_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 92 'add' 'add_ln47_2' <Predicate = (!icmp_ln39)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i6 %add_ln47_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 93 'zext' 'zext_ln47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%row_outbuf_addr_1 = getelementptr i16 %row_outbuf, i64 0, i64 %zext_ln47" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 94 'getelementptr' 'row_outbuf_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:40->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 95 'specpipeline' 'specpipeline_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 97 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.58ns)   --->   "%br_ln42 = br void %for.inc.i.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 98 'br' 'br_ln42' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_6 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %add_ln60, i4 %i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 99 'store' 'store_ln56' <Predicate = (icmp_ln39)> <Delay = 1.58>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc.i1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:60->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 100 'br' 'br_ln60' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 5.71>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%n = phi i4 0, void %DCT_Inner_Loop.i.i.split, i4 %add_ln42, void %for.inc.i.i.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 101 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = phi i32 0, void %DCT_Inner_Loop.i.i.split, i32 %tmp_3, void %for.inc.i.i.split"   --->   Operation 102 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (1.73ns)   --->   "%icmp_ln42 = icmp_eq  i4 %n, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 103 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (1.73ns)   --->   "%add_ln42 = add i4 %n, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 104 'add' 'add_ln42' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc.i.i.split, void %for.inc13.i.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 105 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i4 %n" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 106 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.82ns)   --->   "%add_ln44 = add i6 %tmp_9, i6 %zext_ln44_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 107 'add' 'add_ln44' <Predicate = (!icmp_ln42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i6 %add_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 108 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%dct_coeff_table_addr = getelementptr i15 %dct_coeff_table, i64 0, i64 %zext_ln44_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 109 'getelementptr' 'dct_coeff_table_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.82ns)   --->   "%add_ln45 = add i6 %tmp_7, i6 %zext_ln44_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 110 'add' 'add_ln45' <Predicate = (!icmp_ln42)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %add_ln45" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 111 'zext' 'zext_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%buf_2d_in_addr_1 = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln45" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 112 'getelementptr' 'buf_2d_in_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 113 [2/2] (2.32ns)   --->   "%coeff = load i6 %dct_coeff_table_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 113 'load' 'coeff' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_7 : Operation 114 [2/2] (3.25ns)   --->   "%buf_2d_in_load = load i6 %buf_2d_in_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 114 'load' 'buf_2d_in_load' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %tmp" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 115 'trunc' 'trunc_ln42' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (2.46ns)   --->   "%add_ln47 = add i29 %trunc_ln42, i29 4096" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 116 'add' 'add_ln47' <Predicate = (icmp_ln42)> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln47, i32 13, i32 28" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 117 'partselect' 'trunc_ln1' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln47 = store i16 %trunc_ln1, i6 %row_outbuf_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 118 'store' 'store_ln47' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln39 = br void %DCT_Inner_Loop.i.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 119 'br' 'br_ln39' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.30>
ST_8 : Operation 120 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff = load i6 %dct_coeff_table_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 120 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i15 %coeff" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 121 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/2] ( I:3.25ns O:3.25ns )   --->   "%buf_2d_in_load = load i6 %buf_2d_in_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 122 'load' 'buf_2d_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i16 %buf_2d_in_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 123 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [3/3] (1.05ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln45 = mul i31 %sext_ln45, i31 %sext_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 124 'mul' 'mul_ln45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 6> <Delay = 1.05>
ST_9 : Operation 125 [2/3] (1.05ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln45 = mul i31 %sext_ln45, i31 %sext_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 125 'mul' 'mul_ln45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 7> <Delay = 2.10>
ST_10 : Operation 126 [1/3] (0.00ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln45 = mul i31 %sext_ln45, i31 %sext_ln44" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 126 'mul' 'mul_ln45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into DSP with root node tmp_3)   --->   "%sext_ln45_1 = sext i31 %mul_ln45" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 127 'sext' 'sext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [2/2] (2.10ns) (root node of the DSP)   --->   "%tmp_3 = add i32 %sext_ln45_1, i32 %tmp" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 128 'add' 'tmp_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 8> <Delay = 2.10>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 129 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 131 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/2] (2.10ns) (root node of the DSP)   --->   "%tmp_3 = add i32 %sext_ln45_1, i32 %tmp" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 132 'add' 'tmp_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc.i.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 133 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 3.32>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%j_2 = load i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 134 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (1.73ns)   --->   "%icmp_ln66 = icmp_eq  i4 %j_2, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 135 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (1.73ns)   --->   "%add_ln66 = add i4 %j_2, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 136 'add' 'add_ln66' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %Xpose_Row_Inner_Loop.i.split, void %for.inc33.i.preheader" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 137 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i4 %j_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 138 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i4 %j_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 139 'zext' 'zext_ln73' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln66, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 140 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:67->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 141 'specpipeline' 'specpipeline_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 143 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (1.58ns)   --->   "%br_ln70 = br void %for.inc18.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 144 'br' 'br_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.58>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 145 'alloca' 'i_1' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 0, i4 %i_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 146 'store' 'store_ln56' <Predicate = (icmp_ln66)> <Delay = 1.58>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc33.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 147 'br' 'br_ln76' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 5.07>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%i_2 = phi i4 0, void %Xpose_Row_Inner_Loop.i.split, i4 %add_ln70, void %for.inc18.i.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 148 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (1.73ns)   --->   "%icmp_ln70 = icmp_eq  i4 %i_2, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 149 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (1.73ns)   --->   "%add_ln70 = add i4 %i_2, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 150 'add' 'add_ln70' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.inc18.i.split, void %for.inc21.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 151 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i4 %i_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 152 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i4 %i_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 153 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln70, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 154 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (1.82ns)   --->   "%add_ln73 = add i6 %tmp_1, i6 %zext_ln73" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 155 'add' 'add_ln73' <Predicate = (!icmp_ln70)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i6 %add_ln73" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 156 'zext' 'zext_ln73_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%row_outbuf_addr = getelementptr i16 %row_outbuf, i64 0, i64 %zext_ln73_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 157 'getelementptr' 'row_outbuf_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (1.82ns)   --->   "%add_ln73_1 = add i6 %tmp_8, i6 %zext_ln73_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 158 'add' 'add_ln73_1' <Predicate = (!icmp_ln70)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [2/2] (3.25ns)   --->   "%row_outbuf_load = load i6 %row_outbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 159 'load' 'row_outbuf_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %add_ln66, i4 %j" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 160 'store' 'store_ln56' <Predicate = (icmp_ln70)> <Delay = 1.58>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln66 = br void %Xpose_Row_Inner_Loop.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 161 'br' 'br_ln66' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 6.50>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i6 %add_ln73_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 162 'zext' 'zext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln73_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 163 'getelementptr' 'col_inbuf_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:71->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 164 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 166 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/2] ( I:3.25ns O:3.25ns )   --->   "%row_outbuf_load = load i6 %row_outbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 167 'load' 'row_outbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 168 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln73 = store i16 %row_outbuf_load, i6 %col_inbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:73->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 168 'store' 'store_ln73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.inc18.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:70->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 169 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 3.32>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 170 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (1.73ns)   --->   "%icmp_ln76 = icmp_eq  i4 %i_5, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 171 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (1.73ns)   --->   "%add_ln76 = add i4 %i_5, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 172 'add' 'add_ln76' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc33.i.split, void %Xpose_Col_Inner_Loop.i.preheader" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 173 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i4 %i_5" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 174 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln76, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 175 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:77->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 176 'specpipeline' 'specpipeline_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 177 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 178 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (1.58ns)   --->   "%br_ln39 = br void %DCT_Inner_Loop.i31.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 179 'br' 'br_ln39' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 180 'alloca' 'j_1' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 0, i4 %j_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 181 'store' 'store_ln56' <Predicate = (icmp_ln76)> <Delay = 1.58>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln82 = br void %Xpose_Col_Inner_Loop.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 182 'br' 'br_ln82' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 3.32>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%k_1 = phi i4 0, void %for.inc33.i.split, i4 %add_ln39_1, void %for.inc13.i48.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 183 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (1.73ns)   --->   "%icmp_ln39_1 = icmp_eq  i4 %k_1, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 184 'icmp' 'icmp_ln39_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (1.73ns)   --->   "%add_ln39_1 = add i4 %k_1, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 185 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39_1, void %DCT_Inner_Loop.i31.i.split, void %dct_1d.exit49.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 186 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i4 %k_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 187 'trunc' 'trunc_ln39_1' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i4 %k_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 188 'zext' 'zext_ln44_3' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln39_1, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 189 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (1.82ns)   --->   "%add_ln47_3 = add i6 %tmp_s, i6 %zext_ln44_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 190 'add' 'add_ln47_3' <Predicate = (!icmp_ln39_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i6 %add_ln47_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 191 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%col_outbuf_addr_1 = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln47_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 192 'getelementptr' 'col_outbuf_addr_1' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:40->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 193 'specpipeline' 'specpipeline_ln40' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 195 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39_1)> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (1.58ns)   --->   "%br_ln42 = br void %for.inc.i42.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 196 'br' 'br_ln42' <Predicate = (!icmp_ln39_1)> <Delay = 1.58>
ST_16 : Operation 197 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %add_ln76, i4 %i_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 197 'store' 'store_ln56' <Predicate = (icmp_ln39_1)> <Delay = 1.58>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc33.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 198 'br' 'br_ln76' <Predicate = (icmp_ln39_1)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 5.71>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%n_1 = phi i4 0, void %DCT_Inner_Loop.i31.i.split, i4 %add_ln42_1, void %for.inc.i42.i.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 199 'phi' 'n_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_2 = phi i32 0, void %DCT_Inner_Loop.i31.i.split, i32 %tmp_12, void %for.inc.i42.i.split"   --->   Operation 200 'phi' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (1.73ns)   --->   "%icmp_ln42_1 = icmp_eq  i4 %n_1, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 201 'icmp' 'icmp_ln42_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (1.73ns)   --->   "%add_ln42_1 = add i4 %n_1, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 202 'add' 'add_ln42_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_1, void %for.inc.i42.i.split, void %for.inc13.i48.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 203 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i4 %n_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 204 'zext' 'zext_ln44_4' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (1.82ns)   --->   "%add_ln44_1 = add i6 %tmp_6, i6 %zext_ln44_4" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 205 'add' 'add_ln44_1' <Predicate = (!icmp_ln42_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i6 %add_ln44_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 206 'zext' 'zext_ln44_5' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%dct_coeff_table_addr_1 = getelementptr i15 %dct_coeff_table, i64 0, i64 %zext_ln44_5" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 207 'getelementptr' 'dct_coeff_table_addr_1' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (1.82ns)   --->   "%add_ln45_2 = add i6 %tmp_s, i6 %zext_ln44_4" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 208 'add' 'add_ln45_2' <Predicate = (!icmp_ln42_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i6 %add_ln45_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 209 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%col_inbuf_addr_1 = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln45_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 210 'getelementptr' 'col_inbuf_addr_1' <Predicate = (!icmp_ln42_1)> <Delay = 0.00>
ST_17 : Operation 211 [2/2] (2.32ns)   --->   "%coeff_1 = load i6 %dct_coeff_table_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 211 'load' 'coeff_1' <Predicate = (!icmp_ln42_1)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_17 : Operation 212 [2/2] (3.25ns)   --->   "%col_inbuf_load = load i6 %col_inbuf_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 212 'load' 'col_inbuf_load' <Predicate = (!icmp_ln42_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i32 %tmp_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 213 'trunc' 'trunc_ln42_1' <Predicate = (icmp_ln42_1)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (2.46ns)   --->   "%add_ln47_1 = add i29 %trunc_ln42_1, i29 4096" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 214 'add' 'add_ln47_1' <Predicate = (icmp_ln42_1)> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln47_1, i32 13, i32 28" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 215 'partselect' 'trunc_ln47_1' <Predicate = (icmp_ln42_1)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln47 = store i16 %trunc_ln47_1, i6 %col_outbuf_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:47->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 216 'store' 'store_ln47' <Predicate = (icmp_ln42_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln39 = br void %DCT_Inner_Loop.i31.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 217 'br' 'br_ln39' <Predicate = (icmp_ln42_1)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 4.30>
ST_18 : Operation 218 [1/2] ( I:2.32ns O:2.32ns )   --->   "%coeff_1 = load i6 %dct_coeff_table_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 218 'load' 'coeff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i15 %coeff_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:44->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 219 'sext' 'sext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/2] ( I:3.25ns O:3.25ns )   --->   "%col_inbuf_load = load i6 %col_inbuf_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 220 'load' 'col_inbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln45_2 = sext i16 %col_inbuf_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 221 'sext' 'sext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [3/3] (1.05ns) (grouped into DSP with root node tmp_12)   --->   "%mul_ln45_1 = mul i31 %sext_ln45_2, i31 %sext_ln44_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 222 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 8> <Delay = 1.05>
ST_19 : Operation 223 [2/3] (1.05ns) (grouped into DSP with root node tmp_12)   --->   "%mul_ln45_1 = mul i31 %sext_ln45_2, i31 %sext_ln44_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 223 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 9> <Delay = 2.10>
ST_20 : Operation 224 [1/3] (0.00ns) (grouped into DSP with root node tmp_12)   --->   "%mul_ln45_1 = mul i31 %sext_ln45_2, i31 %sext_ln44_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 224 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 225 [1/1] (0.00ns) (grouped into DSP with root node tmp_12)   --->   "%sext_ln45_3 = sext i31 %mul_ln45_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 225 'sext' 'sext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [2/2] (2.10ns) (root node of the DSP)   --->   "%tmp_12 = add i32 %sext_ln45_3, i32 %tmp_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 226 'add' 'tmp_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 10> <Delay = 2.10>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:43->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 227 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 228 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 229 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 230 [1/2] (2.10ns) (root node of the DSP)   --->   "%tmp_12 = add i32 %sext_ln45_3, i32 %tmp_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:45->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 230 'add' 'tmp_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc.i42.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:78->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 231 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 22 <SV = 5> <Delay = 3.32>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%j_3 = load i4 %j_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 232 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (1.73ns)   --->   "%icmp_ln82 = icmp_eq  i4 %j_3, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 233 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 234 [1/1] (1.73ns)   --->   "%add_ln82 = add i4 %j_3, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 234 'add' 'add_ln82' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %Xpose_Col_Inner_Loop.i.split, void %WR_Loop_Col.i.preheader" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 235 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i4 %j_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 236 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i4 %j_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 237 'zext' 'zext_ln89' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln82, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 238 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:83->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 239 'specpipeline' 'specpipeline_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 240 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 241 'specloopname' 'specloopname_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (1.58ns)   --->   "%br_ln86 = br void %for.inc50.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 242 'br' 'br_ln86' <Predicate = (!icmp_ln82)> <Delay = 1.58>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%r_1 = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 243 'alloca' 'r_1' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (1.58ns)   --->   "%store_ln109 = store i4 0, i4 %r_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 244 'store' 'store_ln109' <Predicate = (icmp_ln82)> <Delay = 1.58>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln112 = br void %WR_Loop_Col.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 245 'br' 'br_ln112' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 23 <SV = 6> <Delay = 5.07>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%i_3 = phi i4 0, void %Xpose_Col_Inner_Loop.i.split, i4 %add_ln86, void %for.inc50.i.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 246 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (1.73ns)   --->   "%icmp_ln86 = icmp_eq  i4 %i_3, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 247 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 248 [1/1] (1.73ns)   --->   "%add_ln86 = add i4 %i_3, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 248 'add' 'add_ln86' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc50.i.split, void %for.inc53.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 249 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i4 %i_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 250 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i4 %i_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 251 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln86, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 252 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (1.82ns)   --->   "%add_ln89 = add i6 %tmp_11, i6 %zext_ln89" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 253 'add' 'add_ln89' <Predicate = (!icmp_ln86)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i6 %add_ln89" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 254 'zext' 'zext_ln89_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%col_outbuf_addr = getelementptr i16 %col_outbuf, i64 0, i64 %zext_ln89_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 255 'getelementptr' 'col_outbuf_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (1.82ns)   --->   "%add_ln89_1 = add i6 %tmp_5, i6 %zext_ln89_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 256 'add' 'add_ln89_1' <Predicate = (!icmp_ln86)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 257 [2/2] (3.25ns)   --->   "%col_outbuf_load = load i6 %col_outbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 257 'load' 'col_outbuf_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_23 : Operation 258 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %add_ln82, i4 %j_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 258 'store' 'store_ln56' <Predicate = (icmp_ln86)> <Delay = 1.58>
ST_23 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln82 = br void %Xpose_Col_Inner_Loop.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:82->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 259 'br' 'br_ln82' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 24 <SV = 7> <Delay = 6.50>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i6 %add_ln89_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 260 'zext' 'zext_ln89_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 261 [1/1] (0.00ns)   --->   "%buf_2d_out_addr = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln89_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 261 'getelementptr' 'buf_2d_out_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "%specpipeline_ln87 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:87->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 262 'specpipeline' 'specpipeline_ln87' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:56->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 263 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 264 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 265 [1/2] ( I:3.25ns O:3.25ns )   --->   "%col_outbuf_load = load i6 %col_outbuf_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 265 'load' 'col_outbuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_24 : Operation 266 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln89 = store i16 %col_outbuf_load, i6 %buf_2d_out_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:89->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 266 'store' 'store_ln89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc50.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:131]   --->   Operation 267 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>

State 25 <SV = 6> <Delay = 3.32>
ST_25 : Operation 268 [1/1] (0.00ns)   --->   "%r_3 = load i4 %r_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 268 'load' 'r_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 269 [1/1] (1.73ns)   --->   "%icmp_ln112 = icmp_eq  i4 %r_3, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 269 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 270 [1/1] (1.73ns)   --->   "%add_ln112 = add i4 %r_3, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 270 'add' 'add_ln112' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %WR_Loop_Col.i.split, void %write_data.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 271 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i4 %r_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 272 'trunc' 'trunc_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln112, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 273 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:113->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 274 'specpipeline' 'specpipeline_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 275 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 276 'specloopname' 'specloopname_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (1.58ns)   --->   "%br_ln115 = br void %for.inc.i9" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 277 'br' 'br_ln115' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%ret_ln135 = ret" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:135]   --->   Operation 278 'ret' 'ret_ln135' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 26 <SV = 7> <Delay = 5.07>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%c_1 = phi i4 0, void %WR_Loop_Col.i.split, i4 %add_ln115, void %for.inc.i9.split" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 279 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (1.73ns)   --->   "%icmp_ln115 = icmp_eq  i4 %c_1, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 280 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 281 [1/1] (1.73ns)   --->   "%add_ln115 = add i4 %c_1, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 281 'add' 'add_ln115' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.inc.i9.split, void %for.inc8.i12" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 282 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i4 %c_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 283 'zext' 'zext_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (1.82ns)   --->   "%add_ln118 = add i6 %tmp_10, i6 %zext_ln118" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 284 'add' 'add_ln118' <Predicate = (!icmp_ln115)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i6 %add_ln118" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 285 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_26 : Operation 286 [1/1] (0.00ns)   --->   "%buf_2d_out_addr_1 = getelementptr i16 %buf_2d_out, i64 0, i64 %zext_ln118_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 286 'getelementptr' 'buf_2d_out_addr_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_26 : Operation 287 [2/2] (3.25ns)   --->   "%buf_2d_out_load = load i6 %buf_2d_out_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 287 'load' 'buf_2d_out_load' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_26 : Operation 288 [1/1] (1.58ns)   --->   "%store_ln109 = store i4 %add_ln112, i4 %r_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 288 'store' 'store_ln109' <Predicate = (icmp_ln115)> <Delay = 1.58>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln112 = br void %WR_Loop_Col.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:112->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 289 'br' 'br_ln112' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 27 <SV = 8> <Delay = 6.50>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:116->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 290 'specpipeline' 'specpipeline_ln116' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:109->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 291 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 292 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 293 [1/2] ( I:3.25ns O:3.25ns )   --->   "%buf_2d_out_load = load i6 %buf_2d_out_addr_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 293 'load' 'buf_2d_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_27 : Operation 294 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln118_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 294 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 295 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln118 = store i16 %buf_2d_out_load, i6 %output_r_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:118->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 295 'store' 'store_ln118' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_27 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc.i9" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:115->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:134]   --->   Operation 296 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r                       (alloca           ) [ 0111100000000000000000000000]
spectopmodule_ln122     (spectopmodule    ) [ 0000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000]
row_outbuf              (alloca           ) [ 0011111111111110000000000000]
col_outbuf              (alloca           ) [ 0011111111111111111111111000]
col_inbuf               (alloca           ) [ 0011111111111111111111000000]
buf_2d_in               (alloca           ) [ 0011111111110000000000000000]
buf_2d_out              (alloca           ) [ 0011111111111111111111111111]
store_ln94              (store            ) [ 0000000000000000000000000000]
br_ln97                 (br               ) [ 0000000000000000000000000000]
r_2                     (load             ) [ 0000000000000000000000000000]
icmp_ln97               (icmp             ) [ 0011100000000000000000000000]
add_ln97                (add              ) [ 0001100000000000000000000000]
br_ln97                 (br               ) [ 0000000000000000000000000000]
trunc_ln97              (trunc            ) [ 0000000000000000000000000000]
tmp_4                   (bitconcatenate   ) [ 0001100000000000000000000000]
specpipeline_ln98       (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln94  (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln97       (specloopname     ) [ 0000000000000000000000000000]
br_ln100                (br               ) [ 0011100000000000000000000000]
i                       (alloca           ) [ 0011111111110000000000000000]
store_ln56              (store            ) [ 0000000000000000000000000000]
br_ln60                 (br               ) [ 0000000000000000000000000000]
c                       (phi              ) [ 0001000000000000000000000000]
icmp_ln100              (icmp             ) [ 0011100000000000000000000000]
add_ln100               (add              ) [ 0011100000000000000000000000]
br_ln100                (br               ) [ 0000000000000000000000000000]
zext_ln103              (zext             ) [ 0000000000000000000000000000]
add_ln103               (add              ) [ 0000000000000000000000000000]
zext_ln103_1            (zext             ) [ 0000100000000000000000000000]
input_r_addr            (getelementptr    ) [ 0000100000000000000000000000]
store_ln94              (store            ) [ 0000000000000000000000000000]
br_ln97                 (br               ) [ 0000000000000000000000000000]
buf_2d_in_addr          (getelementptr    ) [ 0000000000000000000000000000]
specpipeline_ln101      (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln94  (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln100      (specloopname     ) [ 0000000000000000000000000000]
input_r_load            (load             ) [ 0000000000000000000000000000]
store_ln103             (store            ) [ 0000000000000000000000000000]
br_ln100                (br               ) [ 0011100000000000000000000000]
i_4                     (load             ) [ 0000000000000000000000000000]
icmp_ln60               (icmp             ) [ 0000011111110000000000000000]
add_ln60                (add              ) [ 0000001111110000000000000000]
br_ln60                 (br               ) [ 0000000000000000000000000000]
trunc_ln60              (trunc            ) [ 0000000000000000000000000000]
tmp_7                   (bitconcatenate   ) [ 0000001111110000000000000000]
specpipeline_ln61       (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln56  (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln60       (specloopname     ) [ 0000000000000000000000000000]
br_ln39                 (br               ) [ 0000011111110000000000000000]
j                       (alloca           ) [ 0000011111111110000000000000]
store_ln56              (store            ) [ 0000000000000000000000000000]
br_ln66                 (br               ) [ 0000000000000000000000000000]
k                       (phi              ) [ 0000001000000000000000000000]
icmp_ln39               (icmp             ) [ 0000011111110000000000000000]
add_ln39                (add              ) [ 0000011111110000000000000000]
br_ln39                 (br               ) [ 0000000000000000000000000000]
trunc_ln39              (trunc            ) [ 0000000000000000000000000000]
zext_ln44               (zext             ) [ 0000000000000000000000000000]
tmp_9                   (bitconcatenate   ) [ 0000000111110000000000000000]
add_ln47_2              (add              ) [ 0000000000000000000000000000]
zext_ln47               (zext             ) [ 0000000000000000000000000000]
row_outbuf_addr_1       (getelementptr    ) [ 0000000111110000000000000000]
specpipeline_ln40       (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln32  (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln39       (specloopname     ) [ 0000000000000000000000000000]
br_ln42                 (br               ) [ 0000011111110000000000000000]
store_ln56              (store            ) [ 0000000000000000000000000000]
br_ln60                 (br               ) [ 0000000000000000000000000000]
n                       (phi              ) [ 0000000100000000000000000000]
tmp                     (phi              ) [ 0000000111110000000000000000]
icmp_ln42               (icmp             ) [ 0000011111110000000000000000]
add_ln42                (add              ) [ 0000011111110000000000000000]
br_ln42                 (br               ) [ 0000000000000000000000000000]
zext_ln44_1             (zext             ) [ 0000000000000000000000000000]
add_ln44                (add              ) [ 0000000000000000000000000000]
zext_ln44_2             (zext             ) [ 0000000000000000000000000000]
dct_coeff_table_addr    (getelementptr    ) [ 0000000010000000000000000000]
add_ln45                (add              ) [ 0000000000000000000000000000]
zext_ln45               (zext             ) [ 0000000000000000000000000000]
buf_2d_in_addr_1        (getelementptr    ) [ 0000000010000000000000000000]
trunc_ln42              (trunc            ) [ 0000000000000000000000000000]
add_ln47                (add              ) [ 0000000000000000000000000000]
trunc_ln1               (partselect       ) [ 0000000000000000000000000000]
store_ln47              (store            ) [ 0000000000000000000000000000]
br_ln39                 (br               ) [ 0000011111110000000000000000]
coeff                   (load             ) [ 0000000000000000000000000000]
sext_ln44               (sext             ) [ 0000000001100000000000000000]
buf_2d_in_load          (load             ) [ 0000000000000000000000000000]
sext_ln45               (sext             ) [ 0000000001100000000000000000]
mul_ln45                (mul              ) [ 0000000000000000000000000000]
sext_ln45_1             (sext             ) [ 0000000000010000000000000000]
specpipeline_ln43       (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln32  (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln42       (specloopname     ) [ 0000000000000000000000000000]
tmp_3                   (add              ) [ 0000011111110000000000000000]
br_ln42                 (br               ) [ 0000011111110000000000000000]
j_2                     (load             ) [ 0000000000000000000000000000]
icmp_ln66               (icmp             ) [ 0000000000001110000000000000]
add_ln66                (add              ) [ 0000000000000110000000000000]
br_ln66                 (br               ) [ 0000000000000000000000000000]
trunc_ln66              (trunc            ) [ 0000000000000000000000000000]
zext_ln73               (zext             ) [ 0000000000000110000000000000]
tmp_8                   (bitconcatenate   ) [ 0000000000000110000000000000]
specpipeline_ln67       (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln56  (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln66       (specloopname     ) [ 0000000000000000000000000000]
br_ln70                 (br               ) [ 0000000000001110000000000000]
i_1                     (alloca           ) [ 0000000000001111111111000000]
store_ln56              (store            ) [ 0000000000000000000000000000]
br_ln76                 (br               ) [ 0000000000000000000000000000]
i_2                     (phi              ) [ 0000000000000100000000000000]
icmp_ln70               (icmp             ) [ 0000000000001110000000000000]
add_ln70                (add              ) [ 0000000000001110000000000000]
br_ln70                 (br               ) [ 0000000000000000000000000000]
trunc_ln70              (trunc            ) [ 0000000000000000000000000000]
zext_ln73_1             (zext             ) [ 0000000000000000000000000000]
tmp_1                   (bitconcatenate   ) [ 0000000000000000000000000000]
add_ln73                (add              ) [ 0000000000000000000000000000]
zext_ln73_2             (zext             ) [ 0000000000000000000000000000]
row_outbuf_addr         (getelementptr    ) [ 0000000000000010000000000000]
add_ln73_1              (add              ) [ 0000000000000010000000000000]
store_ln56              (store            ) [ 0000000000000000000000000000]
br_ln66                 (br               ) [ 0000000000000000000000000000]
zext_ln73_3             (zext             ) [ 0000000000000000000000000000]
col_inbuf_addr          (getelementptr    ) [ 0000000000000000000000000000]
specpipeline_ln71       (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln56  (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln70       (specloopname     ) [ 0000000000000000000000000000]
row_outbuf_load         (load             ) [ 0000000000000000000000000000]
store_ln73              (store            ) [ 0000000000000000000000000000]
br_ln70                 (br               ) [ 0000000000001110000000000000]
i_5                     (load             ) [ 0000000000000000000000000000]
icmp_ln76               (icmp             ) [ 0000000000000001111111000000]
add_ln76                (add              ) [ 0000000000000000111111000000]
br_ln76                 (br               ) [ 0000000000000000000000000000]
trunc_ln76              (trunc            ) [ 0000000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000000000111111000000]
specpipeline_ln77       (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln56  (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln76       (specloopname     ) [ 0000000000000000000000000000]
br_ln39                 (br               ) [ 0000000000000001111111000000]
j_1                     (alloca           ) [ 0000000000000001111111111000]
store_ln56              (store            ) [ 0000000000000000000000000000]
br_ln82                 (br               ) [ 0000000000000000000000000000]
k_1                     (phi              ) [ 0000000000000000100000000000]
icmp_ln39_1             (icmp             ) [ 0000000000000001111111000000]
add_ln39_1              (add              ) [ 0000000000000001111111000000]
br_ln39                 (br               ) [ 0000000000000000000000000000]
trunc_ln39_1            (trunc            ) [ 0000000000000000000000000000]
zext_ln44_3             (zext             ) [ 0000000000000000000000000000]
tmp_6                   (bitconcatenate   ) [ 0000000000000000011111000000]
add_ln47_3              (add              ) [ 0000000000000000000000000000]
zext_ln47_1             (zext             ) [ 0000000000000000000000000000]
col_outbuf_addr_1       (getelementptr    ) [ 0000000000000000011111000000]
specpipeline_ln40       (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln32  (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln39       (specloopname     ) [ 0000000000000000000000000000]
br_ln42                 (br               ) [ 0000000000000001111111000000]
store_ln56              (store            ) [ 0000000000000000000000000000]
br_ln76                 (br               ) [ 0000000000000000000000000000]
n_1                     (phi              ) [ 0000000000000000010000000000]
tmp_2                   (phi              ) [ 0000000000000000011111000000]
icmp_ln42_1             (icmp             ) [ 0000000000000001111111000000]
add_ln42_1              (add              ) [ 0000000000000001111111000000]
br_ln42                 (br               ) [ 0000000000000000000000000000]
zext_ln44_4             (zext             ) [ 0000000000000000000000000000]
add_ln44_1              (add              ) [ 0000000000000000000000000000]
zext_ln44_5             (zext             ) [ 0000000000000000000000000000]
dct_coeff_table_addr_1  (getelementptr    ) [ 0000000000000000001000000000]
add_ln45_2              (add              ) [ 0000000000000000000000000000]
zext_ln45_1             (zext             ) [ 0000000000000000000000000000]
col_inbuf_addr_1        (getelementptr    ) [ 0000000000000000001000000000]
trunc_ln42_1            (trunc            ) [ 0000000000000000000000000000]
add_ln47_1              (add              ) [ 0000000000000000000000000000]
trunc_ln47_1            (partselect       ) [ 0000000000000000000000000000]
store_ln47              (store            ) [ 0000000000000000000000000000]
br_ln39                 (br               ) [ 0000000000000001111111000000]
coeff_1                 (load             ) [ 0000000000000000000000000000]
sext_ln44_1             (sext             ) [ 0000000000000000000110000000]
col_inbuf_load          (load             ) [ 0000000000000000000000000000]
sext_ln45_2             (sext             ) [ 0000000000000000000110000000]
mul_ln45_1              (mul              ) [ 0000000000000000000000000000]
sext_ln45_3             (sext             ) [ 0000000000000000000001000000]
specpipeline_ln43       (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln32  (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln42       (specloopname     ) [ 0000000000000000000000000000]
tmp_12                  (add              ) [ 0000000000000001111111000000]
br_ln42                 (br               ) [ 0000000000000001111111000000]
j_3                     (load             ) [ 0000000000000000000000000000]
icmp_ln82               (icmp             ) [ 0000000000000000000000111000]
add_ln82                (add              ) [ 0000000000000000000000011000]
br_ln82                 (br               ) [ 0000000000000000000000000000]
trunc_ln82              (trunc            ) [ 0000000000000000000000000000]
zext_ln89               (zext             ) [ 0000000000000000000000011000]
tmp_5                   (bitconcatenate   ) [ 0000000000000000000000011000]
specpipeline_ln83       (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln56  (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln82       (specloopname     ) [ 0000000000000000000000000000]
br_ln86                 (br               ) [ 0000000000000000000000111000]
r_1                     (alloca           ) [ 0000000000000000000000111111]
store_ln109             (store            ) [ 0000000000000000000000000000]
br_ln112                (br               ) [ 0000000000000000000000000000]
i_3                     (phi              ) [ 0000000000000000000000010000]
icmp_ln86               (icmp             ) [ 0000000000000000000000111000]
add_ln86                (add              ) [ 0000000000000000000000111000]
br_ln86                 (br               ) [ 0000000000000000000000000000]
trunc_ln86              (trunc            ) [ 0000000000000000000000000000]
zext_ln89_1             (zext             ) [ 0000000000000000000000000000]
tmp_11                  (bitconcatenate   ) [ 0000000000000000000000000000]
add_ln89                (add              ) [ 0000000000000000000000000000]
zext_ln89_2             (zext             ) [ 0000000000000000000000000000]
col_outbuf_addr         (getelementptr    ) [ 0000000000000000000000001000]
add_ln89_1              (add              ) [ 0000000000000000000000001000]
store_ln56              (store            ) [ 0000000000000000000000000000]
br_ln82                 (br               ) [ 0000000000000000000000000000]
zext_ln89_3             (zext             ) [ 0000000000000000000000000000]
buf_2d_out_addr         (getelementptr    ) [ 0000000000000000000000000000]
specpipeline_ln87       (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln56  (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln86       (specloopname     ) [ 0000000000000000000000000000]
col_outbuf_load         (load             ) [ 0000000000000000000000000000]
store_ln89              (store            ) [ 0000000000000000000000000000]
br_ln86                 (br               ) [ 0000000000000000000000111000]
r_3                     (load             ) [ 0000000000000000000000000000]
icmp_ln112              (icmp             ) [ 0000000000000000000000000111]
add_ln112               (add              ) [ 0000000000000000000000000011]
br_ln112                (br               ) [ 0000000000000000000000000000]
trunc_ln112             (trunc            ) [ 0000000000000000000000000000]
tmp_10                  (bitconcatenate   ) [ 0000000000000000000000000011]
specpipeline_ln113      (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln109 (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln112      (specloopname     ) [ 0000000000000000000000000000]
br_ln115                (br               ) [ 0000000000000000000000000111]
ret_ln135               (ret              ) [ 0000000000000000000000000000]
c_1                     (phi              ) [ 0000000000000000000000000010]
icmp_ln115              (icmp             ) [ 0000000000000000000000000111]
add_ln115               (add              ) [ 0000000000000000000000000111]
br_ln115                (br               ) [ 0000000000000000000000000000]
zext_ln118              (zext             ) [ 0000000000000000000000000000]
add_ln118               (add              ) [ 0000000000000000000000000000]
zext_ln118_1            (zext             ) [ 0000000000000000000000000001]
buf_2d_out_addr_1       (getelementptr    ) [ 0000000000000000000000000001]
store_ln109             (store            ) [ 0000000000000000000000000000]
br_ln112                (br               ) [ 0000000000000000000000000000]
specpipeline_ln116      (specpipeline     ) [ 0000000000000000000000000000]
speclooptripcount_ln109 (speclooptripcount) [ 0000000000000000000000000000]
specloopname_ln115      (specloopname     ) [ 0000000000000000000000000000]
buf_2d_out_load         (load             ) [ 0000000000000000000000000000]
output_r_addr           (getelementptr    ) [ 0000000000000000000000000000]
store_ln118             (store            ) [ 0000000000000000000000000000]
br_ln115                (br               ) [ 0000000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="r_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="row_outbuf_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="col_outbuf_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="col_inbuf_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_2d_in_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf_2d_out_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="j_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/12 "/>
</bind>
</comp>

<comp id="114" class="1004" name="j_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/15 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_1/22 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_r_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buf_2d_in_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="6" slack="1"/>
<pin id="139" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln103/4 buf_2d_in_load/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="row_outbuf_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr_1/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="dct_coeff_table_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_addr/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="buf_2d_in_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr_1/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff/7 coeff_1/17 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln47/7 row_outbuf_load/13 "/>
</bind>
</comp>

<comp id="179" class="1004" name="row_outbuf_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/13 "/>
</bind>
</comp>

<comp id="186" class="1004" name="col_inbuf_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/14 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln73/14 col_inbuf_load/17 "/>
</bind>
</comp>

<comp id="199" class="1004" name="col_outbuf_addr_1_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="6" slack="0"/>
<pin id="203" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr_1/16 "/>
</bind>
</comp>

<comp id="205" class="1004" name="dct_coeff_table_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="15" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_addr_1/17 "/>
</bind>
</comp>

<comp id="212" class="1004" name="col_inbuf_addr_1_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr_1/17 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln47/17 col_outbuf_load/23 "/>
</bind>
</comp>

<comp id="225" class="1004" name="col_outbuf_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/23 "/>
</bind>
</comp>

<comp id="232" class="1004" name="buf_2d_out_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/24 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln89/24 buf_2d_out_load/26 "/>
</bind>
</comp>

<comp id="245" class="1004" name="buf_2d_out_addr_1_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr_1/26 "/>
</bind>
</comp>

<comp id="252" class="1004" name="output_r_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="1"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/27 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln118_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/27 "/>
</bind>
</comp>

<comp id="266" class="1005" name="c_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="c_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="k_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="1"/>
<pin id="279" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="k_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="4" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="288" class="1005" name="n_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="1"/>
<pin id="290" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="n_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="4" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="32" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_2_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="4" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="322" class="1005" name="k_1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="1"/>
<pin id="324" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="k_1_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/16 "/>
</bind>
</comp>

<comp id="333" class="1005" name="n_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="1"/>
<pin id="335" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n_1 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="n_1_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="4" slack="0"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_1/17 "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_2_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="32" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2/17 "/>
</bind>
</comp>

<comp id="356" class="1005" name="i_3_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="1"/>
<pin id="358" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="i_3_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="4" slack="0"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/23 "/>
</bind>
</comp>

<comp id="367" class="1005" name="c_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="1"/>
<pin id="369" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_1 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="c_1_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="4" slack="0"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_1/26 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln94_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="r_2_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_2/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln97_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln97_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln97_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln97/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="0" index="1" bw="3" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln56_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="4" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln100_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln100_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln103_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln103_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="1"/>
<pin id="433" dir="0" index="1" bw="4" slack="0"/>
<pin id="434" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln103_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln94_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="1"/>
<pin id="443" dir="0" index="1" bw="4" slack="2"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="i_4_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="1"/>
<pin id="447" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln60_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="4" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln60_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln60_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="0" index="1" bw="3" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln56_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="0"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln39_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="4" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln39_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln39_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln44_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_9_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="6" slack="0"/>
<pin id="499" dir="0" index="1" bw="3" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln47_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="1"/>
<pin id="507" dir="0" index="1" bw="4" slack="0"/>
<pin id="508" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_2/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln47_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln56_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="1"/>
<pin id="517" dir="0" index="1" bw="4" slack="2"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln42_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="0" index="1" bw="4" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln42_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln44_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln44_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="1"/>
<pin id="537" dir="0" index="1" bw="4" slack="0"/>
<pin id="538" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln44_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="0"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln45_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="2"/>
<pin id="547" dir="0" index="1" bw="4" slack="0"/>
<pin id="548" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln45_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln42_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln47_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="29" slack="0"/>
<pin id="561" dir="0" index="1" bw="14" slack="0"/>
<pin id="562" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="trunc_ln1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="0" index="1" bw="29" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="0" index="3" bw="6" slack="0"/>
<pin id="570" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln44_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="15" slack="0"/>
<pin id="578" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln45_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/8 "/>
</bind>
</comp>

<comp id="584" class="1004" name="j_2_load_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="1"/>
<pin id="586" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/12 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln66_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="0" index="1" bw="4" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/12 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln66_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/12 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln66_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/12 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln73_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/12 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_8_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="6" slack="0"/>
<pin id="609" dir="0" index="1" bw="3" slack="0"/>
<pin id="610" dir="0" index="2" bw="1" slack="0"/>
<pin id="611" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln56_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="4" slack="0"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/12 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln70_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="0"/>
<pin id="622" dir="0" index="1" bw="4" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/13 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln70_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/13 "/>
</bind>
</comp>

<comp id="632" class="1004" name="trunc_ln70_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="0"/>
<pin id="634" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/13 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln73_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/13 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="0"/>
<pin id="642" dir="0" index="1" bw="3" slack="0"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln73_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="0"/>
<pin id="650" dir="0" index="1" bw="4" slack="1"/>
<pin id="651" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/13 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln73_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_2/13 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln73_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="1"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/13 "/>
</bind>
</comp>

<comp id="663" class="1004" name="store_ln56_store_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="1"/>
<pin id="665" dir="0" index="1" bw="4" slack="2"/>
<pin id="666" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/13 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln73_3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="6" slack="1"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_3/14 "/>
</bind>
</comp>

<comp id="671" class="1004" name="i_5_load_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="4" slack="1"/>
<pin id="673" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/15 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp_ln76_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="4" slack="0"/>
<pin id="676" dir="0" index="1" bw="4" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/15 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln76_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="4" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/15 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln76_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="0"/>
<pin id="688" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/15 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_s_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="0" index="1" bw="3" slack="0"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="698" class="1004" name="store_ln56_store_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="4" slack="0"/>
<pin id="701" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/15 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln39_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="0"/>
<pin id="705" dir="0" index="1" bw="4" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_1/16 "/>
</bind>
</comp>

<comp id="709" class="1004" name="add_ln39_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/16 "/>
</bind>
</comp>

<comp id="715" class="1004" name="trunc_ln39_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="0"/>
<pin id="717" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_1/16 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln44_3_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="0"/>
<pin id="721" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_3/16 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_6_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="6" slack="0"/>
<pin id="725" dir="0" index="1" bw="3" slack="0"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/16 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln47_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="6" slack="1"/>
<pin id="733" dir="0" index="1" bw="4" slack="0"/>
<pin id="734" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_3/16 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln47_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/16 "/>
</bind>
</comp>

<comp id="741" class="1004" name="store_ln56_store_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="1"/>
<pin id="743" dir="0" index="1" bw="4" slack="2"/>
<pin id="744" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/16 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp_ln42_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="0"/>
<pin id="747" dir="0" index="1" bw="4" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42_1/17 "/>
</bind>
</comp>

<comp id="751" class="1004" name="add_ln42_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/17 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln44_4_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="4" slack="0"/>
<pin id="759" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_4/17 "/>
</bind>
</comp>

<comp id="761" class="1004" name="add_ln44_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="6" slack="1"/>
<pin id="763" dir="0" index="1" bw="4" slack="0"/>
<pin id="764" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/17 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln44_5_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="6" slack="0"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_5/17 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln45_2_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="2"/>
<pin id="773" dir="0" index="1" bw="4" slack="0"/>
<pin id="774" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_2/17 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln45_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="6" slack="0"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/17 "/>
</bind>
</comp>

<comp id="781" class="1004" name="trunc_ln42_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/17 "/>
</bind>
</comp>

<comp id="785" class="1004" name="add_ln47_1_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="29" slack="0"/>
<pin id="787" dir="0" index="1" bw="14" slack="0"/>
<pin id="788" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/17 "/>
</bind>
</comp>

<comp id="791" class="1004" name="trunc_ln47_1_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="0"/>
<pin id="793" dir="0" index="1" bw="29" slack="0"/>
<pin id="794" dir="0" index="2" bw="5" slack="0"/>
<pin id="795" dir="0" index="3" bw="6" slack="0"/>
<pin id="796" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln47_1/17 "/>
</bind>
</comp>

<comp id="802" class="1004" name="sext_ln44_1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="15" slack="0"/>
<pin id="804" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44_1/18 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln45_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="0"/>
<pin id="808" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45_2/18 "/>
</bind>
</comp>

<comp id="810" class="1004" name="j_3_load_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="4" slack="1"/>
<pin id="812" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/22 "/>
</bind>
</comp>

<comp id="813" class="1004" name="icmp_ln82_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="0"/>
<pin id="815" dir="0" index="1" bw="4" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/22 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln82_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="4" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/22 "/>
</bind>
</comp>

<comp id="825" class="1004" name="trunc_ln82_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="4" slack="0"/>
<pin id="827" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/22 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln89_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="4" slack="0"/>
<pin id="831" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/22 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_5_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="6" slack="0"/>
<pin id="835" dir="0" index="1" bw="3" slack="0"/>
<pin id="836" dir="0" index="2" bw="1" slack="0"/>
<pin id="837" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/22 "/>
</bind>
</comp>

<comp id="841" class="1004" name="store_ln109_store_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="4" slack="0"/>
<pin id="844" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/22 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln86_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="4" slack="0"/>
<pin id="848" dir="0" index="1" bw="4" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/23 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln86_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="4" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/23 "/>
</bind>
</comp>

<comp id="858" class="1004" name="trunc_ln86_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="4" slack="0"/>
<pin id="860" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/23 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln89_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="4" slack="0"/>
<pin id="864" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/23 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_11_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="6" slack="0"/>
<pin id="868" dir="0" index="1" bw="3" slack="0"/>
<pin id="869" dir="0" index="2" bw="1" slack="0"/>
<pin id="870" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/23 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln89_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="6" slack="0"/>
<pin id="876" dir="0" index="1" bw="4" slack="1"/>
<pin id="877" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/23 "/>
</bind>
</comp>

<comp id="879" class="1004" name="zext_ln89_2_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="6" slack="0"/>
<pin id="881" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_2/23 "/>
</bind>
</comp>

<comp id="884" class="1004" name="add_ln89_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="6" slack="1"/>
<pin id="886" dir="0" index="1" bw="4" slack="0"/>
<pin id="887" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/23 "/>
</bind>
</comp>

<comp id="889" class="1004" name="store_ln56_store_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="4" slack="1"/>
<pin id="891" dir="0" index="1" bw="4" slack="2"/>
<pin id="892" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/23 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln89_3_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="6" slack="1"/>
<pin id="895" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_3/24 "/>
</bind>
</comp>

<comp id="897" class="1004" name="r_3_load_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="4" slack="1"/>
<pin id="899" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_3/25 "/>
</bind>
</comp>

<comp id="900" class="1004" name="icmp_ln112_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="4" slack="0"/>
<pin id="902" dir="0" index="1" bw="4" slack="0"/>
<pin id="903" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/25 "/>
</bind>
</comp>

<comp id="906" class="1004" name="add_ln112_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="4" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/25 "/>
</bind>
</comp>

<comp id="912" class="1004" name="trunc_ln112_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="4" slack="0"/>
<pin id="914" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112/25 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_10_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="6" slack="0"/>
<pin id="918" dir="0" index="1" bw="3" slack="0"/>
<pin id="919" dir="0" index="2" bw="1" slack="0"/>
<pin id="920" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/25 "/>
</bind>
</comp>

<comp id="924" class="1004" name="icmp_ln115_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="4" slack="0"/>
<pin id="926" dir="0" index="1" bw="4" slack="0"/>
<pin id="927" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/26 "/>
</bind>
</comp>

<comp id="930" class="1004" name="add_ln115_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="4" slack="0"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/26 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln118_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="4" slack="0"/>
<pin id="938" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/26 "/>
</bind>
</comp>

<comp id="940" class="1004" name="add_ln118_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="6" slack="1"/>
<pin id="942" dir="0" index="1" bw="4" slack="0"/>
<pin id="943" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/26 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln118_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="6" slack="0"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/26 "/>
</bind>
</comp>

<comp id="950" class="1004" name="store_ln109_store_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="4" slack="1"/>
<pin id="952" dir="0" index="1" bw="4" slack="2"/>
<pin id="953" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/26 "/>
</bind>
</comp>

<comp id="954" class="1007" name="grp_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="0"/>
<pin id="956" dir="0" index="1" bw="15" slack="0"/>
<pin id="957" dir="0" index="2" bw="32" slack="3"/>
<pin id="958" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln45/8 sext_ln45_1/10 tmp_3/10 "/>
</bind>
</comp>

<comp id="962" class="1007" name="grp_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="16" slack="0"/>
<pin id="964" dir="0" index="1" bw="15" slack="0"/>
<pin id="965" dir="0" index="2" bw="32" slack="3"/>
<pin id="966" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln45_1/18 sext_ln45_3/20 tmp_12/20 "/>
</bind>
</comp>

<comp id="970" class="1005" name="r_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="0"/>
<pin id="972" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="980" class="1005" name="add_ln97_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="4" slack="1"/>
<pin id="982" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="985" class="1005" name="tmp_4_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="6" slack="1"/>
<pin id="987" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="990" class="1005" name="i_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="4" slack="0"/>
<pin id="992" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1000" class="1005" name="add_ln100_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="4" slack="0"/>
<pin id="1002" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="zext_ln103_1_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="64" slack="1"/>
<pin id="1007" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln103_1 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="input_r_addr_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="6" slack="1"/>
<pin id="1012" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="1018" class="1005" name="add_ln60_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="4" slack="1"/>
<pin id="1020" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_7_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="6" slack="1"/>
<pin id="1025" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="j_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="4" slack="0"/>
<pin id="1031" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1039" class="1005" name="add_ln39_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="4" slack="0"/>
<pin id="1041" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="tmp_9_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="6" slack="1"/>
<pin id="1046" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="row_outbuf_addr_1_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="6" slack="1"/>
<pin id="1051" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr_1 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="add_ln42_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="4" slack="0"/>
<pin id="1059" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="dct_coeff_table_addr_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="6" slack="1"/>
<pin id="1064" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_addr "/>
</bind>
</comp>

<comp id="1067" class="1005" name="buf_2d_in_addr_1_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="6" slack="1"/>
<pin id="1069" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_addr_1 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="sext_ln44_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="31" slack="1"/>
<pin id="1074" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln44 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="sext_ln45_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="31" slack="1"/>
<pin id="1079" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_3_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="1"/>
<pin id="1084" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="add_ln66_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="4" slack="1"/>
<pin id="1092" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="zext_ln73_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="6" slack="1"/>
<pin id="1097" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln73 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_8_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="6" slack="1"/>
<pin id="1102" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="i_1_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="4" slack="0"/>
<pin id="1107" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="add_ln70_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="4" slack="0"/>
<pin id="1117" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="row_outbuf_addr_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="6" slack="1"/>
<pin id="1122" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="1125" class="1005" name="add_ln73_1_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="6" slack="1"/>
<pin id="1127" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln73_1 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="add_ln76_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="4" slack="1"/>
<pin id="1135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="tmp_s_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="6" slack="1"/>
<pin id="1140" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1144" class="1005" name="j_1_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="4" slack="0"/>
<pin id="1146" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="add_ln39_1_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="4" slack="0"/>
<pin id="1156" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39_1 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="tmp_6_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="6" slack="1"/>
<pin id="1161" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="col_outbuf_addr_1_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="6" slack="1"/>
<pin id="1166" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr_1 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="add_ln42_1_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="4" slack="0"/>
<pin id="1174" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42_1 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="dct_coeff_table_addr_1_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="6" slack="1"/>
<pin id="1179" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_addr_1 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="col_inbuf_addr_1_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="6" slack="1"/>
<pin id="1184" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_inbuf_addr_1 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="sext_ln44_1_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="31" slack="1"/>
<pin id="1189" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln44_1 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="sext_ln45_2_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="31" slack="1"/>
<pin id="1194" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln45_2 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="tmp_12_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="1"/>
<pin id="1199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="add_ln82_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="4" slack="1"/>
<pin id="1207" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="zext_ln89_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="6" slack="1"/>
<pin id="1212" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln89 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="tmp_5_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="6" slack="1"/>
<pin id="1217" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="r_1_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="4" slack="0"/>
<pin id="1222" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="add_ln86_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="4" slack="0"/>
<pin id="1232" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="col_outbuf_addr_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="6" slack="1"/>
<pin id="1237" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

<comp id="1240" class="1005" name="add_ln89_1_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="6" slack="1"/>
<pin id="1242" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln89_1 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="add_ln112_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="4" slack="1"/>
<pin id="1250" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="tmp_10_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="6" slack="1"/>
<pin id="1255" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="add_ln115_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="4" slack="0"/>
<pin id="1263" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="zext_ln118_1_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="64" slack="1"/>
<pin id="1268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln118_1 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="buf_2d_out_addr_1_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="6" slack="1"/>
<pin id="1273" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="129" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="154" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="179" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="174" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="218"><net_src comp="205" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="225" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="220" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="245" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="46" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="238" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="26" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="16" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="314"><net_src comp="26" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="26" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="26" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="16" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="348" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="359"><net_src comp="26" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="26" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="26" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="390"><net_src comp="383" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="383" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="383" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="32" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="34" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="26" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="270" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="28" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="270" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="30" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="270" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="452"><net_src comp="445" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="28" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="445" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="30" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="445" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="32" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="34" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="26" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="281" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="28" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="281" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="30" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="281" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="281" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="32" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="489" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="34" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="493" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="505" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="523"><net_src comp="292" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="28" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="292" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="30" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="292" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="535" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="549"><net_src comp="531" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="558"><net_src comp="303" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="54" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="56" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="559" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="58" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="60" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="575"><net_src comp="565" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="579"><net_src comp="167" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="141" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="28" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="584" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="30" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="584" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="584" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="32" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="599" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="34" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="619"><net_src comp="26" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="315" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="28" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="315" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="30" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="315" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="315" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="32" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="632" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="34" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="640" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="662"><net_src comp="636" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="667" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="678"><net_src comp="671" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="28" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="671" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="30" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="671" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="32" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="34" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="702"><net_src comp="26" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="326" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="28" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="326" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="30" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="326" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="326" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="32" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="715" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="34" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="735"><net_src comp="719" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="731" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="749"><net_src comp="337" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="28" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="337" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="30" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="337" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="761" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="775"><net_src comp="757" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="771" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="784"><net_src comp="348" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="781" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="54" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="797"><net_src comp="56" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="785" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="58" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="60" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="801"><net_src comp="791" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="805"><net_src comp="167" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="192" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="817"><net_src comp="810" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="28" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="810" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="30" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="810" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="810" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="838"><net_src comp="32" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="825" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="34" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="845"><net_src comp="26" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="850"><net_src comp="360" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="28" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="360" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="30" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="861"><net_src comp="360" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="360" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="871"><net_src comp="32" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="858" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="34" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="878"><net_src comp="866" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="874" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="888"><net_src comp="862" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="896"><net_src comp="893" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="904"><net_src comp="897" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="28" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="897" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="30" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="897" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="921"><net_src comp="32" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="912" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="923"><net_src comp="34" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="928"><net_src comp="371" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="28" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="371" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="30" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="371" pin="4"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="936" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="948"><net_src comp="940" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="959"><net_src comp="580" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="576" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="961"><net_src comp="299" pin="1"/><net_sink comp="954" pin=2"/></net>

<net id="967"><net_src comp="806" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="802" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="344" pin="1"/><net_sink comp="962" pin=2"/></net>

<net id="973"><net_src comp="78" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="976"><net_src comp="970" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="983"><net_src comp="392" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="988"><net_src comp="402" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="993"><net_src comp="102" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="996"><net_src comp="990" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="1003"><net_src comp="421" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1008"><net_src comp="436" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="1013"><net_src comp="122" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="1021"><net_src comp="454" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1026"><net_src comp="464" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1032"><net_src comp="106" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="1042"><net_src comp="483" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1047"><net_src comp="497" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1052"><net_src comp="148" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1060"><net_src comp="525" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1065"><net_src comp="154" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1070"><net_src comp="161" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1075"><net_src comp="576" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="1080"><net_src comp="580" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1085"><net_src comp="954" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1093"><net_src comp="593" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1098"><net_src comp="603" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1103"><net_src comp="607" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1108"><net_src comp="110" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1111"><net_src comp="1105" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1118"><net_src comp="626" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1123"><net_src comp="179" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1128"><net_src comp="658" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1136"><net_src comp="680" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1141"><net_src comp="690" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1147"><net_src comp="114" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1150"><net_src comp="1144" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1157"><net_src comp="709" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1162"><net_src comp="723" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1167"><net_src comp="199" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1175"><net_src comp="751" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1180"><net_src comp="205" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1185"><net_src comp="212" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="1190"><net_src comp="802" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1195"><net_src comp="806" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1200"><net_src comp="962" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1208"><net_src comp="819" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1213"><net_src comp="829" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1218"><net_src comp="833" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1223"><net_src comp="118" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1226"><net_src comp="1220" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1233"><net_src comp="852" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1238"><net_src comp="225" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="1243"><net_src comp="884" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1251"><net_src comp="906" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1256"><net_src comp="916" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1264"><net_src comp="930" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1269"><net_src comp="945" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1274"><net_src comp="245" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="238" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {27 }
 - Input state : 
	Port: dct : input_r | {3 4 }
	Port: dct : dct_coeff_table | {7 8 17 18 }
  - Chain level:
	State 1
		store_ln94 : 1
	State 2
		icmp_ln97 : 1
		add_ln97 : 1
		br_ln97 : 2
		trunc_ln97 : 1
		tmp_4 : 2
		store_ln56 : 1
	State 3
		icmp_ln100 : 1
		add_ln100 : 1
		br_ln100 : 2
		zext_ln103 : 1
		add_ln103 : 2
		zext_ln103_1 : 3
		input_r_addr : 4
		input_r_load : 5
	State 4
		store_ln103 : 1
	State 5
		icmp_ln60 : 1
		add_ln60 : 1
		br_ln60 : 2
		trunc_ln60 : 1
		tmp_7 : 2
		store_ln56 : 1
	State 6
		icmp_ln39 : 1
		add_ln39 : 1
		br_ln39 : 2
		trunc_ln39 : 1
		zext_ln44 : 1
		tmp_9 : 2
		add_ln47_2 : 2
		zext_ln47 : 3
		row_outbuf_addr_1 : 4
	State 7
		icmp_ln42 : 1
		add_ln42 : 1
		br_ln42 : 2
		zext_ln44_1 : 1
		add_ln44 : 2
		zext_ln44_2 : 3
		dct_coeff_table_addr : 4
		add_ln45 : 2
		zext_ln45 : 3
		buf_2d_in_addr_1 : 4
		coeff : 5
		buf_2d_in_load : 5
		trunc_ln42 : 1
		add_ln47 : 2
		trunc_ln1 : 3
		store_ln47 : 4
	State 8
		sext_ln44 : 1
		sext_ln45 : 1
		mul_ln45 : 2
	State 9
	State 10
		sext_ln45_1 : 1
		tmp_3 : 2
	State 11
	State 12
		icmp_ln66 : 1
		add_ln66 : 1
		br_ln66 : 2
		trunc_ln66 : 1
		zext_ln73 : 1
		tmp_8 : 2
		store_ln56 : 1
	State 13
		icmp_ln70 : 1
		add_ln70 : 1
		br_ln70 : 2
		trunc_ln70 : 1
		zext_ln73_1 : 1
		tmp_1 : 2
		add_ln73 : 3
		zext_ln73_2 : 4
		row_outbuf_addr : 5
		add_ln73_1 : 2
		row_outbuf_load : 6
	State 14
		col_inbuf_addr : 1
		store_ln73 : 2
	State 15
		icmp_ln76 : 1
		add_ln76 : 1
		br_ln76 : 2
		trunc_ln76 : 1
		tmp_s : 2
		store_ln56 : 1
	State 16
		icmp_ln39_1 : 1
		add_ln39_1 : 1
		br_ln39 : 2
		trunc_ln39_1 : 1
		zext_ln44_3 : 1
		tmp_6 : 2
		add_ln47_3 : 2
		zext_ln47_1 : 3
		col_outbuf_addr_1 : 4
	State 17
		icmp_ln42_1 : 1
		add_ln42_1 : 1
		br_ln42 : 2
		zext_ln44_4 : 1
		add_ln44_1 : 2
		zext_ln44_5 : 3
		dct_coeff_table_addr_1 : 4
		add_ln45_2 : 2
		zext_ln45_1 : 3
		col_inbuf_addr_1 : 4
		coeff_1 : 5
		col_inbuf_load : 5
		trunc_ln42_1 : 1
		add_ln47_1 : 2
		trunc_ln47_1 : 3
		store_ln47 : 4
	State 18
		sext_ln44_1 : 1
		sext_ln45_2 : 1
		mul_ln45_1 : 2
	State 19
	State 20
		sext_ln45_3 : 1
		tmp_12 : 2
	State 21
	State 22
		icmp_ln82 : 1
		add_ln82 : 1
		br_ln82 : 2
		trunc_ln82 : 1
		zext_ln89 : 1
		tmp_5 : 2
		store_ln109 : 1
	State 23
		icmp_ln86 : 1
		add_ln86 : 1
		br_ln86 : 2
		trunc_ln86 : 1
		zext_ln89_1 : 1
		tmp_11 : 2
		add_ln89 : 3
		zext_ln89_2 : 4
		col_outbuf_addr : 5
		add_ln89_1 : 2
		col_outbuf_load : 6
	State 24
		buf_2d_out_addr : 1
		store_ln89 : 2
	State 25
		icmp_ln112 : 1
		add_ln112 : 1
		br_ln112 : 2
		trunc_ln112 : 1
		tmp_10 : 2
	State 26
		icmp_ln115 : 1
		add_ln115 : 1
		br_ln115 : 2
		zext_ln118 : 1
		add_ln118 : 2
		zext_ln118_1 : 3
		buf_2d_out_addr_1 : 4
		buf_2d_out_load : 5
	State 27
		store_ln118 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln97_fu_392   |    0    |    0    |    13   |
|          |   add_ln100_fu_421  |    0    |    0    |    13   |
|          |   add_ln103_fu_431  |    0    |    0    |    14   |
|          |   add_ln60_fu_454   |    0    |    0    |    13   |
|          |   add_ln39_fu_483   |    0    |    0    |    13   |
|          |  add_ln47_2_fu_505  |    0    |    0    |    14   |
|          |   add_ln42_fu_525   |    0    |    0    |    13   |
|          |   add_ln44_fu_535   |    0    |    0    |    14   |
|          |   add_ln45_fu_545   |    0    |    0    |    14   |
|          |   add_ln47_fu_559   |    0    |    0    |    36   |
|          |   add_ln66_fu_593   |    0    |    0    |    13   |
|          |   add_ln70_fu_626   |    0    |    0    |    13   |
|          |   add_ln73_fu_648   |    0    |    0    |    14   |
|    add   |  add_ln73_1_fu_658  |    0    |    0    |    14   |
|          |   add_ln76_fu_680   |    0    |    0    |    13   |
|          |  add_ln39_1_fu_709  |    0    |    0    |    13   |
|          |  add_ln47_3_fu_731  |    0    |    0    |    14   |
|          |  add_ln42_1_fu_751  |    0    |    0    |    13   |
|          |  add_ln44_1_fu_761  |    0    |    0    |    14   |
|          |  add_ln45_2_fu_771  |    0    |    0    |    14   |
|          |  add_ln47_1_fu_785  |    0    |    0    |    36   |
|          |   add_ln82_fu_819   |    0    |    0    |    13   |
|          |   add_ln86_fu_852   |    0    |    0    |    13   |
|          |   add_ln89_fu_874   |    0    |    0    |    14   |
|          |  add_ln89_1_fu_884  |    0    |    0    |    14   |
|          |   add_ln112_fu_906  |    0    |    0    |    13   |
|          |   add_ln115_fu_930  |    0    |    0    |    13   |
|          |   add_ln118_fu_940  |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln97_fu_386  |    0    |    0    |    13   |
|          |  icmp_ln100_fu_415  |    0    |    0    |    13   |
|          |   icmp_ln60_fu_448  |    0    |    0    |    13   |
|          |   icmp_ln39_fu_477  |    0    |    0    |    13   |
|          |   icmp_ln42_fu_519  |    0    |    0    |    13   |
|          |   icmp_ln66_fu_587  |    0    |    0    |    13   |
|   icmp   |   icmp_ln70_fu_620  |    0    |    0    |    13   |
|          |   icmp_ln76_fu_674  |    0    |    0    |    13   |
|          |  icmp_ln39_1_fu_703 |    0    |    0    |    13   |
|          |  icmp_ln42_1_fu_745 |    0    |    0    |    13   |
|          |   icmp_ln82_fu_813  |    0    |    0    |    13   |
|          |   icmp_ln86_fu_846  |    0    |    0    |    13   |
|          |  icmp_ln112_fu_900  |    0    |    0    |    13   |
|          |  icmp_ln115_fu_924  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_954     |    1    |    0    |    0    |
|          |      grp_fu_962     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln97_fu_398  |    0    |    0    |    0    |
|          |  trunc_ln60_fu_460  |    0    |    0    |    0    |
|          |  trunc_ln39_fu_489  |    0    |    0    |    0    |
|          |  trunc_ln42_fu_555  |    0    |    0    |    0    |
|          |  trunc_ln66_fu_599  |    0    |    0    |    0    |
|   trunc  |  trunc_ln70_fu_632  |    0    |    0    |    0    |
|          |  trunc_ln76_fu_686  |    0    |    0    |    0    |
|          | trunc_ln39_1_fu_715 |    0    |    0    |    0    |
|          | trunc_ln42_1_fu_781 |    0    |    0    |    0    |
|          |  trunc_ln82_fu_825  |    0    |    0    |    0    |
|          |  trunc_ln86_fu_858  |    0    |    0    |    0    |
|          |  trunc_ln112_fu_912 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_4_fu_402    |    0    |    0    |    0    |
|          |     tmp_7_fu_464    |    0    |    0    |    0    |
|          |     tmp_9_fu_497    |    0    |    0    |    0    |
|          |     tmp_8_fu_607    |    0    |    0    |    0    |
|bitconcatenate|     tmp_1_fu_640    |    0    |    0    |    0    |
|          |     tmp_s_fu_690    |    0    |    0    |    0    |
|          |     tmp_6_fu_723    |    0    |    0    |    0    |
|          |     tmp_5_fu_833    |    0    |    0    |    0    |
|          |    tmp_11_fu_866    |    0    |    0    |    0    |
|          |    tmp_10_fu_916    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln103_fu_427  |    0    |    0    |    0    |
|          | zext_ln103_1_fu_436 |    0    |    0    |    0    |
|          |   zext_ln44_fu_493  |    0    |    0    |    0    |
|          |   zext_ln47_fu_510  |    0    |    0    |    0    |
|          |  zext_ln44_1_fu_531 |    0    |    0    |    0    |
|          |  zext_ln44_2_fu_540 |    0    |    0    |    0    |
|          |   zext_ln45_fu_550  |    0    |    0    |    0    |
|          |   zext_ln73_fu_603  |    0    |    0    |    0    |
|          |  zext_ln73_1_fu_636 |    0    |    0    |    0    |
|          |  zext_ln73_2_fu_653 |    0    |    0    |    0    |
|   zext   |  zext_ln73_3_fu_667 |    0    |    0    |    0    |
|          |  zext_ln44_3_fu_719 |    0    |    0    |    0    |
|          |  zext_ln47_1_fu_736 |    0    |    0    |    0    |
|          |  zext_ln44_4_fu_757 |    0    |    0    |    0    |
|          |  zext_ln44_5_fu_766 |    0    |    0    |    0    |
|          |  zext_ln45_1_fu_776 |    0    |    0    |    0    |
|          |   zext_ln89_fu_829  |    0    |    0    |    0    |
|          |  zext_ln89_1_fu_862 |    0    |    0    |    0    |
|          |  zext_ln89_2_fu_879 |    0    |    0    |    0    |
|          |  zext_ln89_3_fu_893 |    0    |    0    |    0    |
|          |  zext_ln118_fu_936  |    0    |    0    |    0    |
|          | zext_ln118_1_fu_945 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln1_fu_565  |    0    |    0    |    0    |
|          | trunc_ln47_1_fu_791 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln44_fu_576  |    0    |    0    |    0    |
|   sext   |   sext_ln45_fu_580  |    0    |    0    |    0    |
|          |  sext_ln44_1_fu_802 |    0    |    0    |    0    |
|          |  sext_ln45_2_fu_806 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    2    |    0    |   604   |
|----------|---------------------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|   buf_2d_in   |    1   |    0   |    0   |    0   |
|   buf_2d_out  |    1   |    0   |    0   |    0   |
|   col_inbuf   |    1   |    0   |    0   |    0   |
|   col_outbuf  |    1   |    0   |    0   |    0   |
|dct_coeff_table|    0   |   15   |   15   |    -   |
|   row_outbuf  |    1   |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    5   |   15   |   15   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln100_reg_1000      |    4   |
|       add_ln112_reg_1248      |    4   |
|       add_ln115_reg_1261      |    4   |
|      add_ln39_1_reg_1154      |    4   |
|       add_ln39_reg_1039       |    4   |
|      add_ln42_1_reg_1172      |    4   |
|       add_ln42_reg_1057       |    4   |
|       add_ln60_reg_1018       |    4   |
|       add_ln66_reg_1090       |    4   |
|       add_ln70_reg_1115       |    4   |
|      add_ln73_1_reg_1125      |    6   |
|       add_ln76_reg_1133       |    4   |
|       add_ln82_reg_1205       |    4   |
|       add_ln86_reg_1230       |    4   |
|      add_ln89_1_reg_1240      |    6   |
|        add_ln97_reg_980       |    4   |
|   buf_2d_in_addr_1_reg_1067   |    6   |
|   buf_2d_out_addr_1_reg_1271  |    6   |
|          c_1_reg_367          |    4   |
|           c_reg_266           |    4   |
|   col_inbuf_addr_1_reg_1182   |    6   |
|   col_outbuf_addr_1_reg_1164  |    6   |
|    col_outbuf_addr_reg_1235   |    6   |
|dct_coeff_table_addr_1_reg_1177|    6   |
| dct_coeff_table_addr_reg_1062 |    6   |
|          i_1_reg_1105         |    4   |
|          i_2_reg_311          |    4   |
|          i_3_reg_356          |    4   |
|           i_reg_990           |    4   |
|     input_r_addr_reg_1010     |    6   |
|          j_1_reg_1144         |    4   |
|           j_reg_1029          |    4   |
|          k_1_reg_322          |    4   |
|           k_reg_277           |    4   |
|          n_1_reg_333          |    4   |
|           n_reg_288           |    4   |
|          r_1_reg_1220         |    4   |
|           r_reg_970           |    4   |
|   row_outbuf_addr_1_reg_1049  |    6   |
|    row_outbuf_addr_reg_1120   |    6   |
|      sext_ln44_1_reg_1187     |   31   |
|       sext_ln44_reg_1072      |   31   |
|      sext_ln45_2_reg_1192     |   31   |
|       sext_ln45_reg_1077      |   31   |
|        tmp_10_reg_1253        |    6   |
|        tmp_12_reg_1197        |   32   |
|         tmp_2_reg_344         |   32   |
|         tmp_3_reg_1082        |   32   |
|         tmp_4_reg_985         |    6   |
|         tmp_5_reg_1215        |    6   |
|         tmp_6_reg_1159        |    6   |
|         tmp_7_reg_1023        |    6   |
|         tmp_8_reg_1100        |    6   |
|         tmp_9_reg_1044        |    6   |
|          tmp_reg_299          |   32   |
|         tmp_s_reg_1138        |    6   |
|     zext_ln103_1_reg_1005     |   64   |
|     zext_ln118_1_reg_1266     |   64   |
|       zext_ln73_reg_1095      |    6   |
|       zext_ln89_reg_1210      |    6   |
+-------------------------------+--------+
|             Total             |   624  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_129 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_141 |  p0  |   3  |   6  |   18   ||    0    ||    14   |
| grp_access_fu_167 |  p0  |   4  |   6  |   24   ||    0    ||    20   |
| grp_access_fu_174 |  p0  |   3  |   6  |   18   ||    0    ||    14   |
| grp_access_fu_192 |  p0  |   3  |   6  |   18   ||    0    ||    14   |
| grp_access_fu_220 |  p0  |   3  |   6  |   18   ||    0    ||    14   |
| grp_access_fu_238 |  p0  |   3  |   6  |   18   ||    0    ||    14   |
|    tmp_reg_299    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|   tmp_2_reg_344   |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_954    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_954    |  p1  |   2  |  15  |   30   ||    0    ||    9    |
|     grp_fu_962    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_962    |  p1  |   2  |  15  |   30   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   378  || 21.4791 ||    0    ||   153   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   604  |    -   |
|   Memory  |    5   |    -   |    -   |   15   |   15   |    0   |
|Multiplexer|    -   |    -   |   21   |    0   |   153  |    -   |
|  Register |    -   |    -   |    -   |   624  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   21   |   639  |   772  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
