Efinity Synthesis report for project Ti60_Demo
Version: 2025.1.110.2.15
Generated at: Oct 16, 2025 14:52:36
Copyright (C) 2013 - 2025  All rights reserved.

Top-level Entity Name : example_top

family : Titanium
device : Ti60F225
project : Ti60_Demo
project-xml : D:/FPGA_learning/Temp3/New folder/Ti60_Demo.xml
root : example_top
I,include : D:/FPGA_learning/Temp3/New folder
I,include : D:/FPGA_learning/Temp3/New folder/ip/W0_FIFO
I,include : D:/FPGA_learning/Temp3/New folder/ip/R0_FIFO
I,include : D:/FPGA_learning/Temp3/New folder/ip/dsi_tx
I,include : D:/FPGA_learning/Temp3/New folder/ip/csi_rx
I,include : D:/FPGA_learning/Temp3/New folder/ip/DdrCtrl
I,include : D:/FPGA_learning/Temp3/New folder/ip/W0_FIFO_8
I,include : D:/FPGA_learning/Temp3/New folder/ip/W0_FIFO_64
I,include : D:/FPGA_learning/Temp3/New folder/ip/FIFO_W48R24
I,include : D:/FPGA_learning/Temp3/New folder/ip/R0_FIFO_8
I,include : D:/FPGA_learning/Temp3/New folder/ip/R0_FIFO_16
I,include : D:/FPGA_learning/Temp3/New folder/ip/W0_FIFO_32
I,include : D:/FPGA_learning/Temp3/New folder/ip/afifo_w32r8_reshape
I,include : D:/FPGA_learning/Temp3/New folder/ip/div_u39_u31
I,include : D:/FPGA_learning/Temp3/New folder/ip/W8R8_D2048_YUV
I,include : D:/FPGA_learning/Temp3/New folder/ip/div_u27_u21
I,include : D:/FPGA_learning/Temp3/New folder/ip/div_u26_u10
I,include : D:/FPGA_learning/Temp3/New folder/ip/div_u29_u21
I,include : D:/FPGA_learning/Temp3/New folder/ip/afifo_w24d16_r24d16
I,include : D:/FPGA_learning/Temp3/New folder/ip/R0_FIFO_32
I,include : ip/R0_FIFO_32
output-dir : D:/FPGA_learning/Temp3/New folder/outflow
work-dir : D:/FPGA_learning/Temp3/New folder/work_syn
write-efx-verilog : D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.map.v
binary-db : D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.vdb
insert-ios : 0
insert-gclk : 0
max-carry-cascade : 320
max-dsp-cascade : 16
max_mult : -1
max_ram : -1
seq_opt : 0
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008
num_srl : -1
retiming : 0

File List:

D:\FPGA_learning\Temp3\New folder\example_top.v
D:\FPGA_learning\Temp3\New folder\src\ddr_rw_ctrl.v
D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\i2c_timing_ctrl_16bit.v
D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\CMOS_Capture_RAW_Gray.v
D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\I2C_MT9M001_Gray_Config.v
D:\FPGA_learning\Temp3\New folder\src\lcd_para.v
D:\FPGA_learning\Temp3\New folder\src\lcd_driver.v
D:\FPGA_learning\Temp3\New folder\src\hdmi_ip\hdmi_tx_ip.v
D:\FPGA_learning\Temp3\New folder\src\hdmi_ip\encode.v
D:\FPGA_learning\Temp3\New folder\src\hdmi_ip\serdes_4b_10to1.v
D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\I2C_SC130GS_12801024_4Lanes_Config.v
D:\FPGA_learning\Temp3\New folder\src\PWMLite.v
D:\FPGA_learning\Temp3\New folder\src\lcd_display.v
D:\FPGA_learning\Temp3\New folder\src\dsi\dsi_init.v
D:\FPGA_learning\Temp3\New folder\src\Sensor_Image_XYCrop.v
D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\i2c_timing_ctrl_reg16_dat16.v
D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\I2C_AR0135_1280720_Config.v
D:\FPGA_learning\Temp3\New folder\src\axi\AXI4_AWARMux.v
D:\FPGA_learning\Temp3\New folder\src\lvds\LCDDual2LVDS.v
D:\FPGA_learning\Temp3\New folder\src\axi\axi4_ctrl.v
D:\FPGA_learning\Temp3\New folder\src\hdmi_ip\tmds_channel.v
D:\FPGA_learning\Temp3\New folder\src\hdmi_ip\rgb2dvi.v
D:\FPGA_learning\Temp3\New folder\src\isp\Bayer2RGB\VIP_RAW8_RGB888.v
D:\FPGA_learning\Temp3\New folder\src\isp\Bayer2RGB\Line_Shift_RAM_8Bit.v
D:\FPGA_learning\Temp3\New folder\src\isp\Bayer2RGB\VIP_Matrix_Generate_3X3_8Bit.v
D:\FPGA_learning\Temp3\New folder\src\isp\BoundCrop\FrameBoundCrop.v
D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\I2C_AD2020_1280960_FPS60_1Lane_Config.v
D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\i2c_timing_ctrl_reg16_dat8_wronly.v
D:\FPGA_learning\Temp3\New folder\src\common_uese\delay_reg.v
D:\FPGA_learning\Temp3\New folder\src\common_uese\Row_Line_Counter.v
D:\FPGA_learning\Temp3\New folder\src\MIPIRx1LaneFre.v
D:/FPGA_learning/Temp3/New folder\ip/W0_FIFO\W0_FIFO.v
D:/FPGA_learning/Temp3/New folder\ip/R0_FIFO\R0_FIFO.v
D:/FPGA_learning/Temp3/New folder\ip/dsi_tx\dsi_tx.sv
D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv
D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v
D:/FPGA_learning/Temp3/New folder\ip/W0_FIFO_8\W0_FIFO_8.v
D:/FPGA_learning/Temp3/New folder\ip/W0_FIFO_64\W0_FIFO_64.v
D:/FPGA_learning/Temp3/New folder\ip/FIFO_W48R24\FIFO_W48R24.v
D:/FPGA_learning/Temp3/New folder\ip/R0_FIFO_8\R0_FIFO_8.v
D:/FPGA_learning/Temp3/New folder\ip/R0_FIFO_16\R0_FIFO_16.v
D:/FPGA_learning/Temp3/New folder\ip/W0_FIFO_32\W0_FIFO_32.v
D:/FPGA_learning/Temp3/New folder\ip/afifo_w32r8_reshape\afifo_w32r8_reshape.v
D:/FPGA_learning/Temp3/New folder\ip/div_u39_u31\div_u39_u31.v
D:/FPGA_learning/Temp3/New folder\ip/W8R8_D2048_YUV\W8R8_D2048_YUV.v
D:/FPGA_learning/Temp3/New folder\ip/div_u27_u21\div_u27_u21.v
D:/FPGA_learning/Temp3/New folder\ip/div_u26_u10\div_u26_u10.v
D:/FPGA_learning/Temp3/New folder\ip/div_u29_u21\div_u29_u21.v
D:/FPGA_learning/Temp3/New folder\ip/afifo_w24d16_r24d16\afifo_w24d16_r24d16.v
D:/FPGA_learning/Temp3/New folder\ip/R0_FIFO_32\R0_FIFO_32.v

### ### Report Section Start ### ###

"MEM|SYN-0677" : ... Memory 'ram' is not initialized, assuming empty initial contents. (D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v:1562)
"MEM|SYN-0677" : ... Memory 'ram' is not initialized, assuming empty initial contents. (D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v:1562)
"MEM|SYN-0677" : ... Memory 'ram' is not initialized, assuming empty initial contents. (D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v:1562)
"MEM|SYN-0677" : ... Memory 'ram' is not initialized, assuming empty initial contents. (D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v:3223)
"MEM|SYN-0677" : ... Memory 'ram' is not initialized, assuming empty initial contents. (D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v:1562)
"MEM|SYN-0677" : ... Memory 'ram' is not initialized, assuming empty initial contents. (D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v:1562)
"MEM|SYN-0677" : ... Memory 'ram' is not initialized, assuming empty initial contents. (D:/FPGA_learning/Temp3/New folder\ip/afifo_w24d16_r24d16\afifo_w24d16_r24d16.v:659)
"MEM|SYN-0677" : ... Memory 'ram' is not initialized, assuming empty initial contents. (D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv:7276)
"MEM|SYN-0677" : ... Memory 'ram' is not initialized, assuming empty initial contents. (D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv:7276)
"MEM|SYN-0677" : ... Memory 'ram' is not initialized, assuming empty initial contents. (D:/FPGA_learning/Temp3/New folder\ip/afifo_w32r8_reshape\afifo_w32r8_reshape.v:659)
"MEM|SYN-0677" : ... Memory 'r_ram' is not initialized, assuming empty initial contents. (D:\FPGA_learning\Temp3\New folder\src\isp\Bayer2RGB\Line_Shift_RAM_8Bit.v:64)
"MEM|SYN-0677" : ... Memory 'r_ram' is not initialized, assuming empty initial contents. (D:\FPGA_learning\Temp3\New folder\src\isp\Bayer2RGB\Line_Shift_RAM_8Bit.v:64)
"MEM|SYN-0677" : ... Memory 'ram' is not initialized, assuming empty initial contents. (D:/FPGA_learning/Temp3/New folder\ip/W0_FIFO_32\W0_FIFO_32.v:709)
"MEM|SYN-0677" : ... Memory 'ram' is not initialized, assuming empty initial contents. (D:/FPGA_learning/Temp3/New folder\ip/R0_FIFO_32\R0_FIFO_32.v:673)
"MEM|OPT-0656" : Optimizing into logic zero initialized read-only memory block 'u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ram/ram__D$2'. (D:/FPGA_learning/Temp3/New folder\ip/afifo_w24d16_r24d16\afifo_w24d16_r24d16.v:659)
"MEM|OPT-0656" : Optimizing into logic zero initialized read-only memory block 'u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ram/ram__D$1'. (D:/FPGA_learning/Temp3/New folder\ip/afifo_w24d16_r24d16\afifo_w24d16_r24d16.v:659)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 166
Total number of FFs with enable signals: 1316
CE signal <ceg_net5>, number of controlling flip flops: 1
CE signal <ceg_net7>, number of controlling flip flops: 11
CE signal <ceg_net10>, number of controlling flip flops: 29
CE signal <ceg_net13>, number of controlling flip flops: 29
CE signal <ceg_net15>, number of controlling flip flops: 45
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/equal_77/n7>, number of controlling flip flops: 10
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/n1230>, number of controlling flip flops: 2
CE signal <ceg_net18>, number of controlling flip flops: 9
CE signal <ceg_net697>, number of controlling flip flops: 16
CE signal <ceg_net422>, number of controlling flip flops: 16
CE signal <w_ddr3_rvalid>, number of controlling flip flops: 16
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En>, number of controlling flip flops: 4
CE signal <ceg_net425>, number of controlling flip flops: 6
CE signal <ceg_net428>, number of controlling flip flops: 6
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Fifo_Wr_En>, number of controlling flip flops: 2
CE signal <ceg_net431>, number of controlling flip flops: 6
CE signal <ceg_net434>, number of controlling flip flops: 6
CE signal <ceg_net437>, number of controlling flip flops: 6
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Fifo_Wr_En>, number of controlling flip flops: 1
CE signal <ceg_net440>, number of controlling flip flops: 6
CE signal <ceg_net443>, number of controlling flip flops: 6
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En>, number of controlling flip flops: 1
CE signal <ceg_net446>, number of controlling flip flops: 6
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Fifo_Wr_En>, number of controlling flip flops: 1
CE signal <ceg_net449>, number of controlling flip flops: 6
CE signal <ceg_net939>, number of controlling flip flops: 2
CE signal <ceg_net727>, number of controlling flip flops: 2
CE signal <ceg_net62>, number of controlling flip flops: 1
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/n9453>, number of controlling flip flops: 8
CE signal <ceg_net758>, number of controlling flip flops: 32
CE signal <ceg_net940>, number of controlling flip flops: 32
CE signal <ceg_net702>, number of controlling flip flops: 1
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/n8280>, number of controlling flip flops: 1
CE signal <ceg_net69>, number of controlling flip flops: 1
CE signal <ceg_net760>, number of controlling flip flops: 3
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/n9427>, number of controlling flip flops: 8
CE signal <ceg_net454>, number of controlling flip flops: 6
CE signal <ceg_net458>, number of controlling flip flops: 4
CE signal <ceg_net460>, number of controlling flip flops: 3
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/n8248>, number of controlling flip flops: 8
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/n8283>, number of controlling flip flops: 1
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/_zz_16>, number of controlling flip flops: 13
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/n212>, number of controlling flip flops: 13
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/_zz_16>, number of controlling flip flops: 13
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/n212>, number of controlling flip flops: 13
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_16>, number of controlling flip flops: 13
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548>, number of controlling flip flops: 13
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16>, number of controlling flip flops: 13
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/io_pop_valid>, number of controlling flip flops: 13
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/wr_en_int>, number of controlling flip flops: 10
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/empty_o>, number of controlling flip flops: 10
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/_zz_16>, number of controlling flip flops: 13
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ack_rd_valid>, number of controlling flip flops: 13
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_16>, number of controlling flip flops: 13
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272>, number of controlling flip flops: 13
CE signal <ceg_net114>, number of controlling flip flops: 1
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n1528>, number of controlling flip flops: 2
CE signal <ceg_net117>, number of controlling flip flops: 2
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[1]>, number of controlling flip flops: 1
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8243>, number of controlling flip flops: 2
CE signal <ceg_net123>, number of controlling flip flops: 14
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done>, number of controlling flip flops: 61
CE signal <ceg_net819>, number of controlling flip flops: 3
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8343>, number of controlling flip flops: 1
CE signal <ceg_net464>, number of controlling flip flops: 1
CE signal <ceg_net466>, number of controlling flip flops: 8
CE signal <ceg_net468>, number of controlling flip flops: 1
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8338>, number of controlling flip flops: 1
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8335>, number of controlling flip flops: 1
CE signal <ceg_net469>, number of controlling flip flops: 1
CE signal <ceg_net707>, number of controlling flip flops: 16
CE signal <ceg_net145>, number of controlling flip flops: 17
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8342>, number of controlling flip flops: 1
CE signal <ceg_net147>, number of controlling flip flops: 2
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8244>, number of controlling flip flops: 1
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_ref_rst>, number of controlling flip flops: 1
CE signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n3190>, number of controlling flip flops: 3
CE signal <ceg_net712>, number of controlling flip flops: 16
CE signal <ceg_net714>, number of controlling flip flops: 16
CE signal <ceg_net716>, number of controlling flip flops: 16
CE signal <ceg_net718>, number of controlling flip flops: 16
CE signal <ceg_net720>, number of controlling flip flops: 16
CE signal <ceg_net722>, number of controlling flip flops: 16
CE signal <ceg_net724>, number of controlling flip flops: 16
CE signal <ceg_net175>, number of controlling flip flops: 1
CE signal <ceg_net941>, number of controlling flip flops: 1
CE signal <ceg_net942>, number of controlling flip flops: 1
CE signal <axi4_awar_mux/n45>, number of controlling flip flops: 1
CE signal <u_i2c_timing_ctrl_16bit/i2c_transfer_en>, number of controlling flip flops: 4
CE signal <u_i2c_timing_ctrl_16bit/n671>, number of controlling flip flops: 9
CE signal <ceg_net209>, number of controlling flip flops: 19
CE signal <ceg_net511>, number of controlling flip flops: 4
CE signal <ceg_net828>, number of controlling flip flops: 8
CE signal <u_i2c_timing_ctrl_16bit/i2c_capture_en>, number of controlling flip flops: 4
CE signal <u_i2c_timing_ctrl_16bit/n7>, number of controlling flip flops: 20
CE signal <ceg_net975>, number of controlling flip flops: 1
CE signal <ceg_net223>, number of controlling flip flops: 8
CE signal <ceg_net232>, number of controlling flip flops: 1
CE signal <ceg_net231>, number of controlling flip flops: 1
CE signal <ceg_net235>, number of controlling flip flops: 1
CE signal <ceg_net251>, number of controlling flip flops: 12
CE signal <ceg_net257>, number of controlling flip flops: 1
CE signal <mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/n100>, number of controlling flip flops: 1
CE signal <mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/n38>, number of controlling flip flops: 18
CE signal <ceg_net320>, number of controlling flip flops: 16
CE signal <ceg_net323>, number of controlling flip flops: 1
CE signal <ceg_net528>, number of controlling flip flops: 1
CE signal <ceg_net773>, number of controlling flip flops: 1
CE signal <ceg_net774>, number of controlling flip flops: 1
CE signal <ceg_net775>, number of controlling flip flops: 1
CE signal <ceg_net776>, number of controlling flip flops: 1
CE signal <ceg_net777>, number of controlling flip flops: 1
CE signal <ceg_net778>, number of controlling flip flops: 1
CE signal <ceg_net779>, number of controlling flip flops: 1
CE signal <ceg_net780>, number of controlling flip flops: 1
CE signal <ceg_net781>, number of controlling flip flops: 1
CE signal <ceg_net782>, number of controlling flip flops: 1
CE signal <ceg_net783>, number of controlling flip flops: 1
CE signal <ceg_net784>, number of controlling flip flops: 1
CE signal <ceg_net785>, number of controlling flip flops: 1
CE signal <ceg_net786>, number of controlling flip flops: 1
CE signal <ceg_net787>, number of controlling flip flops: 1
CE signal <ceg_net788>, number of controlling flip flops: 1
CE signal <ceg_net789>, number of controlling flip flops: 1
CE signal <ceg_net790>, number of controlling flip flops: 1
CE signal <ceg_net791>, number of controlling flip flops: 1
CE signal <ceg_net792>, number of controlling flip flops: 1
CE signal <ceg_net793>, number of controlling flip flops: 1
CE signal <ceg_net794>, number of controlling flip flops: 1
CE signal <mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/n2790>, number of controlling flip flops: 32
CE signal <mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/check_ecc>, number of controlling flip flops: 24
CE signal <ceg_net363>, number of controlling flip flops: 1
CE signal <mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/wr_en_int>, number of controlling flip flops: 5
CE signal <ceg_net537>, number of controlling flip flops: 22
CE signal <ceg_net369>, number of controlling flip flops: 1
CE signal <ceg_net373>, number of controlling flip flops: 1
CE signal <ceg_net375>, number of controlling flip flops: 1
CE signal <ceg_net377>, number of controlling flip flops: 1
CE signal <mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/valid_depack_64bit>, number of controlling flip flops: 32
CE signal <mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/wr_en_int>, number of controlling flip flops: 11
CE signal <ceg_net795>, number of controlling flip flops: 1
CE signal <ceg_net395>, number of controlling flip flops: 2
CE signal <ceg_net402>, number of controlling flip flops: 13
CE signal <wr_en>, number of controlling flip flops: 13
CE signal <ceg_net406>, number of controlling flip flops: 12
CE signal <cmos_frame_href>, number of controlling flip flops: 52
CE signal <ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/read_frame_href>, number of controlling flip flops: 48
CE signal <u_axi4_ctrl/r_rframe_inc>, number of controlling flip flops: 2
CE signal <u_axi4_ctrl/n1585>, number of controlling flip flops: 2
CE signal <ceg_net409>, number of controlling flip flops: 1
CE signal <rstn_sys>, number of controlling flip flops: 8
CE signal <ceg_net411>, number of controlling flip flops: 1
CE signal <ceg_net414>, number of controlling flip flops: 1
CE signal <ceg_net417>, number of controlling flip flops: 1
CE signal <u_axi4_ctrl/r_wframe_inc>, number of controlling flip flops: 1
CE signal <u_axi4_ctrl/n1587>, number of controlling flip flops: 1
CE signal <u_axi4_ctrl/equal_68/n7>, number of controlling flip flops: 1
CE signal <ceg_net420>, number of controlling flip flops: 1
CE signal <u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 12
CE signal <u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 20
CE signal <u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <u_axi4_ctrl/n809>, number of controlling flip flops: 11
CE signal <u_lcd_driver/equal_17/n27>, number of controlling flip flops: 12
CE signal <rstn_pixel>, number of controlling flip flops: 1
CE signal <u_lcd_driver/n434>, number of controlling flip flops: 1
CE signal <inst_FrameCrop/equal_12/n3>, number of controlling flip flops: 12
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 44
Total number of FFs with set/reset signals: 5099
SR signal <w_pll_lock>, number of controlling flip flops: 2
SR signal <rstn_sys>, number of controlling flip flops: 2083
SR signal <w_ddr3_cal_done>, number of controlling flip flops: 305
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/n332>, number of controlling flip flops: 1
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/n860>, number of controlling flip flops: 1
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/n1212>, number of controlling flip flops: 1
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/n332>, number of controlling flip flops: 1
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/n332>, number of controlling flip flops: 1
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/n332>, number of controlling flip flops: 1
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/n332>, number of controlling flip flops: 1
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/n332>, number of controlling flip flops: 1
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/n332>, number of controlling flip flops: 1
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done>, number of controlling flip flops: 5
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn>, number of controlling flip flops: 203
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn>, number of controlling flip flops: 729
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn>, number of controlling flip flops: 84
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/clk_rstn>, number of controlling flip flops: 108
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn>, number of controlling flip flops: 379
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn>, number of controlling flip flops: 221
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/dff_9/i2_pre>, number of controlling flip flops: 30
SR signal <ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/dff_11/i2_pre>, number of controlling flip flops: 31
SR signal <u_axi4_ctrl/r_rfifo_rst>, number of controlling flip flops: 31
SR signal <axi4_awar_mux/n133>, number of controlling flip flops: 2
SR signal <u_i2c_timing_ctrl_16bit/n264>, number of controlling flip flops: 2
SR signal <u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/rd_rst_int>, number of controlling flip flops: 20
SR signal <mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst>, number of controlling flip flops: 15
SR signal <r_reset_pixen_n>, number of controlling flip flops: 334
SR signal <mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/n33>, number of controlling flip flops: 4
SR signal <mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/wr_rst_int>, number of controlling flip flops: 55
SR signal <mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/rd_rst_int>, number of controlling flip flops: 55
SR signal <u_afifo_w32r8_reshape/u_efx_fifo_top/rd_rst_int>, number of controlling flip flops: 49
SR signal <u_afifo_w32r8_reshape/u_efx_fifo_top/wr_rst_int>, number of controlling flip flops: 26
SR signal <u_axi4_ctrl/n1342>, number of controlling flip flops: 5
SR signal <u_axi4_ctrl/w_rfifo_rst>, number of controlling flip flops: 4
SR signal <u_axi4_ctrl/r_w_rst>, number of controlling flip flops: 4
SR signal <u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 41
SR signal <u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 32
SR signal <u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/wr_rst_int>, number of controlling flip flops: 60
SR signal <u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/rd_rst_int>, number of controlling flip flops: 62
SR signal <rstn_pixel>, number of controlling flip flops: 26
SR signal <inst_FrameCrop/equal_11/n3>, number of controlling flip flops: 12
SR signal <lcd_de>, number of controlling flip flops: 12
SR signal <inst_FrameCrop/w_skip>, number of controlling flip flops: 24
SR signal <inst_FrameCrop/r_de_i[0]>, number of controlling flip flops: 35
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Memory Trimming Report (begin) ### ### ### 
Memory instance 'ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram' WE[1] tied off to 0.
Memory instance 'mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ram' WE[1] tied off to 0.
Memory instance 'mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12' WE[1] tied off to 0.
Memory instance 'mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f1' WE[1] tied off to 0.
Memory instance 'mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2' WE[1] tied off to 0.
Memory instance 'mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12' WE[1] tied off to 0.
Memory instance 'mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12' WE[1] tied off to 0.
Memory instance 'mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12' WE[1] tied off to 0.
Memory instance 'mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$02' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$012' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$32' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$312' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12' WE[1] tied off to 0.
Memory instance 'u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1' WE[1] tied off to 0.
Memory instance 'ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/r_ram__D$2' WE[1] tied off to 0.
Memory instance 'ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/r_ram__D$1' WE[1] tied off to 0.
Memory instance 'ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/r_ram__D$1' WE[1] tied off to 0.
Memory instance 'ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/r_ram__D$2' WE[1] tied off to 0.
Memory instance 'u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$2' WE[1] tied off to 0.
Memory instance 'u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$12' WE[1] tied off to 0.
Memory instance 'u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12' WE[1] tied off to 0.
Memory instance 'u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12' WE[1] tied off to 0.
Memory instance 'u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12' WE[1] tied off to 0.
Memory instance 'u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1' WE[1] tied off to 0.
Memory instance 'u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12' WE[1] tied off to 0.
Memory instance 'u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12' WE[1] tied off to 0.
### ### Memory Trimming Report (end) ### ### ### 

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/dff_63/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/dff_55/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/dff_63/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/dff_63/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/dff_55/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/dff_63/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_74/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_74/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_74/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_74/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_74/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_74/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_74/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_54/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_75/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_75/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_75/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_75/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_75/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_75/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_75/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_74/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_54/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_76/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_76/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_76/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_76/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_76/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_76/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_74/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_76/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_75/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_54/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_77/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_77/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_77/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_77/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_77/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_74/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_77/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_75/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_77/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_76/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_54/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_72/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_72/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_72/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_72/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_72/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_72/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_72/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_72/i1
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_54/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_54/i1
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_78/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_78/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_78/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_78/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_74/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_78/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_75/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_78/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_76/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_78/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_77/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_55/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_80/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_81/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_74/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_82/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_75/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_83/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_76/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_84/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_77/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_85/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_78/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_55/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_73/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_80/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_74/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_81/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_75/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_82/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_76/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_83/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_77/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_84/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_78/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_85/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_55/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_74/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_80/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_75/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_81/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_76/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_82/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_77/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_83/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_78/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_84/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_85/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_55/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_75/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_80/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_76/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_81/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_77/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_82/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_78/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_83/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_84/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_85/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_55/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_76/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_80/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_77/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_81/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_78/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_82/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_83/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_84/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_85/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_55/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_77/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_80/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_78/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_81/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_82/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_83/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_84/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_85/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_55/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_78/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_80/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_81/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_82/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_83/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_84/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_85/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_55/i1
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_80/i1
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_81/i1
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_82/i1
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_83/i1
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_84/i1
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_85/i1
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_56/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_56/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_56/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_56/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_56/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_56/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_56/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6376)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/dff_86/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_learning\Temp3\New folder\src\Sensor_Image_XYCrop.v (79)" removed instance : u_Sensor_Image_XYCrop/i8
@ "D:\FPGA_learning\Temp3\New folder\src\Sensor_Image_XYCrop.v (79)" representative instance : u_Sensor_Image_XYCrop/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/dff_55/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/dff_63/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/dff_55/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/dff_55/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_learning\Temp3\New folder\example_top.v (787)" removed instance : i103
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1816)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[2].genblk1.genblk1.inst_sysclk_rstn/dffrs_24/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_learning\Temp3\New folder\src\isp\Bayer2RGB\VIP_RAW8_RGB888.v (103)" removed instance : ori_bayer2rgb/i7
@ "D:\FPGA_learning\Temp3\New folder\src\isp\Bayer2RGB\VIP_RAW8_RGB888.v (325)" representative instance : ori_bayer2rgb/dff_124/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i51
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i51
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i35
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i35
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i19
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i19
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i49
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i49
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i57
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i57
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i49
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i49
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i33
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i33
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i55
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i55
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i39
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i39
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i61
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i61
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i53
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i53
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i45
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i45
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i37
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i37
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i29
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i29
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i63
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i63
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i47
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i47
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i31
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i23
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i23
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i41
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i41
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i52
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i52
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i36
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i36
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i20
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i20
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i50
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i50
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i58
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i58
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i50
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i50
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i34
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i34
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i56
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i56
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i40
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i40
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i62
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i62
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i54
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i54
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i46
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i46
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i38
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i38
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i30
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i30
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i64
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i64
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i48
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i48
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i32
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i24
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i24
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i42
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i42
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i17
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i17
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i57
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i57
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i41
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i41
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i25
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i21
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i21
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i51
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i51
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i43
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i43
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i19
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i19
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i59
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i59
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i35
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i35
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i11
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i11
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i33
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i33
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i27
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i27
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i25
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i18
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i18
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i58
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i58
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i42
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i42
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i26
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i26
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i22
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i22
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i52
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i52
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i44
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i44
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i20
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i20
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i60
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i60
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i36
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i36
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i12
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i12
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i34
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i34
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i28
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i28
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i26
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i26
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i59
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i59
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i43
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i43
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i27
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i27
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i17
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i17
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i9
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i9
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i53
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i53
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i45
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i45
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i21
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i21
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i61
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i61
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i37
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i37
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i13
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i29
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i29
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i60
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i60
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i44
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i44
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i28
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i28
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i18
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i18
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i10
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i10
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i54
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i54
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i46
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i46
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i22
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i22
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i62
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i62
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i38
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i38
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i14
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i14
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i30
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i30
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i55
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i55
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i47
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i47
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i23
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i23
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i63
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i63
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i39
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i39
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i15
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i15
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i31
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i31
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i56
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i56
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i48
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i48
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i24
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i24
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i64
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i64
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i40
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2604)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/dff_21/i40
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i16
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2473)" removed instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/dff_31/i32
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (2762)" representative instance : mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/dff_18/i32
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i9
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i10
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i11
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i12
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i13
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i14
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i15
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i16
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i87
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i88
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i90
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i92
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i93
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i94
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i86
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i95
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i96
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i97
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i98
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i99
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i100
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i101
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i102
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i103
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i104
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i100_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i100_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i100_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i100_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i100_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i100_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i100_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i100_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i99_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i99_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i99_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i99_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i99_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i99_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i99_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i99_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i98_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i98_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i98_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i98_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i98_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i98_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i98_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i98_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i97_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i97_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i97_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i97_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i97_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i97_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i97_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i97_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i96_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i96_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i96_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i96_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i96_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i96_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i96_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i96_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i95_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i95_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i95_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i95_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i95_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i95_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i95_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i95_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i94_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i94_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i94_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i94_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i94_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i94_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i94_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i94_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i93_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i93_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i93_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i93_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i93_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i93_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i93_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i93_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i92_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i92_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i92_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i92_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i92_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i92_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i92_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i92_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i91_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i91_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i91_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i91_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i91_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i91_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i91_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i91_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i9_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i9_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i9_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i9_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i9_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i9_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i9_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i9_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i90_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i90_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i90_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i90_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i90_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i90_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i90_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i90_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i89_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i89_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i89_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i89_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i89_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i89_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i89_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i89_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i88_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i88_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i88_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i88_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i88_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i88_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i88_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i88_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i87_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i87_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i87_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i87_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i87_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i87_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i87_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i87_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i86_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i86_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i86_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i86_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i86_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i86_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i86_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i86_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i85_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i85_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i85_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i85_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i85_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i85_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i85_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i85_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i65
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i66
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i67
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i68
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i69
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i70
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i71
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i72
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i73
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i74
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i75
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i76
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i77
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i78
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i79
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i80
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i81
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i82
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i89
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i83
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i91
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i84
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i84_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i84_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i84_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i84_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i84_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i84_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i84_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i84_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i83_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i83_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i83_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i83_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i83_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i83_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i83_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i83_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i82_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i82_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i82_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i82_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i82_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i82_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i82_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i82_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i81_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i81_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i81_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i81_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i81_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i81_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i81_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i81_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i8_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i8_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i8_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i8_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i8_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i8_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i8_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i8_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i80_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i80_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i80_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i80_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i80_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i80_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i80_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i80_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i79_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i79_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i79_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i79_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i79_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i79_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i79_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i79_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i78_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i78_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i78_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i78_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i78_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i78_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i78_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i78_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i77_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i77_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i77_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i77_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i77_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i77_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i77_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i77_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i76_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i76_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i76_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i76_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i76_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i76_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i76_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i76_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i75_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i75_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i75_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i75_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i75_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i75_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i75_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i75_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i74_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i74_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i74_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i74_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i74_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i74_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i74_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i74_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i73_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i73_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i73_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i73_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i73_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i73_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i73_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i73_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i72_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i72_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i72_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i72_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i72_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i72_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i72_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i72_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i71_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i71_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i71_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i71_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i71_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i71_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i71_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i71_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i7_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i7_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i7_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i7_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i7_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i7_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i7_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i7_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i70_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i70_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i70_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i70_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i70_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i70_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i70_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i70_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i69_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i69_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i69_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i69_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i69_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i69_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i69_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i69_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i68_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i68_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i68_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i68_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i68_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i68_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i68_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i68_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i67_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i67_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i67_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i67_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i67_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i67_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i67_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i67_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i66_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i66_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i66_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i66_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i66_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i66_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i66_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i66_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i65_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i65_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i65_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i65_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i65_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i65_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i65_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i65_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i49
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i50
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i86
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i51
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i86
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i52
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i53
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i91
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i54
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i86
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i55
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i56
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i57
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i89
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i58
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i59
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i86
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i60
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i91
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i61
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i62
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i86
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i63
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i64
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i64_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i64_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i64_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i64_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i64_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i64_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i64_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i64_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i63_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i63_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i63_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i63_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i63_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i63_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i63_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i63_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i62_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i62_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i62_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i62_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i62_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i62_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i62_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i62_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i61_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i61_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i61_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i61_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i61_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i61_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i61_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i61_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i6_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i6_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i6_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i6_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i6_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i6_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i6_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i6_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i60_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i60_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i60_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i60_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i60_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i60_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i60_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i60_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i59_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i59_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i59_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i59_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i59_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i59_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i59_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i59_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i58_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i58_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i58_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i58_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i58_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i58_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i58_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i58_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i57_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i57_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i57_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i57_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i57_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i57_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i57_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i57_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i56_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i56_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i56_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i56_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i56_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i56_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i56_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i56_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i55_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i55_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i55_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i55_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i55_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i55_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i55_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i55_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i54_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i54_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i54_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i54_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i54_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i54_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i54_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i54_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i53_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i53_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i53_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i53_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i53_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i53_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i53_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i53_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i52_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i52_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i52_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i52_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i52_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i52_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i52_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i52_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i51_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i51_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i51_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i51_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i51_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i51_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i51_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i51_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i5_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i5_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i5_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i5_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i5_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i5_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i5_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i5_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i50_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i50_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i50_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i50_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i50_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i50_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i50_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i50_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i49_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i49_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i49_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i49_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i49_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i49_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i49_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i49_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i33
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i34
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i35
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i36
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i37
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i38
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i39
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i40
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i41
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i42
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i43
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i44
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i45
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i46
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i47
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i48
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i48_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i48_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i48_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i48_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i48_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i48_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i48_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i48_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i47_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i47_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i47_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i47_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i47_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i47_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i47_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i47_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i46_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i46_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i46_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i46_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i46_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i46_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i46_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i46_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i45_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i45_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i45_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i45_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i45_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i45_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i45_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i45_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i44_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i44_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i44_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i44_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i44_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i44_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i44_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i44_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i43_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i43_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i43_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i43_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i43_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i43_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i43_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i43_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i42_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i42_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i42_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i42_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i42_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i42_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i42_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i42_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i41_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i41_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i41_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i41_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i41_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i41_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i41_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i41_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i4_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i4_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i4_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i4_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i4_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i4_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i4_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i4_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i40_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i40_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i40_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i40_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i40_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i40_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i40_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i40_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i39_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i39_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i39_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i39_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i39_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i39_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i39_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i39_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i38_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i38_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i38_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i38_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i38_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i38_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i38_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i38_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i37_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i37_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i37_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i37_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i37_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i37_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i37_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i37_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i36_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i36_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i36_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i36_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i36_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i36_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i36_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i36_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i35_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i35_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i35_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i35_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i35_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i35_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i35_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i35_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i34_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i34_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i34_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i34_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i34_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i34_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i34_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i34_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i33_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i33_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i33_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i33_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i33_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i33_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i33_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i33_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i17
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i18
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i19
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i91
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i20
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i21
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i89
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i22
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i86
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i23
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i24
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i25
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i89
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i26
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i91
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i27
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i28
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i86
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i29
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i91
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i30
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i86
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i31
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i32
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i32_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i32_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i32_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i32_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i32_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i32_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i32_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i32_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i31_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i31_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i31_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i31_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i31_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i31_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i31_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i31_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i3_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i3_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i3_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i3_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i3_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i3_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i3_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i3_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i30_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i30_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i30_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i30_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i30_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i30_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i30_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i30_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i29_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i29_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i29_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i29_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i29_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i29_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i29_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i29_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i28_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i28_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i28_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i28_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i28_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i28_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i28_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i28_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i27_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i27_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i27_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i27_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i27_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i27_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i27_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i27_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i26_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i26_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i26_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i26_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i26_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i26_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i26_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i26_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i25_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i25_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i25_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i25_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i25_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i25_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i25_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i25_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i24_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i24_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i24_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i24_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i24_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i24_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i24_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i24_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i23_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i23_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i23_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i23_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i23_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i23_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i23_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i23_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i22_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i22_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i22_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i22_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i22_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i22_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i22_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i22_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i21_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i21_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i21_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i21_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i21_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i21_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i21_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i21_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i2_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i2_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i2_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i2_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i2_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i2_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i2_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i2_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i20_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i20_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i20_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i20_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i20_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i20_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i20_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i20_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i19_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i19_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i19_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i19_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i19_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i19_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i19_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i19_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i18_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i18_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i18_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i18_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i18_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i18_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i18_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i18_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i17_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i17_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i17_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i17_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i17_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i17_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i17_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i17_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i16_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i16_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i16_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i16_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i16_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i16_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i16_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i16_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i15_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i15_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i15_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i15_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i15_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i15_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i15_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i15_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i14_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i14_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i14_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i14_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i14_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i14_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i14_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i14_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i13_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i13_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i13_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i13_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i13_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i13_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i13_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i13_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i125
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i86
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i126
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i127
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i128
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i128_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i128_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i128_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i128_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i128_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i128_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i128_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i128_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i127_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i127_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i127_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i127_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i127_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i127_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i127_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i127_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i126_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i126_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i126_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i126_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i126_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i126_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i126_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i126_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i125_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i125_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i125_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i125_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i125_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i125_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i125_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i125_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i105
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i106
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i107
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i108
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i109
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i110
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i111
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i112
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i113
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i114
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i91
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i115
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i116
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i86
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i117
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i86
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i118
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i119
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i120
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i121
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i89
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i122
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i86
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i123
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i86
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i124
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (2873)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/dff_241/i85
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i124_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i124_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i124_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i124_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i124_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i124_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i124_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i124_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i123_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i123_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i123_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i123_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i123_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i123_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i123_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i123_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i121_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i121_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i121_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i121_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i121_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i121_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i121_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i121_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i12_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i12_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i12_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i12_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i12_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i12_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i12_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i12_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i120_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i120_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i120_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i120_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i120_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i120_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i120_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i120_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i118_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i118_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i118_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i118_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i118_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i118_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i118_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i118_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i117_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i117_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i117_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i117_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i117_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i117_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i117_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i117_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i116_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i116_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i116_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i116_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i116_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i116_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i116_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i116_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i115_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i115_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i115_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i115_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i115_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i115_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i115_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i115_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i114_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i114_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i114_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i114_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i114_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i114_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i114_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i114_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i113_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i113_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i113_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i113_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i113_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i113_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i113_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i113_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i112_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i112_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i112_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i112_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i112_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i112_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i112_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i112_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i111_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i111_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i111_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i111_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i111_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i111_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i111_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i111_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i11_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i11_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i11_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i11_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i11_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i11_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i11_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i11_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i110_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i110_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i110_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i110_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i110_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i110_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i110_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i110_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i109_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i109_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i109_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i109_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i109_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i109_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i109_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i109_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i108_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i108_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i108_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i108_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i108_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i108_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i108_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i108_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i106_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i106_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i106_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i106_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i106_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i106_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i106_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i106_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i105_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i105_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i105_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i105_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i105_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i105_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i105_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i105_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i103_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i103_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i103_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i103_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i103_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i103_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i103_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i103_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i102_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i102_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i102_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i102_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i102_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i102_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i102_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i102_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i101_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i101_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i101_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i101_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i101_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i101_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i101_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i101_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i1_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i1_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i1_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i1_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i1_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i1_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i1_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i1_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i10_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i10_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i10_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i10_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i10_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i10_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i10_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i10_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i9_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i9_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i9_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i9_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i9_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i9_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i9_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i9_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i8_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i8_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i8_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i8_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i8_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i8_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i8_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i8_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i7_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i7_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i7_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i7_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i7_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i7_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i7_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i7_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i6_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i6_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i6_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i6_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i6_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i6_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i6_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i6_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i5_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i5_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i5_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i5_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i5_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i5_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i5_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i5_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i4_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i4_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i4_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i4_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i4_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i4_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i4_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i4_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i3_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i3_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i3_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i3_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i3_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i3_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i3_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i3_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i2_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i2_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i2_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i2_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i2_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i2_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i2_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i2_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i16_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i16_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i16_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i16_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i16_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i16_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i16_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i16_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i14_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i14_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i14_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i14_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i14_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i14_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i14_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i14_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i13_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i13_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i13_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i13_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i13_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i13_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i13_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i13_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i12_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i12_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i12_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i12_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i12_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i12_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i12_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i12_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i11_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i11_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i11_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i11_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i11_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i11_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i11_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i11_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i1_rst_0
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i1_rst_1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i1_rst_2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i1_rst_3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i1_rst_4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i1_rst_5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i1_rst_6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i1_rst_7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/dff_63/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/dff_62/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/dff_55/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1562)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/dff_54/i7
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/i2352
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/i2344
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/i2353
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/i2345
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/i2343
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/i2334
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/i2326
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/i2336
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1695/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1695/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1694/i1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1695/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1694/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1695/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_learning\Temp3\New folder\src\isp\BoundCrop\FrameBoundCrop.v (68)" removed instance : inst_FrameCrop/i28
@ "D:\FPGA_learning\Temp3\New folder\src\isp\BoundCrop\FrameBoundCrop.v (68)" representative instance : inst_FrameCrop/dff_22/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i15
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i15
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i14
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i14
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i13
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i13
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i12
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i12
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i11
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i11
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i10
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i10
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i9
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i9
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i8
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i7
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i6
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i5
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i4
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i3
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1430/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1431/i16
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1697/i1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1697/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1698/i2
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1697/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" removed instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1698/i1
@ "D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v (1423)" representative instance : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dff_1697/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6695)" removed instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/i79
@ "D:/FPGA_learning/Temp3/New folder\ip/csi_rx\csi_rx.sv (6695)" representative instance : mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/i81
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_learning\Temp3\New folder\src\isp\BoundCrop\FrameBoundCrop.v (68)" removed instance : inst_FrameCrop/i26
@ "D:\FPGA_learning\Temp3\New folder\src\isp\BoundCrop\FrameBoundCrop.v (68)" representative instance : inst_FrameCrop/dff_20/i1
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\i2c_timing_ctrl_16bit.v (614)" removed instance : u_i2c_timing_ctrl_16bit/dff_68/i24
@ "D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\i2c_timing_ctrl_16bit.v (614)" representative instance : u_i2c_timing_ctrl_16bit/dff_68/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\i2c_timing_ctrl_16bit.v (614)" removed instance : u_i2c_timing_ctrl_16bit/dff_68/i7
@ "D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\i2c_timing_ctrl_16bit.v (614)" representative instance : u_i2c_timing_ctrl_16bit/dff_68/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\i2c_timing_ctrl_16bit.v (614)" removed instance : u_i2c_timing_ctrl_16bit/dff_68/i23
@ "D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\i2c_timing_ctrl_16bit.v (614)" representative instance : u_i2c_timing_ctrl_16bit/dff_68/i8
FF|OPT : Flip-flop optimization by equivalence checking
@ "D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\i2c_timing_ctrl_16bit.v (614)" removed instance : u_i2c_timing_ctrl_16bit/dff_68/i21
@ "D:\FPGA_learning\Temp3\New folder\src\cmos_i2c\i2c_timing_ctrl_16bit.v (614)" representative instance : u_i2c_timing_ctrl_16bit/dff_68/i22
FF Output: r_flash_en(=0)
FF Output: rs_axilite[0](=0)
FF Output: r_axi_req(=0)
FF Output: r_dsi_lp_p_ovr[0](=0)
FF Output: r_axi_awvalid(=0)
FF Output: r_axi_wvalid(=0)
FF Output: r_axi_arvalid(=0)
FF Output: r_dsi_lp_n_ovr[0](=0)
FF Output: rc_axi_init[0](=0)
FF Output: r_axi_idle(=0)
FF Output: r_dsi_pwm[0](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[0](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[1](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[2](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[3](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[4](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[5](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[6](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[7](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[8](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[9](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[10](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[11](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[12](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[13](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[14](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_datamask[15](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[0](=0)
FF Output: o_dqs_hi[1](=0)
FF Output: o_dqs_n_lo[1](=0)
FF Output: o_dqs_hi[0](=0)
FF Output: o_dqs_n_lo[0](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/odt_cnt[0](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[1](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[2](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[3](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[4](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[5](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[6](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[7](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[8](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[9](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[10](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[11](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[12](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[13](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[14](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_datamask[15](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[1](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[2](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[3](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[4](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[5](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[6](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[7](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[8](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[9](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[10](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[11](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[12](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[13](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[14](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[15](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_last_pass_round[3](=0)
FF Output: u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/waddr[0](=0)
FF Output: u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/waddr[1](=0)
FF Output: u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/waddr[2](=0)
FF Output: u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/waddr[3](=0)
FF Output: u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[4](=0)
FF Output: rs_axilite[1](=0)
FF Output: rs_axilite[2](=0)
FF Output: rs_axilite[3](=0)
FF Output: r_dsi_lp_p_ovr[1](=0)
FF Output: r_dsi_lp_p_ovr[2](=0)
FF Output: r_dsi_lp_p_ovr[3](=0)
FF Output: r_dsi_lp_n_ovr[1](=0)
FF Output: r_dsi_lp_n_ovr[2](=0)
FF Output: r_dsi_lp_n_ovr[3](=0)
FF Output: rc_axi_init[1](=0)
FF Output: rc_axi_init[2](=0)
FF Output: rc_axi_init[3](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[0](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_waddr_vld(=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_raddr[0](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata_vld(=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[14](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[13](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[12](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[11](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[10](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_raddr[3](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_raddr[2](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_raddr[1](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[9](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[8](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[7](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[6](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[5](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[4](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[3](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[2](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_wdata[1](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_waddr[0](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_waddr[1](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_waddr[2](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/rx_csr_inst/loc_waddr[3](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[0](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[1](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[2](=0)
FF Output: w_ddr3_araddr[0](=0)
FF Output: w_ddr3_araddr[1](=0)
FF Output: w_ddr3_araddr[2](=0)
FF Output: w_ddr3_araddr[3](=0)
FF Output: w_ddr3_araddr[4](=0)
FF Output: w_ddr3_araddr[5](=0)
FF Output: w_ddr3_araddr[6](=0)
FF Output: w_ddr3_araddr[7](=0)
FF Output: w_ddr3_araddr[8](=0)
FF Output: w_ddr3_araddr[9](=0)
FF Output: w_ddr3_araddr[10](=0)
FF Output: r_dsi_pwm[1](=0)
FF Output: r_dsi_pwm[2](=0)
FF Output: r_dsi_pwm[3](=0)
FF Output: r_dsi_pwm[4](=0)
FF Output: r_dsi_pwm[5](=0)
FF Output: r_dsi_pwm[6](=1)
FF Output: r_dsi_pwm[7](=0)
FF Output: u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0](=0)
FF Output: u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3](=0)
FF Output: u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4](=0)
FF Output: u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1](=0)
FF Output: u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2](=0)
FF instance: dff_88/i1(unreachable)
FF instance: dff_88/i2(unreachable)
FF instance: u_Row_Line_Counter/dff_24/i2(unreachable)
FF instance: u_Row_Line_Counter/dff_24/i3(unreachable)
FF instance: u_Row_Line_Counter/dff_24/i4(unreachable)
FF instance: u_Row_Line_Counter/dff_24/i5(unreachable)
FF instance: dff_89/i1(unreachable)
FF instance: dff_89/i2(unreachable)
FF instance: dff_89/i3(unreachable)
FF instance: dff_89/i4(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/i14(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/i13(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/dff_37/i9(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/dff_37/i8(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/dff_37/i1(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/i12(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/dff_17/i1(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/dff_37/i7(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/dff_37/i6(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/dff_37/i5(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/dff_37/i4(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/dff_37/i3(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/dff_37/i2(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/dff_17/i3(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/dff_17/i2(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/dff_37/i10(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/i11(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/i37(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/i516(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/dff_516/i2(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/dff_516/i1(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/dff_516/i3(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/dff_516/i4(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/dff_516/i5(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/dff_516/i6(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/dff_516/i7(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/dff_516/i8(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/i14(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_8/i1(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i1(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_8/i2(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_8/i3(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_8/i4(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_8/i5(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_8/i6(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_8/i7(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_8/i8(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i2(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i3(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i4(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i5(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i6(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i7(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i8(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i9(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i10(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i11(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i12(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i13(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i14(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i15(unreachable)
FF instance: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/genblk5.crc16_d8_gen_inst/dff_12/i16(unreachable)
FF instance: u_Row_Line_Counter/dff_24/i1(unreachable)
FF instance: u_Row_Line_Counter/dff_24/i11(unreachable)
FF instance: u_Row_Line_Counter/dff_24/i7(unreachable)
FF instance: u_Row_Line_Counter/dff_32/i1(unreachable)
FF instance: u_Row_Line_Counter/dff_24/i10(unreachable)
FF instance: u_Row_Line_Counter/dff_24/i9(unreachable)
FF instance: u_Row_Line_Counter/dff_24/i6(unreachable)
FF instance: u_Row_Line_Counter/dff_24/i8(unreachable)
FF instance: u_Row_Line_Counter/i10(unreachable)
FF instance: u_Row_Line_Counter/dff_32/i2(unreachable)
FF instance: u_Row_Line_Counter/dff_32/i3(unreachable)
FF instance: u_Row_Line_Counter/dff_32/i4(unreachable)
FF instance: u_Row_Line_Counter/dff_32/i5(unreachable)
FF instance: u_Row_Line_Counter/dff_32/i6(unreachable)
FF instance: u_Row_Line_Counter/dff_32/i7(unreachable)
FF instance: u_Row_Line_Counter/dff_32/i8(unreachable)
FF instance: u_Row_Line_Counter/dff_32/i9(unreachable)
FF instance: u_Row_Line_Counter/dff_32/i10(unreachable)
FF instance: u_Row_Line_Counter/dff_32/i11(unreachable)
FF instance: DR0/dff_5/i313(unreachable)
FF instance: DR0/dff_5/i626(unreachable)
FF instance: DR0/dff_5/i939(unreachable)
FF instance: DR0/dff_5/i1252(unreachable)
FF instance: u_axi4_ctrl/dff_95/i1(unreachable)
FF instance: u_axi4_ctrl/dff_95/i2(unreachable)
FF instance: u_axi4_ctrl/dff_95/i3(unreachable)
FF instance: u_axi4_ctrl/dff_95/i4(unreachable)
FF Output: u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[7](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_state[3](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[2](=0)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[3](=0)
FF Output: o_dqs_n_hi[0]_3(=1)
FF Output: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[3](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[3](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/next_state[3](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[2](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/next_state[2](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[3](=0)
FF Output: mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/next_state[3](=0)
FF Output: u_axi4_ctrl/rs_w[3](=0)
FF Output: u_axi4_ctrl/rs_w[2](=0)
FF instance: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[29]~FF(unreachable)
FF instance: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[30]~FF(unreachable)
FF instance: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[31]~FF(unreachable)
FF instance: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[29]~FF(unreachable)
FF instance: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[30]~FF(unreachable)
FF instance: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[31]~FF(unreachable)
FF instance: u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[14]~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        SRLs        ADDs        LUTs    COMB4s      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----        ----      ----      ---- ---------
example_top:example_top                                         5287(41)      700(0)    1125(25)    5086(47)      0(0)     69(0)      1(1)
 +ddr3_ctl_axi:DdrCtrl                                           2190(0)      514(0)      472(0)     2506(0)      0(0)     27(0)      0(0)
  +u_efx_ddr3_soft_controller:efx_ddr3_soft_controller_5e...     2190(0)      514(0)      472(0)     2506(0)      0(0)     27(0)      0(0)
   +genblk1.inst_ddr3_axi:efx_ddr3_axi_5ee7df9aa375494db2...   2190(321)      514(0)    472(128)   2506(249)      0(0)     27(0)      0(0)
    +inst_arburst_fifo:Ddr_Ctrl_Sc_Fifo_5ee7df9aa375494db...        7(7)        8(8)      12(12)      22(22)      0(0)      0(0)      0(0)
    +u_rd_addr_fifo:Ddr_Ctrl_Sc_Fifo_5ee7df9aa375494db258...        7(7)    116(116)      12(12)      88(88)      0(0)      0(0)      0(0)
    +u_wr_addr_fifo:Ddr_Ctrl_Sc_Fifo_5ee7df9aa375494db258...        7(7)    124(124)      12(12)      99(99)      0(0)      0(0)      0(0)
    +inst_awid_fifo:Ddr_Ctrl_Sc_Fifo_5ee7df9aa375494db258...        7(7)        0(0)      12(12)      13(13)      0(0)      0(0)      0(0)
    +inst_arid_fifo:Ddr_Ctrl_Sc_Fifo_5ee7df9aa375494db258...        7(7)        0(0)      12(12)      12(12)      0(0)      0(0)      0(0)
    +inst_respon_fifo:Ddr_Ctrl_Sc_Fifo_5ee7df9aa375494db2...        7(7)        0(0)      12(12)      14(14)      0(0)      0(0)      0(0)
    +inst_rd_brust_fifo:Ddr_Ctrl_Sc_Fifo_5ee7df9aa375494d...        7(7)      32(32)      12(12)      33(33)      0(0)      0(0)      0(0)
    +inst_rd_last_fifo:Ddr_Ctrl_Sc_Fifo_5ee7df9aa375494db...        7(7)      32(32)      12(12)      34(34)      0(0)      0(0)      0(0)
    +inst_respon_len_fifo:Ddr_Ctrl_Sc_Fifo_5ee7df9aa37549...        7(7)      32(32)      12(12)      34(34)      0(0)      0(0)      0(0)
    +inst_efx_ddr3:top_5ee7df9aa375494db25875c4929bcb33        1806(187)      170(0)     236(64)   1908(386)      0(0)     27(0)      0(0)
     +mux0:native_mux_5ee7df9aa375494db25875c4929bcb33              0(0)        0(0)        0(0)    186(186)      0(0)      0(0)      0(0)
     +top_mc:controller_top_5ee7df9aa375494db25875c4929bcb33    1598(27)      168(0)      172(0)    1322(26)      0(0)     27(0)      0(0)
      +rst_ctrl0:reset_ctrl_5ee7df9aa375494db25875c4929bc...       16(0)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
       +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
       +genblk1[1].genblk1.genblk1.inst_sysclk_rstn:reset...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
       +genblk1[2].genblk1.genblk1.inst_sysclk_rstn:reset...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
       +genblk1[3].genblk1.genblk1.inst_sysclk_rstn:reset...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +rst_ctrl1:reset_ctrl_5ee7df9aa375494db25875c4929bc...        4(0)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
       +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset...        4(4)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +fifo_ar:streamfifocc64_5ee7df9aa375494db25875c4929...      54(26)        0(0)        8(8)      84(80)      0(0)      2(2)      0(0)
       +popToPushGray_buffercc:buffercc_5ee7df9aa375494db...      14(14)        0(0)        0(0)        2(2)      0(0)      0(0)      0(0)
       +pushToPopGray_buffercc:buffercc_1_5ee7df9aa375494...      14(14)        0(0)        0(0)        2(2)      0(0)      0(0)      0(0)
      +fifo_aw:streamfifocc64_5ee7df9aa375494db25875c4929...      54(26)        0(0)        8(8)      87(83)      0(0)      2(2)      0(0)
       +popToPushGray_buffercc:buffercc_5ee7df9aa375494db...      14(14)        0(0)        0(0)        2(2)      0(0)      0(0)      0(0)
       +pushToPopGray_buffercc:buffercc_1_5ee7df9aa375494...      14(14)        0(0)        0(0)        2(2)      0(0)      0(0)      0(0)
      +fifo_wr:streamfifocc64_5ee7df9aa375494db25875c4929...      54(26)        0(0)        8(8)      51(47)      0(0)      8(8)      0(0)
       +popToPushGray_buffercc:buffercc_5ee7df9aa375494db...      14(14)        0(0)        0(0)        2(2)      0(0)      0(0)      0(0)
       +pushToPopGray_buffercc:buffercc_1_5ee7df9aa375494...      14(14)        0(0)        0(0)        2(2)      0(0)      0(0)      0(0)
      +fifo_rdpush:streamfifocc64_5ee7df9aa375494db25875c...      54(26)        0(0)        8(8)      43(37)      0(0)      0(0)      0(0)
       +popToPushGray_buffercc:buffercc_5ee7df9aa375494db...      14(14)        0(0)        0(0)        3(3)      0(0)      0(0)      0(0)
       +pushToPopGray_buffercc:buffercc_1_5ee7df9aa375494...      14(14)        0(0)        0(0)        3(3)      0(0)      0(0)      0(0)
      +fifo_rd:efx_fifo_top_5ee7df9aa375494db25875c4929bc...       61(0)       22(2)       37(0)       96(0)      0(0)      7(0)      0(0)
       +xefx_fifo_ram:efx_fifo_ram_5ee7df9aa375494db25875...        0(0)        0(0)        0(0)      46(46)      0(0)      7(7)      0(0)
       +xefx_fifo_ctl:efx_fifo_ctl_5ee7df9aa375494db25875...      61(61)       20(0)      37(37)      50(14)      0(0)      0(0)      0(0)
        +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_5ee7df...        0(0)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
        +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_5ee7d...        0(0)      10(10)        0(0)        0(0)      0(0)      0(0)      0(0)
        +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_5ee7df...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_5e...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_5...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
                +genblk1.genblk1.u_gray2bin:efx_fifo_gray...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
        +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_5ee7df9...        0(0)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
        +genblk7.wr2rd_addr_sync:efx_fifo_datasync_5ee7df...        0(0)      10(10)        0(0)        0(0)      0(0)      0(0)      0(0)
        +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_5ee7df9...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_5e...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_5...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
                +genblk1.genblk1.u_gray2bin:efx_fifo_gray...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
      +fifo_ack:streamfifocc64_5ee7df9aa375494db25875c492...      54(26)        0(0)        0(0)      44(38)      0(0)      1(1)      0(0)
       +popToPushGray_buffercc:buffercc_5ee7df9aa375494db...      14(14)        0(0)        0(0)        3(3)      0(0)      0(0)      0(0)
       +pushToPopGray_buffercc:buffercc_1_5ee7df9aa375494...      14(14)        0(0)        0(0)        3(3)      0(0)      0(0)      0(0)
      +ac_fifo:streamfifocc64_5ee7df9aa375494db25875c4929...      54(26)        0(0)        0(0)      42(39)      0(0)      3(3)      0(0)
       +popToPushGray_buffercc:buffercc_5ee7df9aa375494db...      14(14)        0(0)        0(0)        2(2)      0(0)      0(0)      0(0)
       +pushToPopGray_buffercc:buffercc_1_5ee7df9aa375494...      14(14)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
      +controller_main:ddr_3_controller_5ee7df9aa375494db...  1166(1166)    146(146)    103(103)    849(825)      0(0)      4(0)      0(0)
       +map_ram:user_dual_port_ram_5ee7df9aa375494db25875...        0(0)        0(0)        0(0)      24(24)      0(0)      4(4)      0(0)
     +rst_top0:reset_ctrl_5ee7df9aa375494db25875c4929bcb3...       10(0)        2(0)        0(0)        2(0)      0(0)      0(0)      0(0)
      +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_...        5(5)        1(1)        0(0)        1(1)      0(0)      0(0)      0(0)
      +genblk1[1].genblk1.genblk1.inst_sysclk_rstn:reset_...        5(5)        1(1)        0(0)        1(1)      0(0)      0(0)      0(0)
     +phase_u0:phase_shift_5ee7df9aa375494db25875c4929bcb33       11(11)        0(0)        0(0)      12(12)      0(0)      0(0)      0(0)
 +axi4_awar_mux:AXI4_AWARMux(AID_LEN=4)                             6(6)        0(0)        0(0)        7(7)      0(0)      0(0)      0(0)
 +u_i2c_timing_ctrl_16bit:i2c_timing_ctrl_16bit(CLK_FREQ=...     111(89)        0(0)      47(42)    170(163)      0(0)      0(0)      0(0)
  +u_afifo_w24d16_r24d16:afifo_w24d16_r24d16                       22(0)        0(0)        5(0)        7(0)      0(0)      0(0)      0(0)
   +u_efx_fifo_top:efx_fifo_top_97de8c1d535c46caaff94d8f5...       22(0)        0(0)        5(0)        7(0)      0(0)      0(0)      0(0)
    +genblk2.genblk1.efx_resetsync_rd_rst:efx_resetsync_9...        2(0)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +active_high.efx_resetsync_active_high:efx_asyncreg_...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
    +xefx_fifo_ctl:efx_fifo_ctl_97de8c1d535c46caaff94d8f5...      20(10)        0(0)        5(5)        7(3)      0(0)      0(0)      0(0)
     +async_clk.wr2rd_addr_sync:efx_asyncreg_97de8c1d535c...      10(10)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +async_clk.wr2rd_gray2bin:efx_fifo_gray2bin_97de8c1d...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_97de8...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_97de...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_97d...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
 +dsi_pwm:PWMLite                                                   8(8)        0(0)        6(6)        2(2)      0(0)      0(0)      0(0)
 +mipi_rx_0:csi_rx                                                778(0)        0(0)      149(0)     1599(0)      0(0)      8(0)      0(0)
  +u_efx_csi2_rx:efx_csi2_rx_cc450cec25ee4b728428ccbe46b0...      778(0)        0(0)      149(0)     1599(0)      0(0)      8(0)      0(0)
   +dphy_rx_inst:efx_dphy_rx_cc450cec25ee4b728428ccbe46b0...      114(0)        0(0)       12(0)      188(0)      0(0)      0(0)      0(0)
    +genblk3[0].rx_dlane_fsm_inst:dphy_rx_dlane_fsm_cc450...      33(33)        0(0)      12(12)      93(93)      0(0)      0(0)      0(0)
    +genblk3[0].rx_dword_align_inst:dphy_rx_dword_align_c...      81(81)        0(0)        0(0)      95(95)      0(0)      0(0)      0(0)
   +csi2_rx_top_inst:efx_csi2_rx_top_cc450cec25ee4b728428...     664(27)        0(0)     137(17)    1411(10)      0(0)      8(0)      0(0)
    +syncreg_1:efx_asyncreg_cc450cec25ee4b728428ccbe46b03...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
    +syncreg_2:efx_asyncreg_cc450cec25ee4b728428ccbe46b03...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
    +depacketizer_inst:efx_csi2_depacketizer_cc450cec25ee...    167(142)        0(0)      17(17)    247(178)      0(0)      0(0)      0(0)
     +genblk4.ecc_check_inst:efx_csi2_ecc_check_cc450cec2...      25(25)        0(0)        0(0)      69(69)      0(0)      0(0)      0(0)
    +genblk2.lane_aligner_inst:efx_csi2_lane_aligner_cc45...       18(1)        0(0)        5(0)       74(1)      0(0)      1(0)      0(0)
     +genblk1[0].u1_inst:efx_fifo_top_cc450cec25ee4b72842...       17(0)        0(0)        5(0)       73(0)      0(0)      1(0)      0(0)
      +genblk2.efx_resetsync_a_rst:efx_resetsync_cc450cec...        2(0)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
       +active_high.efx_resetsync_active_high:efx_asyncre...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +xefx_fifo_ram:efx_fifo_ram_cc450cec25ee4b728428ccb...        0(0)        0(0)        0(0)      60(60)      0(0)      1(1)      0(0)
      +xefx_fifo_ctl:efx_fifo_ctl_cc450cec25ee4b728428ccb...      15(15)        0(0)        5(5)      13(13)      0(0)      0(0)      0(0)
    +genblk3.byte2pixel_inst:efx_csi2_byte2pixel_cc450cec...     448(40)        0(0)      98(65)   1080(237)      0(0)      7(0)      0(0)
     +syncreg_0:efx_asyncreg_cc450cec25ee4b728428ccbe46b0...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_1:efx_asyncreg_cc450cec25ee4b728428ccbe46b0...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_2:efx_asyncreg_cc450cec25ee4b728428ccbe46b0...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_3:efx_asyncreg_cc450cec25ee4b728428ccbe46b0...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_4:efx_asyncreg_cc450cec25ee4b728428ccbe46b0...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_5:efx_asyncreg_cc450cec25ee4b728428ccbe46b0...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_6:efx_asyncreg_cc450cec25ee4b728428ccbe46b0...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_7:efx_asyncreg_cc450cec25ee4b728428ccbe46b0...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_8:efx_asyncreg_cc450cec25ee4b728428ccbe46b0...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_9:efx_asyncreg_cc450cec25ee4b728428ccbe46b0...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_10:efx_asyncreg_cc450cec25ee4b728428ccbe46b...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_11:efx_asyncreg_cc450cec25ee4b728428ccbe46b...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_12:efx_asyncreg_cc450cec25ee4b728428ccbe46b...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_13:efx_asyncreg_cc450cec25ee4b728428ccbe46b...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_14:efx_asyncreg_cc450cec25ee4b728428ccbe46b...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_15:efx_asyncreg_cc450cec25ee4b728428ccbe46b...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_16:efx_asyncreg_cc450cec25ee4b728428ccbe46b...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_17:efx_asyncreg_cc450cec25ee4b728428ccbe46b...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_18:efx_asyncreg_cc450cec25ee4b728428ccbe46b...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_20:efx_asyncreg_cc450cec25ee4b728428ccbe46b...        4(4)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
     +syncreg_23:efx_asyncreg_cc450cec25ee4b728428ccbe46b...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_24:efx_asyncreg_cc450cec25ee4b728428ccbe46b...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_25:efx_asyncreg_cc450cec25ee4b728428ccbe46b...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +syncreg_26:efx_asyncreg_cc450cec25ee4b728428ccbe46b...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +genblk2.depack40bit_inst:efx_csi2_depack40bit_cc450...      51(51)        0(0)        0(0)    146(146)      0(0)      0(0)      0(0)
     +genblk3.depack48bit_inst:efx_csi2_depack48bit_cc450...      75(75)        0(0)        0(0)    178(178)      0(0)      0(0)      0(0)
     +genblk4.depack56bit_inst:efx_csi2_depack56bit_cc450...      85(85)        0(0)        0(0)    237(237)      0(0)      0(0)      0(0)
     +genblk5.depack64bit_inst:efx_csi2_depack64bit_cc450...      33(33)        0(0)        0(0)      34(34)      0(0)      0(0)      0(0)
     +u1_inst:efx_fifo_top_cc450cec25ee4b728428ccbe46b03b...      114(0)        0(0)       33(0)      247(0)      0(0)      7(0)      0(0)
      +genblk2.genblk1.efx_resetsync_wr_rst:efx_resetsync...        2(0)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
       +active_high.efx_resetsync_active_high:efx_asyncre...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +genblk2.genblk1.efx_resetsync_rd_rst:efx_resetsync...        2(0)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
       +active_high.efx_resetsync_active_high:efx_asyncre...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
      +xefx_fifo_ram:efx_fifo_ram_cc450cec25ee4b728428ccb...        0(0)        0(0)        0(0)    188(188)      0(0)      7(7)      0(0)
      +xefx_fifo_ctl:efx_fifo_ctl_cc450cec25ee4b728428ccb...     110(66)        0(0)      33(33)      59(19)      0(0)      0(0)      0(0)
       +async_clk.xrd2wr_bin2gray:efx_fifo_bin2gray_cc450...        0(0)        0(0)        0(0)      10(10)      0(0)      0(0)      0(0)
       +async_clk.xrd2wr_addr_sync:efx_asyncreg_cc450cec2...      22(22)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
       +async_clk.xrd2wr_gray2bin:efx_fifo_gray2bin_cc450...        0(0)        0(0)        0(0)       10(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_cc4...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_cc...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_c...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
                +genblk1.genblk1.u_gray2bin:efx_fifo_gray...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
       +async_clk.wr2rd_bin2gray:efx_fifo_bin2gray_cc450c...        0(0)        0(0)        0(0)      10(10)      0(0)      0(0)      0(0)
       +async_clk.wr2rd_addr_sync:efx_asyncreg_cc450cec25...      22(22)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
       +async_clk.wr2rd_gray2bin:efx_fifo_gray2bin_cc450c...        0(0)        0(0)        0(0)       10(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_cc4...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_cc...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_c...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
                +genblk1.genblk1.u_gray2bin:efx_fifo_gray...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
 +u_afifo_w32r8_reshape:afifo_w32r8_reshape                        80(0)        0(0)       38(0)       32(0)      0(0)     16(0)      0(0)
  +u_efx_fifo_top:efx_fifo_top_9f54396145b74975ae3dbe247c...       80(0)        0(0)       38(0)       32(0)      0(0)     16(0)      0(0)
   +genblk2.genblk1.efx_resetsync_wr_rst:efx_resetsync_9f...        2(0)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
    +active_high.efx_resetsync_active_high:efx_asyncreg_9...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
   +genblk2.genblk1.efx_resetsync_rd_rst:efx_resetsync_9f...        2(0)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
    +active_high.efx_resetsync_active_high:efx_asyncreg_9...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
   +xefx_fifo_ram:efx_fifo_ram_9f54396145b74975ae3dbe247c...        1(1)        0(0)        0(0)      10(10)      0(0)    16(16)      0(0)
   +xefx_fifo_ctl:efx_fifo_ctl_9f54396145b74975ae3dbe247c...      75(49)        0(0)      38(38)       22(0)      0(0)      0(0)      0(0)
    +async_clk.wr2rd_bin2gray:efx_fifo_bin2gray_9f5439614...        0(0)        0(0)        0(0)      12(12)      0(0)      0(0)      0(0)
    +async_clk.wr2rd_addr_sync:efx_asyncreg_9f54396145b74...      26(26)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
    +async_clk.wr2rd_gray2bin:efx_fifo_gray2bin_9f5439614...        0(0)        0(0)        0(0)        9(0)      0(0)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9f5439...        0(0)        0(0)        0(0)        9(0)      0(0)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9f543...        0(0)        0(0)        0(0)        9(0)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9f54...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9f5...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9f...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
              +genblk1.genblk1.u_gray2bin:efx_fifo_gray2b...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
               +genblk1.genblk1.u_gray2bin:efx_fifo_gray2...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
 +DR0:delay_reg(delay_level=1280)                             1280(1280)    164(164)        0(0)        5(5)      0(0)      0(0)      0(0)
 +u_Sensor_Image_XYCrop:Sensor_Image_XYCrop(IMAGE_VSIZE_S...      35(35)        0(0)      23(23)      30(30)      0(0)      0(0)      0(0)
 +ori_bayer2rgb:VIP_RAW8_RGB888(IMG_HDISP=1280,IMG_VDISP=...     248(56)        0(0)     139(86)     201(59)      0(0)      4(0)      0(0)
  +u_VIP_Matrix_Generate_3X3_8Bit:VIP_Matrix_Generate_3X3...    192(148)        0(0)      53(13)     142(98)      0(0)      4(0)      0(0)
   +u0_Line_Shift_RAM_8Bit:Line_Shift_RAM_8Bit(DATA_DEPTH...      22(22)        0(0)      20(20)      22(22)      0(0)      2(2)      0(0)
   +u1_Line_Shift_RAM_8Bit:Line_Shift_RAM_8Bit(DATA_DEPTH...      22(22)        0(0)      20(20)      22(22)      0(0)      2(2)      0(0)
 +u_axi4_ctrl:axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=3686400,...    382(179)       22(2)      99(24)     191(80)      0(0)     14(0)      0(0)
  +Gen_FIFO_W32.u_W0_FIFO_32:W0_FIFO_32                            77(0)       20(0)       43(0)       60(0)      0(0)      8(0)      0(0)
   +u_efx_fifo_top:efx_fifo_top_9133b310c90946e99246ad457...       77(4)       20(0)       43(0)       60(0)      0(0)      8(0)      0(0)
    +xefx_fifo_ram:efx_fifo_ram_9133b310c90946e99246ad457...        0(0)        0(0)        0(0)        0(0)      0(0)      8(8)      0(0)
    +xefx_fifo_ctl:efx_fifo_ctl_9133b310c90946e99246ad457...      73(73)       20(0)      43(43)      60(24)      0(0)      0(0)      0(0)
     +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_9133b310c...        0(0)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
     +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_9133b310...        0(0)      10(10)        0(0)        0(0)      0(0)      0(0)      0(0)
     +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_9133b310c...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9133b...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9133...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_913...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_91...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
     +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_9133b310c9...        0(0)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
     +genblk7.wr2rd_addr_sync:efx_fifo_datasync_9133b310c...        0(0)      10(10)        0(0)        0(0)      0(0)      0(0)      0(0)
     +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_9133b310c9...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9133b...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9133...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_913...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_91...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_9...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
  +Gen_RFIFO_32.u_R0_FIFO_32:R0_FIFO_32                           126(0)        0(0)       32(0)       51(0)      0(0)      6(0)      0(0)
   +u_efx_fifo_top:efx_fifo_top_acec3874261e4a788712c2a22...      126(0)        0(0)       32(0)       51(0)      0(0)      6(0)      0(0)
    +genblk2.genblk1.efx_resetsync_wr_rst:efx_resetsync_a...        2(0)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +active_high.efx_resetsync_active_high:efx_asyncreg_...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
    +genblk2.genblk1.efx_resetsync_rd_rst:efx_resetsync_a...        2(0)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +active_high.efx_resetsync_active_high:efx_asyncreg_...        2(2)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
    +xefx_fifo_ram:efx_fifo_ram_acec3874261e4a788712c2a22...        0(0)        0(0)        0(0)        0(0)      0(0)      6(6)      0(0)
    +xefx_fifo_ctl:efx_fifo_ctl_acec3874261e4a788712c2a22...     122(62)        0(0)      32(32)      51(15)      0(0)      0(0)      0(0)
     +async_clk.xrd2wr_bin2gray:efx_fifo_bin2gray_acec387...        0(0)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
     +async_clk.xrd2wr_addr_sync:efx_asyncreg_acec3874261...      30(30)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +async_clk.xrd2wr_gray2bin:efx_fifo_gray2bin_acec387...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_acec3...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_acec...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_ace...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_ac...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_a...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
     +async_clk.wr2rd_bin2gray:efx_fifo_bin2gray_acec3874...        0(0)        0(0)        0(0)        9(9)      0(0)      0(0)      0(0)
     +async_clk.wr2rd_addr_sync:efx_asyncreg_acec3874261e...      30(30)        0(0)        0(0)        0(0)      0(0)      0(0)      0(0)
     +async_clk.wr2rd_gray2bin:efx_fifo_gray2bin_acec3874...        0(0)        0(0)        0(0)        9(1)      0(0)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_acec3...        0(0)        0(0)        0(0)        8(1)      0(0)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_acec...        0(0)        0(0)        0(0)        7(1)      0(0)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_ace...        0(0)        0(0)        0(0)        6(1)      0(0)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_ac...        0(0)        0(0)        0(0)        5(1)      0(0)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_a...        0(0)        0(0)        0(0)        4(1)      0(0)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        0(0)        3(1)      0(0)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        0(0)        2(1)      0(0)      0(0)      0(0)
             +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bi...        0(0)        0(0)        0(0)        1(1)      0(0)      0(0)      0(0)
 +u_lcd_driver:lcd_driver                                         30(30)        0(0)      24(24)      84(84)      0(0)      0(0)      0(0)
 +inst_FrameCrop:FrameBoundCrop(SKIP_ROWS=4,SKIP_COLS=2,T...      53(53)        0(0)      22(22)      65(65)      0(0)      0(0)      0(0)
 +u_rgb2dvi:rgb2dvi(ENABLE_OSERDES=0)                              45(0)        0(0)       81(0)      147(0)      0(0)      0(0)      0(0)
  +enc_0:tmds_channel                                             15(15)        0(0)      27(27)      49(49)      0(0)      0(0)      0(0)
  +enc_1:tmds_channel                                             15(15)        0(0)      27(27)      48(48)      0(0)      0(0)      0(0)
  +enc_2:tmds_channel                                             15(15)        0(0)      27(27)      50(50)      0(0)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

     Clock     Flip-Flops     Shift-Regs   Memory Ports    Multipliers
     -----     ----------     ----------   ------------    -----------
   clk_sys           3297            543             89              1
 clk_pixel            200              0              6              0
 tdqss_clk             88              0              3              0
  core_clk            729              0             12              0
   twd_clk            383            144              8              0
   tac_clk            255             13              7              0
  led_o[5]            335              0              9              0

### ### Clock Load Distribution Report (end) ### ###

### ### Memory Mapping Report (begin) ### ### ###

1. ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram (D:/FPGA_learning/Temp3/New folder\ip/DdrCtrl\DdrCtrl.v:2119):
	EFX_RAM10: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$2
	EFX_RAM10: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$b12
	EFX_RAM10: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$12
	EFX_RAM10: ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$c1

### ### Memory Mapping Report (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	158
OUTPUT PORTS    : 	368

EFX_ADD         : 	1125
EFX_LUT4        : 	5086
   1-2  Inputs  : 	1197
   3    Inputs  : 	1498
   4    Inputs  : 	2391
EFX_DSP48       : 	1
EFX_FF          : 	5287
EFX_SRL8        : 	700
EFX_RAM10       : 	69
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 15s
Elapsed synthesis time : 16s
