INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Nov 27 23:05:39 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : getTanh
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/storeQ/dataQ_0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 1.927ns (24.510%)  route 5.935ns (75.490%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4393, unset)         0.672     0.672    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  c_LSQ_A/loadQ/head_reg[2]/Q
                         net (fo=140, unplaced)       0.766     1.647    c_LSQ_A/loadQ/head_reg[3]_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.153     1.800 f  c_LSQ_A/loadQ/reg_value_i_8/O
                         net (fo=2, unplaced)         0.532     2.332    c_LSQ_A/loadQ/reg_value_i_8_n_0
                         LUT5 (Prop_lut5_I0_O)        0.053     2.385 f  c_LSQ_A/loadQ/reg_value_i_4__1/O
                         net (fo=4, unplaced)         0.364     2.749    c_LSQ_A/loadQ/reg_value_i_4__1_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.802 r  c_LSQ_A/loadQ/data_reg[31]_i_7/O
                         net (fo=64, unplaced)        0.436     3.238    c_LSQ_A/loadQ/data_reg[31]_i_7_n_0
                         MUXF7 (Prop_muxf7_S_O)       0.203     3.441 f  c_LSQ_A/loadQ/data_reg_reg[0]_i_2/O
                         net (fo=1, unplaced)         0.339     3.780    c_LSQ_A/loadQ/data_reg_reg[0]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.150     3.930 r  c_LSQ_A/loadQ/data_reg[0]_i_1__10/O
                         net (fo=5, unplaced)         0.368     4.298    c_LSQ_A/loadQ/dataKnown_7_reg_1
                         LUT2 (Prop_lut2_I1_O)        0.053     4.351 r  c_LSQ_A/loadQ/dataOutArray[0]0_carry_i_1/O
                         net (fo=1, unplaced)         0.247     4.598    icmp_8/dataOutArray[0]0_carry__0_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     4.957 r  icmp_8/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     4.965    icmp_8/dataOutArray[0]0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.025 r  icmp_8/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.025    icmp_8/dataOutArray[0]0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.085 r  icmp_8/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.085    icmp_8/dataOutArray[0]0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     5.234 r  icmp_8/dataOutArray[0]0_carry__2/CO[2]
                         net (fo=30, unplaced)        0.409     5.643    Buffer_11/oehb1/CO[0]
                         LUT6 (Prop_lut6_I5_O)        0.160     5.803 f  Buffer_11/oehb1/Memory_reg_0_1_0_0_i_3/O
                         net (fo=5, unplaced)         0.368     6.171    phiC_8/oehb1/data_reg_reg[0]_1
                         LUT5 (Prop_lut5_I2_O)        0.053     6.224 r  phiC_8/oehb1/end_out[31]_INST_0_i_4/O
                         net (fo=5, unplaced)         0.549     6.773    phi_16/tehb1/cnt_reg[0]_0
                         LUT6 (Prop_lut6_I2_O)        0.053     6.826 f  phi_16/tehb1/full_reg_i_4__3/O
                         net (fo=9, unplaced)         0.381     7.207    fork_3/generateBlocks[0].regblock/dataKnown_15_i_3
                         LUT2 (Prop_lut2_I1_O)        0.053     7.260 r  fork_3/generateBlocks[0].regblock/dataKnown_15_i_7/O
                         net (fo=1, unplaced)         0.340     7.600    c_LSQ_A/STORE_DATA_PORT_LSQ_A/cnt_reg[0]_0
                         LUT6 (Prop_lut6_I0_O)        0.053     7.653 r  c_LSQ_A/STORE_DATA_PORT_LSQ_A/dataKnown_15_i_3/O
                         net (fo=33, unplaced)        0.412     8.065    c_LSQ_A/storeQ/storeQ_io_storeDataEnable_0
                         LUT5 (Prop_lut5_I1_O)        0.053     8.118 r  c_LSQ_A/storeQ/dataQ_0[31]_i_1/O
                         net (fo=32, unplaced)        0.416     8.534    c_LSQ_A/storeQ/dataQ_0
                         FDRE                                         r  c_LSQ_A/storeQ/dataQ_0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4393, unset)         0.638     4.638    c_LSQ_A/storeQ/clk
                         FDRE                                         r  c_LSQ_A/storeQ/dataQ_0_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_A/storeQ/dataQ_0_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                 -4.230    




report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3051.543 ; gain = 71.059 ; free physical = 21314 ; free virtual = 213030
