Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun 10 20:37:30 2025
| Host         : LAPTOP-QMK9UGLS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    38 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      9 |            1 |
|     11 |            1 |
|     15 |            1 |
|    16+ |           33 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            7 |
| No           | No                    | Yes                    |             143 |           62 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1064 |          431 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------+------------------+------------------+----------------+
|       Clock Signal       |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+---------------------------------+------------------+------------------+----------------+
|  rius_cpu/cu/OP_reg[1]_0 |                                 |                  |                1 |              1 |
| ~clk_H4_IBUF_BUFG        |                                 |                  |                2 |              3 |
|  clk_IBUF_BUFG           | rius_cpu/cu/PC_Write_i_1_n_0    | rst_IBUF         |                2 |              9 |
|  clk_IBUF_BUFG           |                                 | rst_IBUF         |                3 |             11 |
|  clk_H4_IBUF_BUFG        |                                 |                  |                4 |             15 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[9]_3[0]     | rst_IBUF         |                9 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[9]_2[0]     | rst_IBUF         |               11 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/Reg_Write_reg[0]    | rst_IBUF         |               16 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/Reg_Write_reg_1[0]  | rst_IBUF         |               12 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/Reg_Write_reg_5[0]  | rst_IBUF         |               18 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/Reg_Write_reg_8[0]  | rst_IBUF         |               10 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/Reg_Write_reg_9[0]  | rst_IBUF         |               13 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/E[0]                | rst_IBUF         |               19 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/Reg_Write_reg_4[0]  | rst_IBUF         |               12 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[10]_3[0]    | rst_IBUF         |               16 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/Reg_Write_reg_6[0]  | rst_IBUF         |               14 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/Reg_Write_reg_10[0] | rst_IBUF         |               18 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/Reg_Write_reg_3[0]  | rst_IBUF         |               14 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[10]_4[0]    | rst_IBUF         |               11 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/Reg_Write_reg_11[0] | rst_IBUF         |               15 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/Reg_Write_reg_2[0]  | rst_IBUF         |                8 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[10]_5[0]    | rst_IBUF         |               10 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[10]_6[0]    | rst_IBUF         |               12 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/Reg_Write_reg_7[0]  | rst_IBUF         |               11 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[10]_7[0]    | rst_IBUF         |               17 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/Reg_Write_reg_0[0]  | rst_IBUF         |               18 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[11]_9[0]    | rst_IBUF         |               10 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[11]_10[0]   | rst_IBUF         |               13 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[11]_3[0]    | rst_IBUF         |               17 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[11]_5[0]    | rst_IBUF         |                8 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[11]_4[0]    | rst_IBUF         |               10 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[11]_6[0]    | rst_IBUF         |               12 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[11]_7[0]    | rst_IBUF         |                9 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[10]_8[0]    | rst_IBUF         |               13 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[11]_8[0]    | rst_IBUF         |               17 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/ir/out_reg[11]_2[0]    | rst_IBUF         |               12 |             32 |
| ~clk_IBUF_BUFG           | rius_cpu/cu/IR_Write            | rst_IBUF         |               24 |             63 |
| ~clk_IBUF_BUFG           |                                 | rst_IBUF         |               59 |            132 |
+--------------------------+---------------------------------+------------------+------------------+----------------+


