#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55f62cf684a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f62d035de0 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f981102e018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f62d032430_0 .net "clk", 0 0, o0x7f981102e018;  0 drivers
o0x7f981102e048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f62d036b60_0 .net "data_address", 31 0, o0x7f981102e048;  0 drivers
o0x7f981102e078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f62d03be20_0 .net "data_read", 0 0, o0x7f981102e078;  0 drivers
v0x55f62d03c150_0 .var "data_readdata", 31 0;
o0x7f981102e0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f62d03d260_0 .net "data_write", 0 0, o0x7f981102e0d8;  0 drivers
o0x7f981102e108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f62d03f280_0 .net "data_writedata", 31 0, o0x7f981102e108;  0 drivers
S_0x55f62d010720 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f981102e258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f62d056410_0 .net "instr_address", 31 0, o0x7f981102e258;  0 drivers
v0x55f62d056510_0 .var "instr_readdata", 31 0;
S_0x55f62d023010 .scope module, "slt_tb" "slt_tb" 5 1;
 .timescale 0 0;
v0x55f62d064a80_0 .net "active", 0 0, L_0x55f62d07ea60;  1 drivers
v0x55f62d064b40_0 .var "clk", 0 0;
v0x55f62d064be0_0 .var "clk_enable", 0 0;
v0x55f62d064cd0_0 .net "data_address", 31 0, L_0x55f62d07c9b0;  1 drivers
v0x55f62d064d70_0 .net "data_read", 0 0, L_0x55f62d07a530;  1 drivers
v0x55f62d064e60_0 .var "data_readdata", 31 0;
v0x55f62d064f30_0 .net "data_write", 0 0, L_0x55f62d07a350;  1 drivers
v0x55f62d065000_0 .net "data_writedata", 31 0, L_0x55f62d07c6a0;  1 drivers
v0x55f62d0650d0_0 .net "instr_address", 31 0, L_0x55f62d07d990;  1 drivers
v0x55f62d065230_0 .var "instr_readdata", 31 0;
v0x55f62d0652d0_0 .net "register_v0", 31 0, L_0x55f62d07c630;  1 drivers
v0x55f62d0653c0_0 .var "reset", 0 0;
S_0x55f62d0233e0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55f62d023010;
 .timescale 0 0;
v0x55f62d0566e0_0 .var "expected", 31 0;
v0x55f62d0567e0_0 .var "funct", 5 0;
v0x55f62d0568c0_0 .var "i", 4 0;
v0x55f62d056980_0 .var "imm", 15 0;
v0x55f62d056a60_0 .var "imm_instr", 31 0;
v0x55f62d056b90_0 .var "opcode", 5 0;
v0x55f62d056c70_0 .var "r_instr", 31 0;
v0x55f62d056d50_0 .var "rd", 4 0;
v0x55f62d056e30_0 .var "rs", 4 0;
v0x55f62d056f10_0 .var "rt", 4 0;
v0x55f62d056ff0_0 .var "shamt", 4 0;
v0x55f62d0570d0_0 .var "test", 31 0;
E_0x55f62cfb0820 .event posedge, v0x55f62d058f50_0;
S_0x55f62d023810 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x55f62d023010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55f62d032310 .functor OR 1, L_0x55f62d075d30, L_0x55f62d075fb0, C4<0>, C4<0>;
L_0x55f62cf9d9a0 .functor BUFZ 1, L_0x55f62d075790, C4<0>, C4<0>, C4<0>;
L_0x55f62d03c030 .functor BUFZ 1, L_0x55f62d075930, C4<0>, C4<0>, C4<0>;
L_0x55f62d03d0c0 .functor BUFZ 1, L_0x55f62d075930, C4<0>, C4<0>, C4<0>;
L_0x55f62d0764f0 .functor AND 1, L_0x55f62d075790, L_0x55f62d0767f0, C4<1>, C4<1>;
L_0x55f62d03f160 .functor OR 1, L_0x55f62d0764f0, L_0x55f62d0763d0, C4<0>, C4<0>;
L_0x55f62cfe10c0 .functor OR 1, L_0x55f62d03f160, L_0x55f62d076600, C4<0>, C4<0>;
L_0x55f62d076a90 .functor OR 1, L_0x55f62cfe10c0, L_0x55f62d0780f0, C4<0>, C4<0>;
L_0x55f62d076ba0 .functor OR 1, L_0x55f62d076a90, L_0x55f62d077850, C4<0>, C4<0>;
L_0x55f62d076c60 .functor BUFZ 1, L_0x55f62d075a50, C4<0>, C4<0>, C4<0>;
L_0x55f62d077740 .functor AND 1, L_0x55f62d0771b0, L_0x55f62d077510, C4<1>, C4<1>;
L_0x55f62d077850 .functor OR 1, L_0x55f62d076eb0, L_0x55f62d077740, C4<0>, C4<0>;
L_0x55f62d0780f0 .functor AND 1, L_0x55f62d077c20, L_0x55f62d077ed0, C4<1>, C4<1>;
L_0x55f62d0788a0 .functor OR 1, L_0x55f62d078340, L_0x55f62d078660, C4<0>, C4<0>;
L_0x55f62d0779b0 .functor OR 1, L_0x55f62d078e10, L_0x55f62d079110, C4<0>, C4<0>;
L_0x55f62d078ff0 .functor AND 1, L_0x55f62d078b20, L_0x55f62d0779b0, C4<1>, C4<1>;
L_0x55f62d079910 .functor OR 1, L_0x55f62d0795a0, L_0x55f62d079820, C4<0>, C4<0>;
L_0x55f62d079c10 .functor OR 1, L_0x55f62d079910, L_0x55f62d079a20, C4<0>, C4<0>;
L_0x55f62d079dc0 .functor AND 1, L_0x55f62d075790, L_0x55f62d079c10, C4<1>, C4<1>;
L_0x55f62d079f70 .functor AND 1, L_0x55f62d075790, L_0x55f62d079e80, C4<1>, C4<1>;
L_0x55f62d07a290 .functor AND 1, L_0x55f62d075790, L_0x55f62d079d20, C4<1>, C4<1>;
L_0x55f62d07a530 .functor BUFZ 1, L_0x55f62d03c030, C4<0>, C4<0>, C4<0>;
L_0x55f62d07b1c0 .functor AND 1, L_0x55f62d07ea60, L_0x55f62d076ba0, C4<1>, C4<1>;
L_0x55f62d07b2d0 .functor OR 1, L_0x55f62d077850, L_0x55f62d0780f0, C4<0>, C4<0>;
L_0x55f62d07c6a0 .functor BUFZ 32, L_0x55f62d07c520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f62d07c760 .functor BUFZ 32, L_0x55f62d07b4b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f62d07c8b0 .functor BUFZ 32, L_0x55f62d07c520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f62d07c9b0 .functor BUFZ 32, v0x55f62d058160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f62d07d630 .functor AND 1, v0x55f62d064be0_0, L_0x55f62d079dc0, C4<1>, C4<1>;
L_0x55f62d07d6a0 .functor AND 1, L_0x55f62d07d630, v0x55f62d061c10_0, C4<1>, C4<1>;
L_0x55f62d07d990 .functor BUFZ 32, v0x55f62d059010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f62d07ea60 .functor BUFZ 1, v0x55f62d061c10_0, C4<0>, C4<0>, C4<0>;
L_0x55f62d07ec70 .functor AND 1, v0x55f62d064be0_0, v0x55f62d061c10_0, C4<1>, C4<1>;
v0x55f62d05bd00_0 .net *"_ivl_100", 31 0, L_0x55f62d077a20;  1 drivers
L_0x7f9810fe5498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d05be00_0 .net *"_ivl_103", 25 0, L_0x7f9810fe5498;  1 drivers
L_0x7f9810fe54e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d05bee0_0 .net/2u *"_ivl_104", 31 0, L_0x7f9810fe54e0;  1 drivers
v0x55f62d05bfa0_0 .net *"_ivl_106", 0 0, L_0x55f62d077c20;  1 drivers
v0x55f62d05c060_0 .net *"_ivl_109", 5 0, L_0x55f62d077e30;  1 drivers
L_0x7f9810fe5528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55f62d05c140_0 .net/2u *"_ivl_110", 5 0, L_0x7f9810fe5528;  1 drivers
v0x55f62d05c220_0 .net *"_ivl_112", 0 0, L_0x55f62d077ed0;  1 drivers
v0x55f62d05c2e0_0 .net *"_ivl_116", 31 0, L_0x55f62d078250;  1 drivers
L_0x7f9810fe5570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d05c3c0_0 .net *"_ivl_119", 25 0, L_0x7f9810fe5570;  1 drivers
L_0x7f9810fe50a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55f62d05c4a0_0 .net/2u *"_ivl_12", 5 0, L_0x7f9810fe50a8;  1 drivers
L_0x7f9810fe55b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55f62d05c580_0 .net/2u *"_ivl_120", 31 0, L_0x7f9810fe55b8;  1 drivers
v0x55f62d05c660_0 .net *"_ivl_122", 0 0, L_0x55f62d078340;  1 drivers
v0x55f62d05c720_0 .net *"_ivl_124", 31 0, L_0x55f62d078570;  1 drivers
L_0x7f9810fe5600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d05c800_0 .net *"_ivl_127", 25 0, L_0x7f9810fe5600;  1 drivers
L_0x7f9810fe5648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f62d05c8e0_0 .net/2u *"_ivl_128", 31 0, L_0x7f9810fe5648;  1 drivers
v0x55f62d05c9c0_0 .net *"_ivl_130", 0 0, L_0x55f62d078660;  1 drivers
v0x55f62d05ca80_0 .net *"_ivl_134", 31 0, L_0x55f62d078a30;  1 drivers
L_0x7f9810fe5690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d05cc70_0 .net *"_ivl_137", 25 0, L_0x7f9810fe5690;  1 drivers
L_0x7f9810fe56d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d05cd50_0 .net/2u *"_ivl_138", 31 0, L_0x7f9810fe56d8;  1 drivers
v0x55f62d05ce30_0 .net *"_ivl_140", 0 0, L_0x55f62d078b20;  1 drivers
v0x55f62d05cef0_0 .net *"_ivl_143", 5 0, L_0x55f62d078d70;  1 drivers
L_0x7f9810fe5720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55f62d05cfd0_0 .net/2u *"_ivl_144", 5 0, L_0x7f9810fe5720;  1 drivers
v0x55f62d05d0b0_0 .net *"_ivl_146", 0 0, L_0x55f62d078e10;  1 drivers
v0x55f62d05d170_0 .net *"_ivl_149", 5 0, L_0x55f62d079070;  1 drivers
L_0x7f9810fe5768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55f62d05d250_0 .net/2u *"_ivl_150", 5 0, L_0x7f9810fe5768;  1 drivers
v0x55f62d05d330_0 .net *"_ivl_152", 0 0, L_0x55f62d079110;  1 drivers
v0x55f62d05d3f0_0 .net *"_ivl_155", 0 0, L_0x55f62d0779b0;  1 drivers
v0x55f62d05d4b0_0 .net *"_ivl_159", 1 0, L_0x55f62d0794b0;  1 drivers
L_0x7f9810fe50f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55f62d05d590_0 .net/2u *"_ivl_16", 5 0, L_0x7f9810fe50f0;  1 drivers
L_0x7f9810fe57b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55f62d05d670_0 .net/2u *"_ivl_160", 1 0, L_0x7f9810fe57b0;  1 drivers
v0x55f62d05d750_0 .net *"_ivl_162", 0 0, L_0x55f62d0795a0;  1 drivers
L_0x7f9810fe57f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55f62d05d810_0 .net/2u *"_ivl_164", 5 0, L_0x7f9810fe57f8;  1 drivers
v0x55f62d05d8f0_0 .net *"_ivl_166", 0 0, L_0x55f62d079820;  1 drivers
v0x55f62d05dbc0_0 .net *"_ivl_169", 0 0, L_0x55f62d079910;  1 drivers
L_0x7f9810fe5840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55f62d05dc80_0 .net/2u *"_ivl_170", 5 0, L_0x7f9810fe5840;  1 drivers
v0x55f62d05dd60_0 .net *"_ivl_172", 0 0, L_0x55f62d079a20;  1 drivers
v0x55f62d05de20_0 .net *"_ivl_175", 0 0, L_0x55f62d079c10;  1 drivers
L_0x7f9810fe5888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55f62d05dee0_0 .net/2u *"_ivl_178", 5 0, L_0x7f9810fe5888;  1 drivers
v0x55f62d05dfc0_0 .net *"_ivl_180", 0 0, L_0x55f62d079e80;  1 drivers
L_0x7f9810fe58d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55f62d05e080_0 .net/2u *"_ivl_184", 5 0, L_0x7f9810fe58d0;  1 drivers
v0x55f62d05e160_0 .net *"_ivl_186", 0 0, L_0x55f62d079d20;  1 drivers
L_0x7f9810fe5918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f62d05e220_0 .net/2u *"_ivl_190", 0 0, L_0x7f9810fe5918;  1 drivers
v0x55f62d05e300_0 .net *"_ivl_20", 31 0, L_0x55f62d075bf0;  1 drivers
L_0x7f9810fe5960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55f62d05e3e0_0 .net/2u *"_ivl_200", 4 0, L_0x7f9810fe5960;  1 drivers
v0x55f62d05e4c0_0 .net *"_ivl_203", 4 0, L_0x55f62d07aa50;  1 drivers
v0x55f62d05e5a0_0 .net *"_ivl_205", 4 0, L_0x55f62d07ac70;  1 drivers
v0x55f62d05e680_0 .net *"_ivl_206", 4 0, L_0x55f62d07ad10;  1 drivers
v0x55f62d05e760_0 .net *"_ivl_213", 0 0, L_0x55f62d07b2d0;  1 drivers
L_0x7f9810fe59a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f62d05e820_0 .net/2u *"_ivl_214", 31 0, L_0x7f9810fe59a8;  1 drivers
v0x55f62d05e900_0 .net *"_ivl_216", 31 0, L_0x55f62d07b410;  1 drivers
v0x55f62d05e9e0_0 .net *"_ivl_218", 31 0, L_0x55f62d07b6c0;  1 drivers
v0x55f62d05eac0_0 .net *"_ivl_220", 31 0, L_0x55f62d07b850;  1 drivers
v0x55f62d05eba0_0 .net *"_ivl_222", 31 0, L_0x55f62d07bb90;  1 drivers
L_0x7f9810fe5138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d05ec80_0 .net *"_ivl_23", 25 0, L_0x7f9810fe5138;  1 drivers
v0x55f62d05ed60_0 .net *"_ivl_235", 0 0, L_0x55f62d07d630;  1 drivers
L_0x7f9810fe5b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f62d05ee20_0 .net/2u *"_ivl_238", 31 0, L_0x7f9810fe5b58;  1 drivers
L_0x7f9810fe5180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f62d05ef00_0 .net/2u *"_ivl_24", 31 0, L_0x7f9810fe5180;  1 drivers
v0x55f62d05efe0_0 .net *"_ivl_243", 15 0, L_0x55f62d07daf0;  1 drivers
v0x55f62d05f0c0_0 .net *"_ivl_244", 17 0, L_0x55f62d07dd60;  1 drivers
L_0x7f9810fe5ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f62d05f1a0_0 .net *"_ivl_247", 1 0, L_0x7f9810fe5ba0;  1 drivers
v0x55f62d05f280_0 .net *"_ivl_250", 15 0, L_0x55f62d07dea0;  1 drivers
L_0x7f9810fe5be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f62d05f360_0 .net *"_ivl_252", 1 0, L_0x7f9810fe5be8;  1 drivers
v0x55f62d05f440_0 .net *"_ivl_255", 0 0, L_0x55f62d07e2b0;  1 drivers
L_0x7f9810fe5c30 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f62d05f520_0 .net/2u *"_ivl_256", 13 0, L_0x7f9810fe5c30;  1 drivers
L_0x7f9810fe5c78 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d05f600_0 .net/2u *"_ivl_258", 13 0, L_0x7f9810fe5c78;  1 drivers
v0x55f62d05faf0_0 .net *"_ivl_26", 0 0, L_0x55f62d075d30;  1 drivers
v0x55f62d05fbb0_0 .net *"_ivl_260", 13 0, L_0x55f62d07e590;  1 drivers
v0x55f62d05fc90_0 .net *"_ivl_28", 31 0, L_0x55f62d075ec0;  1 drivers
L_0x7f9810fe51c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d05fd70_0 .net *"_ivl_31", 25 0, L_0x7f9810fe51c8;  1 drivers
L_0x7f9810fe5210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f62d05fe50_0 .net/2u *"_ivl_32", 31 0, L_0x7f9810fe5210;  1 drivers
v0x55f62d05ff30_0 .net *"_ivl_34", 0 0, L_0x55f62d075fb0;  1 drivers
v0x55f62d05fff0_0 .net *"_ivl_4", 31 0, L_0x55f62d065630;  1 drivers
v0x55f62d0600d0_0 .net *"_ivl_45", 2 0, L_0x55f62d0762a0;  1 drivers
L_0x7f9810fe5258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55f62d0601b0_0 .net/2u *"_ivl_46", 2 0, L_0x7f9810fe5258;  1 drivers
v0x55f62d060290_0 .net *"_ivl_51", 2 0, L_0x55f62d076560;  1 drivers
L_0x7f9810fe52a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55f62d060370_0 .net/2u *"_ivl_52", 2 0, L_0x7f9810fe52a0;  1 drivers
v0x55f62d060450_0 .net *"_ivl_57", 0 0, L_0x55f62d0767f0;  1 drivers
v0x55f62d060510_0 .net *"_ivl_59", 0 0, L_0x55f62d0764f0;  1 drivers
v0x55f62d0605d0_0 .net *"_ivl_61", 0 0, L_0x55f62d03f160;  1 drivers
v0x55f62d060690_0 .net *"_ivl_63", 0 0, L_0x55f62cfe10c0;  1 drivers
v0x55f62d060750_0 .net *"_ivl_65", 0 0, L_0x55f62d076a90;  1 drivers
L_0x7f9810fe5018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d060810_0 .net *"_ivl_7", 25 0, L_0x7f9810fe5018;  1 drivers
v0x55f62d0608f0_0 .net *"_ivl_70", 31 0, L_0x55f62d076d80;  1 drivers
L_0x7f9810fe52e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d0609d0_0 .net *"_ivl_73", 25 0, L_0x7f9810fe52e8;  1 drivers
L_0x7f9810fe5330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f62d060ab0_0 .net/2u *"_ivl_74", 31 0, L_0x7f9810fe5330;  1 drivers
v0x55f62d060b90_0 .net *"_ivl_76", 0 0, L_0x55f62d076eb0;  1 drivers
v0x55f62d060c50_0 .net *"_ivl_78", 31 0, L_0x55f62d077020;  1 drivers
L_0x7f9810fe5060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d060d30_0 .net/2u *"_ivl_8", 31 0, L_0x7f9810fe5060;  1 drivers
L_0x7f9810fe5378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d060e10_0 .net *"_ivl_81", 25 0, L_0x7f9810fe5378;  1 drivers
L_0x7f9810fe53c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f62d060ef0_0 .net/2u *"_ivl_82", 31 0, L_0x7f9810fe53c0;  1 drivers
v0x55f62d060fd0_0 .net *"_ivl_84", 0 0, L_0x55f62d0771b0;  1 drivers
v0x55f62d061090_0 .net *"_ivl_87", 0 0, L_0x55f62d077320;  1 drivers
v0x55f62d061170_0 .net *"_ivl_88", 31 0, L_0x55f62d0770c0;  1 drivers
L_0x7f9810fe5408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d061250_0 .net *"_ivl_91", 30 0, L_0x7f9810fe5408;  1 drivers
L_0x7f9810fe5450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f62d061330_0 .net/2u *"_ivl_92", 31 0, L_0x7f9810fe5450;  1 drivers
v0x55f62d061410_0 .net *"_ivl_94", 0 0, L_0x55f62d077510;  1 drivers
v0x55f62d0614d0_0 .net *"_ivl_97", 0 0, L_0x55f62d077740;  1 drivers
v0x55f62d061590_0 .net "active", 0 0, L_0x55f62d07ea60;  alias, 1 drivers
v0x55f62d061650_0 .net "alu_op1", 31 0, L_0x55f62d07c760;  1 drivers
v0x55f62d061710_0 .net "alu_op2", 31 0, L_0x55f62d07c8b0;  1 drivers
v0x55f62d0617d0_0 .net "alui_instr", 0 0, L_0x55f62d0763d0;  1 drivers
v0x55f62d061890_0 .net "b_flag", 0 0, v0x55f62d057c90_0;  1 drivers
v0x55f62d061930_0 .net "b_imm", 17 0, L_0x55f62d07e170;  1 drivers
v0x55f62d0619f0_0 .net "b_offset", 31 0, L_0x55f62d07e720;  1 drivers
v0x55f62d061ad0_0 .net "clk", 0 0, v0x55f62d064b40_0;  1 drivers
v0x55f62d061b70_0 .net "clk_enable", 0 0, v0x55f62d064be0_0;  1 drivers
v0x55f62d061c10_0 .var "cpu_active", 0 0;
v0x55f62d061cb0_0 .net "curr_addr", 31 0, v0x55f62d059010_0;  1 drivers
v0x55f62d061da0_0 .net "curr_addr_p4", 31 0, L_0x55f62d07d8f0;  1 drivers
v0x55f62d061e60_0 .net "data_address", 31 0, L_0x55f62d07c9b0;  alias, 1 drivers
v0x55f62d061f40_0 .net "data_read", 0 0, L_0x55f62d07a530;  alias, 1 drivers
v0x55f62d062000_0 .net "data_readdata", 31 0, v0x55f62d064e60_0;  1 drivers
v0x55f62d0620e0_0 .net "data_write", 0 0, L_0x55f62d07a350;  alias, 1 drivers
v0x55f62d0621a0_0 .net "data_writedata", 31 0, L_0x55f62d07c6a0;  alias, 1 drivers
v0x55f62d062280_0 .net "funct_code", 5 0, L_0x55f62d065500;  1 drivers
v0x55f62d062360_0 .net "hi_out", 31 0, v0x55f62d0596a0_0;  1 drivers
v0x55f62d062450_0 .net "hl_reg_enable", 0 0, L_0x55f62d07d6a0;  1 drivers
v0x55f62d0624f0_0 .net "instr_address", 31 0, L_0x55f62d07d990;  alias, 1 drivers
v0x55f62d0625b0_0 .net "instr_opcode", 5 0, L_0x55f62d065460;  1 drivers
v0x55f62d062690_0 .net "instr_readdata", 31 0, v0x55f62d065230_0;  1 drivers
v0x55f62d062750_0 .net "j_imm", 0 0, L_0x55f62d0788a0;  1 drivers
v0x55f62d0627f0_0 .net "j_reg", 0 0, L_0x55f62d078ff0;  1 drivers
v0x55f62d0628b0_0 .net "l_type", 0 0, L_0x55f62d076600;  1 drivers
v0x55f62d062970_0 .net "link_const", 0 0, L_0x55f62d077850;  1 drivers
v0x55f62d062a30_0 .net "link_reg", 0 0, L_0x55f62d0780f0;  1 drivers
v0x55f62d062af0_0 .net "lo_out", 31 0, v0x55f62d059ef0_0;  1 drivers
v0x55f62d062be0_0 .net "lw", 0 0, L_0x55f62d075930;  1 drivers
v0x55f62d062c80_0 .net "mem_read", 0 0, L_0x55f62d03c030;  1 drivers
v0x55f62d062d40_0 .net "mem_to_reg", 0 0, L_0x55f62d03d0c0;  1 drivers
v0x55f62d063610_0 .net "mem_write", 0 0, L_0x55f62d076c60;  1 drivers
v0x55f62d0636d0_0 .net "memaddroffset", 31 0, v0x55f62d058160_0;  1 drivers
v0x55f62d0637c0_0 .net "mfhi", 0 0, L_0x55f62d079f70;  1 drivers
v0x55f62d063860_0 .net "mflo", 0 0, L_0x55f62d07a290;  1 drivers
v0x55f62d063920_0 .net "movefrom", 0 0, L_0x55f62d032310;  1 drivers
v0x55f62d0639e0_0 .net "muldiv", 0 0, L_0x55f62d079dc0;  1 drivers
v0x55f62d063aa0_0 .var "next_instr_addr", 31 0;
v0x55f62d063b90_0 .net "pc_enable", 0 0, L_0x55f62d07ec70;  1 drivers
v0x55f62d063c60_0 .net "r_format", 0 0, L_0x55f62d075790;  1 drivers
v0x55f62d063d00_0 .net "reg_a_read_data", 31 0, L_0x55f62d07b4b0;  1 drivers
v0x55f62d063dd0_0 .net "reg_a_read_index", 4 0, L_0x55f62d07a700;  1 drivers
v0x55f62d063ea0_0 .net "reg_b_read_data", 31 0, L_0x55f62d07c520;  1 drivers
v0x55f62d063f70_0 .net "reg_b_read_index", 4 0, L_0x55f62d07a960;  1 drivers
v0x55f62d064040_0 .net "reg_dst", 0 0, L_0x55f62cf9d9a0;  1 drivers
v0x55f62d0640e0_0 .net "reg_write", 0 0, L_0x55f62d076ba0;  1 drivers
v0x55f62d0641a0_0 .net "reg_write_data", 31 0, L_0x55f62d07bd20;  1 drivers
v0x55f62d064290_0 .net "reg_write_enable", 0 0, L_0x55f62d07b1c0;  1 drivers
v0x55f62d064360_0 .net "reg_write_index", 4 0, L_0x55f62d07b030;  1 drivers
v0x55f62d064430_0 .net "register_v0", 31 0, L_0x55f62d07c630;  alias, 1 drivers
v0x55f62d064500_0 .net "reset", 0 0, v0x55f62d0653c0_0;  1 drivers
v0x55f62d064630_0 .net "result", 31 0, v0x55f62d0585c0_0;  1 drivers
v0x55f62d064700_0 .net "result_hi", 31 0, v0x55f62d057ec0_0;  1 drivers
v0x55f62d0647a0_0 .net "result_lo", 31 0, v0x55f62d058080_0;  1 drivers
v0x55f62d064840_0 .net "sw", 0 0, L_0x55f62d075a50;  1 drivers
E_0x55f62cfb33a0/0 .event anyedge, v0x55f62d057c90_0, v0x55f62d061da0_0, v0x55f62d0619f0_0, v0x55f62d062750_0;
E_0x55f62cfb33a0/1 .event anyedge, v0x55f62d057fa0_0, v0x55f62d0627f0_0, v0x55f62d05ace0_0;
E_0x55f62cfb33a0 .event/or E_0x55f62cfb33a0/0, E_0x55f62cfb33a0/1;
L_0x55f62d065460 .part v0x55f62d065230_0, 26, 6;
L_0x55f62d065500 .part v0x55f62d065230_0, 0, 6;
L_0x55f62d065630 .concat [ 6 26 0 0], L_0x55f62d065460, L_0x7f9810fe5018;
L_0x55f62d075790 .cmp/eq 32, L_0x55f62d065630, L_0x7f9810fe5060;
L_0x55f62d075930 .cmp/eq 6, L_0x55f62d065460, L_0x7f9810fe50a8;
L_0x55f62d075a50 .cmp/eq 6, L_0x55f62d065460, L_0x7f9810fe50f0;
L_0x55f62d075bf0 .concat [ 6 26 0 0], L_0x55f62d065460, L_0x7f9810fe5138;
L_0x55f62d075d30 .cmp/eq 32, L_0x55f62d075bf0, L_0x7f9810fe5180;
L_0x55f62d075ec0 .concat [ 6 26 0 0], L_0x55f62d065460, L_0x7f9810fe51c8;
L_0x55f62d075fb0 .cmp/eq 32, L_0x55f62d075ec0, L_0x7f9810fe5210;
L_0x55f62d0762a0 .part L_0x55f62d065460, 3, 3;
L_0x55f62d0763d0 .cmp/eq 3, L_0x55f62d0762a0, L_0x7f9810fe5258;
L_0x55f62d076560 .part L_0x55f62d065460, 3, 3;
L_0x55f62d076600 .cmp/eq 3, L_0x55f62d076560, L_0x7f9810fe52a0;
L_0x55f62d0767f0 .reduce/nor L_0x55f62d079dc0;
L_0x55f62d076d80 .concat [ 6 26 0 0], L_0x55f62d065460, L_0x7f9810fe52e8;
L_0x55f62d076eb0 .cmp/eq 32, L_0x55f62d076d80, L_0x7f9810fe5330;
L_0x55f62d077020 .concat [ 6 26 0 0], L_0x55f62d065460, L_0x7f9810fe5378;
L_0x55f62d0771b0 .cmp/eq 32, L_0x55f62d077020, L_0x7f9810fe53c0;
L_0x55f62d077320 .part v0x55f62d065230_0, 20, 1;
L_0x55f62d0770c0 .concat [ 1 31 0 0], L_0x55f62d077320, L_0x7f9810fe5408;
L_0x55f62d077510 .cmp/eq 32, L_0x55f62d0770c0, L_0x7f9810fe5450;
L_0x55f62d077a20 .concat [ 6 26 0 0], L_0x55f62d065460, L_0x7f9810fe5498;
L_0x55f62d077c20 .cmp/eq 32, L_0x55f62d077a20, L_0x7f9810fe54e0;
L_0x55f62d077e30 .part v0x55f62d065230_0, 0, 6;
L_0x55f62d077ed0 .cmp/eq 6, L_0x55f62d077e30, L_0x7f9810fe5528;
L_0x55f62d078250 .concat [ 6 26 0 0], L_0x55f62d065460, L_0x7f9810fe5570;
L_0x55f62d078340 .cmp/eq 32, L_0x55f62d078250, L_0x7f9810fe55b8;
L_0x55f62d078570 .concat [ 6 26 0 0], L_0x55f62d065460, L_0x7f9810fe5600;
L_0x55f62d078660 .cmp/eq 32, L_0x55f62d078570, L_0x7f9810fe5648;
L_0x55f62d078a30 .concat [ 6 26 0 0], L_0x55f62d065460, L_0x7f9810fe5690;
L_0x55f62d078b20 .cmp/eq 32, L_0x55f62d078a30, L_0x7f9810fe56d8;
L_0x55f62d078d70 .part v0x55f62d065230_0, 0, 6;
L_0x55f62d078e10 .cmp/eq 6, L_0x55f62d078d70, L_0x7f9810fe5720;
L_0x55f62d079070 .part v0x55f62d065230_0, 0, 6;
L_0x55f62d079110 .cmp/eq 6, L_0x55f62d079070, L_0x7f9810fe5768;
L_0x55f62d0794b0 .part L_0x55f62d065500, 3, 2;
L_0x55f62d0795a0 .cmp/eq 2, L_0x55f62d0794b0, L_0x7f9810fe57b0;
L_0x55f62d079820 .cmp/eq 6, L_0x55f62d065500, L_0x7f9810fe57f8;
L_0x55f62d079a20 .cmp/eq 6, L_0x55f62d065500, L_0x7f9810fe5840;
L_0x55f62d079e80 .cmp/eq 6, L_0x55f62d065500, L_0x7f9810fe5888;
L_0x55f62d079d20 .cmp/eq 6, L_0x55f62d065500, L_0x7f9810fe58d0;
L_0x55f62d07a350 .functor MUXZ 1, L_0x7f9810fe5918, L_0x55f62d076c60, L_0x55f62d07ea60, C4<>;
L_0x55f62d07a700 .part v0x55f62d065230_0, 21, 5;
L_0x55f62d07a960 .part v0x55f62d065230_0, 16, 5;
L_0x55f62d07aa50 .part v0x55f62d065230_0, 11, 5;
L_0x55f62d07ac70 .part v0x55f62d065230_0, 16, 5;
L_0x55f62d07ad10 .functor MUXZ 5, L_0x55f62d07ac70, L_0x55f62d07aa50, L_0x55f62cf9d9a0, C4<>;
L_0x55f62d07b030 .functor MUXZ 5, L_0x55f62d07ad10, L_0x7f9810fe5960, L_0x55f62d077850, C4<>;
L_0x55f62d07b410 .arith/sum 32, L_0x55f62d07d8f0, L_0x7f9810fe59a8;
L_0x55f62d07b6c0 .functor MUXZ 32, v0x55f62d0585c0_0, v0x55f62d064e60_0, L_0x55f62d03d0c0, C4<>;
L_0x55f62d07b850 .functor MUXZ 32, L_0x55f62d07b6c0, v0x55f62d059ef0_0, L_0x55f62d07a290, C4<>;
L_0x55f62d07bb90 .functor MUXZ 32, L_0x55f62d07b850, v0x55f62d0596a0_0, L_0x55f62d079f70, C4<>;
L_0x55f62d07bd20 .functor MUXZ 32, L_0x55f62d07bb90, L_0x55f62d07b410, L_0x55f62d07b2d0, C4<>;
L_0x55f62d07d8f0 .arith/sum 32, v0x55f62d059010_0, L_0x7f9810fe5b58;
L_0x55f62d07daf0 .part v0x55f62d065230_0, 0, 16;
L_0x55f62d07dd60 .concat [ 16 2 0 0], L_0x55f62d07daf0, L_0x7f9810fe5ba0;
L_0x55f62d07dea0 .part L_0x55f62d07dd60, 0, 16;
L_0x55f62d07e170 .concat [ 2 16 0 0], L_0x7f9810fe5be8, L_0x55f62d07dea0;
L_0x55f62d07e2b0 .part L_0x55f62d07e170, 17, 1;
L_0x55f62d07e590 .functor MUXZ 14, L_0x7f9810fe5c78, L_0x7f9810fe5c30, L_0x55f62d07e2b0, C4<>;
L_0x55f62d07e720 .concat [ 18 14 0 0], L_0x55f62d07e170, L_0x55f62d07e590;
S_0x55f62d035a10 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55f62d023810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55f62d057540_0 .net *"_ivl_10", 15 0, L_0x55f62d07ccf0;  1 drivers
v0x55f62d057640_0 .net *"_ivl_13", 15 0, L_0x55f62d07ce30;  1 drivers
L_0x7f9810fe5b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d057720_0 .net/2u *"_ivl_16", 15 0, L_0x7f9810fe5b10;  1 drivers
v0x55f62d0577e0_0 .net *"_ivl_19", 15 0, L_0x55f62d07d260;  1 drivers
v0x55f62d0578c0_0 .net *"_ivl_5", 0 0, L_0x55f62d07cc50;  1 drivers
L_0x7f9810fe5a80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f62d0579f0_0 .net/2u *"_ivl_6", 15 0, L_0x7f9810fe5a80;  1 drivers
L_0x7f9810fe5ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f62d057ad0_0 .net/2u *"_ivl_8", 15 0, L_0x7f9810fe5ac8;  1 drivers
v0x55f62d057bb0_0 .net "addr_rt", 4 0, L_0x55f62d07d530;  1 drivers
v0x55f62d057c90_0 .var "b_flag", 0 0;
v0x55f62d057de0_0 .net "funct", 5 0, L_0x55f62d07cbb0;  1 drivers
v0x55f62d057ec0_0 .var "hi", 31 0;
v0x55f62d057fa0_0 .net "instructionword", 31 0, v0x55f62d065230_0;  alias, 1 drivers
v0x55f62d058080_0 .var "lo", 31 0;
v0x55f62d058160_0 .var "memaddroffset", 31 0;
v0x55f62d058240_0 .var "multresult", 63 0;
v0x55f62d058320_0 .net "op1", 31 0, L_0x55f62d07c760;  alias, 1 drivers
v0x55f62d058400_0 .net "op2", 31 0, L_0x55f62d07c8b0;  alias, 1 drivers
v0x55f62d0584e0_0 .net "opcode", 5 0, L_0x55f62d07cb10;  1 drivers
v0x55f62d0585c0_0 .var "result", 31 0;
v0x55f62d0586a0_0 .net "shamt", 4 0, L_0x55f62d07d490;  1 drivers
v0x55f62d058780_0 .net/s "sign_op1", 31 0, L_0x55f62d07c760;  alias, 1 drivers
v0x55f62d058840_0 .net/s "sign_op2", 31 0, L_0x55f62d07c8b0;  alias, 1 drivers
v0x55f62d0588e0_0 .net "simmediatedata", 31 0, L_0x55f62d07d0e0;  1 drivers
v0x55f62d0589a0_0 .net "uimmediatedata", 31 0, L_0x55f62d07d300;  1 drivers
v0x55f62d058a80_0 .net "unsign_op1", 31 0, L_0x55f62d07c760;  alias, 1 drivers
v0x55f62d058b40_0 .net "unsign_op2", 31 0, L_0x55f62d07c8b0;  alias, 1 drivers
E_0x55f62cf8a7b0/0 .event anyedge, v0x55f62d0584e0_0, v0x55f62d057de0_0, v0x55f62d058400_0, v0x55f62d0586a0_0;
E_0x55f62cf8a7b0/1 .event anyedge, v0x55f62d058320_0, v0x55f62d058240_0, v0x55f62d057bb0_0, v0x55f62d0588e0_0;
E_0x55f62cf8a7b0/2 .event anyedge, v0x55f62d0589a0_0;
E_0x55f62cf8a7b0 .event/or E_0x55f62cf8a7b0/0, E_0x55f62cf8a7b0/1, E_0x55f62cf8a7b0/2;
L_0x55f62d07cb10 .part v0x55f62d065230_0, 26, 6;
L_0x55f62d07cbb0 .part v0x55f62d065230_0, 0, 6;
L_0x55f62d07cc50 .part v0x55f62d065230_0, 15, 1;
L_0x55f62d07ccf0 .functor MUXZ 16, L_0x7f9810fe5ac8, L_0x7f9810fe5a80, L_0x55f62d07cc50, C4<>;
L_0x55f62d07ce30 .part v0x55f62d065230_0, 0, 16;
L_0x55f62d07d0e0 .concat [ 16 16 0 0], L_0x55f62d07ce30, L_0x55f62d07ccf0;
L_0x55f62d07d260 .part v0x55f62d065230_0, 0, 16;
L_0x55f62d07d300 .concat [ 16 16 0 0], L_0x55f62d07d260, L_0x7f9810fe5b10;
L_0x55f62d07d490 .part v0x55f62d065230_0, 6, 5;
L_0x55f62d07d530 .part v0x55f62d065230_0, 16, 5;
S_0x55f62d058da0 .scope module, "cpu_pc" "pc" 6 234, 8 1 0, S_0x55f62d023810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55f62d058f50_0 .net "clk", 0 0, v0x55f62d064b40_0;  alias, 1 drivers
v0x55f62d059010_0 .var "curr_addr", 31 0;
v0x55f62d0590f0_0 .net "enable", 0 0, L_0x55f62d07ec70;  alias, 1 drivers
v0x55f62d059190_0 .net "next_addr", 31 0, v0x55f62d063aa0_0;  1 drivers
v0x55f62d059270_0 .net "reset", 0 0, v0x55f62d0653c0_0;  alias, 1 drivers
S_0x55f62d059420 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55f62d023810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55f62d059600_0 .net "clk", 0 0, v0x55f62d064b40_0;  alias, 1 drivers
v0x55f62d0596a0_0 .var "data", 31 0;
v0x55f62d059760_0 .net "data_in", 31 0, v0x55f62d057ec0_0;  alias, 1 drivers
v0x55f62d059860_0 .net "data_out", 31 0, v0x55f62d0596a0_0;  alias, 1 drivers
v0x55f62d059920_0 .net "enable", 0 0, L_0x55f62d07d6a0;  alias, 1 drivers
v0x55f62d059a30_0 .net "reset", 0 0, v0x55f62d0653c0_0;  alias, 1 drivers
S_0x55f62d059b80 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55f62d023810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55f62d059de0_0 .net "clk", 0 0, v0x55f62d064b40_0;  alias, 1 drivers
v0x55f62d059ef0_0 .var "data", 31 0;
v0x55f62d059fd0_0 .net "data_in", 31 0, v0x55f62d058080_0;  alias, 1 drivers
v0x55f62d05a0a0_0 .net "data_out", 31 0, v0x55f62d059ef0_0;  alias, 1 drivers
v0x55f62d05a160_0 .net "enable", 0 0, L_0x55f62d07d6a0;  alias, 1 drivers
v0x55f62d05a250_0 .net "reset", 0 0, v0x55f62d0653c0_0;  alias, 1 drivers
S_0x55f62d05a3c0 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55f62d023810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55f62d07b4b0 .functor BUFZ 32, L_0x55f62d07c0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f62d07c520 .functor BUFZ 32, L_0x55f62d07c340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f62d05b140_2 .array/port v0x55f62d05b140, 2;
L_0x55f62d07c630 .functor BUFZ 32, v0x55f62d05b140_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f62d05a5f0_0 .net *"_ivl_0", 31 0, L_0x55f62d07c0c0;  1 drivers
v0x55f62d05a6f0_0 .net *"_ivl_10", 6 0, L_0x55f62d07c3e0;  1 drivers
L_0x7f9810fe5a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f62d05a7d0_0 .net *"_ivl_13", 1 0, L_0x7f9810fe5a38;  1 drivers
v0x55f62d05a890_0 .net *"_ivl_2", 6 0, L_0x55f62d07c160;  1 drivers
L_0x7f9810fe59f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f62d05a970_0 .net *"_ivl_5", 1 0, L_0x7f9810fe59f0;  1 drivers
v0x55f62d05aaa0_0 .net *"_ivl_8", 31 0, L_0x55f62d07c340;  1 drivers
v0x55f62d05ab80_0 .net "r_clk", 0 0, v0x55f62d064b40_0;  alias, 1 drivers
v0x55f62d05ac20_0 .net "r_clk_enable", 0 0, v0x55f62d064be0_0;  alias, 1 drivers
v0x55f62d05ace0_0 .net "read_data1", 31 0, L_0x55f62d07b4b0;  alias, 1 drivers
v0x55f62d05adc0_0 .net "read_data2", 31 0, L_0x55f62d07c520;  alias, 1 drivers
v0x55f62d05aea0_0 .net "read_reg1", 4 0, L_0x55f62d07a700;  alias, 1 drivers
v0x55f62d05af80_0 .net "read_reg2", 4 0, L_0x55f62d07a960;  alias, 1 drivers
v0x55f62d05b060_0 .net "register_v0", 31 0, L_0x55f62d07c630;  alias, 1 drivers
v0x55f62d05b140 .array "registers", 0 31, 31 0;
v0x55f62d05b710_0 .net "reset", 0 0, v0x55f62d0653c0_0;  alias, 1 drivers
v0x55f62d05b7b0_0 .net "write_control", 0 0, L_0x55f62d07b1c0;  alias, 1 drivers
v0x55f62d05b870_0 .net "write_data", 31 0, L_0x55f62d07bd20;  alias, 1 drivers
v0x55f62d05ba60_0 .net "write_reg", 4 0, L_0x55f62d07b030;  alias, 1 drivers
L_0x55f62d07c0c0 .array/port v0x55f62d05b140, L_0x55f62d07c160;
L_0x55f62d07c160 .concat [ 5 2 0 0], L_0x55f62d07a700, L_0x7f9810fe59f0;
L_0x55f62d07c340 .array/port v0x55f62d05b140, L_0x55f62d07c3e0;
L_0x55f62d07c3e0 .concat [ 5 2 0 0], L_0x55f62d07a960, L_0x7f9810fe5a38;
    .scope S_0x55f62d05a3c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f62d05b140, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55f62d05a3c0;
T_1 ;
    %wait E_0x55f62cfb0820;
    %load/vec4 v0x55f62d05b710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f62d05ac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55f62d05b7b0_0;
    %load/vec4 v0x55f62d05ba60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55f62d05b870_0;
    %load/vec4 v0x55f62d05ba60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f62d05b140, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f62d035a10;
T_2 ;
    %wait E_0x55f62cf8a7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
    %load/vec4 v0x55f62d0584e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55f62d057de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x55f62d058b40_0;
    %ix/getv 4, v0x55f62d0586a0_0;
    %shiftl 4;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x55f62d058b40_0;
    %ix/getv 4, v0x55f62d0586a0_0;
    %shiftr 4;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x55f62d058b40_0;
    %ix/getv 4, v0x55f62d0586a0_0;
    %shiftr 4;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x55f62d058b40_0;
    %ix/getv 4, v0x55f62d058a80_0;
    %shiftl 4;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x55f62d058b40_0;
    %ix/getv 4, v0x55f62d058a80_0;
    %shiftr 4;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x55f62d058b40_0;
    %ix/getv 4, v0x55f62d058a80_0;
    %shiftr 4;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x55f62d058780_0;
    %pad/s 64;
    %load/vec4 v0x55f62d058840_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55f62d058240_0, 0, 64;
    %load/vec4 v0x55f62d058240_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55f62d057ec0_0, 0, 32;
    %load/vec4 v0x55f62d058240_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55f62d058080_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x55f62d058a80_0;
    %pad/u 64;
    %load/vec4 v0x55f62d058b40_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55f62d058240_0, 0, 64;
    %load/vec4 v0x55f62d058240_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55f62d057ec0_0, 0, 32;
    %load/vec4 v0x55f62d058240_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55f62d058080_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x55f62d058780_0;
    %load/vec4 v0x55f62d058840_0;
    %mod/s;
    %store/vec4 v0x55f62d057ec0_0, 0, 32;
    %load/vec4 v0x55f62d058780_0;
    %load/vec4 v0x55f62d058840_0;
    %div/s;
    %store/vec4 v0x55f62d058080_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d058b40_0;
    %mod;
    %store/vec4 v0x55f62d057ec0_0, 0, 32;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d058b40_0;
    %div;
    %store/vec4 v0x55f62d058080_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x55f62d058320_0;
    %store/vec4 v0x55f62d057ec0_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x55f62d058320_0;
    %store/vec4 v0x55f62d058080_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x55f62d058780_0;
    %load/vec4 v0x55f62d058840_0;
    %add;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d058b40_0;
    %add;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x55f62d058780_0;
    %load/vec4 v0x55f62d058840_0;
    %sub;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d058b40_0;
    %sub;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d058b40_0;
    %and;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d058b40_0;
    %or;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d058b40_0;
    %xor;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d058b40_0;
    %or;
    %inv;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x55f62d058780_0;
    %load/vec4 v0x55f62d058840_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d058b40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55f62d057bb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x55f62d058320_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x55f62d058320_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x55f62d058320_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x55f62d058320_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55f62d058320_0;
    %load/vec4 v0x55f62d058400_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55f62d058320_0;
    %load/vec4 v0x55f62d058400_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55f62d058320_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55f62d058320_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f62d057c90_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55f62d058780_0;
    %load/vec4 v0x55f62d0588e0_0;
    %add;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d0588e0_0;
    %add;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55f62d058780_0;
    %load/vec4 v0x55f62d0588e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d0589a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d0589a0_0;
    %and;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d0589a0_0;
    %or;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d0589a0_0;
    %xor;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55f62d0589a0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f62d0585c0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d0588e0_0;
    %add;
    %store/vec4 v0x55f62d058160_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d0588e0_0;
    %add;
    %store/vec4 v0x55f62d058160_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d0588e0_0;
    %add;
    %store/vec4 v0x55f62d058160_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d0588e0_0;
    %add;
    %store/vec4 v0x55f62d058160_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d0588e0_0;
    %add;
    %store/vec4 v0x55f62d058160_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d0588e0_0;
    %add;
    %store/vec4 v0x55f62d058160_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d0588e0_0;
    %add;
    %store/vec4 v0x55f62d058160_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55f62d058a80_0;
    %load/vec4 v0x55f62d0588e0_0;
    %add;
    %store/vec4 v0x55f62d058160_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f62d059b80;
T_3 ;
    %wait E_0x55f62cfb0820;
    %load/vec4 v0x55f62d05a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f62d059ef0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f62d05a160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55f62d059fd0_0;
    %assign/vec4 v0x55f62d059ef0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f62d059420;
T_4 ;
    %wait E_0x55f62cfb0820;
    %load/vec4 v0x55f62d059a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f62d0596a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55f62d059920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55f62d059760_0;
    %assign/vec4 v0x55f62d0596a0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f62d058da0;
T_5 ;
    %wait E_0x55f62cfb0820;
    %load/vec4 v0x55f62d059270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55f62d059010_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f62d0590f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55f62d059190_0;
    %assign/vec4 v0x55f62d059010_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f62d023810;
T_6 ;
    %wait E_0x55f62cfb0820;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55f62d064500_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55f62d062690_0, v0x55f62d061590_0, v0x55f62d0640e0_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55f62d063dd0_0, v0x55f62d063f70_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55f62d063d00_0, v0x55f62d063ea0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55f62d0641a0_0, v0x55f62d064630_0, v0x55f62d064360_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55f62d0639e0_0, v0x55f62d0647a0_0, v0x55f62d064700_0, v0x55f62d062af0_0, v0x55f62d062360_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55f62d061cb0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f62d023810;
T_7 ;
    %wait E_0x55f62cfb33a0;
    %load/vec4 v0x55f62d061890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55f62d061da0_0;
    %load/vec4 v0x55f62d0619f0_0;
    %add;
    %store/vec4 v0x55f62d063aa0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f62d062750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55f62d061da0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55f62d062690_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55f62d063aa0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55f62d0627f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55f62d063d00_0;
    %store/vec4 v0x55f62d063aa0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55f62d061da0_0;
    %store/vec4 v0x55f62d063aa0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55f62d023810;
T_8 ;
    %wait E_0x55f62cfb0820;
    %load/vec4 v0x55f62d064500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f62d061c10_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55f62d061cb0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55f62d061c10_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f62d023010;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f62d064b40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55f62d064b40_0;
    %inv;
    %store/vec4 v0x55f62d064b40_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55f62d023010;
T_10 ;
    %fork t_1, S_0x55f62d0233e0;
    %jmp t_0;
    .scope S_0x55f62d0233e0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f62d0653c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f62d064be0_0, 0, 1;
    %wait E_0x55f62cfb0820;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f62d0653c0_0, 0, 1;
    %wait E_0x55f62cfb0820;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55f62d0568c0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55f62d064e60_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55f62d056b90_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f62d056e30_0, 0, 5;
    %load/vec4 v0x55f62d0568c0_0;
    %store/vec4 v0x55f62d056f10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f62d056980_0, 0, 16;
    %load/vec4 v0x55f62d056b90_0;
    %load/vec4 v0x55f62d056e30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f62d056f10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f62d056980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f62d056a60_0, 0, 32;
    %load/vec4 v0x55f62d056a60_0;
    %store/vec4 v0x55f62d065230_0, 0, 32;
    %load/vec4 v0x55f62d064e60_0;
    %load/vec4 v0x55f62d0568c0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55f62d064e60_0, 0, 32;
    %wait E_0x55f62cfb0820;
    %delay 2, 0;
    %load/vec4 v0x55f62d064f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55f62d064d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55f62d0568c0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f62d0568c0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55f62d0568c0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55f62d056b90_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x55f62d0567e0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f62d056ff0_0, 0, 5;
    %load/vec4 v0x55f62d0568c0_0;
    %store/vec4 v0x55f62d056e30_0, 0, 5;
    %load/vec4 v0x55f62d0568c0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55f62d056f10_0, 0, 5;
    %load/vec4 v0x55f62d0568c0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55f62d056d50_0, 0, 5;
    %load/vec4 v0x55f62d056b90_0;
    %load/vec4 v0x55f62d056e30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f62d056f10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f62d056d50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f62d056ff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f62d0567e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f62d056c70_0, 0, 32;
    %load/vec4 v0x55f62d056c70_0;
    %store/vec4 v0x55f62d065230_0, 0, 32;
    %wait E_0x55f62cfb0820;
    %delay 2, 0;
    %load/vec4 v0x55f62d0568c0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f62d0568c0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55f62d0568c0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55f62d0570d0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55f62d056b90_0, 0, 6;
    %load/vec4 v0x55f62d0568c0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55f62d056e30_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55f62d056f10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f62d056980_0, 0, 16;
    %load/vec4 v0x55f62d056b90_0;
    %load/vec4 v0x55f62d056e30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f62d056f10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f62d056980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f62d056a60_0, 0, 32;
    %load/vec4 v0x55f62d056a60_0;
    %store/vec4 v0x55f62d065230_0, 0, 32;
    %wait E_0x55f62cfb0820;
    %delay 2, 0;
    %load/vec4 v0x55f62d0570d0_0;
    %load/vec4 v0x55f62d0568c0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %load/vec4 v0x55f62d0568c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x55f62d0570d0_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55f62d0566e0_0, 0, 32;
    %load/vec4 v0x55f62d0570d0_0;
    %load/vec4 v0x55f62d0568c0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55f62d0570d0_0, 0, 32;
    %load/vec4 v0x55f62d0652d0_0;
    %load/vec4 v0x55f62d0566e0_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55f62d0566e0_0, v0x55f62d0652d0_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x55f62d0568c0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55f62d0568c0_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55f62d023010;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/slt_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
