0.6
2017.4
Jan 30 2018
15:48:17
C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/mux_4_1_test_time_impl.v,1520329333,verilog,,,,glbl;mux_4_1,,,,,,,,
C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.srcs/tests/new/mux_4_1_test.vhd,1520329185,vhdl,,,,mux_4_1_test,,,,,,,,
C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.srcs/tests/new/register_8_test.vhd,1520326318,vhdl,,,,register_8_test,,,,,,,,
