Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan  7 11:01:00 2026
| Host         : work-dev running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ../vivado_project/cyan_hd_timing_impl.rpt -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets
| Design       : cyan_hd_top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                             Violations  
-------  --------  ------------------------------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert                            1           
XDCC-7   Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)

nRST


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

ROIC_SPI_SEN_N
STATE_LED1

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.145        0.000                      0                   99        0.094        0.000                      0                   99        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
DCLK_CH0               {0.000 213.675}      427.350         2.340           
DCLK_CH1               {0.000 213.675}      427.350         2.340           
DCLK_CH10              {0.000 213.675}      427.350         2.340           
DCLK_CH11              {0.000 213.675}      427.350         2.340           
DCLK_CH12              {0.000 213.675}      427.350         2.340           
DCLK_CH13              {0.000 213.675}      427.350         2.340           
DCLK_CH2               {0.000 213.675}      427.350         2.340           
DCLK_CH3               {0.000 213.675}      427.350         2.340           
DCLK_CH4               {0.000 213.675}      427.350         2.340           
DCLK_CH5               {0.000 213.675}      427.350         2.340           
DCLK_CH6               {0.000 213.675}      427.350         2.340           
DCLK_CH7               {0.000 213.675}      427.350         2.340           
DCLK_CH8               {0.000 213.675}      427.350         2.340           
DCLK_CH9               {0.000 213.675}      427.350         2.340           
MCLK_50M               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_ctrl_1  {0.000 5.000}        10.000          100.000         
  clk_out3_clk_ctrl_1  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_ctrl_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MCLK_50M                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_ctrl_1        7.145        0.000                      0                   55        0.094        0.000                      0                   55        4.500        0.000                       0                    48  
  clk_out3_clk_ctrl_1                                                                                                                                                   37.845        0.000                       0                     2  
  clkfbout_clk_ctrl_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_out1_clk_ctrl_1  clk_out1_clk_ctrl_1        7.292        0.000                      0                   44        0.483        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                    clk_out1_clk_ctrl_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk_out1_clk_ctrl_1                       
(none)               clk_out3_clk_ctrl_1                       
(none)               clkfbout_clk_ctrl_1                       
(none)                                    clk_out1_clk_ctrl_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MCLK_50M
  To Clock:  MCLK_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCLK_50M_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  clk_out1_clk_ctrl_1

Setup :            0  Failing Endpoints,  Worst Slack        7.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 u_afe2256_spi/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_spi/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.704ns (27.333%)  route 1.872ns (72.667%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 8.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_afe2256_spi/CLK
    SLICE_X0Y51          FDCE                                         r  u_afe2256_spi/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.456    -0.910 f  u_afe2256_spi/bit_cnt_reg[2]/Q
                         net (fo=4, routed)           0.981     0.071    u_afe2256_spi/bit_cnt_reg_n_0_[2]
    SLICE_X0Y51                                                       f  u_afe2256_spi/FSM_onehot_state[4]_i_2/I1
    SLICE_X0Y51          LUT6 (Prop_lut6_I1_O)        0.124     0.195 r  u_afe2256_spi/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.295     0.490    u_afe2256_spi/FSM_onehot_state[4]_i_2_n_0
    SLICE_X2Y51                                                       r  u_afe2256_spi/FSM_onehot_state[4]_i_1/I2
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     0.614 r  u_afe2256_spi/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.596     1.209    u_afe2256_spi/FSM_onehot_state[4]_i_1_n_0
    SLICE_X2Y51          FDPE                                         r  u_afe2256_spi/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.507     8.058    u_afe2256_spi/CLK
    SLICE_X2Y51          FDPE                                         r  u_afe2256_spi/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.551     8.609    
                         clock uncertainty           -0.085     8.524    
    SLICE_X2Y51          FDPE (Setup_fdpe_C_CE)      -0.169     8.355    u_afe2256_spi/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 u_afe2256_spi/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_spi/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.704ns (27.333%)  route 1.872ns (72.667%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 8.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_afe2256_spi/CLK
    SLICE_X0Y51          FDCE                                         r  u_afe2256_spi/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.456    -0.910 f  u_afe2256_spi/bit_cnt_reg[2]/Q
                         net (fo=4, routed)           0.981     0.071    u_afe2256_spi/bit_cnt_reg_n_0_[2]
    SLICE_X0Y51                                                       f  u_afe2256_spi/FSM_onehot_state[4]_i_2/I1
    SLICE_X0Y51          LUT6 (Prop_lut6_I1_O)        0.124     0.195 r  u_afe2256_spi/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.295     0.490    u_afe2256_spi/FSM_onehot_state[4]_i_2_n_0
    SLICE_X2Y51                                                       r  u_afe2256_spi/FSM_onehot_state[4]_i_1/I2
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     0.614 r  u_afe2256_spi/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.596     1.209    u_afe2256_spi/FSM_onehot_state[4]_i_1_n_0
    SLICE_X2Y51          FDCE                                         r  u_afe2256_spi/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.507     8.058    u_afe2256_spi/CLK
    SLICE_X2Y51          FDCE                                         r  u_afe2256_spi/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.551     8.609    
                         clock uncertainty           -0.085     8.524    
    SLICE_X2Y51          FDCE (Setup_fdce_C_CE)      -0.169     8.355    u_afe2256_spi/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 u_afe2256_spi/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_spi/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.704ns (27.333%)  route 1.872ns (72.667%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 8.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_afe2256_spi/CLK
    SLICE_X0Y51          FDCE                                         r  u_afe2256_spi/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.456    -0.910 f  u_afe2256_spi/bit_cnt_reg[2]/Q
                         net (fo=4, routed)           0.981     0.071    u_afe2256_spi/bit_cnt_reg_n_0_[2]
    SLICE_X0Y51                                                       f  u_afe2256_spi/FSM_onehot_state[4]_i_2/I1
    SLICE_X0Y51          LUT6 (Prop_lut6_I1_O)        0.124     0.195 r  u_afe2256_spi/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.295     0.490    u_afe2256_spi/FSM_onehot_state[4]_i_2_n_0
    SLICE_X2Y51                                                       r  u_afe2256_spi/FSM_onehot_state[4]_i_1/I2
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     0.614 r  u_afe2256_spi/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.596     1.209    u_afe2256_spi/FSM_onehot_state[4]_i_1_n_0
    SLICE_X2Y51          FDCE                                         r  u_afe2256_spi/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.507     8.058    u_afe2256_spi/CLK
    SLICE_X2Y51          FDCE                                         r  u_afe2256_spi/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.551     8.609    
                         clock uncertainty           -0.085     8.524    
    SLICE_X2Y51          FDCE (Setup_fdce_C_CE)      -0.169     8.355    u_afe2256_spi/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 u_afe2256_spi/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_spi/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.704ns (27.333%)  route 1.872ns (72.667%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 8.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_afe2256_spi/CLK
    SLICE_X0Y51          FDCE                                         r  u_afe2256_spi/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.456    -0.910 f  u_afe2256_spi/bit_cnt_reg[2]/Q
                         net (fo=4, routed)           0.981     0.071    u_afe2256_spi/bit_cnt_reg_n_0_[2]
    SLICE_X0Y51                                                       f  u_afe2256_spi/FSM_onehot_state[4]_i_2/I1
    SLICE_X0Y51          LUT6 (Prop_lut6_I1_O)        0.124     0.195 r  u_afe2256_spi/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.295     0.490    u_afe2256_spi/FSM_onehot_state[4]_i_2_n_0
    SLICE_X2Y51                                                       r  u_afe2256_spi/FSM_onehot_state[4]_i_1/I2
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     0.614 r  u_afe2256_spi/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.596     1.209    u_afe2256_spi/FSM_onehot_state[4]_i_1_n_0
    SLICE_X2Y51          FDCE                                         r  u_afe2256_spi/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.507     8.058    u_afe2256_spi/CLK
    SLICE_X2Y51          FDCE                                         r  u_afe2256_spi/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.551     8.609    
                         clock uncertainty           -0.085     8.524    
    SLICE_X2Y51          FDCE (Setup_fdce_C_CE)      -0.169     8.355    u_afe2256_spi/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 u_afe2256_spi/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_spi/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.704ns (27.333%)  route 1.872ns (72.667%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 8.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_afe2256_spi/CLK
    SLICE_X0Y51          FDCE                                         r  u_afe2256_spi/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.456    -0.910 f  u_afe2256_spi/bit_cnt_reg[2]/Q
                         net (fo=4, routed)           0.981     0.071    u_afe2256_spi/bit_cnt_reg_n_0_[2]
    SLICE_X0Y51                                                       f  u_afe2256_spi/FSM_onehot_state[4]_i_2/I1
    SLICE_X0Y51          LUT6 (Prop_lut6_I1_O)        0.124     0.195 r  u_afe2256_spi/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.295     0.490    u_afe2256_spi/FSM_onehot_state[4]_i_2_n_0
    SLICE_X2Y51                                                       r  u_afe2256_spi/FSM_onehot_state[4]_i_1/I2
    SLICE_X2Y51          LUT6 (Prop_lut6_I2_O)        0.124     0.614 r  u_afe2256_spi/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.596     1.209    u_afe2256_spi/FSM_onehot_state[4]_i_1_n_0
    SLICE_X2Y51          FDCE                                         r  u_afe2256_spi/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.507     8.058    u_afe2256_spi/CLK
    SLICE_X2Y51          FDCE                                         r  u_afe2256_spi/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.551     8.609    
                         clock uncertainty           -0.085     8.524    
    SLICE_X2Y51          FDCE (Setup_fdce_C_CE)      -0.169     8.355    u_afe2256_spi/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 led_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 1.829ns (70.030%)  route 0.783ns (29.970%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 8.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.641    -1.350    clk_100mhz
    SLICE_X0Y48          FDCE                                         r  led_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456    -0.894 r  led_counter_reg[0]/Q
                         net (fo=2, routed)           0.782    -0.112    led_counter[0]
    SLICE_X1Y48                                                       r  led_counter_reg[4]_i_1/CYINIT
    SLICE_X1Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.468 r  led_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.468    led_counter_reg[4]_i_1_n_0
    SLICE_X1Y49                                                       r  led_counter_reg[8]_i_1/CI
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.582 r  led_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.583    led_counter_reg[8]_i_1_n_0
    SLICE_X1Y50                                                       r  led_counter_reg[12]_i_1/CI
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.697 r  led_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.697    led_counter_reg[12]_i_1_n_0
    SLICE_X1Y51                                                       r  led_counter_reg[16]_i_1/CI
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.811 r  led_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.811    led_counter_reg[16]_i_1_n_0
    SLICE_X1Y52                                                       r  led_counter_reg[20]_i_1/CI
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.925 r  led_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.925    led_counter_reg[20]_i_1_n_0
    SLICE_X1Y53                                                       r  led_counter_reg[24]_i_1/CI
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.039 r  led_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.039    led_counter_reg[24]_i_1_n_0
    SLICE_X1Y54                                                       r  led_counter_reg[25]_i_1/CI
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.262 r  led_counter_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.262    p_0_in[25]
    SLICE_X1Y54          FDCE                                         r  led_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.506     8.057    clk_100mhz
    SLICE_X1Y54          FDCE                                         r  led_counter_reg[25]/C
                         clock pessimism              0.458     8.514    
                         clock uncertainty           -0.085     8.429    
    SLICE_X1Y54          FDCE (Setup_fdce_C_D)        0.062     8.491    led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.233ns  (required time - arrival time)
  Source:                 led_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 1.826ns (69.996%)  route 0.783ns (30.004%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 8.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.641    -1.350    clk_100mhz
    SLICE_X0Y48          FDCE                                         r  led_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456    -0.894 r  led_counter_reg[0]/Q
                         net (fo=2, routed)           0.782    -0.112    led_counter[0]
    SLICE_X1Y48                                                       r  led_counter_reg[4]_i_1/CYINIT
    SLICE_X1Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.468 r  led_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.468    led_counter_reg[4]_i_1_n_0
    SLICE_X1Y49                                                       r  led_counter_reg[8]_i_1/CI
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.582 r  led_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.583    led_counter_reg[8]_i_1_n_0
    SLICE_X1Y50                                                       r  led_counter_reg[12]_i_1/CI
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.697 r  led_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.697    led_counter_reg[12]_i_1_n_0
    SLICE_X1Y51                                                       r  led_counter_reg[16]_i_1/CI
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.811 r  led_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.811    led_counter_reg[16]_i_1_n_0
    SLICE_X1Y52                                                       r  led_counter_reg[20]_i_1/CI
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.925 r  led_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.925    led_counter_reg[20]_i_1_n_0
    SLICE_X1Y53                                                       r  led_counter_reg[24]_i_1/CI
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  led_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.259    p_0_in[22]
    SLICE_X1Y53          FDCE                                         r  led_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.506     8.057    clk_100mhz
    SLICE_X1Y53          FDCE                                         r  led_counter_reg[22]/C
                         clock pessimism              0.458     8.514    
                         clock uncertainty           -0.085     8.429    
    SLICE_X1Y53          FDCE (Setup_fdce_C_D)        0.062     8.491    led_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  7.233    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 led_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 1.805ns (69.752%)  route 0.783ns (30.248%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 8.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.641    -1.350    clk_100mhz
    SLICE_X0Y48          FDCE                                         r  led_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456    -0.894 r  led_counter_reg[0]/Q
                         net (fo=2, routed)           0.782    -0.112    led_counter[0]
    SLICE_X1Y48                                                       r  led_counter_reg[4]_i_1/CYINIT
    SLICE_X1Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.468 r  led_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.468    led_counter_reg[4]_i_1_n_0
    SLICE_X1Y49                                                       r  led_counter_reg[8]_i_1/CI
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.582 r  led_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.583    led_counter_reg[8]_i_1_n_0
    SLICE_X1Y50                                                       r  led_counter_reg[12]_i_1/CI
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.697 r  led_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.697    led_counter_reg[12]_i_1_n_0
    SLICE_X1Y51                                                       r  led_counter_reg[16]_i_1/CI
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.811 r  led_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.811    led_counter_reg[16]_i_1_n_0
    SLICE_X1Y52                                                       r  led_counter_reg[20]_i_1/CI
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.925 r  led_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.925    led_counter_reg[20]_i_1_n_0
    SLICE_X1Y53                                                       r  led_counter_reg[24]_i_1/CI
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.238 r  led_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.238    p_0_in[24]
    SLICE_X1Y53          FDCE                                         r  led_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.506     8.057    clk_100mhz
    SLICE_X1Y53          FDCE                                         r  led_counter_reg[24]/C
                         clock pessimism              0.458     8.514    
                         clock uncertainty           -0.085     8.429    
    SLICE_X1Y53          FDCE (Setup_fdce_C_D)        0.062     8.491    led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 led_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 1.731ns (68.862%)  route 0.783ns (31.138%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 8.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.641    -1.350    clk_100mhz
    SLICE_X0Y48          FDCE                                         r  led_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456    -0.894 r  led_counter_reg[0]/Q
                         net (fo=2, routed)           0.782    -0.112    led_counter[0]
    SLICE_X1Y48                                                       r  led_counter_reg[4]_i_1/CYINIT
    SLICE_X1Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.468 r  led_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.468    led_counter_reg[4]_i_1_n_0
    SLICE_X1Y49                                                       r  led_counter_reg[8]_i_1/CI
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.582 r  led_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.583    led_counter_reg[8]_i_1_n_0
    SLICE_X1Y50                                                       r  led_counter_reg[12]_i_1/CI
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.697 r  led_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.697    led_counter_reg[12]_i_1_n_0
    SLICE_X1Y51                                                       r  led_counter_reg[16]_i_1/CI
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.811 r  led_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.811    led_counter_reg[16]_i_1_n_0
    SLICE_X1Y52                                                       r  led_counter_reg[20]_i_1/CI
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.925 r  led_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.925    led_counter_reg[20]_i_1_n_0
    SLICE_X1Y53                                                       r  led_counter_reg[24]_i_1/CI
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.164 r  led_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.164    p_0_in[23]
    SLICE_X1Y53          FDCE                                         r  led_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.506     8.057    clk_100mhz
    SLICE_X1Y53          FDCE                                         r  led_counter_reg[23]/C
                         clock pessimism              0.458     8.514    
                         clock uncertainty           -0.085     8.429    
    SLICE_X1Y53          FDCE (Setup_fdce_C_D)        0.062     8.491    led_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.344ns  (required time - arrival time)
  Source:                 led_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 1.715ns (68.663%)  route 0.783ns (31.337%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 8.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.350ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.641    -1.350    clk_100mhz
    SLICE_X0Y48          FDCE                                         r  led_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDCE (Prop_fdce_C_Q)         0.456    -0.894 r  led_counter_reg[0]/Q
                         net (fo=2, routed)           0.782    -0.112    led_counter[0]
    SLICE_X1Y48                                                       r  led_counter_reg[4]_i_1/CYINIT
    SLICE_X1Y48          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.468 r  led_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.468    led_counter_reg[4]_i_1_n_0
    SLICE_X1Y49                                                       r  led_counter_reg[8]_i_1/CI
    SLICE_X1Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.582 r  led_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.583    led_counter_reg[8]_i_1_n_0
    SLICE_X1Y50                                                       r  led_counter_reg[12]_i_1/CI
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.697 r  led_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.697    led_counter_reg[12]_i_1_n_0
    SLICE_X1Y51                                                       r  led_counter_reg[16]_i_1/CI
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.811 r  led_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.811    led_counter_reg[16]_i_1_n_0
    SLICE_X1Y52                                                       r  led_counter_reg[20]_i_1/CI
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.925 r  led_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.925    led_counter_reg[20]_i_1_n_0
    SLICE_X1Y53                                                       r  led_counter_reg[24]_i_1/CI
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.148 r  led_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.148    p_0_in[21]
    SLICE_X1Y53          FDCE                                         r  led_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.506     8.057    clk_100mhz
    SLICE_X1Y53          FDCE                                         r  led_counter_reg[21]/C
                         clock pessimism              0.458     8.514    
                         clock uncertainty           -0.085     8.429    
    SLICE_X1Y53          FDCE (Setup_fdce_C_D)        0.062     8.491    led_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  7.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 led_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.598    -0.414    clk_100mhz
    SLICE_X1Y49          FDCE                                         r  led_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  led_counter_reg[8]/Q
                         net (fo=1, routed)           0.108    -0.164    led_counter[8]
    SLICE_X1Y49                                                       r  led_counter_reg[8]_i_1/S[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.004 r  led_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.004    led_counter_reg[8]_i_1_n_0
    SLICE_X1Y50                                                       r  led_counter_reg[12]_i_1/CI
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.050 r  led_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.050    p_0_in[9]
    SLICE_X1Y50          FDCE                                         r  led_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    clk_100mhz
    SLICE_X1Y50          FDCE                                         r  led_counter_reg[9]/C
                         clock pessimism              0.661    -0.149    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.105    -0.044    led_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 led_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.598    -0.414    clk_100mhz
    SLICE_X1Y49          FDCE                                         r  led_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  led_counter_reg[8]/Q
                         net (fo=1, routed)           0.108    -0.164    led_counter[8]
    SLICE_X1Y49                                                       r  led_counter_reg[8]_i_1/S[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.004 r  led_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.004    led_counter_reg[8]_i_1_n_0
    SLICE_X1Y50                                                       r  led_counter_reg[12]_i_1/CI
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.061 r  led_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.061    p_0_in[11]
    SLICE_X1Y50          FDCE                                         r  led_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    clk_100mhz
    SLICE_X1Y50          FDCE                                         r  led_counter_reg[11]/C
                         clock pessimism              0.661    -0.149    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.105    -0.044    led_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 led_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.598    -0.414    clk_100mhz
    SLICE_X1Y49          FDCE                                         r  led_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  led_counter_reg[8]/Q
                         net (fo=1, routed)           0.108    -0.164    led_counter[8]
    SLICE_X1Y49                                                       r  led_counter_reg[8]_i_1/S[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.004 r  led_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.004    led_counter_reg[8]_i_1_n_0
    SLICE_X1Y50                                                       r  led_counter_reg[12]_i_1/CI
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.086 r  led_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.086    p_0_in[10]
    SLICE_X1Y50          FDCE                                         r  led_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    clk_100mhz
    SLICE_X1Y50          FDCE                                         r  led_counter_reg[10]/C
                         clock pessimism              0.661    -0.149    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.105    -0.044    led_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 led_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.598    -0.414    clk_100mhz
    SLICE_X1Y49          FDCE                                         r  led_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  led_counter_reg[8]/Q
                         net (fo=1, routed)           0.108    -0.164    led_counter[8]
    SLICE_X1Y49                                                       r  led_counter_reg[8]_i_1/S[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.004 r  led_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.004    led_counter_reg[8]_i_1_n_0
    SLICE_X1Y50                                                       r  led_counter_reg[12]_i_1/CI
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.086 r  led_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.086    p_0_in[12]
    SLICE_X1Y50          FDCE                                         r  led_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    clk_100mhz
    SLICE_X1Y50          FDCE                                         r  led_counter_reg[12]/C
                         clock pessimism              0.661    -0.149    
    SLICE_X1Y50          FDCE (Hold_fdce_C_D)         0.105    -0.044    led_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reset_sync/sync_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.592    -0.420    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.279 r  u_reset_sync/sync_ff1_reg/Q
                         net (fo=1, routed)           0.065    -0.213    u_reset_sync/sync_ff1
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
                         clock pessimism              0.390    -0.420    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.075    -0.345    u_reset_sync/sync_ff2_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 led_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.598    -0.414    clk_100mhz
    SLICE_X1Y49          FDCE                                         r  led_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  led_counter_reg[8]/Q
                         net (fo=1, routed)           0.108    -0.164    led_counter[8]
    SLICE_X1Y49                                                       r  led_counter_reg[8]_i_1/S[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.004 r  led_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.004    led_counter_reg[8]_i_1_n_0
    SLICE_X1Y50                                                       r  led_counter_reg[12]_i_1/CI
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.035 r  led_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.035    led_counter_reg[12]_i_1_n_0
    SLICE_X1Y51                                                       r  led_counter_reg[16]_i_1/CI
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.089 r  led_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.089    p_0_in[13]
    SLICE_X1Y51          FDCE                                         r  led_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    clk_100mhz
    SLICE_X1Y51          FDCE                                         r  led_counter_reg[13]/C
                         clock pessimism              0.661    -0.149    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.105    -0.044    led_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 led_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.598    -0.414    clk_100mhz
    SLICE_X1Y49          FDCE                                         r  led_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  led_counter_reg[8]/Q
                         net (fo=1, routed)           0.108    -0.164    led_counter[8]
    SLICE_X1Y49                                                       r  led_counter_reg[8]_i_1/S[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.004 r  led_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.004    led_counter_reg[8]_i_1_n_0
    SLICE_X1Y50                                                       r  led_counter_reg[12]_i_1/CI
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.035 r  led_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.035    led_counter_reg[12]_i_1_n_0
    SLICE_X1Y51                                                       r  led_counter_reg[16]_i_1/CI
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.100 r  led_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.100    p_0_in[15]
    SLICE_X1Y51          FDCE                                         r  led_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    clk_100mhz
    SLICE_X1Y51          FDCE                                         r  led_counter_reg[15]/C
                         clock pessimism              0.661    -0.149    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.105    -0.044    led_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_afe2256_spi/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_spi/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.592    -0.420    u_afe2256_spi/CLK
    SLICE_X2Y51          FDPE                                         r  u_afe2256_spi/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDPE (Prop_fdpe_C_Q)         0.164    -0.256 r  u_afe2256_spi/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.200    u_afe2256_spi/FSM_onehot_state_reg_n_0_[0]
    SLICE_X2Y51          FDCE                                         r  u_afe2256_spi/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    u_afe2256_spi/CLK
    SLICE_X2Y51          FDCE                                         r  u_afe2256_spi/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.390    -0.420    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.060    -0.360    u_afe2256_spi/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 led_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.598    -0.414    clk_100mhz
    SLICE_X1Y49          FDCE                                         r  led_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  led_counter_reg[8]/Q
                         net (fo=1, routed)           0.108    -0.164    led_counter[8]
    SLICE_X1Y49                                                       r  led_counter_reg[8]_i_1/S[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.004 r  led_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.004    led_counter_reg[8]_i_1_n_0
    SLICE_X1Y50                                                       r  led_counter_reg[12]_i_1/CI
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.035 r  led_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.035    led_counter_reg[12]_i_1_n_0
    SLICE_X1Y51                                                       r  led_counter_reg[16]_i_1/CI
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.125 r  led_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.125    p_0_in[14]
    SLICE_X1Y51          FDCE                                         r  led_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    clk_100mhz
    SLICE_X1Y51          FDCE                                         r  led_counter_reg[14]/C
                         clock pessimism              0.661    -0.149    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.105    -0.044    led_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 led_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.598    -0.414    clk_100mhz
    SLICE_X1Y49          FDCE                                         r  led_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.273 r  led_counter_reg[8]/Q
                         net (fo=1, routed)           0.108    -0.164    led_counter[8]
    SLICE_X1Y49                                                       r  led_counter_reg[8]_i_1/S[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.004 r  led_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.004    led_counter_reg[8]_i_1_n_0
    SLICE_X1Y50                                                       r  led_counter_reg[12]_i_1/CI
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.035 r  led_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.035    led_counter_reg[12]_i_1_n_0
    SLICE_X1Y51                                                       r  led_counter_reg[16]_i_1/CI
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.125 r  led_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.125    p_0_in[16]
    SLICE_X1Y51          FDCE                                         r  led_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    clk_100mhz
    SLICE_X1Y51          FDCE                                         r  led_counter_reg[16]/C
                         clock pessimism              0.661    -0.149    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.105    -0.044    led_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_ctrl_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   u_clk_ctrl/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y48      led_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y50      led_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y50      led_counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y50      led_counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y51      led_counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y51      led_counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y51      led_counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y51      led_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48      led_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48      led_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y50      led_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y50      led_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y50      led_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y50      led_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y50      led_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y50      led_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y51      led_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y51      led_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48      led_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y48      led_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y50      led_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y50      led_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y50      led_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y50      led_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y50      led_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y50      led_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y51      led_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y51      led_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_ctrl_1
  To Clock:  clk_out3_clk_ctrl_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_ctrl_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   u_clk_ctrl/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_ctrl_1
  To Clock:  clkfbout_clk_ctrl_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_ctrl_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_ctrl/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   u_clk_ctrl/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_ctrl/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_ctrl/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_clk_ctrl/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_ctrl/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  clk_out1_clk_ctrl_1

Setup :            0  Failing Endpoints,  Worst Slack        7.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.718ns (32.757%)  route 1.474ns (67.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 8.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.419    -0.947 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.162    -0.786    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.299    -0.487 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          1.312     0.826    lvds_channel[0].deser_inst/RST0
    SLICE_X1Y54          FDCE                                         f  led_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.506     8.057    clk_100mhz
    SLICE_X1Y54          FDCE                                         r  led_counter_reg[25]/C
                         clock pessimism              0.551     8.608    
                         clock uncertainty           -0.085     8.523    
    SLICE_X1Y54          FDCE (Recov_fdce_C_CLR)     -0.405     8.118    led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.718ns (34.965%)  route 1.335ns (65.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 8.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.419    -0.947 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.162    -0.786    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.299    -0.487 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          1.174     0.687    lvds_channel[0].deser_inst/RST0
    SLICE_X1Y53          FDCE                                         f  led_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.506     8.057    clk_100mhz
    SLICE_X1Y53          FDCE                                         r  led_counter_reg[21]/C
                         clock pessimism              0.551     8.608    
                         clock uncertainty           -0.085     8.523    
    SLICE_X1Y53          FDCE (Recov_fdce_C_CLR)     -0.405     8.118    led_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.718ns (34.965%)  route 1.335ns (65.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 8.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.419    -0.947 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.162    -0.786    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.299    -0.487 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          1.174     0.687    lvds_channel[0].deser_inst/RST0
    SLICE_X1Y53          FDCE                                         f  led_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.506     8.057    clk_100mhz
    SLICE_X1Y53          FDCE                                         r  led_counter_reg[22]/C
                         clock pessimism              0.551     8.608    
                         clock uncertainty           -0.085     8.523    
    SLICE_X1Y53          FDCE (Recov_fdce_C_CLR)     -0.405     8.118    led_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.718ns (34.965%)  route 1.335ns (65.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 8.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.419    -0.947 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.162    -0.786    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.299    -0.487 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          1.174     0.687    lvds_channel[0].deser_inst/RST0
    SLICE_X1Y53          FDCE                                         f  led_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.506     8.057    clk_100mhz
    SLICE_X1Y53          FDCE                                         r  led_counter_reg[23]/C
                         clock pessimism              0.551     8.608    
                         clock uncertainty           -0.085     8.523    
    SLICE_X1Y53          FDCE (Recov_fdce_C_CLR)     -0.405     8.118    led_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.718ns (34.965%)  route 1.335ns (65.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 8.057 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.419    -0.947 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.162    -0.786    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.299    -0.487 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          1.174     0.687    lvds_channel[0].deser_inst/RST0
    SLICE_X1Y53          FDCE                                         f  led_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.506     8.057    clk_100mhz
    SLICE_X1Y53          FDCE                                         r  led_counter_reg[24]/C
                         clock pessimism              0.551     8.608    
                         clock uncertainty           -0.085     8.523    
    SLICE_X1Y53          FDCE (Recov_fdce_C_CLR)     -0.405     8.118    led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_spi/clk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.718ns (35.339%)  route 1.314ns (64.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 8.056 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.419    -0.947 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.162    -0.786    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.299    -0.487 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          1.152     0.665    u_afe2256_spi/RST0
    SLICE_X4Y51          FDCE                                         f  u_afe2256_spi/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.505     8.056    u_afe2256_spi/CLK
    SLICE_X4Y51          FDCE                                         r  u_afe2256_spi/clk_cnt_reg[1]/C
                         clock pessimism              0.537     8.593    
                         clock uncertainty           -0.085     8.508    
    SLICE_X4Y51          FDCE (Recov_fdce_C_CLR)     -0.405     8.103    u_afe2256_spi/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_spi/clk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.718ns (35.339%)  route 1.314ns (64.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.944ns = ( 8.056 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.419    -0.947 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.162    -0.786    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.299    -0.487 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          1.152     0.665    u_afe2256_spi/RST0
    SLICE_X4Y51          FDCE                                         f  u_afe2256_spi/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.505     8.056    u_afe2256_spi/CLK
    SLICE_X4Y51          FDCE                                         r  u_afe2256_spi/clk_cnt_reg[2]/C
                         clock pessimism              0.537     8.593    
                         clock uncertainty           -0.085     8.508    
    SLICE_X4Y51          FDCE (Recov_fdce_C_CLR)     -0.405     8.103    u_afe2256_spi/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.103    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.718ns (38.785%)  route 1.133ns (61.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 8.074 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.419    -0.947 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.162    -0.786    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.299    -0.487 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          0.971     0.485    lvds_channel[0].deser_inst/RST0
    SLICE_X1Y49          FDCE                                         f  led_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.523     8.074    clk_100mhz
    SLICE_X1Y49          FDCE                                         r  led_counter_reg[5]/C
                         clock pessimism              0.458     8.532    
                         clock uncertainty           -0.085     8.447    
    SLICE_X1Y49          FDCE (Recov_fdce_C_CLR)     -0.405     8.042    led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  7.557    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.718ns (38.785%)  route 1.133ns (61.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 8.074 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.419    -0.947 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.162    -0.786    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.299    -0.487 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          0.971     0.485    lvds_channel[0].deser_inst/RST0
    SLICE_X1Y49          FDCE                                         f  led_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.523     8.074    clk_100mhz
    SLICE_X1Y49          FDCE                                         r  led_counter_reg[6]/C
                         clock pessimism              0.458     8.532    
                         clock uncertainty           -0.085     8.447    
    SLICE_X1Y49          FDCE (Recov_fdce_C_CLR)     -0.405     8.042    led_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  7.557    

Slack (MET) :             7.557ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.718ns (38.785%)  route 1.133ns (61.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 8.074 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.625    -1.366    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.419    -0.947 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.162    -0.786    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.299    -0.487 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          0.971     0.485    lvds_channel[0].deser_inst/RST0
    SLICE_X1Y49          FDCE                                         f  led_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     4.879 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.460    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.551 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.523     8.074    clk_100mhz
    SLICE_X1Y49          FDCE                                         r  led_counter_reg[7]/C
                         clock pessimism              0.458     8.532    
                         clock uncertainty           -0.085     8.447    
    SLICE_X1Y49          FDCE (Recov_fdce_C_CLR)     -0.405     8.042    led_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  7.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_spi/sen_n_int_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (52.997%)  route 0.201ns (47.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.592    -0.420    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.128    -0.292 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.061    -0.231    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.099    -0.132 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          0.141     0.009    u_afe2256_spi/RST0
    SLICE_X2Y50          FDPE                                         f  u_afe2256_spi/sen_n_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    u_afe2256_spi/CLK
    SLICE_X2Y50          FDPE                                         r  u_afe2256_spi/sen_n_int_reg/C
                         clock pessimism              0.406    -0.404    
    SLICE_X2Y50          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.475    u_afe2256_spi/sen_n_int_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.227ns (31.980%)  route 0.483ns (68.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.592    -0.420    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.128    -0.292 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.061    -0.231    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.099    -0.132 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          0.422     0.290    lvds_channel[0].deser_inst/RST0
    SLICE_X1Y48          FDCE                                         f  led_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.869    -0.804    clk_100mhz
    SLICE_X1Y48          FDCE                                         r  led_counter_reg[1]/C
                         clock pessimism              0.661    -0.143    
    SLICE_X1Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.235    led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.227ns (31.980%)  route 0.483ns (68.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.592    -0.420    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.128    -0.292 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.061    -0.231    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.099    -0.132 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          0.422     0.290    lvds_channel[0].deser_inst/RST0
    SLICE_X1Y48          FDCE                                         f  led_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.869    -0.804    clk_100mhz
    SLICE_X1Y48          FDCE                                         r  led_counter_reg[2]/C
                         clock pessimism              0.661    -0.143    
    SLICE_X1Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.235    led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.227ns (31.980%)  route 0.483ns (68.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.592    -0.420    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.128    -0.292 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.061    -0.231    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.099    -0.132 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          0.422     0.290    lvds_channel[0].deser_inst/RST0
    SLICE_X1Y48          FDCE                                         f  led_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.869    -0.804    clk_100mhz
    SLICE_X1Y48          FDCE                                         r  led_counter_reg[3]/C
                         clock pessimism              0.661    -0.143    
    SLICE_X1Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.235    led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.227ns (31.980%)  route 0.483ns (68.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.592    -0.420    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.128    -0.292 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.061    -0.231    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.099    -0.132 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          0.422     0.290    lvds_channel[0].deser_inst/RST0
    SLICE_X1Y48          FDCE                                         f  led_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.869    -0.804    clk_100mhz
    SLICE_X1Y48          FDCE                                         r  led_counter_reg[4]/C
                         clock pessimism              0.661    -0.143    
    SLICE_X1Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.235    led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.227ns (31.785%)  route 0.487ns (68.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.592    -0.420    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.128    -0.292 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.061    -0.231    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.099    -0.132 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          0.426     0.295    lvds_channel[0].deser_inst/RST0
    SLICE_X0Y48          FDCE                                         f  led_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.869    -0.804    clk_100mhz
    SLICE_X0Y48          FDCE                                         r  led_counter_reg[0]/C
                         clock pessimism              0.661    -0.143    
    SLICE_X0Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.235    led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_spi/spi_sen_n_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.227ns (31.785%)  route 0.487ns (68.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.592    -0.420    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.128    -0.292 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.061    -0.231    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.099    -0.132 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          0.426     0.295    u_afe2256_spi/RST0
    SLICE_X0Y48          FDPE                                         f  u_afe2256_spi/spi_sen_n_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.869    -0.804    u_afe2256_spi/CLK
    SLICE_X0Y48          FDPE                                         r  u_afe2256_spi/spi_sen_n_reg[0]/C
                         clock pessimism              0.661    -0.143    
    SLICE_X0Y48          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.238    u_afe2256_spi/spi_sen_n_reg[0]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_spi/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.227ns (46.407%)  route 0.262ns (53.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.592    -0.420    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.128    -0.292 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.061    -0.231    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.099    -0.132 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          0.201     0.070    u_afe2256_spi/RST0
    SLICE_X2Y51          FDCE                                         f  u_afe2256_spi/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    u_afe2256_spi/CLK
    SLICE_X2Y51          FDCE                                         r  u_afe2256_spi/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.406    -0.404    
    SLICE_X2Y51          FDCE (Remov_fdce_C_CLR)     -0.067    -0.471    u_afe2256_spi/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_spi/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.227ns (46.407%)  route 0.262ns (53.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.592    -0.420    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.128    -0.292 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.061    -0.231    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.099    -0.132 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          0.201     0.070    u_afe2256_spi/RST0
    SLICE_X2Y51          FDCE                                         f  u_afe2256_spi/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    u_afe2256_spi/CLK
    SLICE_X2Y51          FDCE                                         r  u_afe2256_spi/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.406    -0.404    
    SLICE_X2Y51          FDCE (Remov_fdce_C_CLR)     -0.067    -0.471    u_afe2256_spi/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_spi/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.227ns (46.407%)  route 0.262ns (53.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.592    -0.420    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDCE (Prop_fdce_C_Q)         0.128    -0.292 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, routed)           0.061    -0.231    u_reset_sync/sync_ff2
    SLICE_X0Y50                                                       r  u_reset_sync/iserdes_dout_i_2/I0
    SLICE_X0Y50          LUT1 (Prop_lut1_I0_O)        0.099    -0.132 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=44, routed)          0.201     0.070    u_afe2256_spi/RST0
    SLICE_X2Y51          FDCE                                         f  u_afe2256_spi/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    u_afe2256_spi/CLK
    SLICE_X2Y51          FDCE                                         r  u_afe2256_spi/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.406    -0.404    
    SLICE_X2Y51          FDCE (Remov_fdce_C_CLR)     -0.067    -0.471    u_afe2256_spi/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.540    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_ctrl_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nRST
                            (input port)
  Destination:            u_reset_sync/sync_ff1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.738ns  (logic 1.472ns (39.385%)  route 2.266ns (60.615%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  nRST (IN)
                         net (fo=0)                   0.000     0.000    nRST
    T20                                                               r  nRST_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         1.348     1.348 r  nRST_IBUF_inst/O
                         net (fo=2, routed)           1.632     2.980    u_reset_sync/resetn
    SLICE_X0Y50                                                       r  u_reset_sync/sync_ff1_i_1/I0
    SLICE_X0Y50          LUT2 (Prop_lut2_I0_O)        0.124     3.104 f  u_reset_sync/sync_ff1_i_1/O
                         net (fo=2, routed)           0.634     3.738    u_reset_sync/sync_ff1_i_1_n_0
    SLICE_X0Y50          FDCE                                         f  u_reset_sync/sync_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -5.121 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.540    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.449 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.507    -1.942    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff1_reg/C

Slack:                    inf
  Source:                 nRST
                            (input port)
  Destination:            u_reset_sync/sync_ff2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.738ns  (logic 1.472ns (39.385%)  route 2.266ns (60.615%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  nRST (IN)
                         net (fo=0)                   0.000     0.000    nRST
    T20                                                               r  nRST_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         1.348     1.348 r  nRST_IBUF_inst/O
                         net (fo=2, routed)           1.632     2.980    u_reset_sync/resetn
    SLICE_X0Y50                                                       r  u_reset_sync/sync_ff1_i_1/I0
    SLICE_X0Y50          LUT2 (Prop_lut2_I0_O)        0.124     3.104 f  u_reset_sync/sync_ff1_i_1/O
                         net (fo=2, routed)           0.634     3.738    u_reset_sync/sync_ff1_i_1_n_0
    SLICE_X0Y50          FDCE                                         f  u_reset_sync/sync_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -5.121 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.540    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.449 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.507    -1.942    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nRST
                            (input port)
  Destination:            u_reset_sync/sync_ff1_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.470ns (35.130%)  route 0.868ns (64.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  nRST (IN)
                         net (fo=0)                   0.000     0.000    nRST
    T20                                                               r  nRST_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  nRST_IBUF_inst/O
                         net (fo=2, routed)           0.639     1.064    u_reset_sync/resetn
    SLICE_X0Y50                                                       r  u_reset_sync/sync_ff1_i_1/I0
    SLICE_X0Y50          LUT2 (Prop_lut2_I0_O)        0.045     1.109 f  u_reset_sync/sync_ff1_i_1/O
                         net (fo=2, routed)           0.229     1.338    u_reset_sync/sync_ff1_i_1_n_0
    SLICE_X0Y50          FDCE                                         f  u_reset_sync/sync_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff1_reg/C

Slack:                    inf
  Source:                 nRST
                            (input port)
  Destination:            u_reset_sync/sync_ff2_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.470ns (35.130%)  route 0.868ns (64.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  nRST (IN)
                         net (fo=0)                   0.000     0.000    nRST
    T20                                                               r  nRST_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  nRST_IBUF_inst/O
                         net (fo=2, routed)           0.639     1.064    u_reset_sync/resetn
    SLICE_X0Y50                                                       r  u_reset_sync/sync_ff1_i_1/I0
    SLICE_X0Y50          LUT2 (Prop_lut2_I0_O)        0.045     1.109 f  u_reset_sync/sync_ff1_i_1/O
                         net (fo=2, routed)           0.229     1.338    u_reset_sync/sync_ff1_i_1_n_0
    SLICE_X0Y50          FDCE                                         f  u_reset_sync/sync_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STATE_LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.141ns  (logic 3.348ns (54.515%)  route 2.793ns (45.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.624    -1.367    clk_100mhz
    SLICE_X1Y54          FDCE                                         r  led_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.456    -0.911 r  led_counter_reg[25]/Q
                         net (fo=2, routed)           2.793     1.882    STATE_LED1_OBUF
    J16                                                               r  STATE_LED1_OBUF_inst/I
    J16                  OBUF (Prop_obuf_I_O)         2.892     4.773 r  STATE_LED1_OBUF_inst/O
                         net (fo=0)                   0.000     4.773    STATE_LED1
    J16                                                               r  STATE_LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_afe2256_spi/spi_sen_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROIC_SPI_SEN_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.835ns  (logic 3.553ns (60.897%)  route 2.282ns (39.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.749 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.087    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.991 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.641    -1.350    u_afe2256_spi/CLK
    SLICE_X0Y48          FDPE                                         r  u_afe2256_spi/spi_sen_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDPE (Prop_fdpe_C_Q)         0.419    -0.931 r  u_afe2256_spi/spi_sen_n_reg[0]/Q
                         net (fo=1, routed)           2.282     1.351    ROIC_SPI_SEN_N_OBUF
    Y22                                                               r  ROIC_SPI_SEN_N_OBUF_inst/I
    Y22                  OBUF (Prop_obuf_I_O)         3.134     4.485 r  ROIC_SPI_SEN_N_OBUF_inst/O
                         net (fo=0)                   0.000     4.485    ROIC_SPI_SEN_N
    Y22                                                               r  ROIC_SPI_SEN_N (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_afe2256_spi/spi_sen_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ROIC_SPI_SEN_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.405ns (70.224%)  route 0.596ns (29.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.598    -0.414    u_afe2256_spi/CLK
    SLICE_X0Y48          FDPE                                         r  u_afe2256_spi/spi_sen_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDPE (Prop_fdpe_C_Q)         0.128    -0.286 r  u_afe2256_spi/spi_sen_n_reg[0]/Q
                         net (fo=1, routed)           0.596     0.310    ROIC_SPI_SEN_N_OBUF
    Y22                                                               r  ROIC_SPI_SEN_N_OBUF_inst/I
    Y22                  OBUF (Prop_obuf_I_O)         1.277     1.587 r  ROIC_SPI_SEN_N_OBUF_inst/O
                         net (fo=0)                   0.000     1.587    ROIC_SPI_SEN_N
    Y22                                                               r  ROIC_SPI_SEN_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STATE_LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.297ns (62.925%)  route 0.764ns (37.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.591    -0.421    clk_100mhz
    SLICE_X1Y54          FDCE                                         r  led_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.141    -0.280 r  led_counter_reg[25]/Q
                         net (fo=2, routed)           0.764     0.484    STATE_LED1_OBUF
    J16                                                               r  STATE_LED1_OBUF_inst/I
    J16                  OBUF (Prop_obuf_I_O)         1.156     1.640 r  STATE_LED1_OBUF_inst/O
                         net (fo=0)                   0.000     1.640    STATE_LED1
    J16                                                               r  STATE_LED1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_ctrl_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_ctrl_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROIC_MCLK0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.756ns  (logic 2.982ns (38.453%)  route 4.774ns (61.547%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_ctrl_1 fall edge)
                                                     20.000    20.000 f  
    L3                                                0.000    20.000 f  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    20.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                f  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965    20.965 f  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233    22.198    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   f  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    15.251 f  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    16.913    u_clk_ctrl/inst/clk_out3_clk_ctrl
    BUFGCTRL_X0Y16                                                    f  u_clk_ctrl/inst/clkout3_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.009 f  u_clk_ctrl/inst/clkout3_buf/O
                         net (fo=1, routed)           3.112    20.121    ROIC_MCLK0_OBUF
    F15                                                               f  ROIC_MCLK0_OBUF_inst/I
    F15                  OBUF (Prop_obuf_I_O)         2.886    23.007 f  ROIC_MCLK0_OBUF_inst/O
                         net (fo=0)                   0.000    23.007    ROIC_MCLK0
    F15                                                               f  ROIC_MCLK0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_ctrl_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ROIC_MCLK0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.491ns  (logic 1.177ns (47.228%)  route 1.315ns (52.772%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.832    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.523 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.037    u_clk_ctrl/inst/clk_out3_clk_ctrl
    BUFGCTRL_X0Y16                                                    r  u_clk_ctrl/inst/clkout3_buf/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.011 r  u_clk_ctrl/inst/clkout3_buf/O
                         net (fo=1, routed)           0.829    -0.182    ROIC_MCLK0_OBUF
    F15                                                               r  ROIC_MCLK0_OBUF_inst/I
    F15                  OBUF (Prop_obuf_I_O)         1.151     0.968 r  ROIC_MCLK0_OBUF_inst/O
                         net (fo=0)                   0.000     0.968    ROIC_MCLK0
    F15                                                               r  ROIC_MCLK0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_ctrl_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_ctrl/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_ctrl_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_ctrl/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_ctrl_1 fall edge)
                                                     10.000    10.000 f  
    L3                                                0.000    10.000 f  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                f  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427    10.427 f  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480    10.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   f  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     7.769 f  u_clk_ctrl/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.299    u_clk_ctrl/inst/clkfbout_clk_ctrl
    BUFGCTRL_X0Y18                                                    f  u_clk_ctrl/inst/clkf_buf/I
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.328 f  u_clk_ctrl/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     9.140    u_clk_ctrl/inst/clkfbout_buf_clk_ctrl
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  u_clk_ctrl/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_ctrl/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_ctrl_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_ctrl/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -5.121 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.540    u_clk_ctrl/inst/clkfbout_clk_ctrl
    BUFGCTRL_X0Y18                                                    r  u_clk_ctrl/inst/clkf_buf/I
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.449 r  u_clk_ctrl/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -2.005    u_clk_ctrl/inst/clkfbout_buf_clk_ctrl
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_ctrl_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_ctrl/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_reset_sync/sync_ff1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.709ns  (logic 0.124ns (3.343%)  route 3.585ns (96.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  u_clk_ctrl/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.951     2.951    u_reset_sync/locked
    SLICE_X0Y50                                                       r  u_reset_sync/sync_ff1_i_1/I1
    SLICE_X0Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.075 f  u_reset_sync/sync_ff1_i_1/O
                         net (fo=2, routed)           0.634     3.709    u_reset_sync/sync_ff1_i_1_n_0
    SLICE_X0Y50          FDCE                                         f  u_reset_sync/sync_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -5.121 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.540    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.449 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.507    -1.942    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff1_reg/C

Slack:                    inf
  Source:                 u_clk_ctrl/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_reset_sync/sync_ff2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.709ns  (logic 0.124ns (3.343%)  route 3.585ns (96.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  u_clk_ctrl/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.951     2.951    u_reset_sync/locked
    SLICE_X0Y50                                                       r  u_reset_sync/sync_ff1_i_1/I1
    SLICE_X0Y50          LUT2 (Prop_lut2_I1_O)        0.124     3.075 f  u_reset_sync/sync_ff1_i_1/O
                         net (fo=2, routed)           0.634     3.709    u_reset_sync/sync_ff1_i_1_n_0
    SLICE_X0Y50          FDCE                                         f  u_reset_sync/sync_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     2.083    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -5.121 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.540    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.449 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          1.507    -1.942    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_ctrl/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_reset_sync/sync_ff1_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.045ns (2.795%)  route 1.565ns (97.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  u_clk_ctrl/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.336     1.336    u_reset_sync/locked
    SLICE_X0Y50                                                       r  u_reset_sync/sync_ff1_i_1/I1
    SLICE_X0Y50          LUT2 (Prop_lut2_I1_O)        0.045     1.381 f  u_reset_sync/sync_ff1_i_1/O
                         net (fo=2, routed)           0.229     1.610    u_reset_sync/sync_ff1_i_1_n_0
    SLICE_X0Y50          FDCE                                         f  u_reset_sync/sync_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff1_reg/C

Slack:                    inf
  Source:                 u_clk_ctrl/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            u_reset_sync/sync_ff2_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.610ns  (logic 0.045ns (2.795%)  route 1.565ns (97.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  u_clk_ctrl/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           1.336     1.336    u_reset_sync/locked
    SLICE_X0Y50                                                       r  u_reset_sync/sync_ff1_i_1/I1
    SLICE_X0Y50          LUT2 (Prop_lut2_I1_O)        0.045     1.381 f  u_reset_sync/sync_ff1_i_1/O
                         net (fo=2, routed)           0.229     1.610    u_reset_sync/sync_ff1_i_1_n_0
    SLICE_X0Y50          FDCE                                         f  u_reset_sync/sync_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                                                                r  u_clk_ctrl/inst/clkin1_ibufgds/I
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.907    u_clk_ctrl/inst/clk_in1_clk_ctrl
    MMCME2_ADV_X1Y1                                                   r  u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.231 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.701    u_clk_ctrl/inst/clk_out1_clk_ctrl
    BUFGCTRL_X0Y17                                                    r  u_clk_ctrl/inst/clkout1_buf/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.672 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=46, routed)          0.863    -0.810    u_reset_sync/CLK
    SLICE_X0Y50          FDCE                                         r  u_reset_sync/sync_ff2_reg/C





