Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 25 20:07:39 2021
| Host         : DESKTOP-0D12F5R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.764    -1562.438                   1516                 7050        0.099        0.000                      0                 7050        3.750        0.000                       0                  1228  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.764    -1562.438                   1516                 7050        0.099        0.000                      0                 7050        3.750        0.000                       0                  1228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         1516  Failing Endpoints,  Worst Slack       -2.764ns,  Total Violation    -1562.438ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.764ns  (required time - arrival time)
  Source:                 proc_uut/reg_file_reg[30][12]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/exec/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        7.734ns  (logic 3.148ns (40.703%)  route 4.586ns (59.297%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.823ns = ( 10.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.940     8.398    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.522 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     9.102    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.198 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.625    10.823    proc_uut/active_clk_BUFG
    SLICE_X59Y95         FDRE                                         r  proc_uut/reg_file_reg[30][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.459    11.282 r  proc_uut/reg_file_reg[30][12]/Q
                         net (fo=3, routed)           0.970    12.252    proc_uut/decode/reg_file_reg[30][12]
    SLICE_X60Y95         LUT6 (Prop_lut6_I1_O)        0.124    12.376 r  proc_uut/decode/result[12]_i_28/O
                         net (fo=1, routed)           0.000    12.376    proc_uut/decode/result[12]_i_28_n_1
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    12.590 r  proc_uut/decode/result_reg[12]_i_23/O
                         net (fo=5, routed)           0.458    13.048    proc_uut/decode/result_reg[12]_i_23_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.297    13.345 r  proc_uut/decode/result[12]_i_18/O
                         net (fo=40, routed)          1.456    14.801    proc_uut/decode/exec/rs1_val_new[12]
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    14.925 f  proc_uut/decode/branch_i_19/O
                         net (fo=2, routed)           0.824    15.748    proc_uut/decode/branch_i_19_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    15.872 r  proc_uut/decode/pc[0]_i_8/O
                         net (fo=32, routed)          0.584    16.456    proc_uut/decode/exec/data1
    SLICE_X53Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.580 r  proc_uut/decode/pc[1]_i_14/O
                         net (fo=1, routed)           0.295    16.875    proc_uut/exec/pc_reg[4]_9
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.124    16.999 r  proc_uut/exec/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    16.999    proc_uut/exec/pc[1]_i_4_n_1
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.532 r  proc_uut/exec/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.532    proc_uut/exec/pc_reg[1]_i_1_n_1
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.649 r  proc_uut/exec/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.649    proc_uut/exec/pc_reg[5]_i_1_n_1
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.766 r  proc_uut/exec/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.766    proc_uut/exec/pc_reg[9]_i_1_n_1
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.883 r  proc_uut/exec/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.883    proc_uut/exec/pc_reg[13]_i_1_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.000 r  proc_uut/exec/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.000    proc_uut/exec/pc_reg[17]_i_1_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.117 r  proc_uut/exec/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.117    proc_uut/exec/pc_reg[21]_i_1_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.234 r  proc_uut/exec/pc_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.234    proc_uut/exec/pc_reg[25]_i_1_n_1
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.557 r  proc_uut/exec/pc_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.557    proc_uut/exec/pc_reg[29]_i_1_n_7
    SLICE_X50Y97         FDRE                                         r  proc_uut/exec/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.648    13.036    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.136 r  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521    13.657    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.748 r  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.443    15.191    proc_uut/exec/active_clk_BUFG
    SLICE_X50Y97         FDRE                                         r  proc_uut/exec/pc_reg[30]/C
                         clock pessimism              0.529    15.719    
                         clock uncertainty           -0.035    15.684    
    SLICE_X50Y97         FDRE (Setup_fdre_C_D)        0.109    15.793    proc_uut/exec/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         15.793    
                         arrival time                         -18.557    
  -------------------------------------------------------------------
                         slack                                 -2.764    

Slack (VIOLATED) :        -2.680ns  (required time - arrival time)
  Source:                 proc_uut/reg_file_reg[30][12]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/exec/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        7.650ns  (logic 3.064ns (40.052%)  route 4.586ns (59.948%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.823ns = ( 10.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.940     8.398    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.522 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     9.102    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.198 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.625    10.823    proc_uut/active_clk_BUFG
    SLICE_X59Y95         FDRE                                         r  proc_uut/reg_file_reg[30][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.459    11.282 r  proc_uut/reg_file_reg[30][12]/Q
                         net (fo=3, routed)           0.970    12.252    proc_uut/decode/reg_file_reg[30][12]
    SLICE_X60Y95         LUT6 (Prop_lut6_I1_O)        0.124    12.376 r  proc_uut/decode/result[12]_i_28/O
                         net (fo=1, routed)           0.000    12.376    proc_uut/decode/result[12]_i_28_n_1
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    12.590 r  proc_uut/decode/result_reg[12]_i_23/O
                         net (fo=5, routed)           0.458    13.048    proc_uut/decode/result_reg[12]_i_23_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.297    13.345 r  proc_uut/decode/result[12]_i_18/O
                         net (fo=40, routed)          1.456    14.801    proc_uut/decode/exec/rs1_val_new[12]
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    14.925 f  proc_uut/decode/branch_i_19/O
                         net (fo=2, routed)           0.824    15.748    proc_uut/decode/branch_i_19_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    15.872 r  proc_uut/decode/pc[0]_i_8/O
                         net (fo=32, routed)          0.584    16.456    proc_uut/decode/exec/data1
    SLICE_X53Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.580 r  proc_uut/decode/pc[1]_i_14/O
                         net (fo=1, routed)           0.295    16.875    proc_uut/exec/pc_reg[4]_9
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.124    16.999 r  proc_uut/exec/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    16.999    proc_uut/exec/pc[1]_i_4_n_1
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.532 r  proc_uut/exec/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.532    proc_uut/exec/pc_reg[1]_i_1_n_1
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.649 r  proc_uut/exec/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.649    proc_uut/exec/pc_reg[5]_i_1_n_1
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.766 r  proc_uut/exec/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.766    proc_uut/exec/pc_reg[9]_i_1_n_1
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.883 r  proc_uut/exec/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.883    proc_uut/exec/pc_reg[13]_i_1_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.000 r  proc_uut/exec/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.000    proc_uut/exec/pc_reg[17]_i_1_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.117 r  proc_uut/exec/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.117    proc_uut/exec/pc_reg[21]_i_1_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.234 r  proc_uut/exec/pc_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.234    proc_uut/exec/pc_reg[25]_i_1_n_1
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.473 r  proc_uut/exec/pc_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.473    proc_uut/exec/pc_reg[29]_i_1_n_6
    SLICE_X50Y97         FDRE                                         r  proc_uut/exec/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.648    13.036    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.136 r  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521    13.657    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.748 r  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.443    15.191    proc_uut/exec/active_clk_BUFG
    SLICE_X50Y97         FDRE                                         r  proc_uut/exec/pc_reg[31]/C
                         clock pessimism              0.529    15.719    
                         clock uncertainty           -0.035    15.684    
    SLICE_X50Y97         FDRE (Setup_fdre_C_D)        0.109    15.793    proc_uut/exec/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         15.793    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                 -2.680    

Slack (VIOLATED) :        -2.660ns  (required time - arrival time)
  Source:                 proc_uut/reg_file_reg[30][12]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/exec/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        7.630ns  (logic 3.044ns (39.895%)  route 4.586ns (60.105%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.191 - 10.000 ) 
    Source Clock Delay      (SCD):    5.823ns = ( 10.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.940     8.398    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.522 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     9.102    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.198 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.625    10.823    proc_uut/active_clk_BUFG
    SLICE_X59Y95         FDRE                                         r  proc_uut/reg_file_reg[30][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.459    11.282 r  proc_uut/reg_file_reg[30][12]/Q
                         net (fo=3, routed)           0.970    12.252    proc_uut/decode/reg_file_reg[30][12]
    SLICE_X60Y95         LUT6 (Prop_lut6_I1_O)        0.124    12.376 r  proc_uut/decode/result[12]_i_28/O
                         net (fo=1, routed)           0.000    12.376    proc_uut/decode/result[12]_i_28_n_1
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    12.590 r  proc_uut/decode/result_reg[12]_i_23/O
                         net (fo=5, routed)           0.458    13.048    proc_uut/decode/result_reg[12]_i_23_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.297    13.345 r  proc_uut/decode/result[12]_i_18/O
                         net (fo=40, routed)          1.456    14.801    proc_uut/decode/exec/rs1_val_new[12]
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    14.925 f  proc_uut/decode/branch_i_19/O
                         net (fo=2, routed)           0.824    15.748    proc_uut/decode/branch_i_19_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    15.872 r  proc_uut/decode/pc[0]_i_8/O
                         net (fo=32, routed)          0.584    16.456    proc_uut/decode/exec/data1
    SLICE_X53Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.580 r  proc_uut/decode/pc[1]_i_14/O
                         net (fo=1, routed)           0.295    16.875    proc_uut/exec/pc_reg[4]_9
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.124    16.999 r  proc_uut/exec/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    16.999    proc_uut/exec/pc[1]_i_4_n_1
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.532 r  proc_uut/exec/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.532    proc_uut/exec/pc_reg[1]_i_1_n_1
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.649 r  proc_uut/exec/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.649    proc_uut/exec/pc_reg[5]_i_1_n_1
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.766 r  proc_uut/exec/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.766    proc_uut/exec/pc_reg[9]_i_1_n_1
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.883 r  proc_uut/exec/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.883    proc_uut/exec/pc_reg[13]_i_1_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.000 r  proc_uut/exec/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.000    proc_uut/exec/pc_reg[17]_i_1_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.117 r  proc_uut/exec/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.117    proc_uut/exec/pc_reg[21]_i_1_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.234 r  proc_uut/exec/pc_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.234    proc_uut/exec/pc_reg[25]_i_1_n_1
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.453 r  proc_uut/exec/pc_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.453    proc_uut/exec/pc_reg[29]_i_1_n_8
    SLICE_X50Y97         FDRE                                         r  proc_uut/exec/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.648    13.036    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.136 r  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521    13.657    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.748 r  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.443    15.191    proc_uut/exec/active_clk_BUFG
    SLICE_X50Y97         FDRE                                         r  proc_uut/exec/pc_reg[29]/C
                         clock pessimism              0.529    15.719    
                         clock uncertainty           -0.035    15.684    
    SLICE_X50Y97         FDRE (Setup_fdre_C_D)        0.109    15.793    proc_uut/exec/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         15.793    
                         arrival time                         -18.453    
  -------------------------------------------------------------------
                         slack                                 -2.660    

Slack (VIOLATED) :        -2.648ns  (required time - arrival time)
  Source:                 proc_uut/reg_file_reg[30][12]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/exec/pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        7.617ns  (logic 3.031ns (39.792%)  route 4.586ns (60.208%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 15.190 - 10.000 ) 
    Source Clock Delay      (SCD):    5.823ns = ( 10.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.940     8.398    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.522 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     9.102    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.198 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.625    10.823    proc_uut/active_clk_BUFG
    SLICE_X59Y95         FDRE                                         r  proc_uut/reg_file_reg[30][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.459    11.282 r  proc_uut/reg_file_reg[30][12]/Q
                         net (fo=3, routed)           0.970    12.252    proc_uut/decode/reg_file_reg[30][12]
    SLICE_X60Y95         LUT6 (Prop_lut6_I1_O)        0.124    12.376 r  proc_uut/decode/result[12]_i_28/O
                         net (fo=1, routed)           0.000    12.376    proc_uut/decode/result[12]_i_28_n_1
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    12.590 r  proc_uut/decode/result_reg[12]_i_23/O
                         net (fo=5, routed)           0.458    13.048    proc_uut/decode/result_reg[12]_i_23_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.297    13.345 r  proc_uut/decode/result[12]_i_18/O
                         net (fo=40, routed)          1.456    14.801    proc_uut/decode/exec/rs1_val_new[12]
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    14.925 f  proc_uut/decode/branch_i_19/O
                         net (fo=2, routed)           0.824    15.748    proc_uut/decode/branch_i_19_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    15.872 r  proc_uut/decode/pc[0]_i_8/O
                         net (fo=32, routed)          0.584    16.456    proc_uut/decode/exec/data1
    SLICE_X53Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.580 r  proc_uut/decode/pc[1]_i_14/O
                         net (fo=1, routed)           0.295    16.875    proc_uut/exec/pc_reg[4]_9
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.124    16.999 r  proc_uut/exec/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    16.999    proc_uut/exec/pc[1]_i_4_n_1
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.532 r  proc_uut/exec/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.532    proc_uut/exec/pc_reg[1]_i_1_n_1
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.649 r  proc_uut/exec/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.649    proc_uut/exec/pc_reg[5]_i_1_n_1
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.766 r  proc_uut/exec/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.766    proc_uut/exec/pc_reg[9]_i_1_n_1
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.883 r  proc_uut/exec/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.883    proc_uut/exec/pc_reg[13]_i_1_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.000 r  proc_uut/exec/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.000    proc_uut/exec/pc_reg[17]_i_1_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.117 r  proc_uut/exec/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.117    proc_uut/exec/pc_reg[21]_i_1_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.440 r  proc_uut/exec/pc_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.440    proc_uut/exec/pc_reg[25]_i_1_n_7
    SLICE_X50Y96         FDRE                                         r  proc_uut/exec/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.648    13.036    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.136 r  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521    13.657    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.748 r  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.442    15.190    proc_uut/exec/active_clk_BUFG
    SLICE_X50Y96         FDRE                                         r  proc_uut/exec/pc_reg[26]/C
                         clock pessimism              0.529    15.718    
                         clock uncertainty           -0.035    15.683    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.109    15.792    proc_uut/exec/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         15.792    
                         arrival time                         -18.440    
  -------------------------------------------------------------------
                         slack                                 -2.648    

Slack (VIOLATED) :        -2.640ns  (required time - arrival time)
  Source:                 proc_uut/reg_file_reg[30][12]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/exec/pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        7.609ns  (logic 3.023ns (39.729%)  route 4.586ns (60.271%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 15.190 - 10.000 ) 
    Source Clock Delay      (SCD):    5.823ns = ( 10.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.940     8.398    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.522 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     9.102    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.198 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.625    10.823    proc_uut/active_clk_BUFG
    SLICE_X59Y95         FDRE                                         r  proc_uut/reg_file_reg[30][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.459    11.282 r  proc_uut/reg_file_reg[30][12]/Q
                         net (fo=3, routed)           0.970    12.252    proc_uut/decode/reg_file_reg[30][12]
    SLICE_X60Y95         LUT6 (Prop_lut6_I1_O)        0.124    12.376 r  proc_uut/decode/result[12]_i_28/O
                         net (fo=1, routed)           0.000    12.376    proc_uut/decode/result[12]_i_28_n_1
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    12.590 r  proc_uut/decode/result_reg[12]_i_23/O
                         net (fo=5, routed)           0.458    13.048    proc_uut/decode/result_reg[12]_i_23_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.297    13.345 r  proc_uut/decode/result[12]_i_18/O
                         net (fo=40, routed)          1.456    14.801    proc_uut/decode/exec/rs1_val_new[12]
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    14.925 f  proc_uut/decode/branch_i_19/O
                         net (fo=2, routed)           0.824    15.748    proc_uut/decode/branch_i_19_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    15.872 r  proc_uut/decode/pc[0]_i_8/O
                         net (fo=32, routed)          0.584    16.456    proc_uut/decode/exec/data1
    SLICE_X53Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.580 r  proc_uut/decode/pc[1]_i_14/O
                         net (fo=1, routed)           0.295    16.875    proc_uut/exec/pc_reg[4]_9
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.124    16.999 r  proc_uut/exec/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    16.999    proc_uut/exec/pc[1]_i_4_n_1
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.532 r  proc_uut/exec/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.532    proc_uut/exec/pc_reg[1]_i_1_n_1
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.649 r  proc_uut/exec/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.649    proc_uut/exec/pc_reg[5]_i_1_n_1
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.766 r  proc_uut/exec/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.766    proc_uut/exec/pc_reg[9]_i_1_n_1
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.883 r  proc_uut/exec/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.883    proc_uut/exec/pc_reg[13]_i_1_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.000 r  proc_uut/exec/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.000    proc_uut/exec/pc_reg[17]_i_1_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.117 r  proc_uut/exec/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.117    proc_uut/exec/pc_reg[21]_i_1_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.432 r  proc_uut/exec/pc_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.432    proc_uut/exec/pc_reg[25]_i_1_n_5
    SLICE_X50Y96         FDRE                                         r  proc_uut/exec/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.648    13.036    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.136 r  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521    13.657    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.748 r  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.442    15.190    proc_uut/exec/active_clk_BUFG
    SLICE_X50Y96         FDRE                                         r  proc_uut/exec/pc_reg[28]/C
                         clock pessimism              0.529    15.718    
                         clock uncertainty           -0.035    15.683    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.109    15.792    proc_uut/exec/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         15.792    
                         arrival time                         -18.432    
  -------------------------------------------------------------------
                         slack                                 -2.640    

Slack (VIOLATED) :        -2.591ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/reg_file_reg[3][17]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.850ns  (logic 1.610ns (20.509%)  route 6.240ns (79.491%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 10.360 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.551     5.072    clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  FSM_onehot_state_reg[5]/Q
                         net (fo=17, routed)          0.670     6.198    proc_uut/write_back/Q[4]
    SLICE_X51Y83         LUT5 (Prop_lut5_I2_O)        0.124     6.322 r  proc_uut/write_back/data_memory_reg_0_255_0_0_i_11/O
                         net (fo=62, routed)          0.728     7.051    proc_uut/exec/data_memory_reg_0_255_7_7
    SLICE_X55Y82         LUT3 (Prop_lut3_I1_O)        0.124     7.175 r  proc_uut/exec/data_memory_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         1.715     8.890    proc_uut/write_back/data_memory_reg_512_767_17_17/A0
    SLICE_X56Y72         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.014 r  proc_uut/write_back/data_memory_reg_512_767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.014    proc_uut/write_back/data_memory_reg_512_767_17_17/OD
    SLICE_X56Y72         MUXF7 (Prop_muxf7_I0_O)      0.241     9.255 r  proc_uut/write_back/data_memory_reg_512_767_17_17/F7.B/O
                         net (fo=1, routed)           0.000     9.255    proc_uut/write_back/data_memory_reg_512_767_17_17/O0
    SLICE_X56Y72         MUXF8 (Prop_muxf8_I0_O)      0.098     9.353 r  proc_uut/write_back/data_memory_reg_512_767_17_17/F8/O
                         net (fo=1, routed)           0.827    10.180    proc_uut/write_back/data_memory_reg_512_767_17_17_n_1
    SLICE_X57Y72         LUT6 (Prop_lut6_I1_O)        0.319    10.499 r  proc_uut/write_back/reg_file[31][17]_i_2/O
                         net (fo=2, routed)           1.176    11.675    proc_uut/exec/data_out[17]
    SLICE_X57Y92         LUT3 (Prop_lut3_I0_O)        0.124    11.799 r  proc_uut/exec/reg_file[31][17]_i_1/O
                         net (fo=16, routed)          1.123    12.922    proc_uut/reg_file0_in[17]
    SLICE_X49Y103        FDRE                                         r  proc_uut/reg_file_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.648     8.036    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100     8.136 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     8.657    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.748 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.612    10.360    proc_uut/active_clk_BUFG
    SLICE_X49Y103        FDRE                                         r  proc_uut/reg_file_reg[3][17]/C  (IS_INVERTED)
                         clock pessimism              0.070    10.430    
                         clock uncertainty           -0.035    10.395    
    SLICE_X49Y103        FDRE (Setup_fdre_C_D)       -0.064    10.331    proc_uut/reg_file_reg[3][17]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                         -12.922    
  -------------------------------------------------------------------
                         slack                                 -2.591    

Slack (VIOLATED) :        -2.580ns  (required time - arrival time)
  Source:                 proc_uut/reg_file_reg[5][1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/exec/result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        7.617ns  (logic 3.325ns (43.654%)  route 4.292ns (56.346%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 15.361 - 10.000 ) 
    Source Clock Delay      (SCD):    5.823ns = ( 10.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.940     8.398    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.522 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     9.102    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.198 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.625    10.823    proc_uut/active_clk_BUFG
    SLICE_X60Y93         FDRE                                         r  proc_uut/reg_file_reg[5][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.524    11.347 r  proc_uut/reg_file_reg[5][1]/Q
                         net (fo=3, routed)           0.841    12.188    proc_uut/decode/reg_file_reg[5][1]
    SLICE_X62Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.312 r  proc_uut/decode/branch_i_54/O
                         net (fo=1, routed)           0.000    12.312    proc_uut/decode/branch_i_54_n_1
    SLICE_X62Y94         MUXF7 (Prop_muxf7_I1_O)      0.245    12.557 r  proc_uut/decode/branch_reg_i_38/O
                         net (fo=6, routed)           0.488    13.046    proc_uut/decode/branch_reg_i_38_n_1
    SLICE_X59Y95         LUT5 (Prop_lut5_I2_O)        0.298    13.344 r  proc_uut/decode/branch_i_20/O
                         net (fo=38, routed)          0.976    14.320    proc_uut/decode/exec/rs1_val_new[1]
    SLICE_X52Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.840 r  proc_uut/decode/result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.840    proc_uut/decode/result_reg[3]_i_18_n_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.957 r  proc_uut/decode/result_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.957    proc_uut/decode/result_reg[7]_i_19_n_1
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.074 r  proc_uut/decode/result_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.074    proc_uut/decode/result_reg[11]_i_18_n_1
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.191 r  proc_uut/decode/result_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.191    proc_uut/decode/result_reg[15]_i_18_n_1
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.308 r  proc_uut/decode/result_reg[19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    15.308    proc_uut/decode/result_reg[19]_i_34_n_1
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.425 r  proc_uut/decode/result_reg[23]_i_34/CO[3]
                         net (fo=1, routed)           0.001    15.426    proc_uut/decode/result_reg[23]_i_34_n_1
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.543 r  proc_uut/decode/result_reg[27]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.543    proc_uut/decode/result_reg[27]_i_26_n_1
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.782 r  proc_uut/decode/result_reg[31]_i_37/O[2]
                         net (fo=1, routed)           0.456    16.238    proc_uut/decode/exec/data10[30]
    SLICE_X52Y102        LUT2 (Prop_lut2_I0_O)        0.301    16.539 r  proc_uut/decode/result[30]_i_42/O
                         net (fo=1, routed)           0.495    17.034    proc_uut/decode/result[30]_i_42_n_1
    SLICE_X52Y104        LUT6 (Prop_lut6_I5_O)        0.124    17.158 r  proc_uut/decode/result[30]_i_22/O
                         net (fo=1, routed)           0.539    17.697    proc_uut/decode/result[30]_i_22_n_1
    SLICE_X51Y103        LUT6 (Prop_lut6_I4_O)        0.124    17.821 r  proc_uut/decode/result[30]_i_6/O
                         net (fo=1, routed)           0.495    18.316    proc_uut/decode/result[30]_i_6_n_1
    SLICE_X50Y102        LUT6 (Prop_lut6_I5_O)        0.124    18.440 r  proc_uut/decode/result[30]_i_1/O
                         net (fo=1, routed)           0.000    18.440    proc_uut/exec/result_reg[31]_1[30]
    SLICE_X50Y102        FDRE                                         r  proc_uut/exec/result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.648    13.036    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.136 r  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521    13.657    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.748 r  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.613    15.361    proc_uut/exec/active_clk_BUFG
    SLICE_X50Y102        FDRE                                         r  proc_uut/exec/result_reg[30]/C
                         clock pessimism              0.457    15.818    
                         clock uncertainty           -0.035    15.783    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)        0.077    15.860    proc_uut/exec/result_reg[30]
  -------------------------------------------------------------------
                         required time                         15.860    
                         arrival time                         -18.440    
  -------------------------------------------------------------------
                         slack                                 -2.580    

Slack (VIOLATED) :        -2.569ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/reg_file_reg[24][17]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.815ns  (logic 1.610ns (20.603%)  route 6.205ns (79.397%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 10.360 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.551     5.072    clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  FSM_onehot_state_reg[5]/Q
                         net (fo=17, routed)          0.670     6.198    proc_uut/write_back/Q[4]
    SLICE_X51Y83         LUT5 (Prop_lut5_I2_O)        0.124     6.322 r  proc_uut/write_back/data_memory_reg_0_255_0_0_i_11/O
                         net (fo=62, routed)          0.728     7.051    proc_uut/exec/data_memory_reg_0_255_7_7
    SLICE_X55Y82         LUT3 (Prop_lut3_I1_O)        0.124     7.175 r  proc_uut/exec/data_memory_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         1.715     8.890    proc_uut/write_back/data_memory_reg_512_767_17_17/A0
    SLICE_X56Y72         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.014 r  proc_uut/write_back/data_memory_reg_512_767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.014    proc_uut/write_back/data_memory_reg_512_767_17_17/OD
    SLICE_X56Y72         MUXF7 (Prop_muxf7_I0_O)      0.241     9.255 r  proc_uut/write_back/data_memory_reg_512_767_17_17/F7.B/O
                         net (fo=1, routed)           0.000     9.255    proc_uut/write_back/data_memory_reg_512_767_17_17/O0
    SLICE_X56Y72         MUXF8 (Prop_muxf8_I0_O)      0.098     9.353 r  proc_uut/write_back/data_memory_reg_512_767_17_17/F8/O
                         net (fo=1, routed)           0.827    10.180    proc_uut/write_back/data_memory_reg_512_767_17_17_n_1
    SLICE_X57Y72         LUT6 (Prop_lut6_I1_O)        0.319    10.499 r  proc_uut/write_back/reg_file[31][17]_i_2/O
                         net (fo=2, routed)           1.176    11.675    proc_uut/exec/data_out[17]
    SLICE_X57Y92         LUT3 (Prop_lut3_I0_O)        0.124    11.799 r  proc_uut/exec/reg_file[31][17]_i_1/O
                         net (fo=16, routed)          1.087    12.886    proc_uut/reg_file0_in[17]
    SLICE_X53Y105        FDRE                                         r  proc_uut/reg_file_reg[24][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.648     8.036    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100     8.136 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     8.657    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.748 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.612    10.360    proc_uut/active_clk_BUFG
    SLICE_X53Y105        FDRE                                         r  proc_uut/reg_file_reg[24][17]/C  (IS_INVERTED)
                         clock pessimism              0.070    10.430    
                         clock uncertainty           -0.035    10.395    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)       -0.078    10.317    proc_uut/reg_file_reg[24][17]
  -------------------------------------------------------------------
                         required time                         10.317    
                         arrival time                         -12.886    
  -------------------------------------------------------------------
                         slack                                 -2.569    

Slack (VIOLATED) :        -2.564ns  (required time - arrival time)
  Source:                 proc_uut/reg_file_reg[30][12]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/exec/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        7.533ns  (logic 2.947ns (39.121%)  route 4.586ns (60.879%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 15.190 - 10.000 ) 
    Source Clock Delay      (SCD):    5.823ns = ( 10.823 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.940     8.398    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     8.522 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     9.102    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.198 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.625    10.823    proc_uut/active_clk_BUFG
    SLICE_X59Y95         FDRE                                         r  proc_uut/reg_file_reg[30][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.459    11.282 r  proc_uut/reg_file_reg[30][12]/Q
                         net (fo=3, routed)           0.970    12.252    proc_uut/decode/reg_file_reg[30][12]
    SLICE_X60Y95         LUT6 (Prop_lut6_I1_O)        0.124    12.376 r  proc_uut/decode/result[12]_i_28/O
                         net (fo=1, routed)           0.000    12.376    proc_uut/decode/result[12]_i_28_n_1
    SLICE_X60Y95         MUXF7 (Prop_muxf7_I1_O)      0.214    12.590 r  proc_uut/decode/result_reg[12]_i_23/O
                         net (fo=5, routed)           0.458    13.048    proc_uut/decode/result_reg[12]_i_23_n_1
    SLICE_X60Y94         LUT5 (Prop_lut5_I0_O)        0.297    13.345 r  proc_uut/decode/result[12]_i_18/O
                         net (fo=40, routed)          1.456    14.801    proc_uut/decode/exec/rs1_val_new[12]
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    14.925 f  proc_uut/decode/branch_i_19/O
                         net (fo=2, routed)           0.824    15.748    proc_uut/decode/branch_i_19_n_1
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    15.872 r  proc_uut/decode/pc[0]_i_8/O
                         net (fo=32, routed)          0.584    16.456    proc_uut/decode/exec/data1
    SLICE_X53Y90         LUT6 (Prop_lut6_I1_O)        0.124    16.580 r  proc_uut/decode/pc[1]_i_14/O
                         net (fo=1, routed)           0.295    16.875    proc_uut/exec/pc_reg[4]_9
    SLICE_X50Y90         LUT6 (Prop_lut6_I2_O)        0.124    16.999 r  proc_uut/exec/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    16.999    proc_uut/exec/pc[1]_i_4_n_1
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.532 r  proc_uut/exec/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.532    proc_uut/exec/pc_reg[1]_i_1_n_1
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.649 r  proc_uut/exec/pc_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.649    proc_uut/exec/pc_reg[5]_i_1_n_1
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.766 r  proc_uut/exec/pc_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.766    proc_uut/exec/pc_reg[9]_i_1_n_1
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.883 r  proc_uut/exec/pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.883    proc_uut/exec/pc_reg[13]_i_1_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.000 r  proc_uut/exec/pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.000    proc_uut/exec/pc_reg[17]_i_1_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.117 r  proc_uut/exec/pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.117    proc_uut/exec/pc_reg[21]_i_1_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.356 r  proc_uut/exec/pc_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.356    proc_uut/exec/pc_reg[25]_i_1_n_6
    SLICE_X50Y96         FDRE                                         r  proc_uut/exec/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.648    13.036    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    13.136 r  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521    13.657    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.748 r  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.442    15.190    proc_uut/exec/active_clk_BUFG
    SLICE_X50Y96         FDRE                                         r  proc_uut/exec/pc_reg[27]/C
                         clock pessimism              0.529    15.718    
                         clock uncertainty           -0.035    15.683    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.109    15.792    proc_uut/exec/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         15.792    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                 -2.564    

Slack (VIOLATED) :        -2.545ns  (required time - arrival time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/reg_file_reg[27][17]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 1.610ns (20.522%)  route 6.235ns (79.478%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.360ns = ( 10.360 - 5.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.551     5.072    clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  FSM_onehot_state_reg[5]/Q
                         net (fo=17, routed)          0.670     6.198    proc_uut/write_back/Q[4]
    SLICE_X51Y83         LUT5 (Prop_lut5_I2_O)        0.124     6.322 r  proc_uut/write_back/data_memory_reg_0_255_0_0_i_11/O
                         net (fo=62, routed)          0.728     7.051    proc_uut/exec/data_memory_reg_0_255_7_7
    SLICE_X55Y82         LUT3 (Prop_lut3_I1_O)        0.124     7.175 r  proc_uut/exec/data_memory_reg_0_255_0_0_i_10/O
                         net (fo=192, routed)         1.715     8.890    proc_uut/write_back/data_memory_reg_512_767_17_17/A0
    SLICE_X56Y72         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.014 r  proc_uut/write_back/data_memory_reg_512_767_17_17/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.014    proc_uut/write_back/data_memory_reg_512_767_17_17/OD
    SLICE_X56Y72         MUXF7 (Prop_muxf7_I0_O)      0.241     9.255 r  proc_uut/write_back/data_memory_reg_512_767_17_17/F7.B/O
                         net (fo=1, routed)           0.000     9.255    proc_uut/write_back/data_memory_reg_512_767_17_17/O0
    SLICE_X56Y72         MUXF8 (Prop_muxf8_I0_O)      0.098     9.353 r  proc_uut/write_back/data_memory_reg_512_767_17_17/F8/O
                         net (fo=1, routed)           0.827    10.180    proc_uut/write_back/data_memory_reg_512_767_17_17_n_1
    SLICE_X57Y72         LUT6 (Prop_lut6_I1_O)        0.319    10.499 r  proc_uut/write_back/reg_file[31][17]_i_2/O
                         net (fo=2, routed)           1.176    11.675    proc_uut/exec/data_out[17]
    SLICE_X57Y92         LUT3 (Prop_lut3_I0_O)        0.124    11.799 r  proc_uut/exec/reg_file[31][17]_i_1/O
                         net (fo=16, routed)          1.118    12.917    proc_uut/reg_file0_in[17]
    SLICE_X50Y103        FDRE                                         r  proc_uut/reg_file_reg[27][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=3, routed)           1.648     8.036    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100     8.136 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.521     8.657    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.748 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         1.612    10.360    proc_uut/active_clk_BUFG
    SLICE_X50Y103        FDRE                                         r  proc_uut/reg_file_reg[27][17]/C  (IS_INVERTED)
                         clock pessimism              0.070    10.430    
                         clock uncertainty           -0.035    10.395    
    SLICE_X50Y103        FDRE (Setup_fdre_C_D)       -0.023    10.372    proc_uut/reg_file_reg[27][17]
  -------------------------------------------------------------------
                         required time                         10.372    
                         arrival time                         -12.917    
  -------------------------------------------------------------------
                         slack                                 -2.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 proc_uut/reg_file_reg[6][20]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/write_back/data_memory_reg_0_255_20_20/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.864ns  (logic 0.385ns (44.579%)  route 0.479ns (55.420%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 7.670 - 5.000 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 6.861 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.791     6.017    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.062 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     6.274    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.300 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         0.561     6.861    proc_uut/active_clk_BUFG
    SLICE_X38Y94         FDRE                                         r  proc_uut/reg_file_reg[6][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.167     7.028 r  proc_uut/reg_file_reg[6][20]/Q
                         net (fo=3, routed)           0.118     7.146    proc_uut/exec/data_memory_reg_0_255_31_31_i_3_4[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.045     7.191 r  proc_uut/exec/data_memory_reg_0_255_20_20_i_7/O
                         net (fo=1, routed)           0.000     7.191    proc_uut/exec/data_memory_reg_0_255_20_20_i_7_n_1
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.065     7.256 r  proc_uut/exec/data_memory_reg_0_255_20_20_i_3/O
                         net (fo=1, routed)           0.132     7.388    proc_uut/exec/data_memory_reg_0_255_20_20_i_3_n_1
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.108     7.496 r  proc_uut/exec/data_memory_reg_0_255_20_20_i_1/O
                         net (fo=16, routed)          0.228     7.725    proc_uut/write_back/data_memory_reg_0_255_20_20/D
    SLICE_X42Y88         RAMS64E                                      r  proc_uut/write_back/data_memory_reg_0_255_20_20/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.970     6.384    clk_IBUF
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.057     6.441 r  n_0_1259_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293     6.734    n_0_1259_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     6.841 r  n_0_1259_BUFG_inst/O
                         net (fo=513, routed)         0.829     7.670    proc_uut/write_back/data_memory_reg_0_255_20_20/WCLK
    SLICE_X42Y88         RAMS64E                                      r  proc_uut/write_back/data_memory_reg_0_255_20_20/RAMS64E_D/CLK
                         clock pessimism             -0.188     7.482    
    SLICE_X42Y88         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     7.626    proc_uut/write_back/data_memory_reg_0_255_20_20/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -7.626    
                         arrival time                           7.725    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 proc_uut/reg_file_reg[4][21]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/write_back/data_memory_reg_256_511_21_21/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.892ns  (logic 0.373ns (41.832%)  route 0.519ns (58.168%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 7.669 - 5.000 ) 
    Source Clock Delay      (SCD):    1.862ns = ( 6.862 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.791     6.017    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.062 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     6.274    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.300 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         0.562     6.862    proc_uut/active_clk_BUFG
    SLICE_X44Y93         FDRE                                         r  proc_uut/reg_file_reg[4][21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.146     7.008 r  proc_uut/reg_file_reg[4][21]/Q
                         net (fo=3, routed)           0.176     7.184    proc_uut/exec/data_memory_reg_0_255_31_31_i_3_6[21]
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.045     7.229 r  proc_uut/exec/data_memory_reg_0_255_21_21_i_7/O
                         net (fo=1, routed)           0.000     7.229    proc_uut/exec/data_memory_reg_0_255_21_21_i_7_n_1
    SLICE_X44Y92         MUXF7 (Prop_muxf7_I1_O)      0.074     7.303 r  proc_uut/exec/data_memory_reg_0_255_21_21_i_3/O
                         net (fo=1, routed)           0.233     7.536    proc_uut/exec/data_memory_reg_0_255_21_21_i_3_n_1
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.108     7.644 r  proc_uut/exec/data_memory_reg_0_255_21_21_i_1/O
                         net (fo=16, routed)          0.110     7.754    proc_uut/write_back/data_memory_reg_256_511_21_21/D
    SLICE_X46Y87         RAMS64E                                      r  proc_uut/write_back/data_memory_reg_256_511_21_21/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.970     6.384    clk_IBUF
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.057     6.441 r  n_0_1259_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293     6.734    n_0_1259_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     6.841 r  n_0_1259_BUFG_inst/O
                         net (fo=513, routed)         0.827     7.669    proc_uut/write_back/data_memory_reg_256_511_21_21/WCLK
    SLICE_X46Y87         RAMS64E                                      r  proc_uut/write_back/data_memory_reg_256_511_21_21/RAMS64E_D/CLK
                         clock pessimism             -0.188     7.481    
    SLICE_X46Y87         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     7.625    proc_uut/write_back/data_memory_reg_256_511_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -7.625    
                         arrival time                           7.754    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/decode/imm_reg[15]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.515%)  route 0.830ns (85.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X45Y82         FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  rst_reg/Q
                         net (fo=556, routed)         0.830     2.411    proc_uut/decode/rs1_reg[4]_rep__0_0
    SLICE_X48Y80         FDRE                                         r  proc_uut/decode/imm_reg[15]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.925     1.339    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     1.395 r  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.631    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.660 r  active_clk_BUFG_inst/O
                         net (fo=650, routed)         0.823     2.483    proc_uut/decode/active_clk_BUFG
    SLICE_X48Y80         FDRE                                         r  proc_uut/decode/imm_reg[15]_rep__0/C
                         clock pessimism             -0.188     2.296    
    SLICE_X48Y80         FDRE (Hold_fdre_C_R)        -0.018     2.278    proc_uut/decode/imm_reg[15]_rep__0
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 proc_uut/reg_file_reg[6][20]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/write_back/data_memory_reg_512_767_20_20/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.896ns  (logic 0.385ns (42.987%)  route 0.511ns (57.013%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 7.667 - 5.000 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 6.861 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.791     6.017    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.062 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     6.274    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.300 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         0.561     6.861    proc_uut/active_clk_BUFG
    SLICE_X38Y94         FDRE                                         r  proc_uut/reg_file_reg[6][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.167     7.028 r  proc_uut/reg_file_reg[6][20]/Q
                         net (fo=3, routed)           0.118     7.146    proc_uut/exec/data_memory_reg_0_255_31_31_i_3_4[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.045     7.191 r  proc_uut/exec/data_memory_reg_0_255_20_20_i_7/O
                         net (fo=1, routed)           0.000     7.191    proc_uut/exec/data_memory_reg_0_255_20_20_i_7_n_1
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.065     7.256 r  proc_uut/exec/data_memory_reg_0_255_20_20_i_3/O
                         net (fo=1, routed)           0.132     7.388    proc_uut/exec/data_memory_reg_0_255_20_20_i_3_n_1
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.108     7.496 r  proc_uut/exec/data_memory_reg_0_255_20_20_i_1/O
                         net (fo=16, routed)          0.260     7.757    proc_uut/write_back/data_memory_reg_512_767_20_20/D
    SLICE_X42Y86         RAMS64E                                      r  proc_uut/write_back/data_memory_reg_512_767_20_20/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.970     6.384    clk_IBUF
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.057     6.441 r  n_0_1259_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293     6.734    n_0_1259_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     6.841 r  n_0_1259_BUFG_inst/O
                         net (fo=513, routed)         0.826     7.667    proc_uut/write_back/data_memory_reg_512_767_20_20/WCLK
    SLICE_X42Y86         RAMS64E                                      r  proc_uut/write_back/data_memory_reg_512_767_20_20/RAMS64E_D/CLK
                         clock pessimism             -0.188     7.479    
    SLICE_X42Y86         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     7.623    proc_uut/write_back/data_memory_reg_512_767_20_20/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -7.623    
                         arrival time                           7.757    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 proc_uut/reg_file_reg[4][4]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/write_back/data_memory_reg_256_511_4_4/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.902ns  (logic 0.373ns (41.362%)  route 0.529ns (58.638%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 7.702 - 5.000 ) 
    Source Clock Delay      (SCD):    1.892ns = ( 6.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.791     6.017    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.062 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     6.274    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.300 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         0.592     6.892    proc_uut/active_clk_BUFG
    SLICE_X59Y94         FDRE                                         r  proc_uut/reg_file_reg[4][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.146     7.038 r  proc_uut/reg_file_reg[4][4]/Q
                         net (fo=3, routed)           0.286     7.324    proc_uut/exec/data_memory_reg_0_255_31_31_i_3_6[4]
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.045     7.369 r  proc_uut/exec/data_memory_reg_0_255_4_4_i_7/O
                         net (fo=1, routed)           0.000     7.369    proc_uut/exec/data_memory_reg_0_255_4_4_i_7_n_1
    SLICE_X59Y93         MUXF7 (Prop_muxf7_I1_O)      0.074     7.443 r  proc_uut/exec/data_memory_reg_0_255_4_4_i_3/O
                         net (fo=1, routed)           0.104     7.547    proc_uut/exec/data_memory_reg_0_255_4_4_i_3_n_1
    SLICE_X60Y93         LUT5 (Prop_lut5_I4_O)        0.108     7.655 r  proc_uut/exec/data_memory_reg_0_255_4_4_i_1/O
                         net (fo=16, routed)          0.139     7.794    proc_uut/write_back/data_memory_reg_256_511_4_4/D
    SLICE_X60Y92         RAMS64E                                      r  proc_uut/write_back/data_memory_reg_256_511_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.970     6.384    clk_IBUF
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.057     6.441 r  n_0_1259_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293     6.734    n_0_1259_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     6.841 r  n_0_1259_BUFG_inst/O
                         net (fo=513, routed)         0.860     7.702    proc_uut/write_back/data_memory_reg_256_511_4_4/WCLK
    SLICE_X60Y92         RAMS64E                                      r  proc_uut/write_back/data_memory_reg_256_511_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.188     7.514    
    SLICE_X60Y92         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     7.658    proc_uut/write_back/data_memory_reg_256_511_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -7.658    
                         arrival time                           7.794    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 proc_uut/reg_file_reg[6][20]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/write_back/data_memory_reg_0_255_20_20/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.864ns  (logic 0.385ns (44.579%)  route 0.479ns (55.420%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 7.670 - 5.000 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 6.861 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.791     6.017    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.062 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     6.274    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.300 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         0.561     6.861    proc_uut/active_clk_BUFG
    SLICE_X38Y94         FDRE                                         r  proc_uut/reg_file_reg[6][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.167     7.028 r  proc_uut/reg_file_reg[6][20]/Q
                         net (fo=3, routed)           0.118     7.146    proc_uut/exec/data_memory_reg_0_255_31_31_i_3_4[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.045     7.191 r  proc_uut/exec/data_memory_reg_0_255_20_20_i_7/O
                         net (fo=1, routed)           0.000     7.191    proc_uut/exec/data_memory_reg_0_255_20_20_i_7_n_1
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.065     7.256 r  proc_uut/exec/data_memory_reg_0_255_20_20_i_3/O
                         net (fo=1, routed)           0.132     7.388    proc_uut/exec/data_memory_reg_0_255_20_20_i_3_n_1
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.108     7.496 r  proc_uut/exec/data_memory_reg_0_255_20_20_i_1/O
                         net (fo=16, routed)          0.228     7.725    proc_uut/write_back/data_memory_reg_0_255_20_20/D
    SLICE_X42Y88         RAMS64E                                      r  proc_uut/write_back/data_memory_reg_0_255_20_20/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.970     6.384    clk_IBUF
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.057     6.441 r  n_0_1259_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293     6.734    n_0_1259_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     6.841 r  n_0_1259_BUFG_inst/O
                         net (fo=513, routed)         0.829     7.670    proc_uut/write_back/data_memory_reg_0_255_20_20/WCLK
    SLICE_X42Y88         RAMS64E                                      r  proc_uut/write_back/data_memory_reg_0_255_20_20/RAMS64E_B/CLK
                         clock pessimism             -0.188     7.482    
    SLICE_X42Y88         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     7.587    proc_uut/write_back/data_memory_reg_0_255_20_20/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -7.587    
                         arrival time                           7.725    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ack_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_uut/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.186ns (16.623%)  route 0.933ns (83.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X45Y82         FDRE                                         r  ack_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ack_tx_reg/Q
                         net (fo=2, routed)           0.933     2.513    tx_uut/FSM_sequential_state_reg[0]_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I4_O)        0.045     2.558 r  tx_uut/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.558    tx_uut/state__0[0]
    SLICE_X46Y63         FDRE                                         r  tx_uut/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.925     1.339    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     1.395 r  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.631    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.660 r  active_clk_BUFG_inst/O
                         net (fo=650, routed)         0.826     2.486    tx_uut/CLK
    SLICE_X46Y63         FDRE                                         r  tx_uut/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.188     2.299    
    SLICE_X46Y63         FDRE (Hold_fdre_C_D)         0.120     2.419    tx_uut/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 proc_uut/reg_file_reg[6][20]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proc_uut/write_back/data_memory_reg_0_255_20_20/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.864ns  (logic 0.385ns (44.579%)  route 0.479ns (55.420%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 7.670 - 5.000 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 6.861 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.791     6.017    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.062 f  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     6.274    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.300 f  active_clk_BUFG_inst/O
                         net (fo=650, routed)         0.561     6.861    proc_uut/active_clk_BUFG
    SLICE_X38Y94         FDRE                                         r  proc_uut/reg_file_reg[6][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.167     7.028 r  proc_uut/reg_file_reg[6][20]/Q
                         net (fo=3, routed)           0.118     7.146    proc_uut/exec/data_memory_reg_0_255_31_31_i_3_4[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.045     7.191 r  proc_uut/exec/data_memory_reg_0_255_20_20_i_7/O
                         net (fo=1, routed)           0.000     7.191    proc_uut/exec/data_memory_reg_0_255_20_20_i_7_n_1
    SLICE_X37Y94         MUXF7 (Prop_muxf7_I1_O)      0.065     7.256 r  proc_uut/exec/data_memory_reg_0_255_20_20_i_3/O
                         net (fo=1, routed)           0.132     7.388    proc_uut/exec/data_memory_reg_0_255_20_20_i_3_n_1
    SLICE_X39Y94         LUT5 (Prop_lut5_I4_O)        0.108     7.496 r  proc_uut/exec/data_memory_reg_0_255_20_20_i_1/O
                         net (fo=16, routed)          0.228     7.725    proc_uut/write_back/data_memory_reg_0_255_20_20/D
    SLICE_X42Y88         RAMS64E                                      r  proc_uut/write_back/data_memory_reg_0_255_20_20/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=3, routed)           0.970     6.384    clk_IBUF
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.057     6.441 r  n_0_1259_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.293     6.734    n_0_1259_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     6.841 r  n_0_1259_BUFG_inst/O
                         net (fo=513, routed)         0.829     7.670    proc_uut/write_back/data_memory_reg_0_255_20_20/WCLK
    SLICE_X42Y88         RAMS64E                                      r  proc_uut/write_back/data_memory_reg_0_255_20_20/RAMS64E_C/CLK
                         clock pessimism             -0.188     7.482    
    SLICE_X42Y88         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     7.583    proc_uut/write_back/data_memory_reg_0_255_20_20/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -7.583    
                         arrival time                           7.725    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rx_uut/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_uut/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.447%)  route 0.062ns (30.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.791     1.017    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.062 r  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.274    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.300 r  active_clk_BUFG_inst/O
                         net (fo=650, routed)         0.643     1.943    rx_uut/CLK
    SLICE_X36Y102        FDRE                                         r  rx_uut/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.141     2.084 r  rx_uut/data_reg[2]/Q
                         net (fo=2, routed)           0.062     2.146    rx_uut/data_reg_n_1_[2]
    SLICE_X37Y102        FDRE                                         r  rx_uut/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.925     1.339    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     1.395 r  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.631    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.660 r  active_clk_BUFG_inst/O
                         net (fo=650, routed)         0.917     2.577    rx_uut/CLK
    SLICE_X37Y102        FDRE                                         r  rx_uut/data_out_reg[2]/C
                         clock pessimism             -0.621     1.956    
    SLICE_X37Y102        FDRE (Hold_fdre_C_D)         0.047     2.003    rx_uut/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 data_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_uut/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.141ns (13.052%)  route 0.939ns (86.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X47Y84         FDRE                                         r  data_tx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  data_tx_reg[7]/Q
                         net (fo=1, routed)           0.939     2.521    tx_uut/data_reg[7]_0[7]
    SLICE_X46Y64         FDRE                                         r  tx_uut/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.925     1.339    clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     1.395 r  active_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.631    active_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.660 r  active_clk_BUFG_inst/O
                         net (fo=650, routed)         0.826     2.486    tx_uut/CLK
    SLICE_X46Y64         FDRE                                         r  tx_uut/data_reg[7]/C
                         clock pessimism             -0.188     2.299    
    SLICE_X46Y64         FDRE (Hold_fdre_C_D)         0.064     2.363    tx_uut/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14   proc_uut/instr_rom/memory_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  active_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  n_0_1259_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y82   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y83   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y84   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y83   FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y83   FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y83   FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75   proc_uut/write_back/data_memory_reg_0_255_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y85   proc_uut/write_back/data_memory_reg_0_255_21_21/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y69   proc_uut/write_back/data_memory_reg_256_511_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y69   proc_uut/write_back/data_memory_reg_256_511_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y69   proc_uut/write_back/data_memory_reg_256_511_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y79   proc_uut/write_back/data_memory_reg_256_511_10_10/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y79   proc_uut/write_back/data_memory_reg_256_511_10_10/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y79   proc_uut/write_back/data_memory_reg_256_511_10_10/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y79   proc_uut/write_back/data_memory_reg_256_511_10_10/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y88   proc_uut/write_back/data_memory_reg_256_511_29_29/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y83   proc_uut/write_back/data_memory_reg_512_767_8_8/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y83   proc_uut/write_back/data_memory_reg_512_767_8_8/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y83   proc_uut/write_back/data_memory_reg_512_767_8_8/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y83   proc_uut/write_back/data_memory_reg_512_767_8_8/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y83   proc_uut/write_back/data_memory_reg_512_767_9_9/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y83   proc_uut/write_back/data_memory_reg_512_767_9_9/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y83   proc_uut/write_back/data_memory_reg_512_767_9_9/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X64Y83   proc_uut/write_back/data_memory_reg_512_767_9_9/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y73   proc_uut/write_back/data_memory_reg_0_255_24_24/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y73   proc_uut/write_back/data_memory_reg_0_255_24_24/RAMS64E_B/CLK



