[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/DefaultPatternInt/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<364> s<363> l<1:1> el<1:0>
n<> u<2> t<PACKAGE> p<49> s<3> l<1:1> el<1:8>
n<pack> u<3> t<StringConst> p<49> s<19> l<1:9> el<1:13>
n<> u<4> t<IntegerAtomType_Int> p<6> s<5> l<2:12> el<2:15>
n<> u<5> t<Signing_Unsigned> p<6> l<2:16> el<2:24>
n<> u<6> t<Data_type> p<7> c<4> l<2:12> el<2:24>
n<> u<7> t<Data_type_or_implicit> p<17> c<6> s<16> l<2:12> el<2:24>
n<CNT> u<8> t<StringConst> p<15> s<14> l<2:25> el<2:28>
n<2> u<9> t<IntConst> p<10> l<2:31> el<2:32>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:31> el<2:32>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:31> el<2:32>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:31> el<2:32>
n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<2:31> el<2:32>
n<> u<14> t<Constant_param_expression> p<15> c<13> l<2:31> el<2:32>
n<> u<15> t<Param_assignment> p<16> c<8> l<2:25> el<2:32>
n<> u<16> t<List_of_param_assignments> p<17> c<15> l<2:25> el<2:32>
n<> u<17> t<Local_parameter_declaration> p<18> c<7> l<2:1> el<2:32>
n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:1> el<2:33>
n<> u<19> t<Package_item> p<49> c<18> s<47> l<2:1> el<2:33>
n<> u<20> t<IntegerAtomType_Int> p<22> s<21> l<4:12> el<4:15>
n<> u<21> t<Signing_Unsigned> p<22> l<4:16> el<4:24>
n<> u<22> t<Data_type> p<23> c<20> l<4:12> el<4:24>
n<> u<23> t<Data_type_or_implicit> p<45> c<22> s<44> l<4:12> el<4:24>
n<V> u<24> t<StringConst> p<43> s<29> l<4:25> el<4:26>
n<CNT> u<25> t<StringConst> p<26> l<4:27> el<4:30>
n<> u<26> t<Primary_literal> p<27> c<25> l<4:27> el<4:30>
n<> u<27> t<Constant_primary> p<28> c<26> l<4:27> el<4:30>
n<> u<28> t<Constant_expression> p<29> c<27> l<4:27> el<4:30>
n<> u<29> t<Unpacked_dimension> p<43> c<28> s<42> l<4:26> el<4:31>
n<> u<30> t<Assignment_pattern_key> p<31> l<4:36> el<4:43>
n<> u<31> t<Structure_pattern_key> p<36> c<30> s<35> l<4:36> el<4:43>
n<3> u<32> t<IntConst> p<33> l<4:45> el<4:46>
n<> u<33> t<Primary_literal> p<34> c<32> l<4:45> el<4:46>
n<> u<34> t<Primary> p<35> c<33> l<4:45> el<4:46>
n<> u<35> t<Expression> p<36> c<34> l<4:45> el<4:46>
n<> u<36> t<Assignment_pattern> p<37> c<31> l<4:34> el<4:47>
n<> u<37> t<Assignment_pattern_expression> p<38> c<36> l<4:34> el<4:47>
n<> u<38> t<Constant_assignment_pattern_expression> p<39> c<37> l<4:34> el<4:47>
n<> u<39> t<Constant_primary> p<40> c<38> l<4:34> el<4:47>
n<> u<40> t<Constant_expression> p<41> c<39> l<4:34> el<4:47>
n<> u<41> t<Constant_mintypmax_expression> p<42> c<40> l<4:34> el<4:47>
n<> u<42> t<Constant_param_expression> p<43> c<41> l<4:34> el<4:47>
n<> u<43> t<Param_assignment> p<44> c<24> l<4:25> el<4:47>
n<> u<44> t<List_of_param_assignments> p<45> c<43> l<4:25> el<4:47>
n<> u<45> t<Local_parameter_declaration> p<46> c<23> l<4:1> el<4:47>
n<> u<46> t<Package_or_generate_item_declaration> p<47> c<45> l<4:1> el<4:48>
n<> u<47> t<Package_item> p<49> c<46> s<48> l<4:1> el<4:48>
n<> u<48> t<ENDPACKAGE> p<49> l<6:1> el<6:11>
n<> u<49> t<Package_declaration> p<50> c<2> l<1:1> el<6:11>
n<> u<50> t<Description> p<363> c<49> s<346> l<1:1> el<6:11>
n<module> u<51> t<Module_keyword> p<55> s<52> l<8:1> el<8:7>
n<top> u<52> t<StringConst> p<55> s<54> l<8:8> el<8:11>
n<> u<53> t<Port> p<54> l<8:12> el<8:12>
n<> u<54> t<List_of_ports> p<55> c<53> l<8:11> el<8:13>
n<> u<55> t<Module_nonansi_header> p<345> c<51> s<65> l<8:1> el<8:14>
n<pack> u<56> t<StringConst> p<57> l<9:8> el<9:12>
n<> u<57> t<Package_import_item> p<58> c<56> l<9:8> el<9:15>
n<> u<58> t<Package_import_declaration> p<59> c<57> l<9:1> el<9:16>
n<> u<59> t<Data_declaration> p<60> c<58> l<9:1> el<9:16>
n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<9:1> el<9:16>
n<> u<61> t<Module_or_generate_item_declaration> p<62> c<60> l<9:1> el<9:16>
n<> u<62> t<Module_common_item> p<63> c<61> l<9:1> el<9:16>
n<> u<63> t<Module_or_generate_item> p<64> c<62> l<9:1> el<9:16>
n<> u<64> t<Non_port_module_item> p<65> c<63> l<9:1> el<9:16>
n<> u<65> t<Module_item> p<345> c<64> s<83> l<9:1> el<9:16>
n<> u<66> t<IntegerAtomType_Int> p<68> s<67> l<10:9> el<10:12>
n<> u<67> t<Signing_Unsigned> p<68> l<10:13> el<10:21>
n<> u<68> t<Data_type> p<76> c<66> s<69> l<10:9> el<10:21>
n<ASSIGN_VADDR_RET_T> u<69> t<StringConst> p<76> s<75> l<10:22> el<10:40>
n<CNT> u<70> t<StringConst> p<71> l<10:41> el<10:44>
n<> u<71> t<Primary_literal> p<72> c<70> l<10:41> el<10:44>
n<> u<72> t<Constant_primary> p<73> c<71> l<10:41> el<10:44>
n<> u<73> t<Constant_expression> p<74> c<72> l<10:41> el<10:44>
n<> u<74> t<Unpacked_dimension> p<75> c<73> l<10:40> el<10:45>
n<> u<75> t<Variable_dimension> p<76> c<74> l<10:40> el<10:45>
n<> u<76> t<Type_declaration> p<77> c<68> l<10:1> el<10:46>
n<> u<77> t<Data_declaration> p<78> c<76> l<10:1> el<10:46>
n<> u<78> t<Package_or_generate_item_declaration> p<79> c<77> l<10:1> el<10:46>
n<> u<79> t<Module_or_generate_item_declaration> p<80> c<78> l<10:1> el<10:46>
n<> u<80> t<Module_common_item> p<81> c<79> l<10:1> el<10:46>
n<> u<81> t<Module_or_generate_item> p<82> c<80> l<10:1> el<10:46>
n<> u<82> t<Non_port_module_item> p<83> c<81> l<10:1> el<10:46>
n<> u<83> t<Module_item> p<345> c<82> s<161> l<10:1> el<10:46>
n<> u<84> t<Lifetime_Static> p<155> s<154> l<11:10> el<11:16>
n<ASSIGN_VADDR_RET_T> u<85> t<StringConst> p<86> l<11:17> el<11:35>
n<> u<86> t<Data_type> p<87> c<85> l<11:17> el<11:35>
n<> u<87> t<Function_data_type> p<88> c<86> l<11:17> el<11:35>
n<> u<88> t<Function_data_type_or_implicit> p<154> c<87> s<89> l<11:17> el<11:35>
n<ASSIGN_VADDR> u<89> t<StringConst> p<154> s<152> l<11:36> el<11:48>
n<> u<90> t<IntegerAtomType_Int> p<91> l<12:10> el<12:13>
n<> u<91> t<Data_type> p<97> c<90> s<92> l<12:10> el<12:13>
n<i> u<92> t<StringConst> p<97> s<96> l<12:14> el<12:15>
n<0> u<93> t<IntConst> p<94> l<12:18> el<12:19>
n<> u<94> t<Primary_literal> p<95> c<93> l<12:18> el<12:19>
n<> u<95> t<Primary> p<96> c<94> l<12:18> el<12:19>
n<> u<96> t<Expression> p<97> c<95> l<12:18> el<12:19>
n<> u<97> t<For_variable_declaration> p<98> c<91> l<12:10> el<12:19>
n<> u<98> t<For_initialization> p<149> c<97> s<108> l<12:10> el<12:19>
n<i> u<99> t<StringConst> p<100> l<12:21> el<12:22>
n<> u<100> t<Primary_literal> p<101> c<99> l<12:21> el<12:22>
n<> u<101> t<Primary> p<102> c<100> l<12:21> el<12:22>
n<> u<102> t<Expression> p<108> c<101> s<107> l<12:21> el<12:22>
n<CNT> u<103> t<StringConst> p<104> l<12:25> el<12:28>
n<> u<104> t<Primary_literal> p<105> c<103> l<12:25> el<12:28>
n<> u<105> t<Primary> p<106> c<104> l<12:25> el<12:28>
n<> u<106> t<Expression> p<108> c<105> l<12:25> el<12:28>
n<> u<107> t<BinOp_Less> p<108> s<106> l<12:23> el<12:24>
n<> u<108> t<Expression> p<149> c<102> s<117> l<12:21> el<12:28>
n<i> u<109> t<StringConst> p<110> l<12:30> el<12:31>
n<> u<110> t<Ps_or_hierarchical_identifier> p<113> c<109> s<112> l<12:30> el<12:31>
n<> u<111> t<Bit_select> p<112> l<12:31> el<12:31>
n<> u<112> t<Select> p<113> c<111> l<12:31> el<12:31>
n<> u<113> t<Variable_lvalue> p<115> c<110> s<114> l<12:30> el<12:31>
n<> u<114> t<IncDec_PlusPlus> p<115> l<12:31> el<12:33>
n<> u<115> t<Inc_or_dec_expression> p<116> c<113> l<12:30> el<12:33>
n<> u<116> t<For_step_assignment> p<117> c<115> l<12:30> el<12:33>
n<> u<117> t<For_step> p<149> c<116> s<147> l<12:30> el<12:33>
n<ASSIGN_VADDR> u<118> t<StringConst> p<119> l<13:10> el<13:22>
n<> u<119> t<Ps_or_hierarchical_identifier> p<126> c<118> s<125> l<13:10> el<13:22>
n<i> u<120> t<StringConst> p<121> l<13:23> el<13:24>
n<> u<121> t<Primary_literal> p<122> c<120> l<13:23> el<13:24>
n<> u<122> t<Primary> p<123> c<121> l<13:23> el<13:24>
n<> u<123> t<Expression> p<124> c<122> l<13:23> el<13:24>
n<> u<124> t<Bit_select> p<125> c<123> l<13:22> el<13:25>
n<> u<125> t<Select> p<126> c<124> l<13:22> el<13:25>
n<> u<126> t<Variable_lvalue> p<138> c<119> s<127> l<13:10> el<13:25>
n<> u<127> t<AssignOp_Assign> p<138> s<137> l<13:26> el<13:27>
n<V> u<128> t<StringConst> p<135> s<134> l<13:28> el<13:29>
n<i> u<129> t<StringConst> p<130> l<13:30> el<13:31>
n<> u<130> t<Primary_literal> p<131> c<129> l<13:30> el<13:31>
n<> u<131> t<Primary> p<132> c<130> l<13:30> el<13:31>
n<> u<132> t<Expression> p<133> c<131> l<13:30> el<13:31>
n<> u<133> t<Bit_select> p<134> c<132> l<13:29> el<13:32>
n<> u<134> t<Select> p<135> c<133> l<13:29> el<13:32>
n<> u<135> t<Complex_func_call> p<136> c<128> l<13:28> el<13:32>
n<> u<136> t<Primary> p<137> c<135> l<13:28> el<13:32>
n<> u<137> t<Expression> p<138> c<136> l<13:28> el<13:32>
n<> u<138> t<Operator_assignment> p<139> c<126> l<13:10> el<13:32>
n<> u<139> t<Blocking_assignment> p<140> c<138> l<13:10> el<13:32>
n<> u<140> t<Statement_item> p<141> c<139> l<13:10> el<13:33>
n<> u<141> t<Statement> p<142> c<140> l<13:10> el<13:33>
n<> u<142> t<Statement_or_null> p<144> c<141> s<143> l<13:10> el<13:33>
n<> u<143> t<END> p<144> l<14:5> el<14:8>
n<> u<144> t<Seq_block> p<145> c<142> l<12:35> el<14:8>
n<> u<145> t<Statement_item> p<146> c<144> l<12:35> el<14:8>
n<> u<146> t<Statement> p<147> c<145> l<12:35> el<14:8>
n<> u<147> t<Statement_or_null> p<149> c<146> l<12:35> el<14:8>
n<> u<148> t<FOR> p<149> s<98> l<12:5> el<12:8>
n<> u<149> t<Loop_statement> p<150> c<148> l<12:5> el<14:8>
n<> u<150> t<Statement_item> p<151> c<149> l<12:5> el<14:8>
n<> u<151> t<Statement> p<152> c<150> l<12:5> el<14:8>
n<> u<152> t<Function_statement_or_null> p<154> c<151> s<153> l<12:5> el<14:8>
n<> u<153> t<ENDFUNCTION> p<154> l<15:1> el<15:12>
n<> u<154> t<Function_body_declaration> p<155> c<88> l<11:17> el<15:12>
n<> u<155> t<Function_declaration> p<156> c<84> l<11:1> el<15:12>
n<> u<156> t<Package_or_generate_item_declaration> p<157> c<155> l<11:1> el<15:12>
n<> u<157> t<Module_or_generate_item_declaration> p<158> c<156> l<11:1> el<15:12>
n<> u<158> t<Module_common_item> p<159> c<157> l<11:1> el<15:12>
n<> u<159> t<Module_or_generate_item> p<160> c<158> l<11:1> el<15:12>
n<> u<160> t<Non_port_module_item> p<161> c<159> l<11:1> el<15:12>
n<> u<161> t<Module_item> p<345> c<160> s<187> l<11:1> el<15:12>
n<> u<162> t<IntegerAtomType_Int> p<164> s<163> l<17:12> el<17:15>
n<> u<163> t<Signing_Unsigned> p<164> l<17:16> el<17:24>
n<> u<164> t<Data_type> p<165> c<162> l<17:12> el<17:24>
n<> u<165> t<Data_type_or_implicit> p<181> c<164> s<180> l<17:12> el<17:24>
n<VADDR> u<166> t<StringConst> p<179> s<171> l<17:25> el<17:30>
n<CNT> u<167> t<StringConst> p<168> l<17:31> el<17:34>
n<> u<168> t<Primary_literal> p<169> c<167> l<17:31> el<17:34>
n<> u<169> t<Constant_primary> p<170> c<168> l<17:31> el<17:34>
n<> u<170> t<Constant_expression> p<171> c<169> l<17:31> el<17:34>
n<> u<171> t<Unpacked_dimension> p<179> c<170> s<178> l<17:30> el<17:35>
n<ASSIGN_VADDR> u<172> t<StringConst> p<174> s<173> l<17:38> el<17:50>
n<> u<173> t<List_of_arguments> p<174> l<17:51> el<17:51>
n<> u<174> t<Subroutine_call> p<175> c<172> l<17:38> el<17:52>
n<> u<175> t<Constant_primary> p<176> c<174> l<17:38> el<17:52>
n<> u<176> t<Constant_expression> p<177> c<175> l<17:38> el<17:52>
n<> u<177> t<Constant_mintypmax_expression> p<178> c<176> l<17:38> el<17:52>
n<> u<178> t<Constant_param_expression> p<179> c<177> l<17:38> el<17:52>
n<> u<179> t<Param_assignment> p<180> c<166> l<17:25> el<17:52>
n<> u<180> t<List_of_param_assignments> p<181> c<179> l<17:25> el<17:52>
n<> u<181> t<Local_parameter_declaration> p<182> c<165> l<17:1> el<17:52>
n<> u<182> t<Package_or_generate_item_declaration> p<183> c<181> l<17:1> el<17:53>
n<> u<183> t<Module_or_generate_item_declaration> p<184> c<182> l<17:1> el<17:53>
n<> u<184> t<Module_common_item> p<185> c<183> l<17:1> el<17:53>
n<> u<185> t<Module_or_generate_item> p<186> c<184> l<17:1> el<17:53>
n<> u<186> t<Non_port_module_item> p<187> c<185> l<17:1> el<17:53>
n<> u<187> t<Module_item> p<345> c<186> s<233> l<17:1> el<17:53>
n<VADDR> u<188> t<StringConst> p<195> s<194> l<19:5> el<19:10>
n<0> u<189> t<IntConst> p<190> l<19:11> el<19:12>
n<> u<190> t<Primary_literal> p<191> c<189> l<19:11> el<19:12>
n<> u<191> t<Constant_primary> p<192> c<190> l<19:11> el<19:12>
n<> u<192> t<Constant_expression> p<193> c<191> l<19:11> el<19:12>
n<> u<193> t<Constant_bit_select> p<194> c<192> l<19:10> el<19:13>
n<> u<194> t<Constant_select> p<195> c<193> l<19:10> el<19:13>
n<> u<195> t<Constant_primary> p<196> c<188> l<19:5> el<19:13>
n<> u<196> t<Constant_expression> p<202> c<195> s<201> l<19:5> el<19:13>
n<3> u<197> t<IntConst> p<198> l<19:17> el<19:18>
n<> u<198> t<Primary_literal> p<199> c<197> l<19:17> el<19:18>
n<> u<199> t<Constant_primary> p<200> c<198> l<19:17> el<19:18>
n<> u<200> t<Constant_expression> p<202> c<199> l<19:17> el<19:18>
n<> u<201> t<BinOp_Not> p<202> s<200> l<19:14> el<19:16>
n<> u<202> t<Constant_expression> p<228> c<196> s<226> l<19:5> el<19:18>
n<"--[0] (%d) should be 5"> u<203> t<StringLiteral> p<204> l<20:8> el<20:32>
n<> u<204> t<Primary_literal> p<205> c<203> l<20:8> el<20:32>
n<> u<205> t<Primary> p<206> c<204> l<20:8> el<20:32>
n<> u<206> t<Expression> p<218> c<205> s<217> l<20:8> el<20:32>
n<VADDR> u<207> t<StringConst> p<214> s<213> l<20:33> el<20:38>
n<0> u<208> t<IntConst> p<209> l<20:39> el<20:40>
n<> u<209> t<Primary_literal> p<210> c<208> l<20:39> el<20:40>
n<> u<210> t<Primary> p<211> c<209> l<20:39> el<20:40>
n<> u<211> t<Expression> p<212> c<210> l<20:39> el<20:40>
n<> u<212> t<Bit_select> p<213> c<211> l<20:38> el<20:41>
n<> u<213> t<Select> p<214> c<212> l<20:38> el<20:41>
n<> u<214> t<Complex_func_call> p<215> c<207> l<20:33> el<20:41>
n<> u<215> t<Primary> p<216> c<214> l<20:33> el<20:41>
n<> u<216> t<Expression> p<217> c<215> l<20:33> el<20:41>
n<> u<217> t<Argument> p<218> c<216> l<20:33> el<20:41>
n<> u<218> t<List_of_arguments> p<220> c<206> l<20:8> el<20:41>
n<info> u<219> t<StringConst> p<220> s<218> l<20:3> el<20:7>
n<> u<220> t<Elaboration_system_task> p<221> c<219> l<20:2> el<20:43>
n<> u<221> t<Module_common_item> p<222> c<220> l<20:2> el<20:43>
n<> u<222> t<Module_or_generate_item> p<223> c<221> l<20:2> el<20:43>
n<> u<223> t<Generate_item> p<225> c<222> s<224> l<20:2> el<20:43>
n<> u<224> t<END> p<225> l<21:1> el<21:4>
n<> u<225> t<Generate_begin_end_block> p<226> c<223> l<19:20> el<21:4>
n<> u<226> t<Generate_item> p<228> c<225> l<19:20> el<21:4>
n<> u<227> t<IF> p<228> s<202> l<19:1> el<19:3>
n<> u<228> t<If_generate_construct> p<229> c<227> l<19:1> el<21:4>
n<> u<229> t<Conditional_generate_construct> p<230> c<228> l<19:1> el<21:4>
n<> u<230> t<Module_common_item> p<231> c<229> l<19:1> el<21:4>
n<> u<231> t<Module_or_generate_item> p<232> c<230> l<19:1> el<21:4>
n<> u<232> t<Non_port_module_item> p<233> c<231> l<19:1> el<21:4>
n<> u<233> t<Module_item> p<345> c<232> s<239> l<19:1> el<21:4>
n<> u<234> t<Package_or_generate_item_declaration> p<235> l<21:4> el<21:5>
n<> u<235> t<Module_or_generate_item_declaration> p<236> c<234> l<21:4> el<21:5>
n<> u<236> t<Module_common_item> p<237> c<235> l<21:4> el<21:5>
n<> u<237> t<Module_or_generate_item> p<238> c<236> l<21:4> el<21:5>
n<> u<238> t<Non_port_module_item> p<239> c<237> l<21:4> el<21:5>
n<> u<239> t<Module_item> p<345> c<238> s<285> l<21:4> el<21:5>
n<VADDR> u<240> t<StringConst> p<247> s<246> l<22:5> el<22:10>
n<1> u<241> t<IntConst> p<242> l<22:11> el<22:12>
n<> u<242> t<Primary_literal> p<243> c<241> l<22:11> el<22:12>
n<> u<243> t<Constant_primary> p<244> c<242> l<22:11> el<22:12>
n<> u<244> t<Constant_expression> p<245> c<243> l<22:11> el<22:12>
n<> u<245> t<Constant_bit_select> p<246> c<244> l<22:10> el<22:13>
n<> u<246> t<Constant_select> p<247> c<245> l<22:10> el<22:13>
n<> u<247> t<Constant_primary> p<248> c<240> l<22:5> el<22:13>
n<> u<248> t<Constant_expression> p<254> c<247> s<253> l<22:5> el<22:13>
n<3> u<249> t<IntConst> p<250> l<22:17> el<22:18>
n<> u<250> t<Primary_literal> p<251> c<249> l<22:17> el<22:18>
n<> u<251> t<Constant_primary> p<252> c<250> l<22:17> el<22:18>
n<> u<252> t<Constant_expression> p<254> c<251> l<22:17> el<22:18>
n<> u<253> t<BinOp_Not> p<254> s<252> l<22:14> el<22:16>
n<> u<254> t<Constant_expression> p<280> c<248> s<278> l<22:5> el<22:18>
n<"--[1] (%d) should be 5"> u<255> t<StringLiteral> p<256> l<23:8> el<23:32>
n<> u<256> t<Primary_literal> p<257> c<255> l<23:8> el<23:32>
n<> u<257> t<Primary> p<258> c<256> l<23:8> el<23:32>
n<> u<258> t<Expression> p<270> c<257> s<269> l<23:8> el<23:32>
n<VADDR> u<259> t<StringConst> p<266> s<265> l<23:33> el<23:38>
n<1> u<260> t<IntConst> p<261> l<23:39> el<23:40>
n<> u<261> t<Primary_literal> p<262> c<260> l<23:39> el<23:40>
n<> u<262> t<Primary> p<263> c<261> l<23:39> el<23:40>
n<> u<263> t<Expression> p<264> c<262> l<23:39> el<23:40>
n<> u<264> t<Bit_select> p<265> c<263> l<23:38> el<23:41>
n<> u<265> t<Select> p<266> c<264> l<23:38> el<23:41>
n<> u<266> t<Complex_func_call> p<267> c<259> l<23:33> el<23:41>
n<> u<267> t<Primary> p<268> c<266> l<23:33> el<23:41>
n<> u<268> t<Expression> p<269> c<267> l<23:33> el<23:41>
n<> u<269> t<Argument> p<270> c<268> l<23:33> el<23:41>
n<> u<270> t<List_of_arguments> p<272> c<258> l<23:8> el<23:41>
n<info> u<271> t<StringConst> p<272> s<270> l<23:3> el<23:7>
n<> u<272> t<Elaboration_system_task> p<273> c<271> l<23:2> el<23:43>
n<> u<273> t<Module_common_item> p<274> c<272> l<23:2> el<23:43>
n<> u<274> t<Module_or_generate_item> p<275> c<273> l<23:2> el<23:43>
n<> u<275> t<Generate_item> p<277> c<274> s<276> l<23:2> el<23:43>
n<> u<276> t<END> p<277> l<24:1> el<24:4>
n<> u<277> t<Generate_begin_end_block> p<278> c<275> l<22:20> el<24:4>
n<> u<278> t<Generate_item> p<280> c<277> l<22:20> el<24:4>
n<> u<279> t<IF> p<280> s<254> l<22:1> el<22:3>
n<> u<280> t<If_generate_construct> p<281> c<279> l<22:1> el<24:4>
n<> u<281> t<Conditional_generate_construct> p<282> c<280> l<22:1> el<24:4>
n<> u<282> t<Module_common_item> p<283> c<281> l<22:1> el<24:4>
n<> u<283> t<Module_or_generate_item> p<284> c<282> l<22:1> el<24:4>
n<> u<284> t<Non_port_module_item> p<285> c<283> l<22:1> el<24:4>
n<> u<285> t<Module_item> p<345> c<284> s<291> l<22:1> el<24:4>
n<> u<286> t<Package_or_generate_item_declaration> p<287> l<24:4> el<24:5>
n<> u<287> t<Module_or_generate_item_declaration> p<288> c<286> l<24:4> el<24:5>
n<> u<288> t<Module_common_item> p<289> c<287> l<24:4> el<24:5>
n<> u<289> t<Module_or_generate_item> p<290> c<288> l<24:4> el<24:5>
n<> u<290> t<Non_port_module_item> p<291> c<289> l<24:4> el<24:5>
n<> u<291> t<Module_item> p<345> c<290> s<337> l<24:4> el<24:5>
n<VADDR> u<292> t<StringConst> p<299> s<298> l<26:5> el<26:10>
n<1> u<293> t<IntConst> p<294> l<26:11> el<26:12>
n<> u<294> t<Primary_literal> p<295> c<293> l<26:11> el<26:12>
n<> u<295> t<Constant_primary> p<296> c<294> l<26:11> el<26:12>
n<> u<296> t<Constant_expression> p<297> c<295> l<26:11> el<26:12>
n<> u<297> t<Constant_bit_select> p<298> c<296> l<26:10> el<26:13>
n<> u<298> t<Constant_select> p<299> c<297> l<26:10> el<26:13>
n<> u<299> t<Constant_primary> p<300> c<292> l<26:5> el<26:13>
n<> u<300> t<Constant_expression> p<306> c<299> s<305> l<26:5> el<26:13>
n<3> u<301> t<IntConst> p<302> l<26:17> el<26:18>
n<> u<302> t<Primary_literal> p<303> c<301> l<26:17> el<26:18>
n<> u<303> t<Constant_primary> p<304> c<302> l<26:17> el<26:18>
n<> u<304> t<Constant_expression> p<306> c<303> l<26:17> el<26:18>
n<> u<305> t<BinOp_Equiv> p<306> s<304> l<26:14> el<26:16>
n<> u<306> t<Constant_expression> p<332> c<300> s<330> l<26:5> el<26:18>
n<"--[1] (%d) is equal to 3"> u<307> t<StringLiteral> p<308> l<27:8> el<27:34>
n<> u<308> t<Primary_literal> p<309> c<307> l<27:8> el<27:34>
n<> u<309> t<Primary> p<310> c<308> l<27:8> el<27:34>
n<> u<310> t<Expression> p<322> c<309> s<321> l<27:8> el<27:34>
n<VADDR> u<311> t<StringConst> p<318> s<317> l<27:35> el<27:40>
n<1> u<312> t<IntConst> p<313> l<27:41> el<27:42>
n<> u<313> t<Primary_literal> p<314> c<312> l<27:41> el<27:42>
n<> u<314> t<Primary> p<315> c<313> l<27:41> el<27:42>
n<> u<315> t<Expression> p<316> c<314> l<27:41> el<27:42>
n<> u<316> t<Bit_select> p<317> c<315> l<27:40> el<27:43>
n<> u<317> t<Select> p<318> c<316> l<27:40> el<27:43>
n<> u<318> t<Complex_func_call> p<319> c<311> l<27:35> el<27:43>
n<> u<319> t<Primary> p<320> c<318> l<27:35> el<27:43>
n<> u<320> t<Expression> p<321> c<319> l<27:35> el<27:43>
n<> u<321> t<Argument> p<322> c<320> l<27:35> el<27:43>
n<> u<322> t<List_of_arguments> p<324> c<310> l<27:8> el<27:43>
n<info> u<323> t<StringConst> p<324> s<322> l<27:3> el<27:7>
n<> u<324> t<Elaboration_system_task> p<325> c<323> l<27:2> el<27:45>
n<> u<325> t<Module_common_item> p<326> c<324> l<27:2> el<27:45>
n<> u<326> t<Module_or_generate_item> p<327> c<325> l<27:2> el<27:45>
n<> u<327> t<Generate_item> p<329> c<326> s<328> l<27:2> el<27:45>
n<> u<328> t<END> p<329> l<28:1> el<28:4>
n<> u<329> t<Generate_begin_end_block> p<330> c<327> l<26:20> el<28:4>
n<> u<330> t<Generate_item> p<332> c<329> l<26:20> el<28:4>
n<> u<331> t<IF> p<332> s<306> l<26:1> el<26:3>
n<> u<332> t<If_generate_construct> p<333> c<331> l<26:1> el<28:4>
n<> u<333> t<Conditional_generate_construct> p<334> c<332> l<26:1> el<28:4>
n<> u<334> t<Module_common_item> p<335> c<333> l<26:1> el<28:4>
n<> u<335> t<Module_or_generate_item> p<336> c<334> l<26:1> el<28:4>
n<> u<336> t<Non_port_module_item> p<337> c<335> l<26:1> el<28:4>
n<> u<337> t<Module_item> p<345> c<336> s<343> l<26:1> el<28:4>
n<> u<338> t<Package_or_generate_item_declaration> p<339> l<28:4> el<28:5>
n<> u<339> t<Module_or_generate_item_declaration> p<340> c<338> l<28:4> el<28:5>
n<> u<340> t<Module_common_item> p<341> c<339> l<28:4> el<28:5>
n<> u<341> t<Module_or_generate_item> p<342> c<340> l<28:4> el<28:5>
n<> u<342> t<Non_port_module_item> p<343> c<341> l<28:4> el<28:5>
n<> u<343> t<Module_item> p<345> c<342> s<344> l<28:4> el<28:5>
n<> u<344> t<ENDMODULE> p<345> l<30:1> el<30:10>
n<> u<345> t<Module_declaration> p<346> c<55> l<8:1> el<30:10>
n<> u<346> t<Description> p<363> c<345> s<362> l<8:1> el<30:10>
n<module> u<347> t<Module_keyword> p<349> s<348> l<32:1> el<32:7>
n<main> u<348> t<StringConst> p<349> l<32:8> el<32:12>
n<> u<349> t<Module_ansi_header> p<361> c<347> s<359> l<32:1> el<32:13>
n<top> u<350> t<StringConst> p<357> s<351> l<33:1> el<33:4>
n<> u<351> t<Parameter_value_assignment> p<357> s<356> l<33:5> el<33:8>
n<top1> u<352> t<StringConst> p<353> l<33:9> el<33:13>
n<> u<353> t<Name_of_instance> p<356> c<352> s<355> l<33:9> el<33:13>
n<> u<354> t<Ordered_port_connection> p<355> l<33:14> el<33:14>
n<> u<355> t<List_of_port_connections> p<356> c<354> l<33:14> el<33:14>
n<> u<356> t<Hierarchical_instance> p<357> c<353> l<33:9> el<33:15>
n<> u<357> t<Module_instantiation> p<358> c<350> l<33:1> el<33:16>
n<> u<358> t<Module_or_generate_item> p<359> c<357> l<33:1> el<33:16>
n<> u<359> t<Non_port_module_item> p<361> c<358> s<360> l<33:1> el<33:16>
n<> u<360> t<ENDMODULE> p<361> l<34:1> el<34:10>
n<> u<361> t<Module_declaration> p<362> c<349> l<32:1> el<34:10>
n<> u<362> t<Description> p<363> c<361> l<32:1> el<34:10>
n<> u<363> t<Source_text> p<364> c<50> l<1:1> el<34:10>
n<> u<364> t<Top_level_rule> c<1> l<1:1> el<35:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:1:1: No timescale set for "pack".

[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:8:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:32:1: No timescale set for "main".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:1:1: Compile package "pack".

[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:32:1: Compile module "work@main".

[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:8:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:27:2: Compile generate block "work@main.top1.genblk4".

[NTE:EL0503] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:32:1: Top level module "work@main".

[INF:EL0549] ${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv:27:2: Elaboration info "--[1] (%d) is equal to 3".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_expr                                            10
array_typespec                                        12
array_var                                              1
assign_stmt                                            1
assignment                                             1
begin                                                  4
bit_select                                             8
constant                                             114
design                                                 1
for_stmt                                               1
func_call                                              3
function                                               1
gen_if                                                 3
gen_scope                                              2
gen_scope_array                                        2
import_typespec                                        1
int_typespec                                          35
int_var                                                1
module_inst                                           11
operation                                             31
package                                                2
param_assign                                          26
parameter                                             28
range                                                 17
ref_module                                             1
ref_obj                                                7
string_typespec                                        6
sys_task_call                                          1
tagged_pattern                                         6
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_expr                                            10
array_typespec                                        12
array_var                                              1
assign_stmt                                            2
assignment                                             2
begin                                                  5
bit_select                                            10
constant                                             114
design                                                 1
for_stmt                                               2
func_call                                              3
function                                               2
gen_if                                                 3
gen_scope                                              3
gen_scope_array                                        3
import_typespec                                        1
int_typespec                                          35
int_var                                                2
module_inst                                           11
operation                                             33
package                                                2
param_assign                                          26
parameter                                             28
range                                                 17
ref_module                                             1
ref_obj                                               11
string_typespec                                        6
sys_task_call                                          2
tagged_pattern                                         6
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefaultPatternInt/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/DefaultPatternInt/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/DefaultPatternInt/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@main)
|vpiElaborated:1
|vpiName:work@main
|uhdmallPackages:
\_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_design: (work@main)
  |vpiName:pack
  |vpiFullName:pack::
  |vpiParameter:
  \_parameter: (pack::CNT), line:2:25, endln:2:28
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:2:12, endln:2:24
      |vpiParent:
      \_parameter: (pack::CNT), line:2:25, endln:2:28
      |vpiInstance:
      \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiLocalParam:1
    |vpiName:CNT
    |vpiFullName:pack::CNT
  |vpiParameter:
  \_parameter: (pack::V), line:4:25, endln:4:26
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiSize:1
    |vpiTypespec:
    \_array_typespec: , line:4:12, endln:4:31
      |vpiParent:
      \_parameter: (pack::V), line:4:25, endln:4:26
      |vpiRange:
      \_range: , line:4:27, endln:4:30
        |vpiParent:
        \_parameter: (pack::V), line:4:25, endln:4:26
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:4:27, endln:4:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:4:27, endln:4:30
          |vpiParent:
          \_range: , line:4:27, endln:4:30
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (pack::V::CNT), line:4:27, endln:4:30
            |vpiParent:
            \_operation: , line:4:27, endln:4:30
            |vpiName:CNT
            |vpiFullName:pack::V::CNT
            |vpiActual:
            \_parameter: (pack::CNT), line:2:25, endln:2:28
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiElemTypespec:
      \_int_typespec: , line:4:12, endln:4:24
        |vpiInstance:
        \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiRange:
    \_range: , line:4:27, endln:4:30
    |vpiLocalParam:1
    |vpiName:V
    |vpiFullName:pack::V
  |vpiParamAssign:
  \_param_assign: , line:2:25, endln:2:32
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiRhs:
    \_constant: , line:2:31, endln:2:32
      |vpiParent:
      \_param_assign: , line:2:25, endln:2:32
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:2:12, endln:2:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (pack::CNT), line:2:25, endln:2:28
  |vpiParamAssign:
  \_param_assign: , line:4:25, endln:4:47
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiRhs:
    \_operation: , line:4:34, endln:4:47
      |vpiParent:
      \_param_assign: , line:4:25, endln:4:47
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:4:45, endln:4:46
        |vpiParent:
        \_operation: , line:4:34, endln:4:47
        |vpiPattern:
        \_constant: , line:4:45, endln:4:46
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiTypespec:
        \_string_typespec: (default), line:4:36, endln:4:43
          |vpiParent:
          \_tagged_pattern: , line:4:45, endln:4:46
          |vpiName:default
    |vpiLhs:
    \_parameter: (pack::V), line:4:25, endln:4:26
  |vpiDefName:pack
|uhdmtopPackages:
\_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_design: (work@main)
  |vpiName:pack
  |vpiFullName:pack::
  |vpiParameter:
  \_parameter: (pack::CNT), line:2:25, endln:2:28
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:2:12, endln:2:24
      |vpiParent:
      \_parameter: (pack::CNT), line:2:25, endln:2:28
      |vpiInstance:
      \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiLocalParam:1
    |vpiName:CNT
    |vpiFullName:pack::CNT
  |vpiParameter:
  \_parameter: (pack::V), line:4:25, endln:4:26
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiSize:1
    |vpiTypespec:
    \_array_typespec: , line:4:12, endln:4:31
      |vpiParent:
      \_parameter: (pack::V), line:4:25, endln:4:26
      |vpiRange:
      \_range: , line:4:27, endln:4:30
        |vpiParent:
        \_parameter: (pack::V), line:4:25, endln:4:26
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:4:27, endln:4:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:4:27, endln:4:30
          |vpiParent:
          \_range: , line:4:27, endln:4:30
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:4:27, endln:4:30
            |vpiParent:
            \_operation: , line:4:27, endln:4:30
            |vpiDecompile:2
            |vpiSize:32
            |UINT:2
            |vpiTypespec:
            \_int_typespec: , line:2:12, endln:2:24
              |vpiParent:
              \_constant: , line:4:27, endln:4:30
              |vpiInstance:
              \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiElemTypespec:
      \_int_typespec: , line:4:12, endln:4:24
        |vpiInstance:
        \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiRange:
    \_range: , line:4:27, endln:4:30
    |vpiLocalParam:1
    |vpiName:V
    |vpiFullName:pack::V
  |vpiParamAssign:
  \_param_assign: , line:2:25, endln:2:32
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiRhs:
    \_constant: , line:2:31, endln:2:32
      |vpiParent:
      \_param_assign: , line:2:25, endln:2:32
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:2:12, endln:2:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (pack::CNT), line:2:25, endln:2:28
  |vpiParamAssign:
  \_param_assign: , line:4:25, endln:4:47
    |vpiParent:
    \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiRhs:
    \_array_expr: 
      |vpiParent:
      \_param_assign: , line:4:25, endln:4:47
      |vpiExpr:
      \_constant: 
        |vpiDecompile:3
        |UINT:3
        |vpiConstType:9
      |vpiExpr:
      \_constant: 
    |vpiLhs:
    \_parameter: (pack::V), line:4:25, endln:4:26
  |vpiDefName:pack
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:32:1, endln:34:10
  |vpiParent:
  \_design: (work@main)
  |vpiFullName:work@main
  |vpiDefName:work@main
  |vpiRefModule:
  \_ref_module: work@top (top1), line:33:9, endln:33:13
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:32:1, endln:34:10
    |vpiName:top1
    |vpiDefName:work@top
    |vpiActual:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
  |vpiParent:
  \_design: (work@main)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.CNT), line:2:25, endln:2:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:2:12, endln:2:24
      |vpiParent:
      \_parameter: (work@top.CNT), line:2:25, endln:2:28
      |vpiInstance:
      \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiLocalParam:1
    |vpiName:CNT
    |vpiFullName:work@top.CNT
    |vpiImported:pack
  |vpiParameter:
  \_parameter: (work@top.V), line:4:25, endln:4:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiSize:1
    |vpiTypespec:
    \_array_typespec: , line:4:12, endln:4:31
      |vpiParent:
      \_parameter: (work@top.V), line:4:25, endln:4:26
      |vpiRange:
      \_range: , line:4:27, endln:4:30
        |vpiParent:
        \_array_typespec: , line:4:12, endln:4:31
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:4:27, endln:4:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:4:27, endln:4:30
          |vpiParent:
          \_range: , line:4:27, endln:4:30
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:4:27, endln:4:30
            |vpiParent:
            \_operation: , line:4:27, endln:4:30
            |vpiDecompile:2
            |vpiSize:32
            |UINT:2
            |vpiTypespec:
            \_int_typespec: , line:2:12, endln:2:24
              |vpiParent:
              \_constant: , line:4:27, endln:4:30
              |vpiInstance:
              \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiParent:
            \_operation: , line:4:27, endln:4:30
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiElemTypespec:
      \_int_typespec: , line:4:12, endln:4:24
        |vpiParent:
        \_array_typespec: , line:4:12, endln:4:31
        |vpiInstance:
        \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
    |vpiRange:
    \_range: , line:4:27, endln:4:30
      |vpiParent:
      \_parameter: (work@top.V), line:4:25, endln:4:26
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:4:27, endln:4:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:4:27, endln:4:30
        |vpiParent:
        \_range: , line:4:27, endln:4:30
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:4:27, endln:4:30
          |vpiParent:
          \_operation: , line:4:27, endln:4:30
          |vpiDecompile:2
          |vpiSize:32
          |UINT:2
          |vpiTypespec:
          \_int_typespec: , line:2:12, endln:2:24
            |vpiParent:
            \_constant: , line:4:27, endln:4:30
            |vpiInstance:
            \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiParent:
          \_operation: , line:4:27, endln:4:30
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiLocalParam:1
    |vpiName:V
    |vpiFullName:work@top.V
    |vpiImported:pack
  |vpiParameter:
  \_parameter: (work@top.VADDR), line:17:25, endln:17:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiSize:1
    |vpiTypespec:
    \_array_typespec: , line:17:12, endln:17:35
      |vpiParent:
      \_parameter: (work@top.VADDR), line:17:25, endln:17:30
      |vpiRange:
      \_range: , line:17:31, endln:17:34
        |vpiParent:
        \_parameter: (work@top.VADDR), line:17:25, endln:17:30
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:17:31, endln:17:34
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:17:31, endln:17:34
          |vpiParent:
          \_range: , line:17:31, endln:17:34
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:17:31, endln:17:34
            |vpiParent:
            \_operation: , line:17:31, endln:17:34
            |vpiDecompile:2
            |vpiSize:32
            |UINT:2
            |vpiTypespec:
            \_int_typespec: , line:2:12, endln:2:24
              |vpiParent:
              \_constant: , line:17:31, endln:17:34
              |vpiInstance:
              \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiElemTypespec:
      \_int_typespec: , line:17:12, endln:17:24
    |vpiRange:
    \_range: , line:17:31, endln:17:34
    |vpiLocalParam:1
    |vpiName:VADDR
    |vpiFullName:work@top.VADDR
  |vpiParamAssign:
  \_param_assign: , line:2:25, endln:2:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiRhs:
    \_constant: , line:2:31, endln:2:32
      |vpiParent:
      \_param_assign: , line:2:25, endln:2:32
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:2:12, endln:2:24
        |vpiParent:
        \_constant: , line:2:31, endln:2:32
        |vpiInstance:
        \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.CNT), line:2:25, endln:2:28
      |vpiParent:
      \_param_assign: , line:2:25, endln:2:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:2:12, endln:2:24
        |vpiParent:
        \_parameter: (work@top.CNT), line:2:25, endln:2:28
        |vpiInstance:
        \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
      |vpiLocalParam:1
      |vpiName:CNT
      |vpiFullName:work@top.CNT
      |vpiImported:pack
  |vpiParamAssign:
  \_param_assign: , line:4:25, endln:4:47
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiRhs:
    \_array_expr: 
      |vpiParent:
      \_param_assign: , line:4:25, endln:4:47
      |vpiExpr:
      \_constant: 
        |vpiParent:
        \_array_expr: 
        |vpiDecompile:3
        |UINT:3
        |vpiConstType:9
      |vpiExpr:
      \_constant: 
        |vpiParent:
        \_array_expr: 
        |vpiDecompile:3
        |UINT:3
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.V), line:4:25, endln:4:26
      |vpiParent:
      \_param_assign: , line:4:25, endln:4:47
      |vpiSize:1
      |vpiTypespec:
      \_array_typespec: , line:4:12, endln:4:31
        |vpiParent:
        \_parameter: (work@top.V), line:4:25, endln:4:26
        |vpiRange:
        \_range: , line:4:27, endln:4:30
          |vpiParent:
          \_array_typespec: , line:4:12, endln:4:31
          |vpiLeftRange:
          \_constant: 
            |vpiParent:
            \_range: , line:4:27, endln:4:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_operation: , line:4:27, endln:4:30
            |vpiParent:
            \_range: , line:4:27, endln:4:30
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:4:27, endln:4:30
              |vpiParent:
              \_operation: , line:4:27, endln:4:30
              |vpiDecompile:2
              |vpiSize:32
              |UINT:2
              |vpiTypespec:
              \_int_typespec: , line:2:12, endln:2:24
                |vpiParent:
                \_constant: , line:4:27, endln:4:30
                |vpiInstance:
                \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
              |vpiConstType:9
            |vpiOperand:
            \_constant: 
              |vpiParent:
              \_operation: , line:4:27, endln:4:30
              |vpiSize:64
              |INT:1
              |vpiConstType:7
        |vpiElemTypespec:
        \_int_typespec: , line:4:12, endln:4:24
          |vpiParent:
          \_array_typespec: , line:4:12, endln:4:31
          |vpiInstance:
          \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
      |vpiRange:
      \_range: , line:4:27, endln:4:30
        |vpiParent:
        \_parameter: (work@top.V), line:4:25, endln:4:26
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:4:27, endln:4:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:4:27, endln:4:30
          |vpiParent:
          \_range: , line:4:27, endln:4:30
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:4:27, endln:4:30
            |vpiParent:
            \_operation: , line:4:27, endln:4:30
            |vpiDecompile:2
            |vpiSize:32
            |UINT:2
            |vpiTypespec:
            \_int_typespec: , line:2:12, endln:2:24
              |vpiParent:
              \_constant: , line:4:27, endln:4:30
              |vpiInstance:
              \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiParent:
            \_operation: , line:4:27, endln:4:30
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiLocalParam:1
      |vpiName:V
      |vpiFullName:work@top.V
      |vpiImported:pack
  |vpiParamAssign:
  \_param_assign: , line:17:25, endln:17:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiRhs:
    \_func_call: (ASSIGN_VADDR), line:17:38, endln:17:50
      |vpiParent:
      \_param_assign: , line:17:25, endln:17:52
      |vpiName:ASSIGN_VADDR
      |vpiFunction:
      \_function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
    |vpiLhs:
    \_parameter: (work@top.VADDR), line:17:25, endln:17:30
  |vpiTypedef:
  \_array_typespec: (ASSIGN_VADDR_RET_T), line:10:9, endln:10:45
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiName:ASSIGN_VADDR_RET_T
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiRange:
    \_range: , line:10:41, endln:10:44
      |vpiParent:
      \_array_typespec: (ASSIGN_VADDR_RET_T), line:10:9, endln:10:45
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:10:41, endln:10:44
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:10:41, endln:10:44
        |vpiParent:
        \_range: , line:10:41, endln:10:44
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:10:41, endln:10:44
          |vpiParent:
          \_operation: , line:10:41, endln:10:44
          |vpiDecompile:2
          |vpiSize:32
          |UINT:2
          |vpiTypespec:
          \_int_typespec: , line:2:12, endln:2:24
            |vpiParent:
            \_constant: , line:10:41, endln:10:44
            |vpiInstance:
            \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiElemTypespec:
    \_int_typespec: , line:10:9, endln:10:21
  |vpiTypedef:
  \_import_typespec: (pack), line:9:8, endln:9:15
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiName:ASSIGN_VADDR
    |vpiFullName:work@top.ASSIGN_VADDR
    |vpiVisibility:1
    |vpiReturn:
    \_array_var: (work@top.ASSIGN_VADDR), line:11:17, endln:11:35
      |vpiParent:
      \_function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
      |vpiTypespec:
      \_array_typespec: (ASSIGN_VADDR_RET_T), line:10:9, endln:10:45
        |vpiName:ASSIGN_VADDR_RET_T
        |vpiTypedefAlias:
        \_array_typespec: (ASSIGN_VADDR_RET_T), line:10:9, endln:10:45
        |vpiRange:
        \_range: , line:10:41, endln:10:44
          |vpiParent:
          \_array_typespec: (ASSIGN_VADDR_RET_T), line:10:9, endln:10:45
          |vpiLeftRange:
          \_constant: 
            |vpiParent:
            \_range: , line:10:41, endln:10:44
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_operation: , line:10:41, endln:10:44
            |vpiParent:
            \_range: , line:10:41, endln:10:44
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:10:41, endln:10:44
              |vpiParent:
              \_operation: , line:10:41, endln:10:44
              |vpiDecompile:2
              |vpiSize:32
              |UINT:2
              |vpiTypespec:
              \_int_typespec: , line:2:12, endln:2:24
                |vpiParent:
                \_constant: , line:10:41, endln:10:44
                |vpiInstance:
                \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
              |vpiConstType:9
            |vpiOperand:
            \_constant: 
              |vpiParent:
              \_operation: , line:10:41, endln:10:44
              |vpiSize:64
              |INT:1
              |vpiConstType:7
        |vpiElemTypespec:
        \_int_typespec: , line:10:9, endln:10:21
          |vpiParent:
          \_array_typespec: (ASSIGN_VADDR_RET_T), line:10:9, endln:10:45
      |vpiFullName:work@top.ASSIGN_VADDR
    |vpiStmt:
    \_for_stmt: (work@top.ASSIGN_VADDR), line:12:5, endln:12:8
      |vpiParent:
      \_function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
      |vpiFullName:work@top.ASSIGN_VADDR
      |vpiForInitStmt:
      \_assign_stmt: , line:12:10, endln:12:19
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:12:5, endln:12:8
        |vpiRhs:
        \_constant: , line:12:18, endln:12:19
          |vpiParent:
          \_assign_stmt: , line:12:10, endln:12:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_int_var: (work@top.ASSIGN_VADDR.i), line:12:14, endln:12:15
          |vpiParent:
          \_assign_stmt: , line:12:10, endln:12:19
          |vpiTypespec:
          \_int_typespec: , line:12:10, endln:12:13
            |vpiSigned:1
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiSigned:1
      |vpiForIncStmt:
      \_operation: , line:12:30, endln:12:33
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:12:5, endln:12:8
        |vpiOpType:62
        |vpiOperand:
        \_ref_obj: (work@top.ASSIGN_VADDR.i), line:12:30, endln:12:31
          |vpiParent:
          \_operation: , line:12:30, endln:12:33
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiActual:
          \_int_var: (work@top.ASSIGN_VADDR.i), line:12:14, endln:12:15
      |vpiCondition:
      \_operation: , line:12:21, endln:12:28
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:12:5, endln:12:8
        |vpiOpType:20
        |vpiOperand:
        \_ref_obj: (work@top.ASSIGN_VADDR.i), line:12:21, endln:12:22
          |vpiParent:
          \_operation: , line:12:21, endln:12:28
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiActual:
          \_int_var: (work@top.ASSIGN_VADDR.i), line:12:14, endln:12:15
        |vpiOperand:
        \_constant: , line:12:25, endln:12:28
          |vpiParent:
          \_operation: , line:12:21, endln:12:28
          |vpiDecompile:2
          |vpiSize:32
          |UINT:2
          |vpiTypespec:
          \_int_typespec: , line:2:12, endln:2:24
            |vpiParent:
            \_constant: , line:12:25, endln:12:28
            |vpiInstance:
            \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
          |vpiConstType:9
      |vpiStmt:
      \_begin: (work@top.ASSIGN_VADDR), line:12:35, endln:14:8
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:12:5, endln:12:8
        |vpiFullName:work@top.ASSIGN_VADDR
        |vpiStmt:
        \_assignment: , line:13:10, endln:13:32
          |vpiParent:
          \_begin: (work@top.ASSIGN_VADDR), line:12:35, endln:14:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_bit_select: (work@top.ASSIGN_VADDR.V), line:13:30, endln:13:31
            |vpiParent:
            \_assignment: , line:13:10, endln:13:32
            |vpiName:V
            |vpiFullName:work@top.ASSIGN_VADDR.V
            |vpiIndex:
            \_ref_obj: (work@top.ASSIGN_VADDR.i), line:13:30, endln:13:31
              |vpiParent:
              \_bit_select: (work@top.ASSIGN_VADDR.V), line:13:30, endln:13:31
              |vpiName:i
              |vpiFullName:work@top.ASSIGN_VADDR.i
              |vpiActual:
              \_int_var: (work@top.ASSIGN_VADDR.i), line:12:14, endln:12:15
          |vpiLhs:
          \_bit_select: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:13:10, endln:13:25
            |vpiParent:
            \_assignment: , line:13:10, endln:13:32
            |vpiName:ASSIGN_VADDR
            |vpiFullName:work@top.ASSIGN_VADDR.ASSIGN_VADDR
            |vpiActual:
            \_array_var: (work@top.ASSIGN_VADDR), line:11:17, endln:11:35
            |vpiIndex:
            \_ref_obj: (work@top.ASSIGN_VADDR.i), line:13:23, endln:13:24
              |vpiParent:
              \_bit_select: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:13:10, endln:13:25
              |vpiName:i
              |vpiFullName:work@top.ASSIGN_VADDR.i
              |vpiActual:
              \_int_var: (work@top.ASSIGN_VADDR.i), line:12:14, endln:12:15
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
  |vpiGenStmt:
  \_gen_if: , line:19:1, endln:19:3
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiCondition:
    \_operation: , line:19:5, endln:19:18
      |vpiParent:
      \_gen_if: , line:19:1, endln:19:3
      |vpiOpType:15
      |vpiOperand:
      \_bit_select: (work@top.VADDR), line:19:5, endln:19:13
        |vpiParent:
        \_operation: , line:19:5, endln:19:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiIndex:
        \_constant: , line:19:11, endln:19:12
          |vpiParent:
          \_bit_select: (work@top.VADDR), line:19:5, endln:19:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:19:17, endln:19:18
        |vpiParent:
        \_operation: , line:19:5, endln:19:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:19:1, endln:19:3
      |vpiFullName:work@top
  |vpiGenStmt:
  \_gen_if: , line:22:1, endln:22:3
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiCondition:
    \_operation: , line:22:5, endln:22:18
      |vpiParent:
      \_gen_if: , line:22:1, endln:22:3
      |vpiOpType:15
      |vpiOperand:
      \_bit_select: (work@top.VADDR), line:22:5, endln:22:13
        |vpiParent:
        \_operation: , line:22:5, endln:22:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiIndex:
        \_constant: , line:22:11, endln:22:12
          |vpiParent:
          \_bit_select: (work@top.VADDR), line:22:5, endln:22:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:22:17, endln:22:18
        |vpiParent:
        \_operation: , line:22:5, endln:22:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:22:1, endln:22:3
      |vpiFullName:work@top
  |vpiGenStmt:
  \_gen_if: , line:26:1, endln:26:3
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:8:1, endln:30:10
    |vpiCondition:
    \_operation: , line:26:5, endln:26:18
      |vpiParent:
      \_gen_if: , line:26:1, endln:26:3
      |vpiOpType:14
      |vpiOperand:
      \_bit_select: (work@top.VADDR), line:26:5, endln:26:13
        |vpiParent:
        \_operation: , line:26:5, endln:26:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiIndex:
        \_constant: , line:26:11, endln:26:12
          |vpiParent:
          \_bit_select: (work@top.VADDR), line:26:5, endln:26:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:26:17, endln:26:18
        |vpiParent:
        \_operation: , line:26:5, endln:26:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:26:1, endln:26:3
      |vpiFullName:work@top
|uhdmtopModules:
\_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:32:1, endln:34:10
  |vpiName:work@main
  |vpiDefName:work@main
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:33:1, endln:33:16
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:32:1, endln:34:10
    |vpiName:top1
    |vpiFullName:work@main.top1
    |vpiParameter:
    \_parameter: (work@main.top1.CNT), line:2:25, endln:2:28
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:33:1, endln:33:16
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:2:12, endln:2:24
        |vpiParent:
        \_parameter: (work@main.top1.CNT), line:2:25, endln:2:28
        |vpiInstance:
        \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
      |vpiLocalParam:1
      |vpiName:CNT
      |vpiFullName:work@main.top1.CNT
      |vpiImported:pack
    |vpiParameter:
    \_parameter: (work@main.top1.V), line:4:25, endln:4:26
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:33:1, endln:33:16
      |vpiSize:1
      |vpiTypespec:
      \_array_typespec: , line:4:12, endln:4:31
        |vpiParent:
        \_parameter: (work@main.top1.V), line:4:25, endln:4:26
        |vpiRange:
        \_range: , line:4:27, endln:4:30
          |vpiParent:
          \_array_typespec: , line:4:12, endln:4:31
          |vpiLeftRange:
          \_constant: 
            |vpiParent:
            \_range: , line:4:27, endln:4:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_operation: , line:4:27, endln:4:30
            |vpiParent:
            \_range: , line:4:27, endln:4:30
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:4:27, endln:4:30
              |vpiParent:
              \_operation: , line:4:27, endln:4:30
              |vpiDecompile:2
              |vpiSize:32
              |UINT:2
              |vpiTypespec:
              \_int_typespec: , line:2:12, endln:2:24
                |vpiParent:
                \_constant: , line:4:27, endln:4:30
                |vpiInstance:
                \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
              |vpiConstType:9
            |vpiOperand:
            \_constant: 
              |vpiParent:
              \_operation: , line:4:27, endln:4:30
              |vpiSize:64
              |INT:1
              |vpiConstType:7
        |vpiElemTypespec:
        \_int_typespec: , line:4:12, endln:4:24
          |vpiParent:
          \_array_typespec: , line:4:12, endln:4:31
          |vpiInstance:
          \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
      |vpiRange:
      \_range: , line:4:27, endln:4:30
        |vpiParent:
        \_parameter: (work@main.top1.V), line:4:25, endln:4:26
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:4:27, endln:4:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:4:27, endln:4:30
          |vpiParent:
          \_range: , line:4:27, endln:4:30
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:4:27, endln:4:30
            |vpiParent:
            \_operation: , line:4:27, endln:4:30
            |vpiDecompile:2
            |vpiSize:32
            |UINT:2
            |vpiTypespec:
            \_int_typespec: , line:2:12, endln:2:24
              |vpiParent:
              \_constant: , line:4:27, endln:4:30
              |vpiInstance:
              \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiParent:
            \_operation: , line:4:27, endln:4:30
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiLocalParam:1
      |vpiName:V
      |vpiFullName:work@main.top1.V
      |vpiImported:pack
    |vpiParameter:
    \_parameter: (work@main.top1.VADDR), line:17:25, endln:17:30
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:33:1, endln:33:16
      |vpiSize:1
      |vpiTypespec:
      \_array_typespec: , line:17:12, endln:17:35
        |vpiParent:
        \_parameter: (work@main.top1.VADDR), line:17:25, endln:17:30
        |vpiRange:
        \_range: , line:17:31, endln:17:34
          |vpiParent:
          \_array_typespec: , line:17:12, endln:17:35
          |vpiLeftRange:
          \_constant: 
            |vpiParent:
            \_range: , line:17:31, endln:17:34
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_operation: , line:17:31, endln:17:34
            |vpiParent:
            \_range: , line:17:31, endln:17:34
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:17:31, endln:17:34
              |vpiParent:
              \_operation: , line:17:31, endln:17:34
              |vpiDecompile:2
              |vpiSize:32
              |UINT:2
              |vpiTypespec:
              \_int_typespec: , line:2:12, endln:2:24
                |vpiParent:
                \_constant: , line:17:31, endln:17:34
                |vpiInstance:
                \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
              |vpiConstType:9
            |vpiOperand:
            \_constant: 
              |vpiParent:
              \_operation: , line:17:31, endln:17:34
              |vpiSize:64
              |INT:1
              |vpiConstType:7
        |vpiElemTypespec:
        \_int_typespec: , line:17:12, endln:17:24
          |vpiParent:
          \_array_typespec: , line:17:12, endln:17:35
      |vpiRange:
      \_range: , line:17:31, endln:17:34
        |vpiParent:
        \_parameter: (work@main.top1.VADDR), line:17:25, endln:17:30
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:17:31, endln:17:34
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:17:31, endln:17:34
          |vpiParent:
          \_range: , line:17:31, endln:17:34
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:17:31, endln:17:34
            |vpiParent:
            \_operation: , line:17:31, endln:17:34
            |vpiDecompile:2
            |vpiSize:32
            |UINT:2
            |vpiTypespec:
            \_int_typespec: , line:2:12, endln:2:24
              |vpiParent:
              \_constant: , line:17:31, endln:17:34
              |vpiInstance:
              \_package: pack (pack::), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:1:1, endln:6:11
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiParent:
            \_operation: , line:17:31, endln:17:34
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiLocalParam:1
      |vpiName:VADDR
      |vpiFullName:work@main.top1.VADDR
    |vpiParamAssign:
    \_param_assign: , line:2:25, endln:2:32
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:33:1, endln:33:16
      |vpiRhs:
      \_constant: , line:2:31, endln:2:32
        |vpiParent:
        \_param_assign: , line:2:25, endln:2:32
        |vpiDecompile:2
        |vpiSize:32
        |UINT:2
        |vpiTypespec:
        \_int_typespec: , line:2:12, endln:2:24
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@main.top1.CNT), line:2:25, endln:2:28
    |vpiParamAssign:
    \_param_assign: , line:4:25, endln:4:47
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:33:1, endln:33:16
      |vpiRhs:
      \_array_expr: 
        |vpiParent:
        \_param_assign: , line:4:25, endln:4:47
        |vpiExpr:
        \_constant: , line:19:5, endln:19:10
          |vpiParent:
          \_operation: , line:19:5, endln:19:18
          |vpiDecompile:3
          |UINT:3
          |vpiConstType:9
        |vpiExpr:
        \_constant: , line:22:5, endln:22:10
          |vpiParent:
          \_operation: , line:26:5, endln:26:18
          |vpiDecompile:3
          |UINT:3
          |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@main.top1.V), line:4:25, endln:4:26
    |vpiParamAssign:
    \_param_assign: , line:17:25, endln:17:52
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:33:1, endln:33:16
      |vpiRhs:
      \_func_call: (ASSIGN_VADDR), line:17:38, endln:17:50
        |vpiParent:
        \_param_assign: , line:17:25, endln:17:52
        |vpiName:ASSIGN_VADDR
        |vpiFunction:
        \_function: (work@top.ASSIGN_VADDR), line:11:1, endln:15:12
      |vpiLhs:
      \_parameter: (work@main.top1.VADDR), line:17:25, endln:17:30
    |vpiTypedef:
    \_array_typespec: (ASSIGN_VADDR_RET_T), line:10:9, endln:10:45
    |vpiTypedef:
    \_import_typespec: (pack), line:9:8, endln:9:15
    |vpiDefName:work@top
    |vpiDefFile:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv
    |vpiDefLineNo:8
    |vpiTaskFunc:
    \_function: (work@main.top1.ASSIGN_VADDR), line:11:1, endln:15:12
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:33:1, endln:33:16
      |vpiName:ASSIGN_VADDR
      |vpiFullName:work@main.top1.ASSIGN_VADDR
      |vpiVisibility:1
      |vpiReturn:
      \_array_var: (work@top.ASSIGN_VADDR), line:11:17, endln:11:35
      |vpiStmt:
      \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:12:5, endln:12:8
        |vpiParent:
        \_function: (work@main.top1.ASSIGN_VADDR), line:11:1, endln:15:12
        |vpiFullName:work@main.top1.ASSIGN_VADDR
        |vpiForInitStmt:
        \_assign_stmt: , line:12:10, endln:12:19
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:12:5, endln:12:8
          |vpiRhs:
          \_constant: , line:12:18, endln:12:19
          |vpiLhs:
          \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:12:14, endln:12:15
            |vpiParent:
            \_assign_stmt: , line:12:10, endln:12:19
            |vpiTypespec:
            \_int_typespec: , line:12:10, endln:12:13
            |vpiName:i
            |vpiFullName:work@main.top1.ASSIGN_VADDR.i
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:12:30, endln:12:33
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:12:5, endln:12:8
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:12:30, endln:12:31
            |vpiParent:
            \_operation: , line:12:30, endln:12:33
            |vpiName:i
            |vpiFullName:work@main.top1.ASSIGN_VADDR.i
            |vpiActual:
            \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:12:14, endln:12:15
        |vpiCondition:
        \_operation: , line:12:21, endln:12:28
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:12:5, endln:12:8
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:12:21, endln:12:22
            |vpiParent:
            \_operation: , line:12:21, endln:12:28
            |vpiName:i
            |vpiFullName:work@main.top1.ASSIGN_VADDR.i
            |vpiActual:
            \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:12:14, endln:12:15
          |vpiOperand:
          \_constant: , line:12:25, endln:12:28
        |vpiStmt:
        \_begin: (work@main.top1.ASSIGN_VADDR), line:12:35, endln:14:8
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:12:5, endln:12:8
          |vpiFullName:work@main.top1.ASSIGN_VADDR
          |vpiStmt:
          \_assignment: , line:13:10, endln:13:32
            |vpiParent:
            \_begin: (work@main.top1.ASSIGN_VADDR), line:12:35, endln:14:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_bit_select: (work@main.top1.ASSIGN_VADDR.V), line:13:30, endln:13:31
              |vpiParent:
              \_assignment: , line:13:10, endln:13:32
              |vpiName:V
              |vpiFullName:work@main.top1.ASSIGN_VADDR.V
              |vpiActual:
              \_parameter: (work@main.top1.V), line:4:25, endln:4:26
              |vpiIndex:
              \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:13:30, endln:13:31
                |vpiParent:
                \_bit_select: (work@main.top1.ASSIGN_VADDR.V), line:13:30, endln:13:31
                |vpiName:i
                |vpiFullName:work@main.top1.ASSIGN_VADDR.i
                |vpiActual:
                \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:12:14, endln:12:15
            |vpiLhs:
            \_bit_select: (work@main.top1.ASSIGN_VADDR.ASSIGN_VADDR), line:13:10, endln:13:25
              |vpiParent:
              \_assignment: , line:13:10, endln:13:32
              |vpiName:ASSIGN_VADDR
              |vpiFullName:work@main.top1.ASSIGN_VADDR.ASSIGN_VADDR
              |vpiActual:
              \_array_var: (work@top.ASSIGN_VADDR), line:11:17, endln:11:35
              |vpiIndex:
              \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:13:23, endln:13:24
                |vpiParent:
                \_bit_select: (work@main.top1.ASSIGN_VADDR.ASSIGN_VADDR), line:13:10, endln:13:25
                |vpiName:i
                |vpiFullName:work@main.top1.ASSIGN_VADDR.i
                |vpiActual:
                \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:12:14, endln:12:15
      |vpiInstance:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:33:1, endln:33:16
    |vpiInstance:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:32:1, endln:34:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@main.top1.genblk4), line:27:2, endln:27:45
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/DefaultPatternInt/dut.sv, line:33:1, endln:33:16
      |vpiName:genblk4
      |vpiFullName:work@main.top1.genblk4
      |vpiGenScope:
      \_gen_scope: (work@main.top1.genblk4), line:27:2, endln:27:45
        |vpiParent:
        \_gen_scope_array: (work@main.top1.genblk4), line:27:2, endln:27:45
        |vpiFullName:work@main.top1.genblk4
        |vpiSysTaskCall:
        \_sys_task_call: (info), line:27:2, endln:27:45
          |vpiParent:
          \_gen_scope: (work@main.top1.genblk4), line:27:2, endln:27:45
          |vpiArgument:
          \_constant: 
            |vpiDecompile:"--[1] (%d) is equal to 3"
            |STRING:"--[1] (%d) is equal to 3"
            |vpiConstType:6
          |vpiName:info
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
