{
  "Top": "L1_data_Uplane",
  "RtlTop": "L1_data_Uplane",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu19eg",
    "Package": "-ffvd1760",
    "Speed": "-3-e"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "app_out": {
      "index": "0",
      "type": {"dataType": "ap_uint"}
    },
    "sec_out": {
      "index": "1",
      "type": {"dataType": "ap_uint"}
    },
    "L1_state_out": {
      "index": "2",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "8",
        "interfaceRef": "L1_state_out"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "3",
    "Latency": "3",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "L1_data_Uplane",
    "Version": "1.0",
    "DisplayName": "L1_data_uplane",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/L1_data_UP.cpp"],
    "Vhdl": ["impl\/vhdl\/L1_data_Uplane.vhd"],
    "Verilog": ["impl\/verilog\/L1_data_Uplane.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/aswin\/Desktop\/Vivado_projects\/12_ORAN_1L_no_compression_cont_data\/ORAN_INTEG_1\/hls_src\/U_plane_src\/L1datagen_Uplane\/solution1\/.autopilot\/db\/L1_data_Uplane.design.xml",
    "DebugDir": "\/home\/aswin\/Desktop\/Vivado_projects\/12_ORAN_1L_no_compression_cont_data\/ORAN_INTEG_1\/hls_src\/U_plane_src\/L1datagen_Uplane\/solution1\/.debug",
    "ProtoInst": ["\/home\/aswin\/Desktop\/Vivado_projects\/12_ORAN_1L_no_compression_cont_data\/ORAN_INTEG_1\/hls_src\/U_plane_src\/L1datagen_Uplane\/solution1\/.debug\/L1_data_Uplane.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "app_out_V_V sec_out_V_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "app_out_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "app_out_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "L1_state_out": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "L1_state_out",
      "bundle_role": "default"
    },
    "sec_out_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "sec_out_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "48"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "48"}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "app_out_V_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "app_out_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "app_out_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "sec_out_V_V_TDATA": {
      "dir": "out",
      "width": "48"
    },
    "sec_out_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "sec_out_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "L1_state_out": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "L1_data_Uplane"},
    "Info": {"L1_data_Uplane": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"L1_data_Uplane": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.965"
        },
        "Area": {
          "FF": "12",
          "LUT": "285",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "L1_data_Uplane",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-03-17 11:27:32 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
