

================================================================
== Vitis HLS Report for 'copy_output'
================================================================
* Date:           Thu Jun  2 15:54:16 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  16.00 ns|  1.237 ns|     4.32 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  2.096 us|  2.096 us|  131|  131|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |      127|      127|         2|          1|          1|   127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      36|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     156|    -|
|Register         |        -|     -|      15|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      15|     192|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_159_p2         |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_165_p2        |      icmp|   0|  0|  10|           7|           2|
    |ap_block_state3_io         |        or|   0|  0|   2|           1|           1|
    |ap_block_state5            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  36|          21|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |OUT_I_TDATA              |  14|          3|   32|         96|
    |OUT_I_TDATA_blk_n        |   9|          2|    1|          2|
    |OUT_I_TLAST              |  14|          3|    1|          3|
    |OUT_R_TDATA              |  14|          3|   32|         96|
    |OUT_R_TDATA_blk_n        |   9|          2|    1|          2|
    |OUT_R_TLAST              |  14|          3|    1|          3|
    |OUT_temp_I_address0      |  14|          3|    7|         21|
    |OUT_temp_R_address0      |  14|          3|    7|         21|
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |i_reg_148                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 156|         33|   91|        267|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_reg_148                |  7|   0|    7|          0|
    |icmp_ln39_reg_202        |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|     copy_output|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|     copy_output|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|     copy_output|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|     copy_output|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|     copy_output|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|     copy_output|  return value|
|OUT_temp_R_address0  |  out|    7|   ap_memory|      OUT_temp_R|         array|
|OUT_temp_R_ce0       |  out|    1|   ap_memory|      OUT_temp_R|         array|
|OUT_temp_R_q0        |   in|   32|   ap_memory|      OUT_temp_R|         array|
|OUT_temp_I_address0  |  out|    7|   ap_memory|      OUT_temp_I|         array|
|OUT_temp_I_ce0       |  out|    1|   ap_memory|      OUT_temp_I|         array|
|OUT_temp_I_q0        |   in|   32|   ap_memory|      OUT_temp_I|         array|
|OUT_R_TDATA          |  out|   32|        axis|  OUT_R_V_data_V|       pointer|
|OUT_R_TREADY         |   in|    1|        axis|  OUT_R_V_data_V|       pointer|
|OUT_R_TVALID         |  out|    1|        axis|  OUT_R_V_last_V|       pointer|
|OUT_R_TLAST          |  out|    1|        axis|  OUT_R_V_last_V|       pointer|
|OUT_R_TKEEP          |  out|    4|        axis|  OUT_R_V_keep_V|       pointer|
|OUT_R_TSTRB          |  out|    4|        axis|  OUT_R_V_strb_V|       pointer|
|OUT_I_TDATA          |  out|   32|        axis|  OUT_I_V_data_V|       pointer|
|OUT_I_TREADY         |   in|    1|        axis|  OUT_I_V_data_V|       pointer|
|OUT_I_TVALID         |  out|    1|        axis|  OUT_I_V_last_V|       pointer|
|OUT_I_TLAST          |  out|    1|        axis|  OUT_I_V_last_V|       pointer|
|OUT_I_TKEEP          |  out|    4|        axis|  OUT_I_V_keep_V|       pointer|
|OUT_I_TSTRB          |  out|    4|        axis|  OUT_I_V_strb_V|       pointer|
+---------------------+-----+-----+------------+----------------+--------------+

