#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5638cd7f0c90 .scope module, "top_level_tb" "top_level_tb" 2 9;
 .timescale 0 0;
v0x5638cd8198e0_0 .var "clk", 0 0;
v0x5638cd819980_0 .var "rst", 0 0;
S_0x5638cd7f05c0 .scope module, "tl" "top_level" 2 15, 3 10 0, S_0x5638cd7f0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
L_0x5638cd82ac60 .functor BUFZ 32, v0x5638cd816440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5638cd8130b0_1 .array/port v0x5638cd8130b0, 1;
L_0x5638cd82ae00 .functor BUFZ 32, v0x5638cd8130b0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5638cd8167d0_9 .array/port v0x5638cd8167d0, 9;
L_0x5638cd82ae70 .functor BUFZ 32, v0x5638cd8167d0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5638cd8182b0_0 .var "ALUControl", 3 0;
v0x5638cd8183a0_0 .var "ALUSrc", 0 0;
v0x5638cd818470_0 .net "ALUin1", 31 0, L_0x5638cd82ac60;  1 drivers
v0x5638cd818570_0 .net "ALUin2", 31 0, L_0x5638cd819f90;  1 drivers
v0x5638cd818660_0 .net "ALUout", 31 0, v0x5638cd811f50_0;  1 drivers
v0x5638cd818750_0 .net "ALUzero", 0 0, L_0x5638cd82a470;  1 drivers
v0x5638cd8187f0_0 .net "DMout", 31 0, L_0x5638cd82a9c0;  1 drivers
v0x5638cd8188e0_0 .net "IMout", 31 0, v0x5638cd814c70_0;  1 drivers
v0x5638cd818980_0 .var "MemtoReg", 0 0;
v0x5638cd818ab0_0 .var "PCin", 31 0;
v0x5638cd818b80_0 .net "PCnext", 31 0, L_0x5638cd82abc0;  1 drivers
v0x5638cd818c20_0 .net "PCout", 31 0, v0x5638cd815ad0_0;  1 drivers
v0x5638cd818ce0_0 .net "RFWriteData", 31 0, L_0x5638cd82a5b0;  1 drivers
v0x5638cd818df0_0 .net "RFWriteReg", 4 0, L_0x5638cd819a40;  1 drivers
v0x5638cd818f00_0 .net "RFout1", 31 0, v0x5638cd816440_0;  1 drivers
v0x5638cd818fc0_0 .net "RFout2", 31 0, v0x5638cd816500_0;  1 drivers
v0x5638cd819060_0 .var "RegDst", 0 0;
v0x5638cd819100_0 .var "RegWrite", 0 0;
v0x5638cd8191a0_0 .net "SLLOut", 31 0, v0x5638cd818170_0;  1 drivers
v0x5638cd819270_0 .net "SextOut", 31 0, v0x5638cd817c50_0;  1 drivers
L_0x7f720dfa5180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5638cd819310_0 .net/2u *"_s10", 31 0, L_0x7f720dfa5180;  1 drivers
v0x5638cd8193d0_0 .net "clk", 0 0, v0x5638cd8198e0_0;  1 drivers
v0x5638cd819470_0 .var "memRead", 0 0;
v0x5638cd819540_0 .var "memWrite", 0 0;
v0x5638cd819610_0 .net "rst", 0 0, v0x5638cd819980_0;  1 drivers
v0x5638cd819700_0 .net "testReg1", 31 0, L_0x5638cd82ae00;  1 drivers
v0x5638cd8197a0_0 .net "testReg2", 31 0, L_0x5638cd82ae70;  1 drivers
E_0x5638cd7afb50 .event edge, v0x5638cd814c70_0;
E_0x5638cd7b0060 .event edge, v0x5638cd815bd0_0, v0x5638cd818b80_0;
L_0x5638cd819b50 .part v0x5638cd814c70_0, 16, 5;
L_0x5638cd819c90 .part v0x5638cd814c70_0, 11, 5;
L_0x5638cd819d80 .part v0x5638cd814c70_0, 21, 5;
L_0x5638cd819e20 .part v0x5638cd814c70_0, 16, 5;
L_0x5638cd819ef0 .part v0x5638cd814c70_0, 0, 16;
L_0x5638cd82abc0 .arith/sum 32, v0x5638cd815ad0_0, L_0x7f720dfa5180;
S_0x5638cd7eef20 .scope module, "alu" "alu" 3 127, 4 10 0, S_0x5638cd7f05c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "inA"
    .port_info 2 /INPUT 32 "inB"
    .port_info 3 /INPUT 4 "funct"
    .port_info 4 /OUTPUT 1 "zero"
    .port_info 5 /OUTPUT 32 "out"
L_0x7f720dfa5018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5638cd7e0370_0 .net/2u *"_s0", 31 0, L_0x7f720dfa5018;  1 drivers
v0x5638cd7e1220_0 .net *"_s2", 0 0, L_0x5638cd82a190;  1 drivers
L_0x7f720dfa5060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5638cd811920_0 .net/2s *"_s4", 1 0, L_0x7f720dfa5060;  1 drivers
L_0x7f720dfa50a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5638cd8119e0_0 .net/2s *"_s6", 1 0, L_0x7f720dfa50a8;  1 drivers
v0x5638cd811ac0_0 .net *"_s8", 1 0, L_0x5638cd82a350;  1 drivers
v0x5638cd811bf0_0 .net "clk", 0 0, v0x5638cd8198e0_0;  alias, 1 drivers
v0x5638cd811cb0_0 .net "funct", 3 0, v0x5638cd8182b0_0;  1 drivers
v0x5638cd811d90_0 .net "inA", 31 0, L_0x5638cd82ac60;  alias, 1 drivers
v0x5638cd811e70_0 .net "inB", 31 0, L_0x5638cd819f90;  alias, 1 drivers
v0x5638cd811f50_0 .var "out", 31 0;
v0x5638cd812030_0 .net "zero", 0 0, L_0x5638cd82a470;  alias, 1 drivers
E_0x5638cd77acf0 .event edge, v0x5638cd811cb0_0, v0x5638cd811d90_0, v0x5638cd811e70_0;
L_0x5638cd82a190 .cmp/eq 32, v0x5638cd811f50_0, L_0x7f720dfa5018;
L_0x5638cd82a350 .functor MUXZ 2, L_0x7f720dfa50a8, L_0x7f720dfa5060, L_0x5638cd82a190, C4<>;
L_0x5638cd82a470 .part L_0x5638cd82a350, 0, 1;
S_0x5638cd8121b0 .scope module, "alumux" "mux" 3 120, 5 10 0, S_0x5638cd7f05c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inA"
    .port_info 1 /INPUT 32 "inB"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /INPUT 1 "select"
P_0x5638cd812350 .param/l "N" 0 5 10, +C4<00000000000000000000000000100000>;
v0x5638cd8123f0_0 .net "inA", 31 0, v0x5638cd816500_0;  alias, 1 drivers
v0x5638cd8124d0_0 .net "inB", 31 0, v0x5638cd817c50_0;  alias, 1 drivers
v0x5638cd8125b0_0 .net "out", 31 0, L_0x5638cd819f90;  alias, 1 drivers
v0x5638cd812650_0 .net "select", 0 0, v0x5638cd8183a0_0;  1 drivers
L_0x5638cd819f90 .functor MUXZ 32, v0x5638cd816500_0, v0x5638cd817c50_0, v0x5638cd8183a0_0, C4<>;
S_0x5638cd812770 .scope module, "dm" "data_memory" 3 143, 6 10 0, S_0x5638cd7f05c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "readData"
    .port_info 3 /INPUT 32 "writeData"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /INPUT 1 "memRead"
v0x5638cd812a40_0 .net *"_s0", 31 0, L_0x5638cd82a6a0;  1 drivers
v0x5638cd812b40_0 .net *"_s3", 4 0, L_0x5638cd82a740;  1 drivers
v0x5638cd812c20_0 .net *"_s4", 8 0, L_0x5638cd82a7e0;  1 drivers
L_0x7f720dfa50f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5638cd812d10_0 .net *"_s7", 3 0, L_0x7f720dfa50f0;  1 drivers
L_0x7f720dfa5138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5638cd812df0_0 .net/2u *"_s8", 31 0, L_0x7f720dfa5138;  1 drivers
v0x5638cd812f20_0 .net "address", 31 0, v0x5638cd811f50_0;  alias, 1 drivers
v0x5638cd812fe0_0 .net "clk", 0 0, v0x5638cd8198e0_0;  alias, 1 drivers
v0x5638cd8130b0 .array "mem", 0 127, 31 0;
v0x5638cd814540_0 .net "memRead", 0 0, v0x5638cd819470_0;  1 drivers
v0x5638cd814600_0 .net "memWrite", 0 0, v0x5638cd819540_0;  1 drivers
v0x5638cd8146c0_0 .net "readData", 31 0, L_0x5638cd82a9c0;  alias, 1 drivers
v0x5638cd8147a0_0 .net "writeData", 31 0, v0x5638cd816500_0;  alias, 1 drivers
E_0x5638cd8129e0 .event posedge, v0x5638cd811bf0_0;
L_0x5638cd82a6a0 .array/port v0x5638cd8130b0, L_0x5638cd82a7e0;
L_0x5638cd82a740 .part v0x5638cd811f50_0, 0, 5;
L_0x5638cd82a7e0 .concat [ 5 4 0 0], L_0x5638cd82a740, L_0x7f720dfa50f0;
L_0x5638cd82a9c0 .functor MUXZ 32, L_0x7f720dfa5138, L_0x5638cd82a6a0, v0x5638cd819470_0, C4<>;
S_0x5638cd814970 .scope module, "im" "instruction_memory" 3 84, 7 10 0, S_0x5638cd7f05c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "readAddress"
    .port_info 2 /OUTPUT 32 "instruction"
v0x5638cd814b60_0 .net "clk", 0 0, v0x5638cd8198e0_0;  alias, 1 drivers
v0x5638cd814c70_0 .var "instruction", 31 0;
v0x5638cd814d50 .array "mem", 0 31, 31 0;
v0x5638cd814df0_0 .net "readAddress", 31 0, v0x5638cd815ad0_0;  alias, 1 drivers
S_0x5638cd814f50 .scope module, "immux" "mux" 3 90, 5 10 0, S_0x5638cd7f05c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "inA"
    .port_info 1 /INPUT 5 "inB"
    .port_info 2 /OUTPUT 5 "out"
    .port_info 3 /INPUT 1 "select"
P_0x5638cd815170 .param/l "N" 0 5 10, +C4<00000000000000000000000000000101>;
v0x5638cd8152d0_0 .net "inA", 4 0, L_0x5638cd819b50;  1 drivers
v0x5638cd8153b0_0 .net "inB", 4 0, L_0x5638cd819c90;  1 drivers
v0x5638cd815490_0 .net "out", 4 0, L_0x5638cd819a40;  alias, 1 drivers
v0x5638cd815580_0 .net "select", 0 0, v0x5638cd819060_0;  1 drivers
L_0x5638cd819a40 .functor MUXZ 5, L_0x5638cd819b50, L_0x5638cd819c90, v0x5638cd819060_0, C4<>;
S_0x5638cd8156f0 .scope module, "pc" "program_counter" 3 77, 8 10 0, S_0x5638cd7f05c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /INPUT 32 "in"
v0x5638cd815930_0 .net "clk", 0 0, v0x5638cd8198e0_0;  alias, 1 drivers
v0x5638cd8159f0_0 .net "in", 31 0, v0x5638cd818ab0_0;  1 drivers
v0x5638cd815ad0_0 .var "out", 31 0;
v0x5638cd815bd0_0 .net "rst", 0 0, v0x5638cd819980_0;  alias, 1 drivers
S_0x5638cd815d20 .scope module, "rf" "register_file" 3 97, 9 10 0, S_0x5638cd7f05c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "readRegisterOne"
    .port_info 3 /INPUT 5 "readRegisterTwo"
    .port_info 4 /INPUT 5 "writeRegister"
    .port_info 5 /INPUT 32 "writeData"
    .port_info 6 /INPUT 1 "writeEnable"
    .port_info 7 /OUTPUT 32 "readDataOne"
    .port_info 8 /OUTPUT 32 "readDataTwo"
v0x5638cd8162a0_0 .net "clk", 0 0, v0x5638cd8198e0_0;  alias, 1 drivers
v0x5638cd816360_0 .var/i "i", 31 0;
v0x5638cd816440_0 .var "readDataOne", 31 0;
v0x5638cd816500_0 .var "readDataTwo", 31 0;
v0x5638cd8165c0_0 .net "readRegisterOne", 4 0, L_0x5638cd819d80;  1 drivers
v0x5638cd8166f0_0 .net "readRegisterTwo", 4 0, L_0x5638cd819e20;  1 drivers
v0x5638cd8167d0 .array "reg_file", 0 31, 31 0;
v0x5638cd816c90_0 .net "rst", 0 0, v0x5638cd819980_0;  alias, 1 drivers
v0x5638cd816d30_0 .net "writeData", 31 0, L_0x5638cd82a5b0;  alias, 1 drivers
v0x5638cd816e80_0 .net "writeEnable", 0 0, v0x5638cd819100_0;  1 drivers
v0x5638cd816f40_0 .net "writeRegister", 4 0, L_0x5638cd819a40;  alias, 1 drivers
v0x5638cd8167d0_0 .array/port v0x5638cd8167d0, 0;
v0x5638cd8167d0_1 .array/port v0x5638cd8167d0, 1;
v0x5638cd8167d0_2 .array/port v0x5638cd8167d0, 2;
E_0x5638cd7b01d0/0 .event edge, v0x5638cd8166f0_0, v0x5638cd8167d0_0, v0x5638cd8167d0_1, v0x5638cd8167d0_2;
v0x5638cd8167d0_3 .array/port v0x5638cd8167d0, 3;
v0x5638cd8167d0_4 .array/port v0x5638cd8167d0, 4;
v0x5638cd8167d0_5 .array/port v0x5638cd8167d0, 5;
v0x5638cd8167d0_6 .array/port v0x5638cd8167d0, 6;
E_0x5638cd7b01d0/1 .event edge, v0x5638cd8167d0_3, v0x5638cd8167d0_4, v0x5638cd8167d0_5, v0x5638cd8167d0_6;
v0x5638cd8167d0_7 .array/port v0x5638cd8167d0, 7;
v0x5638cd8167d0_8 .array/port v0x5638cd8167d0, 8;
v0x5638cd8167d0_10 .array/port v0x5638cd8167d0, 10;
E_0x5638cd7b01d0/2 .event edge, v0x5638cd8167d0_7, v0x5638cd8167d0_8, v0x5638cd8167d0_9, v0x5638cd8167d0_10;
v0x5638cd8167d0_11 .array/port v0x5638cd8167d0, 11;
v0x5638cd8167d0_12 .array/port v0x5638cd8167d0, 12;
v0x5638cd8167d0_13 .array/port v0x5638cd8167d0, 13;
v0x5638cd8167d0_14 .array/port v0x5638cd8167d0, 14;
E_0x5638cd7b01d0/3 .event edge, v0x5638cd8167d0_11, v0x5638cd8167d0_12, v0x5638cd8167d0_13, v0x5638cd8167d0_14;
v0x5638cd8167d0_15 .array/port v0x5638cd8167d0, 15;
v0x5638cd8167d0_16 .array/port v0x5638cd8167d0, 16;
v0x5638cd8167d0_17 .array/port v0x5638cd8167d0, 17;
v0x5638cd8167d0_18 .array/port v0x5638cd8167d0, 18;
E_0x5638cd7b01d0/4 .event edge, v0x5638cd8167d0_15, v0x5638cd8167d0_16, v0x5638cd8167d0_17, v0x5638cd8167d0_18;
v0x5638cd8167d0_19 .array/port v0x5638cd8167d0, 19;
v0x5638cd8167d0_20 .array/port v0x5638cd8167d0, 20;
v0x5638cd8167d0_21 .array/port v0x5638cd8167d0, 21;
v0x5638cd8167d0_22 .array/port v0x5638cd8167d0, 22;
E_0x5638cd7b01d0/5 .event edge, v0x5638cd8167d0_19, v0x5638cd8167d0_20, v0x5638cd8167d0_21, v0x5638cd8167d0_22;
v0x5638cd8167d0_23 .array/port v0x5638cd8167d0, 23;
v0x5638cd8167d0_24 .array/port v0x5638cd8167d0, 24;
v0x5638cd8167d0_25 .array/port v0x5638cd8167d0, 25;
v0x5638cd8167d0_26 .array/port v0x5638cd8167d0, 26;
E_0x5638cd7b01d0/6 .event edge, v0x5638cd8167d0_23, v0x5638cd8167d0_24, v0x5638cd8167d0_25, v0x5638cd8167d0_26;
v0x5638cd8167d0_27 .array/port v0x5638cd8167d0, 27;
v0x5638cd8167d0_28 .array/port v0x5638cd8167d0, 28;
v0x5638cd8167d0_29 .array/port v0x5638cd8167d0, 29;
v0x5638cd8167d0_30 .array/port v0x5638cd8167d0, 30;
E_0x5638cd7b01d0/7 .event edge, v0x5638cd8167d0_27, v0x5638cd8167d0_28, v0x5638cd8167d0_29, v0x5638cd8167d0_30;
v0x5638cd8167d0_31 .array/port v0x5638cd8167d0, 31;
E_0x5638cd7b01d0/8 .event edge, v0x5638cd8167d0_31;
E_0x5638cd7b01d0 .event/or E_0x5638cd7b01d0/0, E_0x5638cd7b01d0/1, E_0x5638cd7b01d0/2, E_0x5638cd7b01d0/3, E_0x5638cd7b01d0/4, E_0x5638cd7b01d0/5, E_0x5638cd7b01d0/6, E_0x5638cd7b01d0/7, E_0x5638cd7b01d0/8;
E_0x5638cd816150/0 .event edge, v0x5638cd8165c0_0, v0x5638cd8167d0_0, v0x5638cd8167d0_1, v0x5638cd8167d0_2;
E_0x5638cd816150/1 .event edge, v0x5638cd8167d0_3, v0x5638cd8167d0_4, v0x5638cd8167d0_5, v0x5638cd8167d0_6;
E_0x5638cd816150/2 .event edge, v0x5638cd8167d0_7, v0x5638cd8167d0_8, v0x5638cd8167d0_9, v0x5638cd8167d0_10;
E_0x5638cd816150/3 .event edge, v0x5638cd8167d0_11, v0x5638cd8167d0_12, v0x5638cd8167d0_13, v0x5638cd8167d0_14;
E_0x5638cd816150/4 .event edge, v0x5638cd8167d0_15, v0x5638cd8167d0_16, v0x5638cd8167d0_17, v0x5638cd8167d0_18;
E_0x5638cd816150/5 .event edge, v0x5638cd8167d0_19, v0x5638cd8167d0_20, v0x5638cd8167d0_21, v0x5638cd8167d0_22;
E_0x5638cd816150/6 .event edge, v0x5638cd8167d0_23, v0x5638cd8167d0_24, v0x5638cd8167d0_25, v0x5638cd8167d0_26;
E_0x5638cd816150/7 .event edge, v0x5638cd8167d0_27, v0x5638cd8167d0_28, v0x5638cd8167d0_29, v0x5638cd8167d0_30;
E_0x5638cd816150/8 .event edge, v0x5638cd8167d0_31;
E_0x5638cd816150 .event/or E_0x5638cd816150/0, E_0x5638cd816150/1, E_0x5638cd816150/2, E_0x5638cd816150/3, E_0x5638cd816150/4, E_0x5638cd816150/5, E_0x5638cd816150/6, E_0x5638cd816150/7, E_0x5638cd816150/8;
S_0x5638cd817100 .scope module, "rfmux" "mux" 3 136, 5 10 0, S_0x5638cd7f05c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inA"
    .port_info 1 /INPUT 32 "inB"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /INPUT 1 "select"
P_0x5638cd817280 .param/l "N" 0 5 10, +C4<00000000000000000000000000100000>;
v0x5638cd817480_0 .net "inA", 31 0, v0x5638cd811f50_0;  alias, 1 drivers
v0x5638cd8175b0_0 .net "inB", 31 0, L_0x5638cd82a9c0;  alias, 1 drivers
v0x5638cd817670_0 .net "out", 31 0, L_0x5638cd82a5b0;  alias, 1 drivers
v0x5638cd817770_0 .net "select", 0 0, v0x5638cd818980_0;  1 drivers
L_0x5638cd82a5b0 .functor MUXZ 32, v0x5638cd811f50_0, L_0x5638cd82a9c0, v0x5638cd818980_0, C4<>;
S_0x5638cd8178a0 .scope module, "sext" "sign_extend" 3 109, 10 10 0, S_0x5638cd7f05c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x5638cd817b50_0 .net "in", 15 0, L_0x5638cd819ef0;  1 drivers
v0x5638cd817c50_0 .var "out", 31 0;
E_0x5638cd817ad0 .event edge, v0x5638cd817b50_0;
S_0x5638cd817d50 .scope module, "sll" "shift_left_2" 3 114, 11 10 0, S_0x5638cd7f05c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /OUTPUT 32 "out"
v0x5638cd817fa0_0 .net "clk", 0 0, v0x5638cd8198e0_0;  alias, 1 drivers
v0x5638cd818060_0 .net "in", 31 0, v0x5638cd817c50_0;  alias, 1 drivers
v0x5638cd818170_0 .var "out", 31 0;
E_0x5638cd817f20 .event edge, v0x5638cd8124d0_0;
    .scope S_0x5638cd8156f0;
T_0 ;
    %wait E_0x5638cd8129e0;
    %load/vec4 v0x5638cd815bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5638cd815ad0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5638cd8159f0_0;
    %assign/vec4 v0x5638cd815ad0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5638cd814970;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd814d50, 0, 4;
    %pushi/vec4 2905210880, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd814d50, 0, 4;
    %pushi/vec4 2368274432, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd814d50, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x5638cd814970;
T_2 ;
    %wait E_0x5638cd8129e0;
    %load/vec4 v0x5638cd814df0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5638cd814d50, 4;
    %assign/vec4 v0x5638cd814c70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5638cd815d20;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5638cd816360_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x5638cd815d20;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5638cd816360_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5638cd816360_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5638cd816360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd8167d0, 0, 4;
    %load/vec4 v0x5638cd816360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5638cd816360_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x5638cd815d20;
T_5 ;
    %wait E_0x5638cd8129e0;
    %load/vec4 v0x5638cd816c90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5638cd816360_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5638cd816360_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5638cd816360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd8167d0, 0, 4;
    %load/vec4 v0x5638cd816360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5638cd816360_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd8167d0, 0, 4;
    %pushi/vec4 3735936685, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd8167d0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5638cd816f40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5638cd816e80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5638cd816d30_0;
    %load/vec4 v0x5638cd816f40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd8167d0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5638cd815d20;
T_6 ;
    %wait E_0x5638cd816150;
    %load/vec4 v0x5638cd8165c0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5638cd816440_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5638cd8165c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5638cd8167d0, 4;
    %store/vec4 v0x5638cd816440_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5638cd815d20;
T_7 ;
    %wait E_0x5638cd7b01d0;
    %load/vec4 v0x5638cd8166f0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5638cd816500_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5638cd8166f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5638cd8167d0, 4;
    %store/vec4 v0x5638cd816500_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5638cd8178a0;
T_8 ;
    %wait E_0x5638cd817ad0;
    %load/vec4 v0x5638cd817b50_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5638cd817b50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5638cd817c50_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5638cd817d50;
T_9 ;
    %wait E_0x5638cd817f20;
    %load/vec4 v0x5638cd818060_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5638cd818170_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5638cd7eef20;
T_10 ;
    %wait E_0x5638cd77acf0;
    %load/vec4 v0x5638cd811cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0x5638cd811d90_0;
    %load/vec4 v0x5638cd811e70_0;
    %and;
    %assign/vec4 v0x5638cd811f50_0, 0;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x5638cd811d90_0;
    %load/vec4 v0x5638cd811e70_0;
    %or;
    %assign/vec4 v0x5638cd811f50_0, 0;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x5638cd811d90_0;
    %load/vec4 v0x5638cd811e70_0;
    %add;
    %assign/vec4 v0x5638cd811f50_0, 0;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x5638cd811d90_0;
    %load/vec4 v0x5638cd811e70_0;
    %sub;
    %assign/vec4 v0x5638cd811f50_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x5638cd811d90_0;
    %load/vec4 v0x5638cd811e70_0;
    %xor;
    %assign/vec4 v0x5638cd811f50_0, 0;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5638cd812770;
T_11 ;
    %pushi/vec4 485163226, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd8130b0, 0, 4;
    %pushi/vec4 3131746989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd8130b0, 0, 4;
    %pushi/vec4 3135097598, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd8130b0, 0, 4;
    %pushi/vec4 3405697037, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd8130b0, 0, 4;
    %pushi/vec4 3735936685, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd8130b0, 0, 4;
    %pushi/vec4 4207869677, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd8130b0, 0, 4;
    %pushi/vec4 3221229823, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd8130b0, 0, 4;
    %pushi/vec4 1355934475, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5638cd8130b0, 0, 4;
    %end;
    .thread T_11;
    .scope S_0x5638cd812770;
T_12 ;
    %wait E_0x5638cd8129e0;
    %load/vec4 v0x5638cd814600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x5638cd8147a0_0;
    %ix/getv 4, v0x5638cd812f20_0;
    %store/vec4a v0x5638cd8130b0, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5638cd7f05c0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638cd819060_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x5638cd7f05c0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638cd819100_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x5638cd7f05c0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5638cd8183a0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5638cd7f05c0;
T_16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5638cd8182b0_0, 0, 4;
    %end;
    .thread T_16;
    .scope S_0x5638cd7f05c0;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5638cd818980_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x5638cd7f05c0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638cd819540_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5638cd7f05c0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638cd819470_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x5638cd7f05c0;
T_20 ;
    %wait E_0x5638cd7b0060;
    %load/vec4 v0x5638cd819610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5638cd818ab0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5638cd818b80_0;
    %assign/vec4 v0x5638cd818ab0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5638cd7f05c0;
T_21 ;
    %wait E_0x5638cd7afb50;
    %load/vec4 v0x5638cd8188e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5638cd819540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5638cd819470_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638cd819100_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5638cd8188e0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_21.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5638cd819540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5638cd819470_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5638cd819100_0, 0, 1;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5638cd819540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5638cd819470_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5638cd7f0c90;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638cd8198e0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x5638cd7f0c90;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638cd819980_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x5638cd7f0c90;
T_24 ;
    %delay 1, 0;
    %load/vec4 v0x5638cd8198e0_0;
    %inv;
    %store/vec4 v0x5638cd8198e0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5638cd7f0c90;
T_25 ;
    %vpi_call 2 25 "$dumpfile", "top-level.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5638cd7f0c90 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5638cd819980_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638cd819980_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "top-level-tb.v";
    "./top-level.v";
    "alu.v";
    "mux.v";
    "data-memory.v";
    "instruction-memory.v";
    "program-counter.v";
    "register-file.v";
    "sign-extend.v";
    "shift-left-2.v";
