Release 14.7 Drc P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Apr 12 10:50:22 2016

drc -z Init_Test.ncd Init_Test.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_5/RnW_or0000 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
