{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526327879212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526327879215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 16:57:59 2018 " "Processing started: Mon May 14 16:57:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526327879215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327879215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off m1ps -c mM_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off m1ps -c mM_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327879215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526327879496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526327879496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/dec5_to_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Processor/dec5_to_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec5_to_32-behavioral " "Found design unit 1: dec5_to_32-behavioral" {  } { { "Processor/dec5_to_32.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/dec5_to_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887815 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec5_to_32 " "Found entity 1: dec5_to_32" {  } { { "Processor/dec5_to_32.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/dec5_to_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Processor/bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bank-structural " "Found design unit 1: bank-structural" {  } { { "Processor/bank.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/bank.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887815 ""} { "Info" "ISGN_ENTITY_NAME" "1 bank " "Found entity 1: bank" {  } { { "Processor/bank.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-rtl " "Found design unit 1: bin2hex-rtl" {  } { { "mM/bin2hex.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/bin2hex.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887816 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "mM/bin2hex.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/bin2hex.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/vga_timing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/vga_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_timing-behavior " "Found design unit 1: vga_timing-behavior" {  } { { "mM/vga_timing.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/vga_timing.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887817 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_timing " "Found entity 1: vga_timing" {  } { { "mM/vga_timing.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/vga_timing.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/vga_text_mode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/vga_text_mode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_text_mode-a_vga_text_mode " "Found design unit 1: vga_text_mode-a_vga_text_mode" {  } { { "mM/vga_text_mode.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/vga_text_mode.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887818 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_text_mode " "Found entity 1: vga_text_mode" {  } { { "mM/vga_text_mode.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/vga_text_mode.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-a_rom " "Found design unit 1: rom-a_rom" {  } { { "mM/rom.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887818 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "mM/rom.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-a_ram " "Found design unit 1: ram-a_ram" {  } { { "mM/ram.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/ram.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887819 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "mM/ram.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mM/pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mM_pack (mm) " "Found design unit 1: mM_pack (mm)" {  } { { "mM/pack.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/mM_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/mM_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mM_toplevel-a_mM_toplevel " "Found design unit 1: mM_toplevel-a_mM_toplevel" {  } { { "mM/mM_toplevel.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM_toplevel.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887820 ""} { "Info" "ISGN_ENTITY_NAME" "1 mM_toplevel " "Found entity 1: mM_toplevel" {  } { { "mM/mM_toplevel.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM_toplevel.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/mM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/mM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monitor-a_monitor " "Found design unit 1: monitor-a_monitor" {  } { { "mM/mM.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887821 ""} { "Info" "ISGN_ENTITY_NAME" "1 monitor " "Found entity 1: monitor" {  } { { "mM/mM.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/mM.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/m1ps2vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/m1ps2vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m1ps2vga-a_m1ps2vga " "Found design unit 1: m1ps2vga-a_m1ps2vga" {  } { { "mM/m1ps2vga.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/m1ps2vga.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887822 ""} { "Info" "ISGN_ENTITY_NAME" "1 m1ps2vga " "Found entity 1: m1ps2vga" {  } { { "mM/m1ps2vga.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/m1ps2vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887822 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqdiv mM/freqdiv.vhd " "Entity \"freqdiv\" obtained from \"mM/freqdiv.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mM/freqdiv.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/freqdiv.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1526327887823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/freqdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/freqdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqdiv-behavior " "Found design unit 1: freqdiv-behavior" {  } { { "mM/freqdiv.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/freqdiv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887823 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqdiv " "Found entity 1: freqdiv" {  } { { "mM/freqdiv.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/freqdiv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/flopar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/flopar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopar-a_flopar " "Found design unit 1: flopar-a_flopar" {  } { { "mM/flopar.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/flopar.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887823 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopar " "Found entity 1: flopar" {  } { { "mM/flopar.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/flopar.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-a_counter " "Found design unit 1: counter-a_counter" {  } { { "mM/counter.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887824 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "mM/counter.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mM/bin2hexascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mM/bin2hexascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hexascii-behavior " "Found design unit 1: bin2hexascii-behavior" {  } { { "mM/bin2hexascii.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/bin2hexascii.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887824 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hexascii " "Found entity 1: bin2hexascii" {  } { { "mM/bin2hexascii.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/mM/bin2hexascii.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/UC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Processor/UC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-Behavior " "Found design unit 1: UC-Behavior" {  } { { "Processor/UC.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/UC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887825 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "Processor/UC.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/UC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Processor/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavior " "Found design unit 1: reg-Behavior" {  } { { "Processor/reg.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887826 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Processor/reg.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Processor/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavior " "Found design unit 1: PC-Behavior" {  } { { "Processor/PC.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/PC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887826 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Processor/PC.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Processor/pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor_pack (processor) " "Found design unit 1: Processor_pack (processor)" {  } { { "Processor/pack.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Processor/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-a_mux2 " "Found design unit 1: mux2-a_mux2" {  } { { "Processor/mux2.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/mux2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887828 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Processor/mux2.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/mux2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Processor/CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "Processor/CPU.bdf" "" { Schematic "/home/ec2016/ra184403/quartus/lab10/Processor/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Processor/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavior " "Found design unit 1: ALU-Behavior" {  } { { "Processor/ALU.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887829 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Processor/ALU.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526327887829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887829 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../lab10_m1ps_v2018.1_restored/Processor/dec5_to_32.vhd " "Can't analyze file -- file ../lab10_m1ps_v2018.1_restored/Processor/dec5_to_32.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1526327887830 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "DATA_IN std_logic bank.vhd(62) " "VHDL error at bank.vhd(62): type of identifier \"DATA_IN\" does not agree with its usage as \"std_logic\" type" {  } { { "Processor/bank.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/bank.vhd" 62 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1526327887830 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "temp std_logic bank.vhd(62) " "VHDL error at bank.vhd(62): type of identifier \"temp\" does not agree with its usage as \"std_logic\" type" {  } { { "Processor/bank.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/bank.vhd" 62 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1526327887830 ""}
{ "Error" "EVRFX_VHDL_CHAR_NOT_IN_TYPE" "'0' std_logic_vector bank.vhd(62) " "VHDL error at bank.vhd(62): character ''0'' used but not declared for type \"std_logic_vector\"" {  } { { "Processor/bank.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/bank.vhd" 62 0 0 } }  } 0 10316 "VHDL error at %3!s!: character '%1!s!' used but not declared for type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526327887830 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "clear std_logic_vector bank.vhd(62) " "VHDL error at bank.vhd(62): type of identifier \"clear\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "Processor/bank.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/bank.vhd" 62 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1526327887830 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out dataout bank.vhd(62) " "VHDL error at bank.vhd(62): cannot associate formal port \"dataout\" of mode \"out\" with an expression" {  } { { "Processor/bank.vhd" "" { Text "/home/ec2016/ra184403/quartus/lab10/Processor/bank.vhd" 62 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1526327887830 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1134 " "Peak virtual memory: 1134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526327887953 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 14 16:58:07 2018 " "Processing ended: Mon May 14 16:58:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526327887953 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526327887953 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526327887953 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327887953 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526327888086 ""}
