

================================================================
== Synthesis Summary Report of 'read_romcode'
================================================================
+ General Information: 
    * Date:           Mon May 22 15:26:15 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        hls_read_romcode.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                  Modules                 | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |                  & Loops                 | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ read_romcode                            |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|   -|  1111 (1%)|  2634 (4%)|    -|
    | + read_romcode_Pipeline_VITIS_LOOP_31_1  |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|   -|   74 (~0%)|   84 (~0%)|    -|
    |  o VITIS_LOOP_31_1                       |     -|  7.30|        -|       -|         3|        1|     -|       yes|     -|   -|          -|          -|    -|
    +------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_BUS0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 64           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | romcode_1 | 0x10   | 32    | W      | Data signal of romcode           |                                                                      |
| s_axi_control | romcode_2 | 0x14   | 32    | W      | Data signal of romcode           |                                                                      |
| s_axi_control | length_r  | 0x1c   | 32    | W      | Data signal of length_r          |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* BRAM
+---------------------+------------+---------------+
| Interface           | Data Width | Address Width |
+---------------------+------------+---------------+
| internal_bram_PORTA | 32         | 32            |
+---------------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+----------+
| Argument      | Direction | Datatype |
+---------------+-----------+----------+
| romcode       | in        | int*     |
| internal_bram | out       | int*     |
| length        | in        | int      |
+---------------+-----------+----------+

* SW-to-HW Mapping
+---------------+---------------------+-----------+----------+-------------------------------------+
| Argument      | HW Interface        | HW Type   | HW Usage | HW Info                             |
+---------------+---------------------+-----------+----------+-------------------------------------+
| romcode       | m_axi_BUS0          | interface |          |                                     |
| romcode       | s_axi_control       | register  | offset   | name=romcode_1 offset=0x10 range=32 |
| romcode       | s_axi_control       | register  | offset   | name=romcode_2 offset=0x14 range=32 |
| internal_bram | internal_bram_PORTA | interface |          |                                     |
| length        | s_axi_control       | interface |          |                                     |
+---------------+---------------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+----------+-------+----------------------------+
| HW Interface | Loop            | Direction | Length   | Width | Location                   |
+--------------+-----------------+-----------+----------+-------+----------------------------+
| m_axi_BUS0   | VITIS_LOOP_31_1 | read      | variable | 32    | src/read_romcode.cpp:31:19 |
+--------------+-----------------+-----------+----------+-------+----------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+----------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                               | Resolution | Location                   |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+----------------------------+
| m_axi_BUS0   | romcode  | VITIS_LOOP_31_1 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | src/read_romcode.cpp:31:19 |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+----------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                     | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------------------------+-----+--------+----------+-----+--------+---------+
| + read_romcode                           | 0   |        |          |     |        |         |
|  + read_romcode_Pipeline_VITIS_LOOP_31_1 | 0   |        |          |     |        |         |
|    add_ln31_fu_108_p2                    | -   |        | add_ln31 | add | fabric | 0       |
+------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------------------------------------+--------------------------------------------------------+
| Type      | Options                                                              | Location                                               |
+-----------+----------------------------------------------------------------------+--------------------------------------------------------+
| interface | s_axilite port=return                                                | src/read_romcode.cpp:19 in read_romcode, return        |
| interface | m_axi port=romcode offset=slave max_read_burst_length=64 bundle=BUS0 | src/read_romcode.cpp:21 in read_romcode, romcode       |
| interface | bram port=internal_bram                                              | src/read_romcode.cpp:22 in read_romcode, internal_bram |
| interface | s_axilite port=length                                                | src/read_romcode.cpp:23 in read_romcode, length        |
| pipeline  |                                                                      | src/read_romcode.cpp:32 in read_romcode                |
+-----------+----------------------------------------------------------------------+--------------------------------------------------------+


