--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Bit_Serial_Adder.twx Bit_Serial_Adder.ncd -o
Bit_Serial_Adder.twr Bit_Serial_Adder.pcf -ucf Bit_Serial_Adder.ucf

Design file:              Bit_Serial_Adder.ncd
Physical constraint file: Bit_Serial_Adder.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
a<0>        |   -0.444(R)|      FAST  |    2.163(R)|      SLOW  |clk_BUFGP         |   0.000|
a<1>        |   -0.447(R)|      FAST  |    2.215(R)|      SLOW  |clk_BUFGP         |   0.000|
a<2>        |   -0.580(R)|      FAST  |    2.369(R)|      SLOW  |clk_BUFGP         |   0.000|
a<3>        |   -0.772(R)|      FAST  |    2.613(R)|      SLOW  |clk_BUFGP         |   0.000|
a<4>        |   -0.802(R)|      FAST  |    2.647(R)|      SLOW  |clk_BUFGP         |   0.000|
a<5>        |   -0.690(R)|      FAST  |    2.505(R)|      SLOW  |clk_BUFGP         |   0.000|
a<6>        |   -0.675(R)|      FAST  |    2.462(R)|      SLOW  |clk_BUFGP         |   0.000|
a<7>        |   -0.655(R)|      FAST  |    2.475(R)|      SLOW  |clk_BUFGP         |   0.000|
b<0>        |    0.165(R)|      FAST  |    1.909(R)|      SLOW  |clk_BUFGP         |   0.000|
b<1>        |    0.313(R)|      FAST  |    1.782(R)|      SLOW  |clk_BUFGP         |   0.000|
b<2>        |   -0.564(R)|      FAST  |    2.407(R)|      SLOW  |clk_BUFGP         |   0.000|
b<3>        |   -0.238(R)|      FAST  |    1.993(R)|      SLOW  |clk_BUFGP         |   0.000|
b<4>        |    0.636(R)|      FAST  |    0.918(R)|      SLOW  |clk_BUFGP         |   0.000|
b<5>        |   -0.594(R)|      FAST  |    2.395(R)|      SLOW  |clk_BUFGP         |   0.000|
b<6>        |   -0.542(R)|      FAST  |    2.313(R)|      SLOW  |clk_BUFGP         |   0.000|
b<7>        |   -0.409(R)|      FAST  |    2.223(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |   -0.520(R)|      FAST  |    2.822(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
cout        |        10.573(R)|      SLOW  |         4.175(R)|      FAST  |clk_BUFGP         |   0.000|
sum<0>      |        10.139(R)|      SLOW  |         4.029(R)|      FAST  |clk_BUFGP         |   0.000|
sum<1>      |        10.045(R)|      SLOW  |         3.996(R)|      FAST  |clk_BUFGP         |   0.000|
sum<2>      |        10.194(R)|      SLOW  |         4.085(R)|      FAST  |clk_BUFGP         |   0.000|
sum<3>      |         9.501(R)|      SLOW  |         3.715(R)|      FAST  |clk_BUFGP         |   0.000|
sum<4>      |         9.610(R)|      SLOW  |         3.761(R)|      FAST  |clk_BUFGP         |   0.000|
sum<5>      |         9.952(R)|      SLOW  |         3.963(R)|      FAST  |clk_BUFGP         |   0.000|
sum<6>      |         9.805(R)|      SLOW  |         3.878(R)|      FAST  |clk_BUFGP         |   0.000|
sum<7>      |         9.953(R)|      SLOW  |         3.968(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.711|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Aug 19 21:53:20 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5001 MB



