// Seed: 2647632414
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output tri1 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1'b0;
endmodule
module module_1 #(
    parameter id_4 = 32'd10,
    parameter id_8 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire _id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_13 = id_12;
  wire  id_14;
  logic id_15;
  module_0 modCall_1 (
      id_12,
      id_3,
      id_7,
      id_3,
      id_12,
      id_13,
      id_6
  );
  logic [id_4  >=  id_8 : 1] id_16;
  ;
endmodule
