{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 3880 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 3570 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 3490 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 3590 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 3470 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 3510 -defaultsOSRD
preplace port IMUInterrupt_AI_0 -pg 1 -y 3670 -defaultsOSRD
preplace port SyncOutClock_CO_0 -pg 1 -y 3670 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 3450 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 3530 -defaultsOSRD
preplace port SyncInSignal2_AI_0 -pg 1 -y 3800 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 3650 -defaultsOSRD
preplace port ulpi_stp_o_0 -pg 1 -y 50 -defaultsOSRD
preplace port ulpi_dir_i_0 -pg 1 -y 1100 -defaultsOSRD
preplace port SyncInClock_AI_0 -pg 1 -y 3690 -defaultsOSRD
preplace port SyncInSignal1_AI_0 -pg 1 -y 3730 -defaultsOSRD
preplace port ulpi_clk60_i_0 -pg 1 -y 880 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 3900 -defaultsOSRD
preplace port IMUFSync_SO_0 -pg 1 -y 3650 -defaultsOSRD
preplace port IMUClock_CZO_0 -pg 1 -y 3610 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 4290 -defaultsOSRD
preplace port IMUData_DZIO_0 -pg 1 -y 3630 -defaultsOSRD
preplace port ulpi_nxt_i_0 -pg 1 -y 1120 -defaultsOSRD
preplace port SyncOutSignal_SO_0 -pg 1 -y 3690 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 3550 -defaultsOSRD
preplace port SyncInSignal_AI_0 -pg 1 -y 3710 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 4310 -defaultsOSRD
preplace portBus ulpi_data_io_0 -pg 1 -y 30 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 3630 -defaultsOSRD
preplace portBus led_0 -pg 1 -y 4550 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 4270 -defaultsOSRD
preplace inst fifo_generator_3 -pg 1 -lvl 5 -y 1940 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 12 -y 4330 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 12 -y 4550 -defaultsOSRD
preplace inst eventsGeneratorViaFi_0 -pg 1 -lvl 4 -y 3200 -defaultsOSRD
preplace inst fifo_generator_4 -pg 1 -lvl 5 -y 2180 -defaultsOSRD
preplace inst c_addsub_as_invert_and_delay1 -pg 1 -lvl 6 -y 2510 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -y 2360 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 11 -y 4280 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 10 -y 3340 -defaultsOSRD
preplace inst xlconstant_ONE -pg 1 -lvl 8 -y 3550 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 4 -y 2010 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -y 940 -defaultsOSRD
preplace inst EVABMOFStreamWithCon_0 -pg 1 -lvl 7 -y 2280 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 4 -y 2130 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 11 -y 3310 -defaultsOSRD
preplace inst eventStreamDuplicate_0 -pg 1 -lvl 8 -y 2690 -defaultsOSRD
preplace inst dummyData -pg 1 -lvl 3 -y 3170 -defaultsOSRD
preplace inst dataSwitch_0 -pg 1 -lvl 7 -y 2550 -defaultsOSRD
preplace inst xlslice_3 -pg 1 -lvl 4 -y 2230 -defaultsOSRD
preplace inst c_addsub_0 -pg 1 -lvl 3 -y 3020 -defaultsOSRD
preplace inst xlslice_4 -pg 1 -lvl 4 -y 2330 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 10 -y 4040 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -y 1910 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 3160 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 2520 -defaultsOSRD
preplace inst xlcons_valid_high -pg 1 -lvl 4 -y 1810 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 9 -y 3320 -defaultsOSRD
preplace inst USBFifoToDVSSPI_0 -pg 1 -lvl 5 -y 620 -defaultsOSRD
preplace inst xlslice_5 -pg 1 -lvl 8 -y 3450 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 9 -y 4460 -defaultsOSRD
preplace inst usb_cdc_core_0 -pg 1 -lvl 6 -y 770 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 9 -y 3530 -defaultsOSRD
preplace inst cons_HIGH -pg 1 -lvl 3 -y 820 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 12 -y 3580 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 10 -y 3540 -defaultsOSRD
preplace inst eventStreamSwitch_0 -pg 1 -lvl 5 -y 2990 -defaultsOSRD
preplace inst eventSimulator_0 -pg 1 -lvl 3 -y 3320 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 9 -y 3100 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 11 -y 3730 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -y 2560 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 10 -y 4290 -defaultsOSRD
preplace inst RawStreamToFIFO_0 -pg 1 -lvl 11 -y 3090 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 7 -y 3210 -defaultsOSRD
preplace inst EVMUXDataToXYTSStream_0 -pg 1 -lvl 4 -y 1440 -defaultsOSRD
preplace inst SFAST_process_data_0 -pg 1 -lvl 6 -y 2290 -defaultsOSRD
preplace inst fifo_generator_1 -pg 1 -lvl 7 -y 2910 -defaultsOSRD
preplace inst ulpi_wrapper_0 -pg 1 -lvl 5 -y 1150 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 10 -y 4390 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 9 -y 2230 -defaultsOSRD
preplace inst XYTSStreamToRawStream_0 -pg 1 -lvl 9 -y 2690 -defaultsOSRD
preplace inst fifo_generator_2 -pg 1 -lvl 5 -y 1720 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 10 -y 3100 -defaultsOSRD
preplace inst SPI_Master_With_Sing_0 -pg 1 -lvl 4 -y 950 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 12 -y 4000 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 2 -y 3110 -defaultsOSRD
preplace netloc eventStreamDuplicate_0_tsStreamOut1_V_V 1 8 1 4330
preplace netloc axi_vdma_0_M_AXI_MM2S 1 10 1 N
preplace netloc eventStreamToConstEn_0_frameStream 1 9 1 5080
preplace netloc ulpi_dir_i_0_1 1 0 5 NJ 1100 NJ 1100 NJ 1100 NJ 1100 1620J
preplace netloc ps7_0_axi_periph_M08_AXI 1 3 4 910J 420 NJ 420 2560J 1690 3280
preplace netloc fifo_generator_2_dout 1 4 1 1800
preplace netloc usb_cdc_core_0_ep0_rx_setup_w_do 1 4 3 1770 1510 2480J 1580 3120
preplace netloc EVABMOFStreamWithCon_0_yStreamOut_V_V 1 7 1 3810
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 3 10 1010 3410 NJ 3410 NJ 3410 NJ 3410 3830J 3370 4340J 3390 5000J 2950 NJ 2950 NJ 2950 6610
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 12 1 NJ
preplace netloc util_vector_logic_0_Res 1 4 8 1710 2060 2540J 1680 NJ 1680 NJ 1680 NJ 1680 NJ 1680 NJ 1680 6080
preplace netloc processing_system7_0_FIXED_IO 1 12 1 NJ
preplace netloc eventStreamSwitch_0_xStreamOut_V_V 1 5 1 2550
preplace netloc rotateInfoOutReg_V 1 8 2 4460 3400 4980
preplace netloc axi_vdma_0_M_AXI_S2MM 1 10 1 N
preplace netloc axi_smc_M00_AXI 1 11 1 6050
preplace netloc fifo_generator_0_prog_full1 1 7 4 N 3230 4450 3250 5030J 3200 5470J
preplace netloc EVMUXDataToXYTSStream_0_tsStreamOut_V_V_TDATA 1 4 1 1680
preplace netloc usb_cdc_core_0_outport_valid_o 1 4 3 1740 1590 NJ 1590 3170
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 1 920
preplace netloc fifo_generator_3_dout 1 4 1 1810
preplace netloc EVMUXDataToXYTSStream_0_tsStreamOut_V_V_TVALID 1 4 1 1690
preplace netloc EVMUXDataToXYTSStream_0_yStreamOut_V_V_TDATA 1 4 1 1660
preplace netloc fifo_generator_0_almost_full 1 6 3 3300 3370 3780J 3340 4390
preplace netloc fifo_generator_0_empty 1 5 2 2620 2650 3220J
preplace netloc usb_cdc_core_0_utmi_xcvrselect_o 1 4 3 1780 1570 NJ 1570 3220
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 12 1 NJ
preplace netloc SFAST_process_data_0_yStreamOut_V_V 1 6 1 N
preplace netloc XYTSStreamToRawStream_0_streamOut_V_V 1 9 1 5090
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 10 2 5460J 3420 6030
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 2 350J 3040 510
preplace netloc usb_cdc_core_0_utmi_op_mode_o 1 4 3 1810 1550 NJ 1550 3200
preplace netloc SFAST_process_data_0_polStreamOut_V_V 1 6 1 N
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 1 930
preplace netloc fifo_generator_1_dout 1 4 3 1830 3310 2530J 3220 3120
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO2 1 3 10 1020 3390 NJ 3390 NJ 3390 NJ 3390 NJ 3390 4310J 3430 5020J 2920 NJ 2920 NJ 2920 6630
preplace netloc xlconstant_ONE_dout 1 8 1 4440J
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 12 1 NJ
preplace netloc LEDShifter_0_led 1 12 1 NJ
preplace netloc usb_cdc_core_0_rx_out_do 1 4 3 1730 1600 NJ 1600 3140
preplace netloc xlconcat_0_dout 1 10 2 NJ 4040 NJ
preplace netloc eventStreamSwitch_0_yStreamOut_V_V 1 5 1 2560
preplace netloc eventStreamDuplicate_0_polStreamOut1_V_V 1 8 1 4320
preplace netloc v_tc_0_vtiming_out 1 11 1 N
preplace netloc ulpi_wrapper_0_utmi_linestate_o 1 5 1 2520
preplace netloc SyncInSignal_AI_0_1 1 0 12 -20J 3640 NJ 3640 NJ 3640 NJ 3640 NJ 3640 NJ 3640 NJ 3640 NJ 3640 NJ 3640 NJ 3640 NJ 3640 6040J
preplace netloc EVABMOFStreamWithCon_0_polStreamOut_V_V 1 7 1 3790
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 6 890J 390 NJ 390 2570J 1700 NJ 1700 NJ 1700 4440
preplace netloc testAERDVSSM_0_SyncOutSignal_SO 1 12 1 NJ
preplace netloc EVABMOFStreamWithCon_0_xStreamOut_V_V 1 7 1 3820
preplace netloc fifo_generator_1_empty 1 2 5 540 3410 910J 3380 NJ 3380 2430J 3210 3250
preplace netloc EVMUXDataToXYTSStream_0_yStreamOut_V_V_TVALID 1 4 1 1670
preplace netloc processing_system7_0_DDR 1 12 1 NJ
preplace netloc eventStreamDuplicate_0_custDataStreamOut0_V_V 1 8 1 4380
preplace netloc usb_cdc_core_0_inport_accept_o1 1 6 4 3240 3380 NJ 3380 4300J 3460 5010J
preplace netloc xlslice_5_Dout 1 8 1 4290J
preplace netloc c_counter_binary_0_Q 1 4 3 1800 440 2610J 1500 3160
preplace netloc ulpi_wrapper_0_utmi_rxerror_o 1 5 1 2500
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 12 1 NJ
preplace netloc SyncInSignal1_AI_0_1 1 0 12 -10J 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 6020J
preplace netloc usb_cdc_core_0_utmi_termselect_o 1 4 3 1790 1560 NJ 1560 3180
preplace netloc testAERDVSSM_0_IMUClock_CZO 1 12 1 NJ
preplace netloc xlconstant_1_dout 1 3 9 1000 790 NJ 790 2600 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 6010J
preplace netloc eventsGeneratorViaFi_0_tsStreamOut_V_V 1 4 1 1740
preplace netloc fifo_generator_0_dout 1 5 2 2630 3240 NJ
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 940
preplace netloc xlslice_4_Dout 1 4 1 N
preplace netloc SPI_Master_With_Sing_0_o_SPI_MOSI 1 4 8 1640 800 2380J 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 6090J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 13 10 4180 NJ 4180 NJ 4180 NJ 4180 NJ 4180 NJ 4180 NJ 4180 NJ 4180 4340 4180 NJ 4180 NJ 4180 NJ 4180 6600
preplace netloc SFAST_process_data_0_xStreamOut_V_V 1 6 1 N
preplace netloc EVMUXDataToXYTSStream_0_polStreamOut_V_V_TDATA 1 4 1 1590
preplace netloc StreamToFIFO_0_fifoDataOut_V_write 1 6 6 3310 3060 NJ 3060 4460 2930 NJ 2930 5530J 2940 6000
preplace netloc SPI_Master_With_Sing_0_o_TX_Ready 1 4 1 1580
preplace netloc SPI_Master_With_Sing_0_o_RX_Byte 1 4 1 1610
preplace netloc xlslice_1_Dout 1 4 1 1610J
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 7 930 2410 1590J 2420 2420J 2730 NJ 2730 3760J 2870 4330J 3260 5050J
preplace netloc EVFastCornerStream_0_xStreamIn_V_V_TREADY 1 2 5 550 3100 980J 3090 1700 3300 2600J 3230 3290J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 10 N 3200 530 2840 970 2670 1770 2650 2590 2640 3290 2680 3770 2840 4410 3410 5060 3000 5530
preplace netloc c_addsub_0_S 1 3 2 N 3020 1790
preplace netloc SPI_Master_With_Sing_0_o_SPI_CS_n 1 4 8 1650 810 2510J 1660 NJ 1660 NJ 1660 NJ 1660 NJ 1660 NJ 1660 6100J
preplace netloc ulpi_wrapper_0_utmi_rxactive_o 1 5 1 2450
preplace netloc axi_gpio_0_ip2intc_irpt 1 4 6 1670 2430 NJ 2430 NJ 2430 NJ 2430 4360J 3440 5060J
preplace netloc EVMUXDataToXYTSStream_0_polStreamOut_V_V_TVALID 1 4 1 1600
preplace netloc xlslice_0_Dout 1 5 1 2460J
preplace netloc IMUInterrupt_AI_0_1 1 0 12 NJ 3670 NJ 3670 NJ 3670 NJ 3670 NJ 3670 NJ 3670 NJ 3670 NJ 3670 4460J 3620 NJ 3620 5530J 3610 NJ
preplace netloc SFAST_process_data_0_isFinalCornerStream_V_V 1 6 1 N
preplace netloc eventStreamSwitch_0_tsStreamOut_V_V 1 5 1 2570
preplace netloc ps7_0_axi_periph_M07_AXI 1 3 3 900J 410 NJ 410 2550
preplace netloc eventStreamDuplicate_0_yStreamOut0_V_V 1 8 1 4420
preplace netloc fifo_generator_1_prog_full 1 7 4 N 2920 4320 3720 NJ 3720 NJ
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 12 1 NJ
preplace netloc eventStreamSwitch_0_polStreamOut_V_V 1 5 1 2600
preplace netloc rxDataComplete_o 1 5 1 2590
preplace netloc SyncInClock_AI_0_1 1 0 12 -30J 3630 NJ 3630 NJ 3630 NJ 3630 NJ 3630 NJ 3630 NJ 3630 NJ 3630 NJ 3630 NJ 3630 NJ 3630 NJ
preplace netloc usb_cdc_core_0_utmi_data_out_o 1 4 3 1800 1520 2490J 1620 3230
preplace netloc ulpi_wrapper_0_utmi_txready_o 1 5 1 2420
preplace netloc SyncInSignal2_AI_0_1 1 0 12 0J 3660 NJ 3660 NJ 3660 NJ 3660 NJ 3660 NJ 3660 NJ 3660 NJ 3660 NJ 3660 NJ 3660 NJ 3660 6000J
preplace netloc eventStreamDuplicate_0_tsStreamOut0_V_V 1 8 1 4390
preplace netloc eventStreamDuplicate_0_yStreamOut1_V_V 1 8 1 4290
preplace netloc axis_data_fifo_0_M_AXIS 1 10 1 5510
preplace netloc usb_cdc_core_0_outport_data_o 1 4 3 1750 1580 2470J 1610 3190
preplace netloc USBFifoToDVSSPI_0_outputData_o 1 3 3 1040 430 NJ 430 2380
preplace netloc Net 1 12 1 NJ
preplace netloc Net1 1 10 2 NJ 4390 5990
preplace netloc processing_system7_0_FCLK_CLK0 1 0 13 10 3050 NJ 3050 520 2880 960 800 1630 2440 2610 2440 3280 2760 3800 2850 4450 2950 4990 2990 5500 3430 6070 4190 6610
preplace netloc dataSwitch_0_data_o_num2 1 4 4 1560 2640 2380J 2670 NJ 2670 3760
preplace netloc EVMUXDataToXYTSStream_0_xStreamOut_V_V_TVALID 1 4 5 1650 1500 2500J 1640 3260 3050 NJ 3050 4290
preplace netloc processing_system7_0_FCLK_CLK1 1 8 5 4460 4360 5040J 4450 5500 4380 6080 4480 6620
preplace netloc Net2 1 10 2 5470J 4190 6000
preplace netloc SPI_Master_With_Sing_0_o_RX_DV 1 4 1 1590
preplace netloc usb_cdc_core_0_utmi_txvalid_o 1 4 3 1760 460 2580J 1520 3150
preplace netloc Net3 1 5 8 2400J 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 6650J
preplace netloc ulpi_wrapper_0_ulpi_stp_o 1 5 8 2410J 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 6650J
preplace netloc eventsGeneratorViaFi_0_yStreamOut_V_V 1 4 1 1560
preplace netloc usb_cdc_core_0_utmi_dppulldown_o 1 4 3 1820 1540 NJ 1540 3130
preplace netloc ps7_0_axi_periph_M06_AXI 1 3 5 920J 2660 NJ 2660 NJ 2660 NJ 2660 3770
preplace netloc fifo_generator_4_dout 1 4 1 1820
preplace netloc util_vector_logic_1_Res 1 9 2 5010J 3010 5520J
preplace netloc StreamToFIFO_0_fifoDataOut_V_din 1 6 6 3320 3360 3800J 3350 4350J 3380 5040J 3190 5490J 3400 6000
preplace netloc ulpi_nxt_i_0_1 1 0 5 10J 1110 NJ 1110 NJ 1110 NJ 1110 NJ
preplace netloc v_axi4s_vid_out_0_vid_data 1 12 1 NJ
preplace netloc eventsGeneratorViaFi_0_custDataStreamOut_V_V 1 4 1 1760
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 12 1 NJ
preplace netloc EVABMOFStreamWithCon_0_pixelDataStream_V_V 1 7 1 3780
preplace netloc ulpi_clk60_i_0_1 1 0 7 NJ 880 NJ 880 NJ 880 990 780 1720 450 2530 2630 3150J
preplace netloc testAERDVSSM_0_SyncOutClock_CO 1 12 1 NJ
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 9 3 NJ 4500 5530 4370 6030J
preplace netloc eventsGeneratorViaFi_0_polStreamOut_V_V 1 4 1 1570
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 2 950J 2420 1570
preplace netloc fifo_generator_1_almost_full 1 6 3 3320 2770 3750J 2860 4370
preplace netloc dvs_resp_data_o 1 5 1 2390
preplace netloc EVABMOFStreamWithCon_0_tsStreamOut_V_V 1 7 1 3800
preplace netloc xlconstant_1_dout1 1 3 2 1000J 3100 NJ
preplace netloc DVSAERData_AI_0_1 1 0 12 -50J 3610 NJ 3610 NJ 3610 NJ 3610 NJ 3610 NJ 3610 NJ 3610 NJ 3610 NJ 3610 NJ 3610 5500J 3600 6040J
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 12 1 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 10 3 5540 4470 NJ 4470 6600
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 12 1 NJ
preplace netloc util_vector_logic_2_Res 1 9 1 N
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 12 1 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 11 510 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 6640
preplace netloc EVMUXDataToXYTSStream_0_xStreamOut_V_V_TDATA 1 4 3 1640 1490 2540J 1630 3270
preplace netloc wr_data_count 1 7 1 3760
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 12 1 NJ
preplace netloc const_VCC_dout 1 2 11 510 3110 990 2070 1580 2300 2540 2150 3320 2130 3830 2180 4440 2940 NJ 2940 5540 2930 NJ 2930 6620
preplace netloc SFAST_process_data_0_tsStreamOut_V_V 1 6 1 N
preplace netloc eventStreamDuplicate_0_xStreamOut0_V_V 1 8 1 4430
preplace netloc xlcons_valid_high_dout 1 4 1 1570
preplace netloc SPI_Master_With_Sing_0_o_SPI_Clk 1 4 8 1570 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 6110J
preplace netloc DVSAERReq_ABI_0_1 1 0 12 -40J 3620 NJ 3620 NJ 3620 NJ 3620 NJ 3620 NJ 3620 NJ 3620 NJ 3620 4420J 3600 5090J 3470 NJ 3470 6060J
preplace netloc xlconstant_0_dout 1 3 1 NJ
preplace netloc eventStreamDuplicate_0_xStreamOut1_V_V 1 8 1 4300
preplace netloc fifo_generator_0_prog_full 1 11 1 6060
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO1 1 3 10 1030 3400 NJ 3400 NJ 3400 NJ 3400 3810J 3360 4330J 3420 5070J 3210 5480J 3410 6030J 3370 6600
preplace netloc usb_cdc_core_0_utmi_dmpulldown_o 1 4 3 1830 1530 NJ 1530 3110
preplace netloc ulpi_wrapper_0_utmi_data_in_o 1 5 1 2440
preplace netloc axi_gpio_0_gpio_io_o 1 3 2 1040 2390 1650
preplace netloc usb_cdc_core_0_data_complete_o_do 1 4 3 1830 780 2490J 1510 3210
preplace netloc eventsGeneratorViaFi_0_xStreamOut_V_V 1 4 1 1720
preplace netloc eventStreamDuplicate_0_polStreamOut0_V_V 1 8 1 4400
preplace netloc ulpi_wrapper_0_utmi_rxvalid_o 1 5 1 2430
preplace netloc USBFifoToDVSSPI_0_outputDataValid_o 1 3 3 1030 400 NJ 400 2390
preplace netloc testAERDVSSM_0_IMUFSync_SO 1 12 1 NJ
levelinfo -pg 1 -70 180 430 720 1310 2120 2870 3540 4060 4740 5290 5770 6370 6670 -top 0 -bot 4620
",
}
{
   da_axi4_cnt: "35",
   da_clkrst_cnt: "42",
}
