# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_microblaze_0_0/sim/mcu_microblaze_0_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_dlmb_v10_0/sim/mcu_dlmb_v10_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_ilmb_v10_0/sim/mcu_ilmb_v10_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_dlmb_bram_if_cntlr_0/sim/mcu_dlmb_bram_if_cntlr_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_ilmb_bram_if_cntlr_0/sim/mcu_ilmb_bram_if_cntlr_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_lmb_v10_0/sim/mcu_lmb_v10_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/sim/mcu_microblaze_0_axi_intc_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_mdm_1_0/sim/mcu_mdm_1_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/sim/mcu_rst_clk_wiz_1_100M_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_microblaze_mcs_0_0/bd_0/ip/ip_0/sim/bd_f021_microblaze_I_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_microblaze_mcs_0_0/bd_0/ip/ip_1/sim/bd_f021_rst_0_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_microblaze_mcs_0_0/bd_0/ip/ip_2/sim/bd_f021_ilmb_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_microblaze_mcs_0_0/bd_0/ip/ip_3/sim/bd_f021_dlmb_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_microblaze_mcs_0_0/bd_0/ip/ip_4/sim/bd_f021_dlmb_cntlr_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_microblaze_mcs_0_0/bd_0/ip/ip_5/sim/bd_f021_ilmb_cntlr_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_microblaze_mcs_0_0/bd_0/ip/ip_7/sim/bd_f021_iomodule_0_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_c_counter_binary_0_0/sim/mcu_c_counter_binary_0_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_c_addsub_0_0/sim/mcu_c_addsub_0_0.vhd" \
"../../../../TE0712-02-100-2C3.ip_user_files/bd/mcu/ip/mcu_LVDS_rst_delay_inv_0/sim/mcu_LVDS_rst_delay_inv_0.vhd" \

# Do not sort compile order
nosort
