# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nvdla_bp.srcs/sources_1/ip/fp_adder_bb/sim/fp_adder_bb.vhd" \
"../../../../nvdla_bp.srcs/sources_1/ip/fp_multi_bb/sim/fp_multi_bb.vhd" \

# Do not sort compile order
nosort
