

================================================================
== Synthesis Summary Report of 'durbin'
================================================================
+ General Information: 
    * Date:           Tue May  6 12:10:01 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        durbin
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ durbin                             |     -|  0.04|    11663|  5.832e+04|         -|    11664|     -|        no|     -|  19 (~0%)|  2115 (~0%)|  2049 (~0%)|    -|
    | o VITIS_LOOP_18_1                   |     -|  3.65|    11661|  5.830e+04|       299|        -|    39|        no|     -|         -|           -|           -|    -|
    |  + durbin_Pipeline_VITIS_LOOP_21_2  |     -|  0.32|      165|    825.000|         -|      165|     -|        no|     -|         -|   273 (~0%)|   143 (~0%)|    -|
    |   o VITIS_LOOP_21_2                 |    II|  3.65|      163|    815.000|        12|        4|    39|       yes|     -|         -|           -|           -|    -|
    |  + durbin_Pipeline_VITIS_LOOP_26_3  |     -|  0.04|       51|    255.000|         -|       51|     -|        no|     -|         -|   297 (~0%)|   154 (~0%)|    -|
    |   o VITIS_LOOP_26_3                 |     -|  3.65|       49|    245.000|        12|        1|    39|       yes|     -|         -|           -|           -|    -|
    |  + durbin_Pipeline_VITIS_LOOP_29_4  |     -|  2.22|       41|    205.000|         -|       41|     -|        no|     -|         -|    15 (~0%)|    61 (~0%)|    -|
    |   o VITIS_LOOP_29_4                 |     -|  3.65|       39|    195.000|         2|        1|    39|       yes|     -|         -|           -|           -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| r_address0 | 6        |
| r_q0       | 64       |
| y_address0 | 6        |
| y_address1 | 6        |
| y_d0       | 64       |
| y_q0       | 64       |
| y_q1       | 64       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| r        | in        | double*  |
| y        | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| r        | r_address0   | port    | offset   |
| r        | r_ce0        | port    |          |
| r        | r_q0         | port    |          |
| y        | y_address0   | port    | offset   |
| y        | y_ce0        | port    |          |
| y        | y_we0        | port    |          |
| y        | y_d0         | port    |          |
| y        | y_q0         | port    |          |
| y        | y_address1   | port    | offset   |
| y        | y_ce1        | port    |          |
| y        | y_q1         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                     | DSP | Pragma | Variable | Op   | Impl    | Latency |
+------------------------------------------+-----+--------+----------+------+---------+---------+
| + durbin                                 | 19  |        |          |      |         |         |
|   dmul_64ns_64ns_64_5_max_dsp_1_U19      | 8   |        | mul      | dmul | maxdsp  | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U16 | 3   |        | sub4     | dsub | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U17      | 8   |        | beta_1   | dmul | maxdsp  | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U16 | 3   |        | add1     | dsub | fulldsp | 4       |
|   ddiv_64ns_64ns_64_22_no_dsp_1_U18      | -   |        | alpha_2  | ddiv | fabric  | 21      |
|   add_ln18_fu_204_p2                     | -   |        | add_ln18 | add  | fabric  | 0       |
|  + durbin_Pipeline_VITIS_LOOP_21_2       | 0   |        |          |      |         |         |
|    add_ln21_fu_132_p2                    | -   |        | add_ln21 | add  | fabric  | 0       |
|    sub_ln22_fu_143_p2                    | -   |        | sub_ln22 | sub  | fabric  | 0       |
|    add_ln22_fu_157_p2                    | -   |        | add_ln22 | add  | fabric  | 0       |
|  + durbin_Pipeline_VITIS_LOOP_26_3       | 0   |        |          |      |         |         |
|    add_ln26_fu_133_p2                    | -   |        | add_ln26 | add  | fabric  | 0       |
|    sub_ln27_fu_139_p2                    | -   |        | sub_ln27 | sub  | fabric  | 0       |
|    add_ln27_fu_153_p2                    | -   |        | add_ln27 | add  | fabric  | 0       |
|  + durbin_Pipeline_VITIS_LOOP_29_4       | 0   |        |          |      |         |         |
|    add_ln29_fu_90_p2                     | -   |        | add_ln29 | add  | fabric  | 0       |
+------------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+----------+------+------+--------+----------+---------+------+---------+
| Name     | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+----------+------+------+--------+----------+---------+------+---------+
| + durbin | 0    | 0    |        |          |         |      |         |
|   z_U    | -    | -    |        | z        | ram_1p  | auto | 1       |
+----------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

