-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
-- Date        : Wed Sep 15 10:32:52 2021
-- Host        : ugt-synth running 64-bit Ubuntu 16.04.7 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/bergauer/github/cms-l1-globaltrigger/mp7_ugt_legacy/firmware/ngc/rom_lut_muon_inv_dr_sq_3/rom_lut_muon_inv_dr_sq_3_sim_netlist.vhdl
-- Design      : rom_lut_muon_inv_dr_sq_3
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    douta_array : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end rom_lut_muon_inv_dr_sq_3_blk_mem_gen_mux;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[0]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \douta[14]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[15]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \douta[1]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[3]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[5]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair4";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(16),
      I1 => sel_pipe,
      I2 => douta_array(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(26),
      I1 => sel_pipe,
      I2 => douta_array(10),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(27),
      I1 => sel_pipe,
      I2 => douta_array(11),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(28),
      I1 => sel_pipe,
      I2 => douta_array(12),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(29),
      I1 => sel_pipe,
      I2 => douta_array(13),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(30),
      I1 => sel_pipe,
      I2 => douta_array(14),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(31),
      I1 => sel_pipe,
      I2 => douta_array(15),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(17),
      I1 => sel_pipe,
      I2 => douta_array(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(18),
      I1 => sel_pipe,
      I2 => douta_array(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(19),
      I1 => sel_pipe,
      I2 => douta_array(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(20),
      I1 => sel_pipe,
      I2 => douta_array(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(21),
      I1 => sel_pipe,
      I2 => douta_array(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(22),
      I1 => sel_pipe,
      I2 => douta_array(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(23),
      I1 => sel_pipe,
      I2 => douta_array(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(24),
      I1 => sel_pipe,
      I2 => douta_array(8),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => douta_array(25),
      I1 => sel_pipe,
      I2 => douta_array(9),
      O => douta(9)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"54A5699E0F249E5354A56D8F0F2E9E5054A56D8F0F2A8E5054A56D8F0F2A8C50",
      INITP_01 => X"52A9499C019560D056A9499C03B531A856AD499C07353F2F56AD499E07259F27",
      INITP_02 => X"4AAAD371FC6DB0C45AAA5B30F8CA9F935AAB5B3800DACF2852AB593801924057",
      INITP_03 => X"2A9AB4CE01C927956AAAB6C7839A986B6AAA9667FF364FD44AAAD263FE25622B",
      INITP_04 => X"A5556931F7CD588AAD552DB8FF1AA7F5A955AD987E36901B2A56A4CC00654C6A",
      INITP_05 => X"94AAD6DCFFE6A9F9952B524C3F8D560DB5555A67003249E7A5554B6380E6A73A",
      INITP_06 => X"4A956B6C7C79AA7E5AAAA9271FE254EE52AAADB3800CAB03D6AAB499E03B5673",
      INITP_07 => X"2D4AB52670033530295554B33F3CDB606B5556D987F1AAC04A555A4CE00E559C",
      INITP_08 => X"92B556B663FF1AAC96A94AD33800ED4CB5AAAA499E073458A52AA96CC3F8CA98",
      INITP_09 => X"696AAA96CE3F86964B5AAA5B638073545A55B549B8FF9954DAD55524CE00E4A4",
      INITP_0A => X"9695AAD49987F8DAB4B5555A4C701E6A25AD5569270FE32A2D2A56A599E039AA",
      INITP_0B => X"49295555A663E3E6CB6A5552DB380066DA5AA5AB4CC7FE3292D6AAAD3638039A",
      INITP_0C => X"B2DAD55569330FF03696A556A4CC7FFC24B4AAAAD363801C6DA56AAD699C3F8E",
      INITP_0D => X"4DB4B555569338FFC925A9556B6CC3FFDB6D6AAAA5B31E01924B52AA524CE000",
      INITP_0E => X"B36D2D4AA94B663C36496B5554A4DCF026DA5AA52A5B33806492D4AAA524CE0F",
      INITP_0F => X"6CDB694AAAA96D98CD925A54AA569331D9B6D2B5556B64E79B24B5AAAAB4998E",
      INIT_00 => X"F0E2E4F71B529CFB6EF79850220E163C80E56C17E7DF0250CE7D617DD368405E",
      INIT_01 => X"E2B286603F240EFEF4F1F4FE0F26466D9CD4145DAF0B71E15CE27412BD743A0D",
      INIT_02 => X"EDDFE1F4184F99F76AF3944C1D0A12377BDF6610E0D8FA49C6755873C95D3451",
      INIT_03 => X"E1B1865F3E230DFDF3F0F3FD0D25456C9BD2125BAD096FDF5AE07210BA72370B",
      INIT_04 => X"E5D7D9EB0F458FED5FE8883F10FC03286BCF54FECDC4E431AD5B3C56AA3C112C",
      INIT_05 => X"DFAE835D3C200AFAF0EDF0F90A22416897CE0E57A9046ADA54DA6C0AB46B3003",
      INIT_06 => X"D9CACBDD00367EDB4DD5742AFAE5EB0E50B237DEACA1C00B842F0F257605D7EE",
      INIT_07 => X"DBAA7F58371B05F5EBE7EAF3041B3A6190C7064FA1FC61D14BD162FFA96024F7",
      INIT_08 => X"C7B7B7C8EB1F67C334BA580DDCC4C9EB2B8B0DB37E708CD54BF3CEE12EB98597",
      INIT_09 => X"D5A579523115FFEEE4E0E2EBFB13315886BDFC4495F055C43EC354F19A5014E6",
      INIT_0A => X"B09F9EAECF0349A4139834E8B49B9EBDFB59D87B43324B8F02A57C8AD2571D29",
      INIT_0B => X"CE9D714A280CF6E5DBD6D8E1F108264C7AB0EF3687E246B42EB242DE863CFFD0",
      INIT_0C => X"9482808EAEE0257EEB6E08BA84696986C11B9737FBE6FB3BA847182061DF9EA2",
      INIT_0D => X"C59468401E02EBDACFCACCD4E4FA183D6BA0DF2676CF33A1199D2CC76F23E5B5",
      INIT_0E => X"735F5C6987B7FA51BC3DD5844C2E2B447CD34BE6A68D9DD73FD8A2A3DD530903",
      INIT_0F => X"BB895D3513F6DFCDC2BCBEC6D4EA072C598ECB1261BA1D8A018412AC5306C795",
      INIT_10 => X"4D38323E5A88C91E87059A460BE9E3F92D80F48A45273165C7581B1445B25E4D",
      INIT_11 => X"AF7D502805E8D0BEB2ACADB4C3D8F4194579B5FB4AA2036FE667F48D32E4A471",
      INIT_12 => X"220B040D275392E34AC55700C29D92A4D4229123D8B3B7E53FC884739BFD9E81",
      INIT_13 => X"A26F4119F6D8C0ADA19A9AA1AEC3DF022D619DE12F86E751C747D36A0EBE7C48",
      INIT_14 => X"F2D9D0D7EE1854A3067F0DB27047394671BA24AF5F333056A829DBC1DD34C99F",
      INIT_15 => X"925F3108E5C6AD9A8D86858B98ACC7E9144681C41167C630A423AD43E594501A",
      INIT_16 => X"BEA2979BB0D7105CBC31BB5D17E9D6DF0448AB31D9A79CBA037A22FD0E58DFA7",
      INIT_17 => X"824E20F6D2B3998578706E747F92ACCEF72962A5F045A30B7EFB8418B96620E8",
      INIT_18 => X"8467585A6C90C60E6BDC6300B5836B6E8ECB29A7480EFB1050BD59292D6AE29A",
      INIT_19 => X"703C0CE2BD9D836F60585559647690B0D8094182CC207CE354D057EA8833EBB1",
      INIT_1A => X"46261514234376BB1380039C4C15F7F50E459C13AC6A4D598EF081443B69D279",
      INIT_1B => X"5C27F7CCA7866B56473D3A3D47587090B7E61D5DA6F753B827A126B753FCB275",
      INIT_1C => X"04E1CDC8D4F12061B51E9C30DB9E7B7285B6057405B99395BF169B503958B045",
      INIT_1D => X"4711E1B58F6D523C2B211D1F28384F6D93C0F6357CCC2689F76FF2801BC17535",
      INIT_1E => X"BD9780788099C40151B52EBD6320F7E8F41D64CB53FECEC4E42EA64D26357CFE",
      INIT_1F => X"30FAC99C7553361F0E03FDFF06152B486C99CD0A4F9EF657C339BA46DE8233F1",
      INIT_20 => X"71482E22273C639CE746BA44E49B6B555A7BBA189738FDE8FC39A33B050237A6",
      INIT_21 => X"18E1AF825A371901EFE2DCDCE3F00420436EA1DC206DC3228C007F099E40EEA9",
      INIT_22 => X"22F5D7C8C9DAFC3077D140C35D0ED7BAB7D0075BD06721010737921BD5C1E23D",
      INIT_23 => X"FEC794663C19FAE1CEC0B9B7BDC9DCF6184172ACEE398DEA52C440C75AF9A45C",
      INIT_24 => X"CE9E7C69667290BF0156BF3CD07A3C170D1D4A96018C3B0E082976EE96707EC3",
      INIT_25 => X"E3AB77481EF9D9BFAB9C939195A0B1CAEA114179B90254AF1484FE8213AF570C",
      INIT_26 => X"76421C05FE061F4986D538AF3CDF9A6D5A6286C727A84B11FD104DB54B120B3B",
      INIT_27 => X"C78D5929FDD8B79C86766C686B74849BBAE00D4381C81871D441B83AC86005B7",
      INIT_28 => X"1AE2B89D9195A9CE054EAB1CA23EF1BCA09FB9F045BA510AE7EC1870F3A68BA4",
      INIT_29 => X"A96E3908DCB593765F4E433E3F47556A87ABD70B478CD93091FB6FEF790FB05F",
      INIT_2A => X"B97E5031201F2E4D7EC2188301964104DFD4E5115BC44DF9C8BDD91F902FFE00",
      INIT_2B => X"8A4E17E5B8906D4F372518111117243852759ED00A4D98EC4AB223A027B95802",
      INIT_2C => X"5616E4C0AAA4AEC8F33080E45BE88B451703092A68C541DF9F8490C321AB654F",
      INIT_2D => X"692DF5C2936A46270DF9EBE3E1E5F1021B3C6493CB0B54A60166D44ED261FCA2",
      INIT_2E => X"EEAA744B3125293E639AE33FAF34CF80492A253C6EBE2DBC6E433D5EA81EC093",
      INIT_2F => X"470AD19C6D421DFCE1CCBCB3AFB2BBCBE201265489C70D5CB51782F879059C3F",
      INIT_30 => X"833B00D2B3A2A1AFCEFE4195FE7B0DB5744B3C466DB0119234F8E1EF258612CC",
      INIT_31 => X"24E5AB764519F2D0B49D8C817B7C8492A7C3E7124580C41066C52EA01EA639D8",
      INIT_32 => X"15C88856311B141C355E99E747BC45E499664B4A649AEE60F2A57C789AE55AFB",
      INIT_33 => X"FFBF844E1BEEC6A3856D5A4D46454B576A84A5CEFE3778C21470D645BF43D36E",
      INIT_34 => X"A3510DD5AB8F828597B9ED338CF8780DB87B5548567EC326A84B10F8063B9922",
      INIT_35 => X"D9985C24F1C29874543A26170E0C0F1A2A426188B6EC2A71C0197BE75DDE6900",
      INIT_36 => X"2ED88E512201EDE9F5113D7BCB2FA632D38A5940415C93E758EA9D726B8AD040",
      INIT_37 => X"B27032F9C59569432207F1E0D5D1D2DAE9FF1B3F6B9ED91D6ABF1E87F976FD90",
      INIT_38 => X"B65B0CCA956E554A4F6489BF0761CF51E894583326345CA1028223E4C9D10057",
      INIT_39 => X"8A4708CD97663911EFD1B9A79B949499A6B9D3F51E4E87C81163BE23920B8E1C",
      INIT_3A => X"3ADB874005D8B9A7A5B3D0FE3E8FF46CF89A512007062055A615A35120132B68",
      INIT_3B => X"601CDCA0683507DEBA9B816D5E565357617289A8CEFC326FB6045CBD289D1CA6",
      INIT_3C => X"BC58FFB2723F1901F8FE143A71BA1482049B4709E2D4DF0445A21EB8724F4F74",
      INIT_3D => X"36F0AE713804D4A983624731201511121A283D5A7DA8DB1558A3F855BC2CA72C",
      INIT_3E => X"3CD27422DCA2765848465472A0E031950C9737EDB99D99AFDF2B941AC0866F7A",
      INIT_3F => X"0AC3804107D19F734B280BF3E0D4CDCCD1DDF0092A5281B9F84091EA4DB930B0",
      INIT_40 => X"B94AE68E4203D0AB948B91A7CC024AA4109024CD8C624F5575AF057809B98A7D",
      INIT_41 => X"DD955010D49C693B12EDCEB49F9087848790A0B7D5FA265A96DB287DDC44B632",
      INIT_42 => X"33BF56F8A66128FCDDCDCBD8F52260AF11850EAA5C2302F8073073D24FE9A27D",
      INIT_43 => X"AF651FDEA0673202D7B18F735D4C403B3B424F637EA0C9FA3373BC0E69CD3AB1",
      INIT_44 => X"AB32C36008BC7C49240C02061A3E72B80E78F48428E1B19896ADDE2A9116B879",
      INIT_45 => X"8035EDAA6B30FAC89B7350321905F8F0EEF2FC0D25446A98CD0A4F9DF353BC2E",
      INIT_46 => X"20A22EC56715CF95684836323D5882BD0967D75AF19C5D342228467FD140CB74",
      INIT_47 => X"5003BA7635F8C08D5E340EEED3BEAEA39FA0A8B6CBE70934659EE02A7CD73BA9",
      INIT_48 => X"94109728C46B1EDDA982685B5E6F8FC00153B72EB85507CEACA0ACD11069DD6E",
      INIT_49 => X"1FD18640FEBF86501FF3CCAA8D7562554E4D525D6F88A7CEFC316FB40359B922",
      INIT_4A => X"067DFE891FC06C24E8B997827C839AC0F73E96007C0BAF66341711224D90EE67",
      INIT_4B => X"ED9D5109C5854A13E0B28864452A1506FCF8FB031227436691C3FC3E87DA3498",
      INIT_4C => X"76E763E87812B86926EFC4A79896A3BFEA2672CF3EC055FDBA8C747389B7FF60",
      INIT_4D => X"BA691BD28C4A0DD49F6F441DFBDFC7B5A9A2A2A7B3C5DEFD245288C50A58AE0D",
      INIT_4E => X"E450C645CF6301AB6122F0CAB2A7AABBDC0C4C9DFF73F9923F00D6C2C4DE105A",
      INIT_4F => X"8633E499520ECF945D2BFED5B1927864554B484A52617793B6E0124B8CD52781",
      INIT_50 => X"50B727A124B24AEC9B541AECCAB6AFB7CCF1266ABF259D26C374381100052155",
      INIT_51 => X"51FDAC5F16D190531BE6B78C65442811FFF3ECEBF1FC0E27466D9ACF0C519DF2",
      INIT_52 => X"BB1D87FB78FF902CD385420BE1C4B3B0BBD5FE367ED63FBA47E79A613C2D3451",
      INIT_53 => X"1CC67325DA935011D7A06F4119F5D6BCA899908C8E96A5BAD5F821528BCB1263",
      INIT_54 => X"2581E653CA4BD56A09B4692AF7D0B6A9A9B8D5003C86E24ECB5BFCB17A56484F",
      INIT_55 => X"E58E3AEA9D540FCF925A26F6CBA58367503E322B2A2F3A4B6382A7D4084386D2",
      INIT_56 => X"8DE443AB1B9619A73FE28F470BDBB8A1979AABCBF93784E14FCF5F02B8815E50",
      INIT_57 => X"AE55FFAD5F14CE8B4C12DBAA7C543011F7E2D3C9C5C6CEDCF00B2C5484BBF93F",
      INIT_58 => X"F5469F016CDF5CE3740EB4641FE6B998837C8195B7E72675D443C455F9AE7753",
      INIT_59 => X"761BC47020D48B4606C9915C2D02DBB99D8573665F5D616B7B92B0D4FF316AAC",
      INIT_5A => X"5BA6FA56BB289E1EA73AD88032F0B98E6F5D575F7498C90A5AB929A93BDE925A",
      INIT_5B => X"3DE18833E1924801BE7F450EDCAF866142271202F7F2F3F90619325278A6DB17",
      INIT_5C => X"C00654AA0970DF58DA66FB9B45FAB9855B3E2E2932496DA0E13190007F10B164",
      INIT_5D => X"04A64BF4A05004BB7635F8BF8B5B2F08E6C9B09D8F878487909EB4CFF11A4A82",
      INIT_5E => X"2565AEFE56B720920D911EB65703B97B482004F4F1FB123769AAFA59C745D372",
      INIT_5F => X"C96A0EB55F0DBF742DEAAB703906D8AE89694E37261A14131823344C698EB9EB",
      INIT_60 => X"88C40751A3FD60CB3FBB41D0690CBA713402DBC0B1AEB8CFF32565B4117DF984",
      INIT_61 => X"8F2ED0751ECA792CE39E5D1FE6B180532C08EAD1BCADA39FA0A7B4C7E1002754",
      INIT_62 => X"EB225FA3F0449F0470E564EB7B16BA6821E4B28C71625F697FA3D3125EB9239B",
      INIT_63 => X"53F19134DB8533E499510ECE925A27F8CDA78669523F322A272A3342577294BC",
      INIT_64 => X"4E7FB7F53C89DF3CA21086058E1FBA5F0EC78B59331808050D224473AFF951B6",
      INIT_65 => X"17B351F39840EC9B4E04BE7C3E04CE9C6E452101E6D1C0B4AEADB2BCCDE40124",
      INIT_66 => X"B0DC0E4787CF1E74D33AA920A029BB57FCAB6528F6CFB3A39EA5B8D8043D83D7",
      INIT_67 => X"DB7512B155FBA55202B66E2AE9AC743F0FE3BC997B614D3E342F303642556D8B",
      INIT_68 => X"12386598D3145DAD0564CB3BB334BD50EB903FF8BB886043312A2F3F5C85BAFC",
      INIT_69 => X"9E36D16F10B55D08B6681DD6935419E2AF8055300EF2DAC7B9B1ADB0B7C5D9F2",
      INIT_6A => X"7495BCEA1E5A9CE5368FEF57C73FC049DB771CCA824410E6C7B2A9ABB8D1F627",
      INIT_6B => X"60F7902CCC6E14BD6919CC833DFCBE844E1CEFC6A18166503E322A282C354459",
      INIT_6C => X"D5F1133B6A9FDB1E68B91273DB4BC344CD5FF99D4A01C18B603E271B19223757",
      INIT_6D => X"22B74EE98727CB721CC97A2FE7A36226EDB8885C3411F2D8C3B2A7A1A0A5AFBF",
      INIT_6E => X"364D6A8CB5E51B579BE5368FF058C83FBF48D97215C07533FBCDA88E7E787D8D",
      INIT_6F => X"E4770DA541E08126CE7928DA904906C78B5420F1C6A07D604733241914151A25",
      INIT_70 => X"98A9C1DE012B5A91CD115BAD0666CD3DB433BA4AE2822CDF9A5F2E06E7D3C9C8",
      INIT_71 => X"A536CA61FB9837DA8029D68539EFAA6829EFB986582E09E7CBB3A0928884858C",
      INIT_72 => X"F90618304D719BCB013E81CB1D75D43BA91F9D23B147E68D3CF5B7815533190A",
      INIT_73 => X"65F5871DB44FED8E32D88330E1954D08C78A501BEABC936F4F331C0AFCF4F0F2",
      INIT_74 => X"5B626F829AB8DC05356BA8EB3585DD3BA10E82FF820EA23EE28F4402C8977051",
      INIT_75 => X"26B444D86E07A241E3872FDA893AF0A86424E8B07B4B1EF6D2B3988170635B58",
      INIT_76 => X"BCBFC7D4E7FF1D416A9ACF0B4E97E63D9AFE6ADC57D861F28B2CD5864001CC9E",
      INIT_77 => X"E672019226BD57F49336DC8430E0924802BF80440CD9A97D563314F9E4D3C6BF",
      INIT_78 => X"1F1C1F2734475F7DA0C9F82D68AAF24095F153BD2DA524AA38CE6B10BC712DF2",
      INIT_79 => X"A530BD4DDF740CA644E4882ED88434E89F5917D89D663304D9B2907158423226",
      INIT_7A => X"817A787B8390A2BAD7FA225084BFFF4592E63FA00775EA66E973049D3EE5954C",
      INIT_7B => X"64ED7907972AC059F49234D87F29D7873BF3AE6C2EF4BE8B5D320CEACCB29D8D",
      INIT_7C => X"E4D8D1CFD1D9E6F80F2B4D75A2D50E4D91DC2E85E348B3259D1CA330C45F02AB",
      INIT_7D => X"24AB35C14FE1740BA440DF8126CE7927D88D4500BF824812E0B28862402209F4",
      INIT_7E => X"47372B2421232A36485E7A9BC1ED1E5693D61E6DC21E7FE755CA45C750DF7511",
      INIT_7F => X"E268F07A079628BD54EE8B2ACD721AC67527DC945010D39A643204DBB593755C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"9936496A55554B4D3324D252A96A949B366DB6952AA5693666C925A95552964C",
      INITP_01 => X"666CDB694AA56AB4CCCD92DAD5AAB529CCD92494AD554ADA99936DAD6AAAB5B6",
      INITP_02 => X"999992692D4AAAAA199B36DB5AD5555433326C9694AAAAAD73664925AD55555A",
      INITP_03 => X"6333364DB4B5AA55E66664DB696B552ACE66CD92DA56AAAACCCC9924B4A55555",
      INITP_04 => X"8CE666CD925B5AD498CCCC9B24B6B52A399999B2492D6A5533999324925AD5AA",
      INITP_05 => X"739CCCCD9B64B6966339999936C96D29E63333326C96D2D6CE673266D92DA52B",
      INITP_06 => X"8E73999999B26DB69C63339B3364924918C6633266C9249639CCE666CDB24B69",
      INITP_07 => X"71C633999999B364738C6333333264DBE318C666666CD924C7398CCCCCD936C9",
      INITP_08 => X"8F38E73998CCCC998E31CE733199B3361C739CE6666666CD38E739CCCCCCC993",
      INITP_09 => X"78E38C7398CE6666F1C718E73199CCCCE38E31CE63333333C71C739CCE666666",
      INITP_0A => X"871E38C718C633990E3C718E719CC6731C38E31CE7399CCC3871C639CE633399",
      INITP_0B => X"78F1C38E39C639CEF1E3871C639C6318E3C70E39C739CE73C38E1C638C6318CE",
      INITP_0C => X"0F0F1E38F1C738E31E1E3C71C71C718E1C3C78E38E38C7383878E1C71C638C63",
      INITP_0D => X"F0F0F0E1C78E3C71E1E1E3C78E1C71C7C3C3C78F1C71C71C87878F1C38E38E38",
      INITP_0E => X"0F0F070F0E1C38701E1E1E1E3C38F1E33C3C3C3C78F1C38E78787870E1C78E3C",
      INITP_0F => X"E0F0787878787878C1E0F0F0F0F1E1E383C3E1E1E1C3C7870787C3C3878F0E1C",
      INIT_00 => X"AB968579716E70768292A7C2E207316196D11258A5F74FAD117CEC63E064ED7D",
      INIT_01 => X"A125AB34BF4CDC6F049B36D37316BC6511C07328E19E5E21E8B381532A04E2C4",
      INIT_02 => X"0FF6E0CFC3BAB7B8BDC7D7EB0422466E9CCF08468AD32277D132980476EE6CF0",
      INIT_03 => X"5FE266ED76029020B349E17C1ABA5E04AE5A0ABC722CE8A86C33FECD9F754F2D",
      INIT_04 => X"75563C261507FEFAFAFE071528405C7EA4D0013772B3F94596EC48AA117EF068",
      INIT_05 => X"1E9E21A62DB743D263F68C25C05F00A34AF4A15104BA7330F0B47B4615E7BD97",
      INIT_06 => X"DAB8997E6856473D38373A424E5F758FAFD3FC2A5E96D3165EABFD54B1137BE7",
      INIT_07 => X"DC5BDC5FE46CF68312A337CE6703A143E78E38E59548FFB87535F9C08B592B01",
      INIT_08 => X"411AF7D7BCA5918277706E70768090A3BCD9FA214C7CB1EB2A6EB60456AE0B6C",
      INIT_09 => X"9A1796189C22AA34C151E2770EA743E28428CF7927D78A40FAB7773B01CC9A6C",
      INIT_0A => X"A87D553111F5DDC8B8ACA39F9FA4ACBACBE1FB1A3E6693C4FA3574B8014EA1F7",
      INIT_0B => X"57D351D153D75DE671FE8D20B44BE58120C2670EB86616C97F39F6B5793F0AD7",
      INIT_0C => X"10E1B58D68472910FAE8DBD1CBC9CCD2DDECFF17335378A1CE003771B1F43C89",
      INIT_0D => X"158F0B89098C109720AB39C85BF08721BD5DFEA34AF5A25205BB7531F1B47A43",
      INIT_0E => X"794615E9BF9A77593E271404F9F1EDEDF1FA06162B446182A7D0FE3065A0DE20",
      INIT_0F => X"D34BC642C041C348CF58E471029429C15BF79638DD842EDB8B3EF4AD6928EBB0",
      INIT_10 => X"E3AC774618EEC7A383674E39281B110B080A101926384D6683A4CAF31F5085BD",
      INIT_11 => X"900780FB77F677F97E068F1BA939CB60F8922FCE7014BB6512C2742AE29E5D1E",
      INIT_12 => X"4E12DAA4724318EFCAA98B715A46372B221D1C1F252F3D4F647D9ABADE063261",
      INIT_13 => X"4EC33AB32EAB2AAB2EB33AC450DE6E01962DC76403A449F09946F5A75C14CF8D",
      INIT_14 => X"BA7A3E04CD9A6A3D13EDCAAA8D755F4D3E332C28272A313B495A6F87A3C2E40A",
      INIT_15 => X"0C7FF56CE560DD5CDD61E66DF78311A134C960FA9635D67A21CA7625D78B43FD",
      INIT_16 => X"27E3A2652AF2BD8C5D320AE5C3A58A725D4C3E342D29282B323B48586C839CB9",
      INIT_17 => X"C93BAF259C15910E8D0E91179E28B442D264F9902AC66506A950F8A45203B76D",
      INIT_18 => X"954D09C7884C13DCA9794C22FBD7B7997F685443352B241F1F21262F3A495A6F",
      INIT_19 => X"87F769DD53CB44C03DBC3DC146CD57E270009327BE58F39232D57B23CE7C2CDF",
      INIT_1A => X"04B8702AE7A7692FF7C29061350CE6C3A3866C5541302217100B09090D141D29",
      INIT_1B => X"45B324960A80F871ED6AE96BEE73FA840F9D2DBF53EA831EBC5CFFA44BF6A252",
      INIT_1C => X"7425D88F4803C283460DD6A3724318F0CAA7886B5039251305F9EFE9E5E4E6EA",
      INIT_1D => X"0270DF4FC236AC239D18961596199E25AE3AC757E97D13AB46E38325C97019C5",
      INIT_1E => X"E59242F5AA611BD8985A1EE6B07D4C1FF4CBA68363462B13FEEBDBCDC2BAB4B0",
      INIT_1F => X"C02C990879EB60D64DC742BF3EBF42C74ED762EF7E10A339D16B08A748EC923A",
      INIT_20 => X"5701AD5C0DC1772FEBA8682BF1B9835020F2C79F79553516FBE1CAB6A494877C",
      INIT_21 => X"7EE854C231A11488FE75EF6AE766E769EE75FD8815A434C75DF48E2AC8680BB0",
      INIT_22 => X"CB711AC57222D4883FF9B47333F7BC844F1CEBBD9269421EFCDCBFA38B745F4D",
      INIT_23 => X"3CA50F7BE857C83BAF249C15900D8C0C8F139921AC38C657E97E14AD48E58527",
      INIT_24 => X"3FE2872FD88432E3964B02BC7837F8BB814813DFAE7F532900DBB79576583D24",
      INIT_25 => X"FA61CA34A00E7DED60D449C03AB431AF30B236BB43CD59E676089C32CA64009F",
      INIT_26 => X"B555F69A40E8933FEE9F5208C07A36F4B5783D04CE99673709DDB48C664220FF",
      INIT_27 => X"B81E85EE58C432A01183F76CE35CD753D151D256DB63EC77049324B74CE37C18",
      INIT_28 => X"2CC86707A94EF59D48F5A45609BE7630ECAA6A2CF0B77F4A16E4B4865A3008E1",
      INIT_29 => X"77DB41A8117BE754C333A5188D047DF773F170F174F98008931FAD3DD064FA92",
      INIT_2A => X"A43DD87514B558FDA44DF8A55506B96E25DF9A5716D89B6026EFB9865323F4C7",
      INIT_2B => X"3598FC62C9329C0774E353C538AD239B15910E8D0E90149A22AC37C554E5780D",
      INIT_2C => X"1EB44BE5801EBD5F02A74EF7A24FFEAF6216CD8540FCB9793BFEC389511BE6B2",
      INIT_2D => X"F456B81D82E951BB27930272E356CA40B832AD29A828A92DB239C24DD968F88A",
      INIT_2E => X"982BC056EE8824C26103A64BF29B46F2A15103B66C23DC965310D0915317DCA3",
      INIT_2F => X"B31374D73BA10770D944B11F8EFF72E65CD34CC642C03FC143C84ED660EB7908",
      INIT_30 => X"14A435C95DF48D27C36100A144E99038E28E3BEA9B4E02B76E27E19C5918D798",
      INIT_31 => X"72D13192F458BE248CF560CC3AA91A8C0075EC64DE59D655D557DB60E770FA87",
      INIT_32 => X"921EAD3DCE62F78E26C05CFA993ADC8026CE7721CE7B2BDB8E41F6AC641DD792",
      INIT_33 => X"328FED4DAE1074D93FA7107BE654C233A4178C027AF36EEA68E769EB70F67D07",
      INIT_34 => X"109A25B241D163F68B22BA54EF8C2BCB6D10B55B03AC5703B05F0FC07326DB91",
      INIT_35 => X"F14DAA0868C92B8EF359C02993FF6BDA49BA2DA1178E0680FC79F777F97D0188",
      INIT_36 => X"90179F29B441D060F2851AB048E17C18B655F6983CE0872ED7812CD88634E495",
      INIT_37 => X"B10B67C42282E244A70B71D840AA1581EF5ECF41B4299F17900B87058405870B",
      INIT_38 => X"11951AA12AB43FCC5BEA7C0FA338D068029D3AD87718BA5D01A64DF49D47F19D",
      INIT_39 => X"71CA2580DD3B9AFA5BBE2287EE56BF2A950371E152C539AF259E18930F8E0D8E",
      INIT_3A => X"9314971BA128B03AC552E06F009225BA50E8801AB652F08E2ECF7114B85D03A9",
      INIT_3B => X"3189E23C98F451B01071D4379C026AD23CA81482F162D447BC32A9229C189513",
      INIT_3C => X"17951596199D22A931BB45D15FED7D0FA135CA60F78F29C45FFC9938D77819BA",
      INIT_3D => X"F249A0F953AE0A67C52586E84BAF157CE44DB82491FF6FE053C73CB22AA31E99",
      INIT_3E => X"9B1795139314971A9F26AD36C04BD865F48416A83BD065FC932CC55FFA9633D0",
      INIT_3F => X"B3085EB60E68C21E7BD93899FA5DC1268CF45CC6319E0C7BEB5CCF43B930A821",
      INIT_40 => X"229B16910E8D0C8D0F92179C23AB34BF4AD764F38313A537CB5FF48A21B951EA",
      INIT_41 => X"74C81D73CA227BD6318EEB4AAA0B6DD0359A0169D33DA91684F364D649BD33A9",
      INIT_42 => X"A92098118B07840281018205890D931AA22BB540CC59E776069627B94CDF7308",
      INIT_43 => X"3588DC3186DD358EE8439FFC5AB91A7CDE42A70D75DD47B21E8BF969DA4CBF33",
      INIT_44 => X"32A61B920A83FD78F472F070F072F478FD83099119A32DB844D05EEC7A0A992A",
      INIT_45 => X"F7499BEE4398EF469FF853AE0B69C72788EA4EB2177EE64FB82490FD6CDC4CBE",
      INIT_46 => X"BC2EA1158A0077F069E45FDC5AD858D85ADC60E469EF75FD850E9722AC38C350",
      INIT_47 => X"B9095BAD0054A9FF56AE0761BC1876D43393F557BB2085EC54BD2793FF6DDB4B",
      INIT_48 => X"47B627990B7FF469E058D14AC541BD3BB938B839BB3EC145C94FD45BE269F17A",
      INIT_49 => X"7CCB1B6BBD1064B80E64BC156EC92481DE3D9DFD5FC2268BF158C02993FF6BD8",
      INIT_4A => X"D341AF1E8EFF72E559CE44BB33AB259F1B971492108F0F90119315981B9F23A8",
      INIT_4B => X"3E8CDB2A7BCC1F72C61B71C8217AD42F8AE745A40465C72A8EF359C12992FC67",
      INIT_4C => X"61CC38A51381F162D346B92DA2188F067FF872EC68E460DD5BDA58D858D858D9",
      INIT_4D => X"014E9BEA3989DA2C7FD3277DD42B83DD3792EF4CAA096ACB2D90F459BF268EF7",
      INIT_4E => X"F059C32D980572E04FBF30A11487FB6FE55BD24AC23BB42EA9249F1B9814910F",
      INIT_4F => X"C5105CAAF84696E7388BDE3287DD348CE53E99F451AE0D6CCC2D90F357BC2288",
      INIT_50 => X"80E74EB7208AF560CD3AA81787F869DB4DC135A91E940B82F971E962DB54CE48",
      INIT_51 => X"88D31E6AB70453A2F24395E83B90E53B93EB449EF854B10E6DCC2C8DEF52B61B",
      INIT_52 => X"1276DC42A91079E24CB7238FFC6AD948B8299A0B7EF164D84CC136AC22980E85",
      INIT_53 => X"4D96E02A76C20F5DACFC4C9EF04397EC4198EF47A1FB55B10E6BCA2989EA4CAE",
      INIT_54 => X"A5076ACE3398FF66CD369F0974DF4BB825930170E050C031A21486F96BDE51C5",
      INIT_55 => X"1159A2EB3681CD1967B50554A5F7499DF1469CF24AA2FB55B00C68C62483E343",
      INIT_56 => X"3999FA5CBF2286EB50B61D85ED56BF2994FF6BD744B11F8DFB6AD949B8289809",
      INIT_57 => X"D61D64ADF6408AD6226FBD0C5BABFC4EA1F4499EF44AA2FA53AD0863C01D7BD9",
      INIT_58 => X"CE2C8BEB4CAD0F71D4389D0268CE359D056ED740AA1580EB57C32F9C0875E250",
      INIT_59 => X"9BE1276EB6FF4993DE2A76C41260B00152A4F64A9EF349A0F74FA8025DB81471",
      INIT_5A => X"65C11E7CDA3999F95ABC1E81E549AD1378DE45AC137BE44CB51E88F25BC6309A",
      INIT_5B => X"60A5EA3178BF07509AE5307CC91664B30354A5F74A9DF1469CF34AA2FB54AE09",
      INIT_5C => X"FC57B20E6AC72583E241A20263C5278AED51B51A7FE44AB0167DE34AB21980E8",
      INIT_5D => X"266AAEF3397FC70E57A0EA3580CD1967B50454A5F6489AEE4297EC439AF14AA3",
      INIT_5E => X"95EE47A1FB56B20E6BC92685E443A30465C6288AED4FB3167ADE42A60B6FD439",
      INIT_5F => X"EC2F72B6FB4086CD145CA5EE3983CF1B68B60453A3F34496E93C90E43A90E63D",
      INIT_60 => X"2F86DE358EE7419BF651AD0966C42180DE3D9DFC5DBD1E7FE041A30566C82A8C",
      INIT_61 => X"B3F5377ABD01468CD21960A9F13B85D01C68B50251A0EF4090E23487DB2F84D9",
      INIT_62 => X"CB2075CB2279D12982DB358FEA45A1FD5AB61371CF2D8BEA49A70766C52584E4",
      INIT_63 => X"7ABBFC3E80C3074B90D61C63ABF33C86D01B66B2FF4D9BEA3989DA2B7DD02376",
      INIT_64 => X"67BB0E63B70D63B91067BF1770C9237DD7318CE8439FFB57B4106DCA2784E13E",
      INIT_65 => X"4181C1024385C80B4F94D91F65ACF43C85CE1963AFFB4795E33180D02071C315",
      INIT_66 => X"0557A9FB4EA2F64A9FF54AA1F74FA6FE56AF0760BA136DC7217CD6308BE5409A",
      INIT_67 => X"094887C707488ACC0E5296DA2065ACF33A83CB155FAAF5418DDA2876C51464B4",
      INIT_68 => X"A4F44495E6388ADD3084D82C81D62B81D72E84DB328AE23991E9419AF24AA2FA",
      INIT_69 => X"D10F4D8CCB0B4C8DCE115397DB1F65AAF1387FC71059A3ED3884D01D6AB80655",
      INIT_6A => X"4492E1307FD02071C21466B90B5FB2065AAF0358AD0358AE0359AF055BB1075D",
      INIT_6B => X"9AD6145190CF0E4E8FD0115497DA1E63A8ED347AC20A529BE52F79C4105CA9F6",
      INIT_6C => X"E5327FCC1A68B70656A6F64798E93B8DDF3284D72A7DD12478CC2073C71B6FC2",
      INIT_6D => X"639EDB175593D1105090D0115395D81B5FA4E92E74BB024A92DA246DB7024D99",
      INIT_6E => X"87D21E6AB603509DEB3988D72676C51566B60758A9FA4C9DEF4192E43687D92B",
      INIT_6F => X"2C67A2DE1A5795D211508FCF105193D5185B9FE3286DB3F94087CF1760A9F33D",
      INIT_70 => X"2B74BE09539EEA3682CE1B68B60452A0EE3D8CDB2A79C91868B80757A7F64695",
      INIT_71 => X"F6306AA5E01C5995D3114F8ECE0E4E8FD1135598DC2064A9EF347BC2095199E2",
      INIT_72 => X"CF1760A9F23B85CF1A65B0FB4793DF2C78C51260ADFA4896E3317FCD1A68B503",
      INIT_73 => X"C0F9326CA7E21D5995D2104D8CCB0A4A8ACB0C4E91D3165A9EE3286DB3FA4088",
      INIT_74 => X"75BC024A91D9226AB3FD4690DA246FBA04509BE6327DC91561ADF84490DC2773",
      INIT_75 => X"8AC2FB346EA7E21D5894D10D4B88C7054584C4054688CA0C4F92D61A5FA4E92F",
      INIT_76 => X"1C61A6EC3279C0074E96DE266EB7004992DC256FB9024C96E02A74BE08529CE5",
      INIT_77 => X"558DC4FC356EA7E11C5792CE0A4784C2003E7DBDFD3D7EBF004285C80B4F93D7",
      INIT_78 => X"C3074B90D4195FA4EA3077BD044B93DA2269B1F94189D11A62AAF23A83CA125A",
      INIT_79 => X"21578EC5FD356DA6E01A548FCA06427EBBF93775B4F33272B3F33576B8FA3D80",
      INIT_7A => X"6CAFF13478BBFF4388CC11569CE1276DB3F93F85CC12599FE62C72B9FF458BD1",
      INIT_7B => X"EC22588EC5FC346CA4DD17508BC5003C78B4F12E6CAAE82766A5E52666A7E92A",
      INIT_7C => X"165799DA1C5EA1E4276AADF13478BD01458ACE13589DE1266BB0F5397EC2074B",
      INIT_7D => X"B9ED22588EC4FB3269A1DA134C85BFFA3570ACE824619EDC1A5897D6155595D6",
      INIT_7E => X"C1014181C2034485C7084A8CCF115497D91C60A3E6296CB0F33679BCFF4284C7",
      INIT_7F => X"85B9ED22578CC2F82F669DD50E467FB9F22D67A2DE195592CF0C4987C5044382",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta_array(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta_array(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \^ena_array\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ena_array(0) <= \^ena_array\(0);
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2D2E2F30313233343637383A3B3D3E4041434547484A4D4F515356585B5E6164",
      INIT_01 => X"19191A1A1B1B1C1C1C1D1D1E1F1F2020212122232324252526272829292A2B2C",
      INIT_02 => X"2D2E2F30313233343637383A3B3D3E4041434547484A4C4F515356585B5E6164",
      INIT_03 => X"19191A1A1B1B1C1C1C1D1D1E1F1F2020212122232324252526272829292A2B2C",
      INIT_04 => X"2D2E2F30313233343637383A3B3C3E4041434546484A4C4F515356585B5E6164",
      INIT_05 => X"19191A1A1B1B1C1C1C1D1D1E1F1F2020212122232324252526272829292A2B2C",
      INIT_06 => X"2D2E2F30313233343637383A3B3C3E4041434546484A4C4F515356585B5E6063",
      INIT_07 => X"19191A1A1B1B1C1C1C1D1D1E1F1F2020212122232324252526272828292A2B2C",
      INIT_08 => X"2D2E2F30313233343637383A3B3C3E3F41434546484A4C4E515355585B5D6063",
      INIT_09 => X"19191A1A1B1B1B1C1C1D1D1E1E1F2020212122232324252526272828292A2B2C",
      INIT_0A => X"2D2E2F3031323334363738393B3C3E3F41434446484A4C4E515355585A5D6063",
      INIT_0B => X"19191A1A1B1B1B1C1C1D1D1E1E1F2020212122232324252526272828292A2B2C",
      INIT_0C => X"2D2E2F3031323334353738393B3C3E3F41434446484A4C4E505355585A5D6063",
      INIT_0D => X"19191A1A1B1B1B1C1C1D1D1E1E1F2020212122232324252526272828292A2B2C",
      INIT_0E => X"2D2E2F3031323334353738393B3C3E3F41424446484A4C4E505255575A5D6063",
      INIT_0F => X"19191A1A1B1B1B1C1C1D1D1E1E1F2020212122232324252526272828292A2B2C",
      INIT_10 => X"2D2E2F3031323334353738393B3C3D3F41424446484A4C4E505255575A5C5F62",
      INIT_11 => X"19191A1A1B1B1B1C1C1D1D1E1E1F1F20212122222324252526272728292A2B2C",
      INIT_12 => X"2D2E2F3031323334353638393A3C3D3F4042444647494B4D50525457595C5F62",
      INIT_13 => X"19191A1A1A1B1B1C1C1D1D1E1E1F1F20212122222324242526272728292A2B2C",
      INIT_14 => X"2C2D2E2F30323334353638393A3C3D3F4042444547494B4D4F525456595C5E61",
      INIT_15 => X"19191A1A1A1B1B1C1C1D1D1E1E1F1F20212122222324242526272728292A2B2C",
      INIT_16 => X"2C2D2E2F30313334353637393A3B3D3E4042434547494B4D4F515456595B5E61",
      INIT_17 => X"19191A1A1A1B1B1C1C1D1D1E1E1F1F20202122222324242526262728292A2B2B",
      INIT_18 => X"2C2D2E2F30313234353637393A3B3D3E4041434547494A4D4F515356585B5D60",
      INIT_19 => X"19191A1A1A1B1B1C1C1D1D1E1E1F1F20202122222324242526262728292A2A2B",
      INIT_1A => X"2C2D2E2F30313233353637383A3B3C3E4041434546484A4C4E505355585A5D60",
      INIT_1B => X"1919191A1A1B1B1C1C1D1D1E1E1F1F2020212222232324252626272829292A2B",
      INIT_1C => X"2C2D2E2F3031323334363738393B3C3E3F41434446484A4C4E505255575A5C5F",
      INIT_1D => X"1919191A1A1B1B1C1C1D1D1E1E1F1F2020212122232324252526272829292A2B",
      INIT_1E => X"2C2D2E2F3031323334353738393B3C3D3F4142444647494B4D50525457595C5E",
      INIT_1F => X"1919191A1A1B1B1C1C1D1D1D1E1F1F2020212122232324252526272828292A2B",
      INIT_20 => X"2C2D2E2F3031323334353638393A3C3D3F4042444547494B4D4F515456595B5E",
      INIT_21 => X"1919191A1A1B1B1C1C1C1D1D1E1E1F2020212122232324252526272828292A2B",
      INIT_22 => X"2C2C2D2E2F30313334353637393A3B3D3E4042434547494B4D4F515355585A5D",
      INIT_23 => X"1819191A1A1B1B1B1C1C1D1D1E1E1F1F20212122222324242526272728292A2B",
      INIT_24 => X"2B2C2D2E2F30313234353637383A3B3D3E4041434546484A4C4E505255575A5C",
      INIT_25 => X"1819191A1A1A1B1B1C1C1D1D1E1E1F1F20212122222324242526262728292A2B",
      INIT_26 => X"2B2C2D2E2F3031323334363738393B3C3E3F41424446484A4B4E50525457595C",
      INIT_27 => X"1819191A1A1A1B1B1C1C1D1D1E1E1F1F20202122222324242526262728292A2A",
      INIT_28 => X"2B2C2D2E2F3031323334353738393A3C3D3F4042444547494B4D4F515356585B",
      INIT_29 => X"1819191A1A1A1B1B1C1C1D1D1E1E1F1F2020212222232324252526272829292A",
      INIT_2A => X"2B2C2D2E2F3031323334353638393A3C3D3E4042434547484A4C4E515355575A",
      INIT_2B => X"181919191A1A1B1B1C1C1D1D1E1E1F1F2020212122232324252526272828292A",
      INIT_2C => X"2B2C2C2D2E2F30313234353637383A3B3D3E4041434446484A4C4E5052545759",
      INIT_2D => X"181919191A1A1B1B1C1C1C1D1D1E1E1F2020212122232324252526272728292A",
      INIT_2E => X"2A2B2C2D2E2F3031323334363738393B3C3E3F4142444647494B4D4F51545658",
      INIT_2F => X"181919191A1A1B1B1B1C1C1D1D1E1E1F1F20212122222324242526262728292A",
      INIT_30 => X"2A2B2C2D2E2F3031323334353638393A3C3D3F4042434547494A4C4E51535557",
      INIT_31 => X"181819191A1A1A1B1B1C1C1D1D1E1E1F1F202021222223242425262627282929",
      INIT_32 => X"2A2B2C2D2E2F3031323334353637393A3B3D3E4041434446484A4C4E50525456",
      INIT_33 => X"181819191A1A1A1B1B1C1C1D1D1E1E1F1F202021212223232425252627282829",
      INIT_34 => X"2A2B2C2C2D2E2F30313233353637383A3B3C3E3F4142444647494B4D4F515356",
      INIT_35 => X"18181919191A1A1B1B1C1C1D1D1E1E1F1F202021212223232425252627272829",
      INIT_36 => X"2A2A2B2C2D2E2F3031323334353738393A3C3D3F4042434547484A4C4E505255",
      INIT_37 => X"18181919191A1A1B1B1C1C1C1D1D1E1E1F1F2021212222232424252626272829",
      INIT_38 => X"292A2B2C2D2E2F3031323334353637393A3B3D3E4041434446484A4B4D4F5254",
      INIT_39 => X"18181919191A1A1B1B1B1C1C1D1D1E1E1F1F2020212222232424252626272829",
      INIT_3A => X"292A2B2C2D2D2E2F3031323335363738393B3C3E3F4142444547494B4D4F5153",
      INIT_3B => X"18181819191A1A1A1B1B1C1C1D1D1E1E1F1F2020212122232324252526272828",
      INIT_3C => X"292A2A2B2C2D2E2F3031323334353738393A3C3D3E4041434546484A4C4E5052",
      INIT_3D => X"18181819191A1A1A1B1B1C1C1D1D1E1E1F1F2020212122232324242526272728",
      INIT_3E => X"29292A2B2C2D2E2F3031323334353637393A3B3C3E3F4142444647494B4D4F51",
      INIT_3F => X"1818181919191A1A1B1B1C1C1C1D1D1E1E1F1F20212122222324242526262728",
      INIT_40 => X"28292A2B2C2D2D2E2F3031323335363738393B3C3D3F4042434547484A4C4E50",
      INIT_41 => X"1718181919191A1A1B1B1B1C1C1D1D1E1E1F1F20202122222323242525262728",
      INIT_42 => X"28292A2A2B2C2D2E2F3031323334353638393A3B3D3E404143444647494B4D4F",
      INIT_43 => X"1718181819191A1A1A1B1B1C1C1D1D1E1E1F1F20202121222323242525262727",
      INIT_44 => X"2829292A2B2C2D2E2F303132333435363738393B3C3D3F4042434547484A4C4E",
      INIT_45 => X"171818181919191A1A1B1B1C1C1D1D1D1E1E1F20202121222223242425262627",
      INIT_46 => X"2828292A2B2C2C2D2E2F3031323334353738393A3B3D3E404143444647494B4D",
      INIT_47 => X"171818181919191A1A1B1B1B1C1C1D1D1E1E1F1F202021222223232425252627",
      INIT_48 => X"2728292A2A2B2C2D2E2F3031323334353637383A3B3C3E3F4042434547484A4C",
      INIT_49 => X"171718181819191A1A1A1B1B1C1C1D1D1E1E1F1F202021212223232425252627",
      INIT_4A => X"272828292A2B2C2D2D2E2F3031323334353738393A3C3D3E404143444647494B",
      INIT_4B => X"171718181819191A1A1A1B1B1C1C1D1D1D1E1E1F202021212222232424252626",
      INIT_4C => X"272728292A2B2B2C2D2E2F3031323334353637383A3B3C3D3F4042434546484A",
      INIT_4D => X"17171818181919191A1A1B1B1B1C1C1D1D1E1E1F1F2020212222232324252526",
      INIT_4E => X"26272829292A2B2C2D2E2E2F3031323334363738393A3B3D3E40414244454749",
      INIT_4F => X"17171718181919191A1A1A1B1B1C1C1D1D1E1E1F1F2020212122232324242526",
      INIT_50 => X"26272828292A2B2B2C2D2E2F3031323334353637383A3B3C3D3F404243454648",
      INIT_51 => X"17171718181819191A1A1A1B1B1C1C1D1D1D1E1E1F1F20212122222324242525",
      INIT_52 => X"2627272829292A2B2C2D2E2F2F3031323334353738393A3B3D3E3F4142444547",
      INIT_53 => X"1717171818181919191A1A1B1B1B1C1C1D1D1E1E1F1F20202121222323242525",
      INIT_54 => X"2626272828292A2B2C2C2D2E2F303132333435363738393B3C3D3E4041434446",
      INIT_55 => X"1617171718181919191A1A1A1B1B1C1C1D1D1E1E1F1F20202121222223242425",
      INIT_56 => X"2526272728292A2A2B2C2D2E2F2F3031323334353638393A3B3C3E3F40424345",
      INIT_57 => X"1617171718181819191A1A1A1B1B1C1C1C1D1D1E1E1F1F202021222223232425",
      INIT_58 => X"252626272828292A2B2C2C2D2E2F303132333435363738393A3C3D3E3F414244",
      INIT_59 => X"161717171818181919191A1A1B1B1B1C1C1D1D1E1E1F1F202021212222232424",
      INIT_5A => X"252526272728292A2A2B2C2D2E2E2F3031323334353637393A3B3C3D3F404143",
      INIT_5B => X"161617171718181919191A1A1A1B1B1C1C1D1D1E1E1E1F1F2021212222232324",
      INIT_5C => X"24252626272828292A2B2B2C2D2E2F303132333435363738393A3B3D3E3F4042",
      INIT_5D => X"16161717171818181919191A1A1B1B1C1C1C1D1D1E1E1F1F2020212122232324",
      INIT_5E => X"24252526272728292A2A2B2C2D2E2E2F303132333435363738393A3C3D3E3F41",
      INIT_5F => X"16161717171818181919191A1A1B1B1B1C1C1D1D1E1E1F1F2020212122222323",
      INIT_60 => X"2424252626272828292A2B2B2C2D2E2F303131323334353637393A3B3C3D3E40",
      INIT_61 => X"16161617171718181819191A1A1A1B1B1C1C1C1D1D1E1E1F1F20202121222323",
      INIT_62 => X"232425252627272829292A2B2C2D2D2E2F303132333435363738393A3B3C3E3F",
      INIT_63 => X"1616161717171818181919191A1A1B1B1B1C1C1D1D1E1E1F1F20202121222223",
      INIT_64 => X"232424252626272828292A2B2B2C2D2E2F2F303132333435363738393A3B3D3E",
      INIT_65 => X"1616161617171718181919191A1A1A1B1B1C1C1D1D1D1E1E1F1F202021212223",
      INIT_66 => X"23232425252627272829292A2B2C2C2D2E2F303131323334353637383A3B3C3D",
      INIT_67 => X"151616161717171818181919191A1A1B1B1B1C1C1D1D1E1E1F1F202021212222",
      INIT_68 => X"23232424252626272828292A2A2B2C2D2D2E2F303132333435363738393A3B3C",
      INIT_69 => X"151616161717171818181919191A1A1A1B1B1C1C1D1D1D1E1E1F1F2020212122",
      INIT_6A => X"2223232425252626272828292A2B2B2C2D2E2F2F303132333435363738393A3B",
      INIT_6B => X"15151616161717171818181919191A1A1B1B1B1C1C1D1D1E1E1F1F2020212122",
      INIT_6C => X"222223242425252627272829292A2B2C2C2D2E2F30313132333435363738393A",
      INIT_6D => X"15151616161717171818181919191A1A1A1B1B1C1C1D1D1D1E1E1F1F20202121",
      INIT_6E => X"222223232424252626272828292A2A2B2C2D2D2E2F3031323233343536373839",
      INIT_6F => X"15151616161617171718181819191A1A1A1B1B1B1C1C1D1D1E1E1F1F20202121",
      INIT_70 => X"21222223242425252627272829292A2B2B2C2D2E2E2F30313233343535363738",
      INIT_71 => X"1515151616161717171818181919191A1A1A1B1B1C1C1D1D1D1E1E1F1F202021",
      INIT_72 => X"2122222323242425262627272829292A2B2C2C2D2E2F2F303132333435363738",
      INIT_73 => X"1515151616161617171718181819191A1A1A1B1B1B1C1C1D1D1E1E1F1F1F2020",
      INIT_74 => X"2121222223232425252626272828292A2A2B2C2C2D2E2F303031323334353637",
      INIT_75 => X"151515151616161717171818181919191A1A1A1B1B1C1C1C1D1D1E1E1F1F2020",
      INIT_76 => X"202121222223242425252627272828292A2A2B2C2D2D2E2F3031313233343536",
      INIT_77 => X"141515151616161617171718181819191A1A1A1B1B1B1C1C1D1D1E1E1E1F1F20",
      INIT_78 => X"20212122222323242425252627272829292A2B2B2C2D2E2E2F30313232333435",
      INIT_79 => X"14151515151616161717171818181919191A1A1A1B1B1C1C1C1D1D1E1E1F1F20",
      INIT_7A => X"2020212122222323242425262627272829292A2B2C2C2D2E2E2F303132323334",
      INIT_7B => X"1414151515161616161717171818181919191A1A1B1B1B1C1C1D1D1D1E1E1F1F",
      INIT_7C => X"1F20202121222223242425252626272828292A2A2B2C2C2D2E2F2F3031323333",
      INIT_7D => X"1414151515151616161717171818181919191A1A1A1B1B1C1C1C1D1D1E1E1F1F",
      INIT_7E => X"1F2020212122222323242425252627272828292A2A2B2C2C2D2E2F2F30313233",
      INIT_7F => X"141414151515161616161717171818181919191A1A1B1B1B1C1C1D1D1D1E1E1F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta_array(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena_array\(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^ena_array\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1F1F2020212122222323242425262627272829292A2A2B2C2D2D2E2F2F303132",
      INIT_01 => X"141414151515151616161717171818181919191A1A1A1B1B1B1C1C1D1D1E1E1E",
      INIT_02 => X"1F1F1F2020212122222323242525262627272829292A2B2B2C2D2D2E2F2F3031",
      INIT_03 => X"14141414151515161616161717171818181919191A1A1A1B1B1C1C1C1D1D1E1E",
      INIT_04 => X"1E1F1F202021212122222324242525262627282829292A2B2B2C2D2D2E2F2F30",
      INIT_05 => X"14141414151515151616161717171818181819191A1A1A1B1B1B1C1C1D1D1D1E",
      INIT_06 => X"1E1E1F1F202021212222232324242525262627282829292A2B2B2C2D2D2E2F2F",
      INIT_07 => X"1314141414151515161616161717171818181919191A1A1A1B1B1B1C1C1D1D1E",
      INIT_08 => X"1E1E1E1F1F202021212222232324242525262627282829292A2B2B2C2D2D2E2F",
      INIT_09 => X"131414141415151515161616171717171818181919191A1A1A1B1B1C1C1C1D1D",
      INIT_0A => X"1D1E1E1F1F1F202021212222232324242525262727282829292A2B2B2C2D2D2E",
      INIT_0B => X"131314141414151515151616161717171818181919191A1A1A1B1B1B1C1C1D1D",
      INIT_0C => X"1D1D1E1E1F1F202020212122222323242425252627272828292A2A2B2B2C2D2D",
      INIT_0D => X"13131414141415151515161616161717171818181919191A1A1A1B1B1B1C1C1D",
      INIT_0E => X"1D1D1E1E1E1F1F20202121222222232324242526262727282829292A2B2B2C2D",
      INIT_0F => X"1313131414141415151515161616171717171818181919191A1A1A1B1B1C1C1C",
      INIT_10 => X"1C1D1D1E1E1E1F1F20202121222223232424252526262727282829292A2B2B2C",
      INIT_11 => X"1313131314141414151515161616161717171818181919191A1A1A1B1B1B1C1C",
      INIT_12 => X"1C1D1D1D1E1E1F1F1F20202121222223232424252526262727282829292A2B2B",
      INIT_13 => X"131313131414141415151515161616171717171818181919191A1A1A1B1B1B1C",
      INIT_14 => X"1C1C1D1D1D1E1E1F1F1F20202121222223232424252526262727282829292A2B",
      INIT_15 => X"13131313131414141415151515161616171717171818181919191A1A1A1B1B1B",
      INIT_16 => X"1C1C1C1D1D1D1E1E1F1F2020202121222223232424252526262727282829292A",
      INIT_17 => X"1213131313141414141515151516161616171717181818191919191A1A1B1B1B",
      INIT_18 => X"1B1C1C1C1D1D1E1E1E1F1F202020212122222323242425252626272728282929",
      INIT_19 => X"1212131313131414141415151515161616171717171818181919191A1A1A1B1B",
      INIT_1A => X"1B1B1C1C1C1D1D1E1E1E1F1F2020202121222223232424252526262727282829",
      INIT_1B => X"121213131313131414141415151515161616171717171818181919191A1A1A1B",
      INIT_1C => X"1B1B1B1C1C1D1D1D1E1E1E1F1F20202021212222232324242525252626272728",
      INIT_1D => X"12121213131313141414141515151516161616171717181818181919191A1A1A",
      INIT_1E => X"1A1B1B1B1C1C1D1D1D1E1E1E1F1F202020212122222323242424252526262727",
      INIT_1F => X"1212121313131313141414141515151516161616171717181818191919191A1A",
      INIT_20 => X"1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F2020202121222223232324242525262627",
      INIT_21 => X"1212121213131313131414141415151515161616171717171818181919191A1A",
      INIT_22 => X"1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F20202021212222232323242425252626",
      INIT_23 => X"121212121213131313141414141515151516161616171717171818181919191A",
      INIT_24 => X"1A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F202020212122222323232424252526",
      INIT_25 => X"1112121212131313131314141414151515151616161617171718181818191919",
      INIT_26 => X"191A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F2020202121222222232324242525",
      INIT_27 => X"1112121212121313131313141414141515151516161616171717181818181919",
      INIT_28 => X"19191A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F20202021212222222323242424",
      INIT_29 => X"1111121212121213131313141414141415151515161616171717171818181819",
      INIT_2A => X"1919191A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F202020212121222223232324",
      INIT_2B => X"1111111212121213131313131414141415151515161616161717171718181819",
      INIT_2C => X"191919191A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F1F20202121212222232323",
      INIT_2D => X"1111111212121212131313131314141414151515151616161617171717181818",
      INIT_2E => X"18191919191A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F1F202021212122222223",
      INIT_2F => X"1111111112121212121313131313141414141515151516161616171717171818",
      INIT_30 => X"1818191919191A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F1F2020202121222222",
      INIT_31 => X"1111111111121212121213131313141414141415151515161616161717171718",
      INIT_32 => X"181818191919191A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F1F20202021212122",
      INIT_33 => X"1111111111121212121213131313131414141415151515151616161617171718",
      INIT_34 => X"18181818191919191A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F1F202020212121",
      INIT_35 => X"1011111111111212121212131313131314141414151515151516161616171717",
      INIT_36 => X"1718181818191919191A1A1A1B1B1B1C1C1C1C1D1D1D1E1E1E1F1F1F20202021",
      INIT_37 => X"1011111111111112121212121313131313141414141515151516161616171717",
      INIT_38 => X"171718181818191919191A1A1A1B1B1B1C1C1C1C1D1D1D1E1E1E1F1F1F202020",
      INIT_39 => X"1010111111111111121212121213131313141414141415151515161616161717",
      INIT_3A => X"17171718181818191919191A1A1A1B1B1B1B1C1C1C1D1D1D1E1E1E1F1F1F2020",
      INIT_3B => X"1010101111111111121212121213131313131414141414151515151616161617",
      INIT_3C => X"1717171718181818191919191A1A1A1B1B1B1B1C1C1C1D1D1D1D1E1E1E1F1F1F",
      INIT_3D => X"1010101011111111111212121212131313131314141414141515151516161616",
      INIT_3E => X"161717171718181818191919191A1A1A1A1B1B1B1C1C1C1C1D1D1D1E1E1E1F1F",
      INIT_3F => X"1010101011111111111112121212121313131313141414141415151515161616",
      INIT_40 => X"16161717171718181818191919191A1A1A1A1B1B1B1C1C1C1C1D1D1D1E1E1E1E",
      INIT_41 => X"1010101010111111111111121212121213131313131414141414151515151616",
      INIT_42 => X"1616161717171718181818191919191A1A1A1A1B1B1B1B1C1C1C1D1D1D1D1E1E",
      INIT_43 => X"1010101010101111111111111212121212131313131314141414141515151516",
      INIT_44 => X"16161616171717171718181818191919191A1A1A1B1B1B1B1C1C1C1C1D1D1D1E",
      INIT_45 => X"0F10101010101011111111111212121212121313131313141414141415151515",
      INIT_46 => X"1516161616171717171718181818191919191A1A1A1A1B1B1B1C1C1C1C1D1D1D",
      INIT_47 => X"0F10101010101010111111111112121212121213131313131414141414151515",
      INIT_48 => X"151516161616161717171718181818191919191A1A1A1A1B1B1B1B1C1C1C1C1D",
      INIT_49 => X"0F0F101010101010111111111111121212121212131313131314141414141515",
      INIT_4A => X"15151516161616161717171718181818191919191A1A1A1A1B1B1B1B1C1C1C1C",
      INIT_4B => X"0F0F0F1010101010101111111111111212121212131313131313141414141415",
      INIT_4C => X"151515151616161616171717171818181818191919191A1A1A1A1B1B1B1B1C1C",
      INIT_4D => X"0F0F0F0F10101010101011111111111112121212121313131313131414141414",
      INIT_4E => X"14151515151616161616171717171718181818191919191A1A1A1A1B1B1B1B1C",
      INIT_4F => X"0F0F0F0F0F101010101010111111111111121212121213131313131314141414",
      INIT_50 => X"141415151515151616161617171717171818181819191919191A1A1A1A1B1B1B",
      INIT_51 => X"0F0F0F0F0F101010101010101111111111111212121212131313131313141414",
      INIT_52 => X"14141415151515151616161616171717171818181818191919191A1A1A1A1B1B",
      INIT_53 => X"0F0F0F0F0F0F1010101010101011111111111112121212121313131313131414",
      INIT_54 => X"141414141515151515161616161617171717181818181819191919191A1A1A1A",
      INIT_55 => X"0F0F0F0F0F0F0F10101010101010111111111111121212121213131313131314",
      INIT_56 => X"14141414141515151515161616161617171717171818181818191919191A1A1A",
      INIT_57 => X"0E0F0F0F0F0F0F0F101010101010101111111111111212121212131313131313",
      INIT_58 => X"131414141414151515151516161616161717171717181818181819191919191A",
      INIT_59 => X"0E0E0F0F0F0F0F0F0F1010101010101111111111111112121212121313131313",
      INIT_5A => X"1313141414141414151515151516161616161717171717181818181819191919",
      INIT_5B => X"0E0E0E0F0F0F0F0F0F0F10101010101011111111111111121212121212131313",
      INIT_5C => X"1313131414141414141515151515161616161617171717171818181818191919",
      INIT_5D => X"0E0E0E0E0F0F0F0F0F0F0F101010101010111111111111111212121212121313",
      INIT_5E => X"1313131313141414141415151515151616161616161717171717181818181819",
      INIT_5F => X"0E0E0E0E0E0F0F0F0F0F0F0F1010101010101111111111111112121212121213",
      INIT_60 => X"1313131313131414141414151515151515161616161617171717171818181818",
      INIT_61 => X"0E0E0E0E0E0F0F0F0F0F0F0F0F10101010101011111111111111121212121212",
      INIT_62 => X"1213131313131314141414141415151515151616161616161717171717181818",
      INIT_63 => X"0E0E0E0E0E0E0F0F0F0F0F0F0F0F101010101010101111111111111212121212",
      INIT_64 => X"1212131313131313141414141414151515151515161616161617171717171718",
      INIT_65 => X"0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F1010101010101011111111111112121212",
      INIT_66 => X"1212121213131313131314141414141415151515151616161616161717171717",
      INIT_67 => X"0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F10101010101010111111111111121212",
      INIT_68 => X"1212121212131313131313141414141414151515151515161616161616171717",
      INIT_69 => X"0D0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F101010101010101111111111111212",
      INIT_6A => X"1212121212121313131313131414141414141515151515151616161616161717",
      INIT_6B => X"0D0D0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F1010101010101011111111111111",
      INIT_6C => X"1112121212121213131313131313141414141414151515151515161616161616",
      INIT_6D => X"0D0D0D0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F10101010101010111111111111",
      INIT_6E => X"1111121212121212121313131313131414141414141415151515151516161616",
      INIT_6F => X"0D0D0D0D0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F101010101010101111111111",
      INIT_70 => X"1111111212121212121213131313131313141414141414151515151515151616",
      INIT_71 => X"0D0D0D0D0D0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F1010101010101011111111",
      INIT_72 => X"1111111111121212121212121313131313131414141414141415151515151516",
      INIT_73 => X"0D0D0D0D0D0D0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F10101010101010101111",
      INIT_74 => X"1111111111111212121212121213131313131313141414141414141515151515",
      INIT_75 => X"0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F101010101010101011",
      INIT_76 => X"1111111111111112121212121212131313131313131414141414141415151515",
      INIT_77 => X"0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F1010101010101010",
      INIT_78 => X"1011111111111111111212121212121213131313131313141414141414141515",
      INIT_79 => X"0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F101010101010",
      INIT_7A => X"1010101111111111111112121212121212121313131313131314141414141414",
      INIT_7B => X"0C0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F1010101010",
      INIT_7C => X"1010101011111111111111111212121212121213131313131313131414141414",
      INIT_7D => X"0C0C0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F10101010",
      INIT_7E => X"1010101010111111111111111112121212121212121313131313131313141414",
      INIT_7F => X"0C0C0C0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F101010",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => douta_array(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(6 downto 0) => douta_array(6 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta_array : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(6 downto 0) => douta_array(6 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end rom_lut_muon_inv_dr_sq_3_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_generic_cstr is
  signal douta_array : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\has_mux_a.A\: entity work.rom_lut_muon_inv_dr_sq_3_blk_mem_gen_mux
     port map (
      addra(0) => addra(12),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      douta_array(31 downto 0) => douta_array(31 downto 0)
    );
\ramloop[0].ram.r\: entity work.rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(8 downto 0),
      ena_array(0) => ena_array(0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(8 downto 0) => douta_array(24 downto 16)
    );
\ramloop[2].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(6 downto 0) => douta_array(15 downto 9),
      ena_array(0) => ena_array(0)
    );
\ramloop[3].ram.r\: entity work.\rom_lut_muon_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta_array(6 downto 0) => douta_array(31 downto 25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_top : entity is "blk_mem_gen_top";
end rom_lut_muon_inv_dr_sq_3_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_muon_inv_dr_sq_3_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_muon_inv_dr_sq_3_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     4.652799 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_muon_inv_dr_sq_3 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_muon_inv_dr_sq_3 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_muon_inv_dr_sq_3 : entity is "rom_lut_muon_inv_dr_sq_3,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_muon_inv_dr_sq_3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_muon_inv_dr_sq_3 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_muon_inv_dr_sq_3;

architecture STRUCTURE of rom_lut_muon_inv_dr_sq_3 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.652799 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_muon_inv_dr_sq_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_muon_inv_dr_sq_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_muon_inv_dr_sq_3_blk_mem_gen_v8_4_4
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
