Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Mar 26 16:00:59 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blockdesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         88          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           64          
LUTAR-1    Warning           LUT drives async reset alert                        35          
TIMING-20  Warning           Non-clocked latch                                   55          
XDCB-5     Warning           Runtime inefficient way to find pin objects         1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (177)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (277)
5. checking no_input_delay (9)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: blockdesign_i/clk_divider_0/U0/clk_o_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/clk_divider_1/U0/clk_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__1/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__1/O[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/CO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/O[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: blockdesign_i/score_counter_0/U0/game_reset_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (277)
--------------------------------------------------
 There are 277 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.037        0.000                      0                 1012        0.052        0.000                      0                 1012       -0.808       -3.370                       9                   676  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
blockdesign_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_hdmi_blockdesign_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         
    CLKFBIN_1                         {0.000 3.367}        6.734           148.500         
    PixelClkIO_1                      {0.000 3.367}        6.734           148.500         
    SerialClkIO_1                     {0.000 0.673}        1.347           742.500         
  clkfbout_blockdesign_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
ext_clk                               {0.000 40.000}       80.000          12.500          
  clk_out1_blockdesign_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  clkfbout_blockdesign_clk_wiz_0      {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
blockdesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_hdmi_blockdesign_clk_wiz_0_0_1        0.037        0.000                      0                  576        0.122        0.000                      0                  576        1.367        0.000                       0                   418  
    CLKFBIN_1                                                                                                                                                                           5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                                        4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                                      -0.808       -3.370                       9                    10  
  clkfbout_blockdesign_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  
ext_clk                                                                                                                                                                                20.000        0.000                       0                     1  
  clk_out1_blockdesign_clk_wiz_0            4.670        0.000                      0                  394        0.052        0.000                      0                  394        4.500        0.000                       0                   228  
  clkfbout_blockdesign_clk_wiz_0                                                                                                                                                       20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_hdmi_blockdesign_clk_wiz_0_0_1  PixelClkIO_1                              0.908        0.000                      0                   38        0.061        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_hdmi_blockdesign_clk_wiz_0_0_1  clk_hdmi_blockdesign_clk_wiz_0_0_1        5.094        0.000                      0                    4        0.430        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                                                      
(none)                              CLKFBIN_1                                                               
(none)                              SerialClkIO_1                                                           
(none)                              clk_out1_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0_0_1                                      
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  
(none)                                                                  clk_out1_blockdesign_clk_wiz_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         blockdesign_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.545ns  (logic 3.777ns (57.704%)  route 2.768ns (42.296%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 8.519 - 6.734 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.979     1.979    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X95Y105        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y105        FDRE (Prop_fdre_C_Q)         0.456     2.435 f  blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[4]/Q
                         net (fo=14, routed)          0.672     3.107    blockdesign_i/paint_centerline_0/U0/pxl_y_i[4]
    SLICE_X97Y106        LUT2 (Prop_lut2_I0_O)        0.150     3.257 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.469     3.725    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__0_i_3_n_0
    SLICE_X97Y106        LUT4 (Prop_lut4_I0_O)        0.326     4.051 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.051    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__0_i_6_n_0
    SLICE_X97Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.601 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.601    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__0_n_0
    SLICE_X97Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.914 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1/O[3]
                         net (fo=2, routed)           0.610     5.525    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_n_4
    SLICE_X98Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     6.083 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__29_carry/O[0]
                         net (fo=1, routed)           0.580     6.663    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__29_carry_n_7
    SLICE_X98Y103        LUT2 (Prop_lut2_I1_O)        0.295     6.958 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry_i_1/O
                         net (fo=1, routed)           0.000     6.958    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry_i_1_n_0
    SLICE_X98Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.334 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry/CO[3]
                         net (fo=1, routed)           0.000     7.334    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry_n_0
    SLICE_X98Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.657 f  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0/O[1]
                         net (fo=1, routed)           0.288     7.946    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0_n_6
    SLICE_X101Y104       LUT6 (Prop_lut6_I4_O)        0.306     8.252 f  blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_2/O
                         net (fo=1, routed)           0.149     8.400    blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_2_n_0
    SLICE_X101Y104       LUT4 (Prop_lut4_I3_O)        0.124     8.524 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     8.524    blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_1_n_0
    SLICE_X101Y104       FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.785     8.519    blockdesign_i/paint_centerline_0/U0/clk
    SLICE_X101Y104       FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.651    
                         clock uncertainty           -0.121     8.530    
    SLICE_X101Y104       FDRE (Setup_fdre_C_D)        0.031     8.561    blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.198ns (29.308%)  route 2.890ns (70.692%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 8.583 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.046    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDRE (Prop_fdre_C_Q)         0.419     2.465 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.911     3.376    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X111Y132       LUT5 (Prop_lut5_I3_O)        0.328     3.704 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.661     4.365    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X111Y131       LUT3 (Prop_lut3_I0_O)        0.327     4.692 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1/O
                         net (fo=7, routed)           0.673     5.364    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1_n_0
    SLICE_X110Y131       LUT4 (Prop_lut4_I3_O)        0.124     5.488 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.645     6.134    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X108Y129       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.849     8.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y129       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.173     8.756    
                         clock uncertainty           -0.121     8.635    
    SLICE_X108Y129       FDRE (Setup_fdre_C_D)       -0.031     8.604    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.225ns (32.261%)  route 2.572ns (67.739%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 8.577 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.043     2.043    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y127       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.754     3.216    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X110Y126       LUT5 (Prop_lut5_I2_O)        0.324     3.540 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.690     4.230    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.332     4.562 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.604     5.166    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X109Y126       LUT4 (Prop_lut4_I3_O)        0.150     5.316 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.524     5.840    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X109Y125       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.843     8.577    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X109Y125       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.132     8.709    
                         clock uncertainty           -0.121     8.588    
    SLICE_X109Y125       FDRE (Setup_fdre_C_D)       -0.249     8.339    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.120ns (27.569%)  route 2.943ns (72.431%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 8.577 - 6.734 ) 
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.040     2.040    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y126       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y126       FDRE (Prop_fdre_C_Q)         0.518     2.558 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/Q
                         net (fo=5, routed)           0.840     3.398    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n0q_m_2[2]
    SLICE_X108Y125       LUT6 (Prop_lut6_I0_O)        0.124     3.522 f  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_12/O
                         net (fo=4, routed)           1.105     4.627    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_12_n_0
    SLICE_X106Y124       LUT5 (Prop_lut5_I3_O)        0.152     4.779 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_4/O
                         net (fo=1, routed)           0.997     5.777    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_4_n_0
    SLICE_X108Y124       LUT6 (Prop_lut6_I1_O)        0.326     6.103 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     6.103    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X108Y124       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.843     8.577    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y124       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.132     8.709    
                         clock uncertainty           -0.121     8.588    
    SLICE_X108Y124       FDRE (Setup_fdre_C_D)        0.079     8.667    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.199ns (30.715%)  route 2.705ns (69.285%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 8.585 - 6.734 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.041     2.041    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y122       FDRE (Prop_fdre_C_Q)         0.419     2.460 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=2, routed)           0.976     3.436    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_3_in
    SLICE_X110Y122       LUT5 (Prop_lut5_I0_O)        0.324     3.760 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_2/O
                         net (fo=5, routed)           0.519     4.279    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_2_n_0
    SLICE_X111Y122       LUT5 (Prop_lut5_I2_O)        0.332     4.611 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=8, routed)           0.825     5.436    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1_n_0
    SLICE_X110Y121       LUT4 (Prop_lut4_I0_O)        0.124     5.560 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.385     5.945    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1_n_0
    SLICE_X110Y121       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.851     8.585    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y121       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.132     8.717    
                         clock uncertainty           -0.121     8.596    
    SLICE_X110Y121       FDRE (Setup_fdre_C_D)       -0.047     8.549    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 blockdesign_i/pixel_counter_0/U0/vpx_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 1.698ns (43.060%)  route 2.245ns (56.940%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 8.518 - 6.734 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.979     1.979    blockdesign_i/pixel_counter_0/U0/pxCLK_i
    SLICE_X96Y103        FDRE                                         r  blockdesign_i/pixel_counter_0/U0/vpx_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y103        FDRE (Prop_fdre_C_Q)         0.518     2.497 r  blockdesign_i/pixel_counter_0/U0/vpx_o_reg[3]/Q
                         net (fo=5, routed)           1.572     4.069    blockdesign_i/paint_ball/U0/pxl_y_i[3]
    SLICE_X95Y106        LUT2 (Prop_lut2_I0_O)        0.124     4.193 r  blockdesign_i/paint_ball/U0/__21_carry_i_1/O
                         net (fo=1, routed)           0.000     4.193    blockdesign_i/paint_ball/U0/__21_carry_i_1_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.594 r  blockdesign_i/paint_ball/U0/__21_carry/CO[3]
                         net (fo=1, routed)           0.000     4.594    blockdesign_i/paint_ball/U0/__21_carry_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.708 r  blockdesign_i/paint_ball/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.708    blockdesign_i/paint_ball/U0/__21_carry__0_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.936 f  blockdesign_i/paint_ball/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.674     5.609    blockdesign_i/paint_ball/U0/__21_carry__1_n_1
    SLICE_X98Y108        LUT4 (Prop_lut4_I2_O)        0.313     5.922 r  blockdesign_i/paint_ball/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     5.922    blockdesign_i/paint_ball/U0/pxl_value_o_i_1_n_0
    SLICE_X98Y108        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.784     8.518    blockdesign_i/paint_ball/U0/clk
    SLICE_X98Y108        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.650    
                         clock uncertainty           -0.121     8.529    
    SLICE_X98Y108        FDRE (Setup_fdre_C_D)        0.077     8.606    blockdesign_i/paint_ball/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.606    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.167ns (29.581%)  route 2.778ns (70.419%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 8.590 - 6.734 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.049     2.049    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y117       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y117       FDRE (Prop_fdre_C_Q)         0.518     2.567 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/Q
                         net (fo=10, routed)          1.589     4.156    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]
    SLICE_X106Y115       LUT6 (Prop_lut6_I5_O)        0.124     4.280 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_1/O
                         net (fo=1, routed)           0.000     4.280    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_1_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.681 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.189     5.870    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp14_out
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     5.994 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_i_1/O
                         net (fo=1, routed)           0.000     5.994    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_i_1_n_0
    SLICE_X108Y112       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.856     8.590    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y112       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/C
                         clock pessimism              0.173     8.763    
                         clock uncertainty           -0.121     8.642    
    SLICE_X108Y112       FDRE (Setup_fdre_C_D)        0.081     8.723    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 1.316ns (33.540%)  route 2.608ns (66.460%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 8.591 - 6.734 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.050     2.050    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y116       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y116       FDRE (Prop_fdre_C_Q)         0.518     2.568 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/Q
                         net (fo=10, routed)          1.482     4.050    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]
    SLICE_X109Y114       LUT3 (Prop_lut3_I1_O)        0.124     4.174 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_3__13/O
                         net (fo=1, routed)           0.000     4.174    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/i__carry_i_3__13_n_0
    SLICE_X109Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.724 f  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp_inferred__19/i__carry/CO[3]
                         net (fo=2, routed)           1.126     5.850    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp10_out
    SLICE_X108Y111       LUT3 (Prop_lut3_I0_O)        0.124     5.974 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int_i_1/O
                         net (fo=1, routed)           0.000     5.974    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int_i_1_n_0
    SLICE_X108Y111       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.857     8.591    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y111       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int_reg/C
                         clock pessimism              0.173     8.764    
                         clock uncertainty           -0.121     8.643    
    SLICE_X108Y111       FDRE (Setup_fdre_C_D)        0.079     8.722    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int_reg
  -------------------------------------------------------------------
                         required time                          8.722    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.890ns (23.218%)  route 2.943ns (76.782%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 8.577 - 6.734 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.038     2.038    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y124       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y124       FDRE (Prop_fdre_C_Q)         0.518     2.556 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/Q
                         net (fo=9, routed)           1.000     3.556    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[2]
    SLICE_X106Y124       LUT3 (Prop_lut3_I2_O)        0.124     3.680 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_13/O
                         net (fo=3, routed)           0.965     4.645    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_13_n_0
    SLICE_X109Y124       LUT6 (Prop_lut6_I0_O)        0.124     4.769 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5/O
                         net (fo=4, routed)           0.978     5.747    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5_n_0
    SLICE_X107Y124       LUT6 (Prop_lut6_I2_O)        0.124     5.871 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     5.871    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X107Y124       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.843     8.577    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X107Y124       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.173     8.750    
                         clock uncertainty           -0.121     8.629    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)        0.029     8.658    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.432ns (37.777%)  route 2.359ns (62.223%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 8.585 - 6.734 ) 
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.041     2.041    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y122       FDRE (Prop_fdre_C_Q)         0.419     2.460 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=2, routed)           0.976     3.436    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_3_in
    SLICE_X110Y122       LUT5 (Prop_lut5_I0_O)        0.324     3.760 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_2/O
                         net (fo=5, routed)           0.519     4.279    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_2_n_0
    SLICE_X111Y122       LUT4 (Prop_lut4_I0_O)        0.357     4.636 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1/O
                         net (fo=6, routed)           0.864     5.500    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1_n_0
    SLICE_X111Y121       LUT6 (Prop_lut6_I1_O)        0.332     5.832 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     5.832    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__1_n_0
    SLICE_X111Y121       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.851     8.585    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y121       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                         clock pessimism              0.132     8.717    
                         clock uncertainty           -0.121     8.596    
    SLICE_X111Y121       FDRE (Setup_fdre_C_D)        0.029     8.625    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  2.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.837    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.075     0.716    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.710     0.710    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.141     0.851 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.907    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.984     0.984    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.274     0.710    
    SLICE_X113Y121       FDPE (Hold_fdpe_C_D)         0.075     0.785    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.710     0.710    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     0.851 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.087     0.938    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X112Y122       LUT2 (Prop_lut2_I1_O)        0.048     0.986 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.986    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__0_n_0
    SLICE_X112Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.983     0.983    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism             -0.260     0.723    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.131     0.854    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.713     0.713    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y131       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y131       FDRE (Prop_fdre_C_Q)         0.141     0.854 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.062     0.916    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X111Y131       LUT6 (Prop_lut6_I1_O)        0.045     0.961 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.961    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X111Y131       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.987     0.987    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y131       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.261     0.726    
    SLICE_X111Y131       FDRE (Hold_fdre_C_D)         0.092     0.818    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.164     0.805 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.860    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X112Y48        FDPE (Hold_fdpe_C_D)         0.060     0.701    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/pixel_counter_0/U0/hsync_m_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.400%)  route 0.133ns (48.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.716     0.716    blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y113       FDRE                                         r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y113       FDRE (Prop_fdre_C_Q)         0.141     0.857 r  blockdesign_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_reg/Q
                         net (fo=2, routed)           0.133     0.990    blockdesign_i/pixel_counter_0/U0/hsync_i
    SLICE_X106Y113       FDRE                                         r  blockdesign_i/pixel_counter_0/U0/hsync_m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.988     0.988    blockdesign_i/pixel_counter_0/U0/pxCLK_i
    SLICE_X106Y113       FDRE                                         r  blockdesign_i/pixel_counter_0/U0/hsync_m_reg/C
                         clock pessimism             -0.238     0.750    
    SLICE_X106Y113       FDRE (Hold_fdre_C_D)         0.075     0.825    blockdesign_i/pixel_counter_0/U0/hsync_m_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 blockdesign_i/video_buffer_0/U0/Vdata_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.710     0.710    blockdesign_i/video_buffer_0/U0/pixel_clk
    SLICE_X113Y127       FDRE                                         r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     0.851 r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[11]/Q
                         net (fo=6, routed)           0.109     0.960    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X110Y126       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.981     0.981    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y126       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism             -0.260     0.721    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.066     0.787    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 blockdesign_i/pixel_counter_0/U0/vpx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/pixel_counter_0/U0/vpx_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.445%)  route 0.139ns (49.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.692     0.692    blockdesign_i/pixel_counter_0/U0/pxCLK_i
    SLICE_X99Y104        FDRE                                         r  blockdesign_i/pixel_counter_0/U0/vpx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y104        FDRE (Prop_fdre_C_Q)         0.141     0.833 r  blockdesign_i/pixel_counter_0/U0/vpx_reg[8]/Q
                         net (fo=4, routed)           0.139     0.972    blockdesign_i/pixel_counter_0/U0/vpx_reg[8]
    SLICE_X97Y104        FDRE                                         r  blockdesign_i/pixel_counter_0/U0/vpx_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.965     0.965    blockdesign_i/pixel_counter_0/U0/pxCLK_i
    SLICE_X97Y104        FDRE                                         r  blockdesign_i/pixel_counter_0/U0/vpx_o_reg[8]/C
                         clock pessimism             -0.238     0.727    
    SLICE_X97Y104        FDRE (Hold_fdre_C_D)         0.066     0.793    blockdesign_i/pixel_counter_0/U0/vpx_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 blockdesign_i/video_buffer_0/U0/Vdata_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.075%)  route 0.120ns (45.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.710     0.710    blockdesign_i/video_buffer_0/U0/pixel_clk
    SLICE_X113Y127       FDRE                                         r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141     0.851 r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[10]/Q
                         net (fo=6, routed)           0.120     0.971    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X110Y127       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.983     0.983    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y127       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism             -0.260     0.723    
    SLICE_X110Y127       FDRE (Hold_fdre_C_D)         0.066     0.789    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.710     0.710    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     0.851 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.139     0.990    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X112Y122       LUT2 (Prop_lut2_I0_O)        0.047     1.037 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.037    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[4]_i_1__1_n_0
    SLICE_X112Y122       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.983     0.983    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism             -0.260     0.723    
    SLICE_X112Y122       FDSE (Hold_fdse_C_D)         0.131     0.854    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2    blockdesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X106Y113   blockdesign_i/paint_ball/U0/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X98Y108    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X106Y104   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X106Y107   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X106Y105   blockdesign_i/paint_ball/U0/pxl_x_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X106Y104   blockdesign_i/paint_ball/U0/pxl_x_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X104Y104   blockdesign_i/paint_ball/U0/pxl_x_o_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y113   blockdesign_i/paint_ball/U0/hsync_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y113   blockdesign_i/paint_ball/U0/hsync_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X98Y108    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X98Y108    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y104   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y104   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y107   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y107   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y113   blockdesign_i/paint_ball/U0/hsync_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y113   blockdesign_i/paint_ball/U0/hsync_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X98Y108    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X98Y108    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y104   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y104   blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y107   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y107   blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y128   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y127   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y126   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y125   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y130   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y129   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y122   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y121   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y128   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y127   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y126   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y125   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y130   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y129   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y122   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y121   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  clkfbout_blockdesign_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y6    blockdesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ext_clk
  To Clock:  ext_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_clk
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { ext_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        40.000      30.000     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        40.000      30.000     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        40.000      30.000     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        40.000      30.000     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.088ns (22.203%)  route 3.812ns (77.797%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.861    -0.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.419    -0.277 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.826     0.550    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X106Y86        LUT4 (Prop_lut4_I1_O)        0.297     0.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.636     1.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     1.607 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.786     2.393    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X106Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.517 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.915     3.432    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value3
    SLICE_X108Y87        LUT3 (Prop_lut3_I0_O)        0.124     3.556 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.649     4.205    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681     8.661    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[0]/C
                         clock pessimism              0.643     9.304    
                         clock uncertainty           -0.225     9.079    
    SLICE_X106Y85        FDCE (Setup_fdce_C_CE)      -0.205     8.874    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[0]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.088ns (22.203%)  route 3.812ns (77.797%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.861    -0.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.419    -0.277 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.826     0.550    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X106Y86        LUT4 (Prop_lut4_I1_O)        0.297     0.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.636     1.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     1.607 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.786     2.393    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X106Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.517 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.915     3.432    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value3
    SLICE_X108Y87        LUT3 (Prop_lut3_I0_O)        0.124     3.556 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.649     4.205    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681     8.661    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[1]/C
                         clock pessimism              0.643     9.304    
                         clock uncertainty           -0.225     9.079    
    SLICE_X106Y85        FDCE (Setup_fdce_C_CE)      -0.205     8.874    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[1]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.088ns (22.203%)  route 3.812ns (77.797%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.861    -0.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.419    -0.277 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.826     0.550    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X106Y86        LUT4 (Prop_lut4_I1_O)        0.297     0.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.636     1.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     1.607 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.786     2.393    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X106Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.517 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.915     3.432    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value3
    SLICE_X108Y87        LUT3 (Prop_lut3_I0_O)        0.124     3.556 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.649     4.205    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681     8.661    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[2]/C
                         clock pessimism              0.643     9.304    
                         clock uncertainty           -0.225     9.079    
    SLICE_X106Y85        FDCE (Setup_fdce_C_CE)      -0.205     8.874    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[2]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.088ns (22.203%)  route 3.812ns (77.797%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.861    -0.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.419    -0.277 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.826     0.550    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X106Y86        LUT4 (Prop_lut4_I1_O)        0.297     0.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.636     1.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     1.607 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.786     2.393    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X106Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.517 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.915     3.432    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value3
    SLICE_X108Y87        LUT3 (Prop_lut3_I0_O)        0.124     3.556 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.649     4.205    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681     8.661    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[3]/C
                         clock pessimism              0.643     9.304    
                         clock uncertainty           -0.225     9.079    
    SLICE_X106Y85        FDCE (Setup_fdce_C_CE)      -0.205     8.874    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[3]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.088ns (22.203%)  route 3.812ns (77.797%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.861    -0.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.419    -0.277 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.826     0.550    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X106Y86        LUT4 (Prop_lut4_I1_O)        0.297     0.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.636     1.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     1.607 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.786     2.393    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X106Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.517 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.915     3.432    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value3
    SLICE_X108Y87        LUT3 (Prop_lut3_I0_O)        0.124     3.556 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.649     4.205    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681     8.661    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[4]/C
                         clock pessimism              0.643     9.304    
                         clock uncertainty           -0.225     9.079    
    SLICE_X106Y85        FDCE (Setup_fdce_C_CE)      -0.205     8.874    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[4]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.088ns (22.203%)  route 3.812ns (77.797%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.643ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.861    -0.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.419    -0.277 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.826     0.550    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X106Y86        LUT4 (Prop_lut4_I1_O)        0.297     0.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.636     1.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     1.607 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.786     2.393    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X106Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.517 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.915     3.432    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value3
    SLICE_X108Y87        LUT3 (Prop_lut3_I0_O)        0.124     3.556 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.649     4.205    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681     8.661    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
                         clock pessimism              0.643     9.304    
                         clock uncertainty           -0.225     9.079    
    SLICE_X106Y85        FDCE (Setup_fdce_C_CE)      -0.205     8.874    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.088ns (22.860%)  route 3.671ns (77.140%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.861    -0.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.419    -0.277 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.826     0.550    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X106Y86        LUT4 (Prop_lut4_I1_O)        0.297     0.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.636     1.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     1.607 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.786     2.393    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X106Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.517 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.915     3.432    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value3
    SLICE_X108Y87        LUT3 (Prop_lut3_I0_O)        0.124     3.556 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.508     4.064    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X106Y86        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681     8.661    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y86        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[6]/C
                         clock pessimism              0.618     9.279    
                         clock uncertainty           -0.225     9.054    
    SLICE_X106Y86        FDCE (Setup_fdce_C_CE)      -0.205     8.849    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[6]
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -4.064    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.088ns (22.860%)  route 3.671ns (77.140%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.861    -0.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.419    -0.277 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.826     0.550    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X106Y86        LUT4 (Prop_lut4_I1_O)        0.297     0.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.636     1.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     1.607 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.786     2.393    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X106Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.517 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.915     3.432    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value3
    SLICE_X108Y87        LUT3 (Prop_lut3_I0_O)        0.124     3.556 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.508     4.064    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X106Y86        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681     8.661    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y86        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[7]/C
                         clock pessimism              0.618     9.279    
                         clock uncertainty           -0.225     9.054    
    SLICE_X106Y86        FDCE (Setup_fdce_C_CE)      -0.205     8.849    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[7]
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -4.064    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.088ns (22.860%)  route 3.671ns (77.140%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.861    -0.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.419    -0.277 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.826     0.550    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X106Y86        LUT4 (Prop_lut4_I1_O)        0.297     0.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.636     1.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     1.607 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.786     2.393    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X106Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.517 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.915     3.432    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value3
    SLICE_X108Y87        LUT3 (Prop_lut3_I0_O)        0.124     3.556 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.508     4.064    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X106Y86        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681     8.661    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y86        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[8]/C
                         clock pessimism              0.618     9.279    
                         clock uncertainty           -0.225     9.054    
    SLICE_X106Y86        FDCE (Setup_fdce_C_CE)      -0.205     8.849    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[8]
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -4.064    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.088ns (22.860%)  route 3.671ns (77.140%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.861    -0.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDCE (Prop_fdce_C_Q)         0.419    -0.277 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/Q
                         net (fo=2, routed)           0.826     0.550    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg_n_0_[5]
    SLICE_X106Y86        LUT4 (Prop_lut4_I1_O)        0.297     0.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10/O
                         net (fo=1, routed)           0.636     1.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_10_n_0
    SLICE_X106Y85        LUT5 (Prop_lut5_I4_O)        0.124     1.607 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7/O
                         net (fo=1, routed)           0.786     2.393    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_7_n_0
    SLICE_X106Y88        LUT6 (Prop_lut6_I1_O)        0.124     2.517 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.915     3.432    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value3
    SLICE_X108Y87        LUT3 (Prop_lut3_I0_O)        0.124     3.556 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.508     4.064    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X106Y86        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681     8.661    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y86        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[9]/C
                         clock pessimism              0.618     9.279    
                         clock uncertainty           -0.225     9.054    
    SLICE_X106Y86        FDCE (Setup_fdce_C_CE)      -0.205     8.849    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[9]
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -4.064    
  -------------------------------------------------------------------
                         slack                                  4.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.050%)  route 0.117ns (22.950%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.586    -0.538    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y99         FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.116    -0.281    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.084 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.029 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.029    blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1_n_7
    SLICE_X87Y100        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.942    -0.688    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y100        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]/C
                         clock pessimism              0.501    -0.187    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105    -0.082    blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.403ns (77.535%)  route 0.117ns (22.465%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.586    -0.538    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y99         FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.116    -0.281    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.084 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.018 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.018    blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1_n_5
    SLICE_X87Y100        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.942    -0.688    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y100        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[26]/C
                         clock pessimism              0.501    -0.187    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105    -0.082    blockdesign_i/controllers/clk_divider_1/U0/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.428ns (78.566%)  route 0.117ns (21.434%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.586    -0.538    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y99         FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.116    -0.281    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.084 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.007 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.007    blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1_n_6
    SLICE_X87Y100        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.942    -0.688    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y100        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[25]/C
                         clock pessimism              0.501    -0.187    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105    -0.082    blockdesign_i/controllers/clk_divider_1/U0/count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.428ns (78.566%)  route 0.117ns (21.434%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.586    -0.538    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y99         FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.116    -0.281    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.084 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.007 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.007    blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1_n_4
    SLICE_X87Y100        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.942    -0.688    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y100        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[27]/C
                         clock pessimism              0.501    -0.187    
    SLICE_X87Y100        FDRE (Hold_fdre_C_D)         0.105    -0.082    blockdesign_i/controllers/clk_divider_1/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.431ns (78.684%)  route 0.117ns (21.316%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.586    -0.538    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y99         FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.116    -0.281    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.084 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.044 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.044    blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.010 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.010    blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]_i_1_n_7
    SLICE_X87Y101        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.942    -0.688    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y101        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]/C
                         clock pessimism              0.501    -0.187    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.105    -0.082    blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.561    -0.563    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.305    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.145 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.144    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.090 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.090    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_7
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.827    -0.803    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/C
                         clock pessimism              0.506    -0.297    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    blockdesign_i/clk_divider_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.442ns (79.103%)  route 0.117ns (20.897%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.586    -0.538    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y99         FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.116    -0.281    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.084 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.044 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.044    blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.021 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.021    blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]_i_1_n_5
    SLICE_X87Y101        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.942    -0.688    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y101        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[30]/C
                         clock pessimism              0.501    -0.187    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.105    -0.082    blockdesign_i/controllers/clk_divider_1/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.561    -0.563    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y49         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  blockdesign_i/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.305    blockdesign_i/clk_divider_0/U0/count_reg[27]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.145 r  blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.144    blockdesign_i/clk_divider_0/U0/count_reg[24]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.079 r  blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.079    blockdesign_i/clk_divider_0/U0/count_reg[28]_i_1_n_5
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.827    -0.803    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/C
                         clock pessimism              0.506    -0.297    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105    -0.192    blockdesign_i/clk_divider_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.998%)  route 0.117ns (20.002%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.586    -0.538    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y99         FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.116    -0.281    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.084 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.044 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.044    blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.046 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.046    blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]_i_1_n_6
    SLICE_X87Y101        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.942    -0.688    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y101        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[29]/C
                         clock pessimism              0.501    -0.187    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.105    -0.082    blockdesign_i/controllers/clk_divider_1/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.998%)  route 0.117ns (20.002%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.586    -0.538    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y99         FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/Q
                         net (fo=2, routed)           0.116    -0.281    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]
    SLICE_X87Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.084 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.083    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1_n_0
    SLICE_X87Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.044 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.044    blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1_n_0
    SLICE_X87Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.046 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.046    blockdesign_i/controllers/clk_divider_1/U0/count_reg[28]_i_1_n_4
    SLICE_X87Y101        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.942    -0.688    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X87Y101        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[31]/C
                         clock pessimism              0.501    -0.187    
    SLICE_X87Y101        FDRE (Hold_fdre_C_D)         0.105    -0.082    blockdesign_i/controllers/clk_divider_1/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    blockdesign_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  clkfbout_blockdesign_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y5    blockdesign_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.796ns  (logic 0.419ns (5.375%)  route 7.377ns (94.625%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.046    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.465 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.377     9.842    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.750    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -9.842    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 0.419ns (5.472%)  route 7.239ns (94.528%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.046    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.465 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.239     9.704    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.750    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 0.518ns (6.453%)  route 7.510ns (93.547%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.043     2.043    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.518     2.561 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           7.510    10.071    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    11.148    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 0.419ns (5.580%)  route 7.090ns (94.420%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.046    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.465 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.090     9.555    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 0.419ns (5.692%)  route 6.942ns (94.308%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.046    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.465 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.942     9.407    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 0.419ns (5.809%)  route 6.794ns (94.191%))
  Logic Levels:           0  
  Clock Path Skew:        3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 12.087 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.046    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.465 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.794     9.259    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.087    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.087    
                         clock uncertainty           -0.316    11.771    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.747    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 0.419ns (5.931%)  route 6.645ns (94.069%))
  Logic Levels:           0  
  Clock Path Skew:        3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 12.087 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.046    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.465 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.645     9.110    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.087    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.087    
                         clock uncertainty           -0.316    11.771    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.747    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 0.419ns (6.212%)  route 6.326ns (93.788%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.046    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.465 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.326     8.791    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.419ns (6.352%)  route 6.178ns (93.648%))
  Logic Levels:           0  
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.046     2.046    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419     2.465 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.178     8.643    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 0.518ns (7.612%)  route 6.287ns (92.388%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         2.043     2.043    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.518     2.561 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           6.287     8.848    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.148    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  2.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.418ns (9.434%)  route 4.013ns (90.566%))
  Logic Levels:           0  
  Clock Path Skew:        4.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.968ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.852     1.852    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.418     2.270 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.013     6.283    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.968    
                         clock uncertainty            0.316     6.285    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     6.222    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.222    
                         arrival time                           6.283    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.385ns (8.879%)  route 3.951ns (91.121%))
  Logic Levels:           0  
  Clock Path Skew:        4.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.968ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.852     1.852    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.385     2.237 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.951     6.188    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.968    
                         clock uncertainty            0.316     6.285    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.205     6.080    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.080    
                         arrival time                           6.188    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.418ns (9.305%)  route 4.074ns (90.695%))
  Logic Levels:           0  
  Clock Path Skew:        4.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.964ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.846     1.846    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.418     2.264 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           4.074     6.338    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.964    
                         clock uncertainty            0.316     6.281    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     6.218    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.218    
                         arrival time                           6.338    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 0.385ns (8.809%)  route 3.985ns (91.191%))
  Logic Levels:           0  
  Clock Path Skew:        4.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.849     1.849    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.385     2.234 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           3.985     6.220    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.316     6.283    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.202     6.081    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.081    
                         arrival time                           6.220    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.418ns (9.225%)  route 4.113ns (90.775%))
  Logic Levels:           0  
  Clock Path Skew:        4.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.849     1.849    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDRE (Prop_fdre_C_Q)         0.418     2.267 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.113     6.380    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.316     6.283    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.063     6.220    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.380    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.141ns (6.077%)  route 2.179ns (93.923%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.708     0.708    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDSE (Prop_fdse_C_Q)         0.141     0.849 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.179     3.028    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.521    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.521    
                         clock uncertainty            0.316     2.837    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.856    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.385ns (8.742%)  route 4.019ns (91.258%))
  Logic Levels:           0  
  Clock Path Skew:        4.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.851     1.851    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.385     2.236 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.019     6.255    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.316     6.283    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.201     6.082    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.082    
                         arrival time                           6.255    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.141ns (6.071%)  route 2.181ns (93.929%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.711     0.711    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y120       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDSE (Prop_fdse_C_Q)         0.141     0.852 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.181     3.033    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.522    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.522    
                         clock uncertainty            0.316     2.838    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.857    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           3.033    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.141ns (6.068%)  route 2.183ns (93.932%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.712     0.712    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.183     3.036    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.523    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.316     2.839    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.858    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.164ns (7.053%)  route 2.161ns (92.947%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.712     0.712    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.164     0.876 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.161     3.037    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.523    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.316     2.839    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.858    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.842    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.155     8.589    
                         clock uncertainty           -0.121     8.468    
    SLICE_X112Y47        FDPE (Recov_fdpe_C_PRE)     -0.532     7.936    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.842    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.155     8.589    
                         clock uncertainty           -0.121     8.468    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.532     7.936    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.842    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.155     8.589    
                         clock uncertainty           -0.121     8.468    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.490     7.978    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.842    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.155     8.589    
                         clock uncertainty           -0.121     8.468    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.490     7.978    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  5.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.967    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.255     0.657    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     0.537    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.967    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.255     0.657    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     0.537    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.967    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.255     0.657    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     0.537    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.967    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.255     0.657    
    SLICE_X112Y47        FDPE (Remov_fdpe_C_PRE)     -0.124     0.533    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.434    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 0.124ns (2.679%)  route 4.505ns (97.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.874     3.874    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y121       LUT1 (Prop_lut1_I0_O)        0.124     3.998 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.632     4.629    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y121       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.851     1.851    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 0.124ns (2.679%)  route 4.505ns (97.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.874     3.874    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y121       LUT1 (Prop_lut1_I0_O)        0.124     3.998 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.632     4.629    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y121       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.851     1.851    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.000ns (0.000%)  route 0.592ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.592     0.592    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.700     1.700    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.000ns (0.000%)  route 0.261ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.261     0.261    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.958ns  (logic 0.045ns (2.298%)  route 1.913ns (97.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.686     1.686    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y121       LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.228     1.958    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y121       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.984     0.984    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.958ns  (logic 0.045ns (2.298%)  route 1.913ns (97.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.686     1.686    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y121       LUT1 (Prop_lut1_I0_O)        0.045     1.731 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.228     1.958    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y121       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.984     0.984    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.030ns  (logic 22.330ns (42.108%)  route 30.701ns (57.892%))
  Logic Levels:           49  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=5 LUT3=5 LUT4=4 LUT5=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
    SLICE_X101Y69        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.150     1.884    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[8]
    SLICE_X102Y66        LUT1 (Prop_lut1_I0_O)        0.124     2.008 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.008    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.384 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.501 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.501    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.824 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.395    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.023     7.418 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[14]
                         net (fo=26, routed)          3.171    10.589    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_91
    SLICE_X85Y87         LUT3 (Prop_lut3_I2_O)        0.152    10.741 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92/O
                         net (fo=1, routed)           0.783    11.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.232 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.232    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.454 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.157    13.611    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X89Y88         LUT3 (Prop_lut3_I1_O)        0.299    13.910 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.808    14.718    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I0_O)        0.152    14.870 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.976    15.845    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I0_O)        0.332    16.177 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.177    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.690    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.013 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.141    18.155    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X81Y88         LUT3 (Prop_lut3_I0_O)        0.334    18.489 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.479    18.968    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.696 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.696    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.823    20.853    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X82Y90         LUT4 (Prop_lut4_I1_O)        0.303    21.156 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.156    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.931    22.600    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.150    22.750 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.977    23.727    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X87Y93         LUT5 (Prop_lut5_I4_O)        0.326    24.053 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[5]_INST_0/O
                         net (fo=1, routed)           1.010    25.063    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[5]
    SLICE_X86Y95         LUT3 (Prop_lut3_I0_O)        0.153    25.216 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]_INST_0/O
                         net (fo=1, routed)           0.780    25.996    blockdesign_i/position_paddles_0/U0/controller_value_l[5]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[5]_P[9])
                                                      3.863    29.859 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.198    31.057    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X97Y95         LUT2 (Prop_lut2_I0_O)        0.124    31.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.181    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.731 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X97Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.845 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.845    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.959 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.959    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          1.668    33.849    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X99Y96         LUT2 (Prop_lut2_I0_O)        0.299    34.148 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    34.148    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.698 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    34.698    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.937 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.794    35.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X100Y97        LUT3 (Prop_lut3_I2_O)        0.331    36.062 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.822    36.885    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X100Y97        LUT4 (Prop_lut4_I3_O)        0.331    37.216 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    37.216    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.592 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.592    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.709 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.709    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.032 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.961    38.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X96Y99         LUT4 (Prop_lut4_I1_O)        0.306    39.299 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    39.299    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.679 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.314    40.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I1_O)        0.124    41.117 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.050    43.167    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124    43.291 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    43.291    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.692 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    43.692    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.914 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.919    44.833    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_7
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.299    45.132 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23/O
                         net (fo=1, routed)           0.000    45.132    blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.664 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.664    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.892 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.473    47.365    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X96Y110        LUT4 (Prop_lut4_I2_O)        0.313    47.678 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.023    48.701    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X98Y112        LUT2 (Prop_lut2_I0_O)        0.153    48.854 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.321    50.175    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X102Y109       LUT2 (Prop_lut2_I1_O)        0.331    50.506 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.401    52.907    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X93Y103        LUT5 (Prop_lut5_I1_O)        0.124    53.031 r  blockdesign_i/position_ball_0/U0/y_pos[5]_C_i_1/O
                         net (fo=1, routed)           0.000    53.031    blockdesign_i/position_ball_0/U0/y_pos[5]_C_i_1_n_0
    SLICE_X93Y103        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.930ns  (logic 22.330ns (42.188%)  route 30.600ns (57.812%))
  Logic Levels:           49  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
    SLICE_X101Y69        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.150     1.884    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[8]
    SLICE_X102Y66        LUT1 (Prop_lut1_I0_O)        0.124     2.008 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.008    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.384 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.501 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.501    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.824 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.395    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.023     7.418 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[14]
                         net (fo=26, routed)          3.171    10.589    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_91
    SLICE_X85Y87         LUT3 (Prop_lut3_I2_O)        0.152    10.741 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92/O
                         net (fo=1, routed)           0.783    11.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.232 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.232    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.454 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.157    13.611    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X89Y88         LUT3 (Prop_lut3_I1_O)        0.299    13.910 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.808    14.718    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I0_O)        0.152    14.870 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.976    15.845    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I0_O)        0.332    16.177 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.177    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.690    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.013 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.141    18.155    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X81Y88         LUT3 (Prop_lut3_I0_O)        0.334    18.489 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.479    18.968    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.696 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.696    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.823    20.853    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X82Y90         LUT4 (Prop_lut4_I1_O)        0.303    21.156 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.156    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.931    22.600    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.150    22.750 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.977    23.727    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X87Y93         LUT5 (Prop_lut5_I4_O)        0.326    24.053 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[5]_INST_0/O
                         net (fo=1, routed)           1.010    25.063    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[5]
    SLICE_X86Y95         LUT3 (Prop_lut3_I0_O)        0.153    25.216 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]_INST_0/O
                         net (fo=1, routed)           0.780    25.996    blockdesign_i/position_paddles_0/U0/controller_value_l[5]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[5]_P[9])
                                                      3.863    29.859 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.198    31.057    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X97Y95         LUT2 (Prop_lut2_I0_O)        0.124    31.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.181    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.731 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X97Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.845 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.845    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.959 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.959    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          1.668    33.849    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X99Y96         LUT2 (Prop_lut2_I0_O)        0.299    34.148 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    34.148    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.698 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    34.698    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.937 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.794    35.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X100Y97        LUT3 (Prop_lut3_I2_O)        0.331    36.062 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.822    36.885    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X100Y97        LUT4 (Prop_lut4_I3_O)        0.331    37.216 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    37.216    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.592 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.592    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.709 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.709    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.032 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.961    38.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X96Y99         LUT4 (Prop_lut4_I1_O)        0.306    39.299 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    39.299    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.679 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.314    40.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I1_O)        0.124    41.117 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.050    43.167    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124    43.291 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    43.291    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.692 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    43.692    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.914 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.919    44.833    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_7
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.299    45.132 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23/O
                         net (fo=1, routed)           0.000    45.132    blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.664 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.664    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.892 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.473    47.365    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X96Y110        LUT4 (Prop_lut4_I2_O)        0.313    47.678 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.023    48.701    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X98Y112        LUT2 (Prop_lut2_I0_O)        0.153    48.854 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.321    50.175    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X102Y109       LUT2 (Prop_lut2_I1_O)        0.331    50.506 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          2.300    52.806    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I2_O)        0.124    52.930 r  blockdesign_i/position_ball_0/U0/y_pos[7]_C_i_1/O
                         net (fo=1, routed)           0.000    52.930    blockdesign_i/position_ball_0/U0/y_pos[7]_C_i_1_n_0
    SLICE_X87Y106        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[0]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.916ns  (logic 22.206ns (41.965%)  route 30.710ns (58.035%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=4 LUT3=5 LUT4=5 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
    SLICE_X101Y69        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.150     1.884    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[8]
    SLICE_X102Y66        LUT1 (Prop_lut1_I0_O)        0.124     2.008 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.008    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.384 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.501 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.501    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.824 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.395    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.023     7.418 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[14]
                         net (fo=26, routed)          3.171    10.589    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_91
    SLICE_X85Y87         LUT3 (Prop_lut3_I2_O)        0.152    10.741 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92/O
                         net (fo=1, routed)           0.783    11.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.232 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.232    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.454 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.157    13.611    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X89Y88         LUT3 (Prop_lut3_I1_O)        0.299    13.910 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.808    14.718    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I0_O)        0.152    14.870 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.976    15.845    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I0_O)        0.332    16.177 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.177    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.690    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.013 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.141    18.155    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X81Y88         LUT3 (Prop_lut3_I0_O)        0.334    18.489 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.479    18.968    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.696 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.696    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.823    20.853    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X82Y90         LUT4 (Prop_lut4_I1_O)        0.303    21.156 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.156    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.931    22.600    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.150    22.750 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.977    23.727    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X87Y93         LUT5 (Prop_lut5_I4_O)        0.326    24.053 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[5]_INST_0/O
                         net (fo=1, routed)           1.010    25.063    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[5]
    SLICE_X86Y95         LUT3 (Prop_lut3_I0_O)        0.153    25.216 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]_INST_0/O
                         net (fo=1, routed)           0.780    25.996    blockdesign_i/position_paddles_0/U0/controller_value_l[5]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[5]_P[9])
                                                      3.863    29.859 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.198    31.057    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X97Y95         LUT2 (Prop_lut2_I0_O)        0.124    31.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.181    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.731 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X97Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.845 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.845    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.959 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.959    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          1.668    33.849    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X99Y96         LUT2 (Prop_lut2_I0_O)        0.299    34.148 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    34.148    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.698 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    34.698    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.937 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.794    35.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X100Y97        LUT3 (Prop_lut3_I2_O)        0.331    36.062 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.822    36.885    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X100Y97        LUT4 (Prop_lut4_I3_O)        0.331    37.216 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    37.216    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.592 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.592    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.709 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.709    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.032 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.961    38.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X96Y99         LUT4 (Prop_lut4_I1_O)        0.306    39.299 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    39.299    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.679 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.314    40.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I1_O)        0.124    41.117 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.050    43.167    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124    43.291 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    43.291    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.692 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    43.692    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.914 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.919    44.833    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_7
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.299    45.132 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23/O
                         net (fo=1, routed)           0.000    45.132    blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.664 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.664    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.892 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.473    47.365    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X96Y110        LUT4 (Prop_lut4_I2_O)        0.313    47.678 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.023    48.701    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X98Y112        LUT2 (Prop_lut2_I0_O)        0.153    48.854 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.227    51.080    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X84Y107        LUT4 (Prop_lut4_I1_O)        0.331    51.411 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           1.504    52.916    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X93Y104        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.586ns  (logic 22.330ns (42.464%)  route 30.256ns (57.536%))
  Logic Levels:           49  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
    SLICE_X101Y69        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.150     1.884    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[8]
    SLICE_X102Y66        LUT1 (Prop_lut1_I0_O)        0.124     2.008 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.008    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.384 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.501 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.501    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.824 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.395    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.023     7.418 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[14]
                         net (fo=26, routed)          3.171    10.589    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_91
    SLICE_X85Y87         LUT3 (Prop_lut3_I2_O)        0.152    10.741 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92/O
                         net (fo=1, routed)           0.783    11.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.232 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.232    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.454 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.157    13.611    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X89Y88         LUT3 (Prop_lut3_I1_O)        0.299    13.910 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.808    14.718    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I0_O)        0.152    14.870 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.976    15.845    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I0_O)        0.332    16.177 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.177    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.690    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.013 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.141    18.155    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X81Y88         LUT3 (Prop_lut3_I0_O)        0.334    18.489 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.479    18.968    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.696 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.696    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.823    20.853    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X82Y90         LUT4 (Prop_lut4_I1_O)        0.303    21.156 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.156    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.931    22.600    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.150    22.750 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.977    23.727    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X87Y93         LUT5 (Prop_lut5_I4_O)        0.326    24.053 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[5]_INST_0/O
                         net (fo=1, routed)           1.010    25.063    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[5]
    SLICE_X86Y95         LUT3 (Prop_lut3_I0_O)        0.153    25.216 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]_INST_0/O
                         net (fo=1, routed)           0.780    25.996    blockdesign_i/position_paddles_0/U0/controller_value_l[5]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[5]_P[9])
                                                      3.863    29.859 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.198    31.057    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X97Y95         LUT2 (Prop_lut2_I0_O)        0.124    31.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.181    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.731 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X97Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.845 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.845    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.959 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.959    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          1.668    33.849    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X99Y96         LUT2 (Prop_lut2_I0_O)        0.299    34.148 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    34.148    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.698 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    34.698    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.937 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.794    35.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X100Y97        LUT3 (Prop_lut3_I2_O)        0.331    36.062 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.822    36.885    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X100Y97        LUT4 (Prop_lut4_I3_O)        0.331    37.216 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    37.216    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.592 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.592    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.709 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.709    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.032 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.961    38.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X96Y99         LUT4 (Prop_lut4_I1_O)        0.306    39.299 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    39.299    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.679 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.314    40.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I1_O)        0.124    41.117 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.050    43.167    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124    43.291 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    43.291    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.692 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    43.692    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.914 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.919    44.833    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_7
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.299    45.132 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23/O
                         net (fo=1, routed)           0.000    45.132    blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.664 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.664    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.892 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.473    47.365    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X96Y110        LUT4 (Prop_lut4_I2_O)        0.313    47.678 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.023    48.701    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X98Y112        LUT2 (Prop_lut2_I0_O)        0.153    48.854 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.321    50.175    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X102Y109       LUT2 (Prop_lut2_I1_O)        0.331    50.506 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.957    52.462    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I2_O)        0.124    52.586 r  blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1/O
                         net (fo=1, routed)           0.000    52.586    blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1_n_0
    SLICE_X89Y101        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.463ns  (logic 22.330ns (42.563%)  route 30.133ns (57.437%))
  Logic Levels:           49  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
    SLICE_X101Y69        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.150     1.884    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[8]
    SLICE_X102Y66        LUT1 (Prop_lut1_I0_O)        0.124     2.008 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.008    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.384 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.501 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.501    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.824 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.395    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.023     7.418 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[14]
                         net (fo=26, routed)          3.171    10.589    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_91
    SLICE_X85Y87         LUT3 (Prop_lut3_I2_O)        0.152    10.741 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92/O
                         net (fo=1, routed)           0.783    11.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.232 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.232    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.454 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.157    13.611    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X89Y88         LUT3 (Prop_lut3_I1_O)        0.299    13.910 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.808    14.718    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I0_O)        0.152    14.870 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.976    15.845    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I0_O)        0.332    16.177 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.177    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.690    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.013 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.141    18.155    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X81Y88         LUT3 (Prop_lut3_I0_O)        0.334    18.489 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.479    18.968    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.696 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.696    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.823    20.853    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X82Y90         LUT4 (Prop_lut4_I1_O)        0.303    21.156 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.156    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.931    22.600    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.150    22.750 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.977    23.727    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X87Y93         LUT5 (Prop_lut5_I4_O)        0.326    24.053 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[5]_INST_0/O
                         net (fo=1, routed)           1.010    25.063    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[5]
    SLICE_X86Y95         LUT3 (Prop_lut3_I0_O)        0.153    25.216 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]_INST_0/O
                         net (fo=1, routed)           0.780    25.996    blockdesign_i/position_paddles_0/U0/controller_value_l[5]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[5]_P[9])
                                                      3.863    29.859 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.198    31.057    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X97Y95         LUT2 (Prop_lut2_I0_O)        0.124    31.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.181    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.731 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X97Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.845 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.845    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.959 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.959    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          1.668    33.849    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X99Y96         LUT2 (Prop_lut2_I0_O)        0.299    34.148 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    34.148    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.698 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    34.698    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.937 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.794    35.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X100Y97        LUT3 (Prop_lut3_I2_O)        0.331    36.062 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.822    36.885    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X100Y97        LUT4 (Prop_lut4_I3_O)        0.331    37.216 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    37.216    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.592 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.592    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.709 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.709    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.032 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.961    38.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X96Y99         LUT4 (Prop_lut4_I1_O)        0.306    39.299 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    39.299    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.679 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.314    40.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I1_O)        0.124    41.117 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.050    43.167    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124    43.291 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    43.291    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.692 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    43.692    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.914 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.919    44.833    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_7
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.299    45.132 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23/O
                         net (fo=1, routed)           0.000    45.132    blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.664 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.664    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.892 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.473    47.365    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X96Y110        LUT4 (Prop_lut4_I2_O)        0.313    47.678 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.023    48.701    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X98Y112        LUT2 (Prop_lut2_I0_O)        0.153    48.854 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.321    50.175    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X102Y109       LUT2 (Prop_lut2_I1_O)        0.331    50.506 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.834    52.339    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X86Y103        LUT6 (Prop_lut6_I2_O)        0.124    52.463 r  blockdesign_i/position_ball_0/U0/y_pos[2]_C_i_1/O
                         net (fo=1, routed)           0.000    52.463    blockdesign_i/position_ball_0/U0/y_pos[2]_C_i_1_n_0
    SLICE_X86Y103        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[1]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.430ns  (logic 22.206ns (42.354%)  route 30.224ns (57.646%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=4 LUT3=5 LUT4=5 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
    SLICE_X101Y69        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.150     1.884    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[8]
    SLICE_X102Y66        LUT1 (Prop_lut1_I0_O)        0.124     2.008 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.008    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.384 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.501 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.501    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.824 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.395    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.023     7.418 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[14]
                         net (fo=26, routed)          3.171    10.589    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_91
    SLICE_X85Y87         LUT3 (Prop_lut3_I2_O)        0.152    10.741 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92/O
                         net (fo=1, routed)           0.783    11.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.232 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.232    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.454 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.157    13.611    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X89Y88         LUT3 (Prop_lut3_I1_O)        0.299    13.910 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.808    14.718    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I0_O)        0.152    14.870 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.976    15.845    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I0_O)        0.332    16.177 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.177    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.690    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.013 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.141    18.155    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X81Y88         LUT3 (Prop_lut3_I0_O)        0.334    18.489 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.479    18.968    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.696 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.696    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.823    20.853    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X82Y90         LUT4 (Prop_lut4_I1_O)        0.303    21.156 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.156    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.931    22.600    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.150    22.750 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.977    23.727    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X87Y93         LUT5 (Prop_lut5_I4_O)        0.326    24.053 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[5]_INST_0/O
                         net (fo=1, routed)           1.010    25.063    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[5]
    SLICE_X86Y95         LUT3 (Prop_lut3_I0_O)        0.153    25.216 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]_INST_0/O
                         net (fo=1, routed)           0.780    25.996    blockdesign_i/position_paddles_0/U0/controller_value_l[5]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[5]_P[9])
                                                      3.863    29.859 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.198    31.057    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X97Y95         LUT2 (Prop_lut2_I0_O)        0.124    31.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.181    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.731 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X97Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.845 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.845    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.959 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.959    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          1.668    33.849    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X99Y96         LUT2 (Prop_lut2_I0_O)        0.299    34.148 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    34.148    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.698 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    34.698    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.937 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.794    35.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X100Y97        LUT3 (Prop_lut3_I2_O)        0.331    36.062 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.822    36.885    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X100Y97        LUT4 (Prop_lut4_I3_O)        0.331    37.216 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    37.216    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.592 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.592    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.709 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.709    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.032 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.961    38.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X96Y99         LUT4 (Prop_lut4_I1_O)        0.306    39.299 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    39.299    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.679 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.314    40.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I1_O)        0.124    41.117 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.050    43.167    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124    43.291 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    43.291    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.692 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    43.692    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.914 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.919    44.833    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_7
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.299    45.132 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23/O
                         net (fo=1, routed)           0.000    45.132    blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.664 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.664    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.892 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.473    47.365    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X96Y110        LUT4 (Prop_lut4_I2_O)        0.313    47.678 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.023    48.701    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X98Y112        LUT2 (Prop_lut2_I0_O)        0.153    48.854 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.227    51.080    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X84Y107        LUT4 (Prop_lut4_I1_O)        0.331    51.411 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           1.019    52.430    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X87Y102        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[9]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.428ns  (logic 22.330ns (42.592%)  route 30.098ns (57.408%))
  Logic Levels:           49  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
    SLICE_X101Y69        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.150     1.884    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[8]
    SLICE_X102Y66        LUT1 (Prop_lut1_I0_O)        0.124     2.008 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.008    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.384 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.501 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.501    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.824 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.395    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.023     7.418 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[14]
                         net (fo=26, routed)          3.171    10.589    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_91
    SLICE_X85Y87         LUT3 (Prop_lut3_I2_O)        0.152    10.741 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92/O
                         net (fo=1, routed)           0.783    11.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.232 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.232    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.454 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.157    13.611    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X89Y88         LUT3 (Prop_lut3_I1_O)        0.299    13.910 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.808    14.718    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I0_O)        0.152    14.870 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.976    15.845    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I0_O)        0.332    16.177 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.177    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.690    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.013 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.141    18.155    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X81Y88         LUT3 (Prop_lut3_I0_O)        0.334    18.489 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.479    18.968    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.696 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.696    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.823    20.853    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X82Y90         LUT4 (Prop_lut4_I1_O)        0.303    21.156 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.156    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.931    22.600    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.150    22.750 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.977    23.727    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X87Y93         LUT5 (Prop_lut5_I4_O)        0.326    24.053 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[5]_INST_0/O
                         net (fo=1, routed)           1.010    25.063    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[5]
    SLICE_X86Y95         LUT3 (Prop_lut3_I0_O)        0.153    25.216 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]_INST_0/O
                         net (fo=1, routed)           0.780    25.996    blockdesign_i/position_paddles_0/U0/controller_value_l[5]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[5]_P[9])
                                                      3.863    29.859 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.198    31.057    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X97Y95         LUT2 (Prop_lut2_I0_O)        0.124    31.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.181    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.731 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X97Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.845 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.845    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.959 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.959    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          1.668    33.849    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X99Y96         LUT2 (Prop_lut2_I0_O)        0.299    34.148 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    34.148    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.698 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    34.698    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.937 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.794    35.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X100Y97        LUT3 (Prop_lut3_I2_O)        0.331    36.062 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.822    36.885    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X100Y97        LUT4 (Prop_lut4_I3_O)        0.331    37.216 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    37.216    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.592 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.592    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.709 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.709    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.032 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.961    38.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X96Y99         LUT4 (Prop_lut4_I1_O)        0.306    39.299 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    39.299    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.679 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.314    40.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I1_O)        0.124    41.117 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.050    43.167    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124    43.291 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    43.291    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.692 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    43.692    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.914 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.919    44.833    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_7
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.299    45.132 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23/O
                         net (fo=1, routed)           0.000    45.132    blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.664 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.664    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.892 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.473    47.365    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X96Y110        LUT4 (Prop_lut4_I2_O)        0.313    47.678 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.023    48.701    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X98Y112        LUT2 (Prop_lut2_I0_O)        0.153    48.854 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.321    50.175    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X102Y109       LUT2 (Prop_lut2_I1_O)        0.331    50.506 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.798    52.304    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X84Y107        LUT6 (Prop_lut6_I2_O)        0.124    52.428 r  blockdesign_i/position_ball_0/U0/y_pos[9]_C_i_1/O
                         net (fo=1, routed)           0.000    52.428    blockdesign_i/position_ball_0/U0/y_pos[9]_C_i_1_n_0
    SLICE_X84Y107        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.400ns  (logic 22.330ns (42.615%)  route 30.070ns (57.385%))
  Logic Levels:           49  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
    SLICE_X101Y69        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.150     1.884    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[8]
    SLICE_X102Y66        LUT1 (Prop_lut1_I0_O)        0.124     2.008 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.008    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.384 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.501 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.501    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.824 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.395    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.023     7.418 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[14]
                         net (fo=26, routed)          3.171    10.589    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_91
    SLICE_X85Y87         LUT3 (Prop_lut3_I2_O)        0.152    10.741 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92/O
                         net (fo=1, routed)           0.783    11.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.232 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.232    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.454 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.157    13.611    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X89Y88         LUT3 (Prop_lut3_I1_O)        0.299    13.910 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.808    14.718    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I0_O)        0.152    14.870 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.976    15.845    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I0_O)        0.332    16.177 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.177    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.690    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.013 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.141    18.155    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X81Y88         LUT3 (Prop_lut3_I0_O)        0.334    18.489 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.479    18.968    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.696 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.696    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.823    20.853    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X82Y90         LUT4 (Prop_lut4_I1_O)        0.303    21.156 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.156    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.931    22.600    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.150    22.750 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.977    23.727    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X87Y93         LUT5 (Prop_lut5_I4_O)        0.326    24.053 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[5]_INST_0/O
                         net (fo=1, routed)           1.010    25.063    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[5]
    SLICE_X86Y95         LUT3 (Prop_lut3_I0_O)        0.153    25.216 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]_INST_0/O
                         net (fo=1, routed)           0.780    25.996    blockdesign_i/position_paddles_0/U0/controller_value_l[5]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[5]_P[9])
                                                      3.863    29.859 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.198    31.057    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X97Y95         LUT2 (Prop_lut2_I0_O)        0.124    31.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.181    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.731 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X97Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.845 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.845    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.959 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.959    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          1.668    33.849    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X99Y96         LUT2 (Prop_lut2_I0_O)        0.299    34.148 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    34.148    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.698 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    34.698    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.937 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.794    35.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X100Y97        LUT3 (Prop_lut3_I2_O)        0.331    36.062 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.822    36.885    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X100Y97        LUT4 (Prop_lut4_I3_O)        0.331    37.216 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    37.216    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.592 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.592    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.709 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.709    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.032 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.961    38.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X96Y99         LUT4 (Prop_lut4_I1_O)        0.306    39.299 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    39.299    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.679 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.314    40.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I1_O)        0.124    41.117 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.050    43.167    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124    43.291 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    43.291    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.692 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    43.692    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.914 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.919    44.833    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_7
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.299    45.132 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23/O
                         net (fo=1, routed)           0.000    45.132    blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.664 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.664    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.892 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.473    47.365    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X96Y110        LUT4 (Prop_lut4_I2_O)        0.313    47.678 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.023    48.701    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X98Y112        LUT2 (Prop_lut2_I0_O)        0.153    48.854 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.321    50.175    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X102Y109       LUT2 (Prop_lut2_I1_O)        0.331    50.506 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.770    52.276    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X86Y106        LUT6 (Prop_lut6_I2_O)        0.124    52.400 r  blockdesign_i/position_ball_0/U0/y_pos[4]_C_i_1/O
                         net (fo=1, routed)           0.000    52.400    blockdesign_i/position_ball_0/U0/y_pos[4]_C_i_1_n_0
    SLICE_X86Y106        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.399ns  (logic 22.330ns (42.615%)  route 30.069ns (57.385%))
  Logic Levels:           49  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
    SLICE_X101Y69        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.150     1.884    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[8]
    SLICE_X102Y66        LUT1 (Prop_lut1_I0_O)        0.124     2.008 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.008    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.384 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.501 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.501    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.824 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.395    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.023     7.418 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[14]
                         net (fo=26, routed)          3.171    10.589    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_91
    SLICE_X85Y87         LUT3 (Prop_lut3_I2_O)        0.152    10.741 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92/O
                         net (fo=1, routed)           0.783    11.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.232 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.232    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.454 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.157    13.611    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X89Y88         LUT3 (Prop_lut3_I1_O)        0.299    13.910 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.808    14.718    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I0_O)        0.152    14.870 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.976    15.845    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I0_O)        0.332    16.177 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.177    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.690    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.013 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.141    18.155    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X81Y88         LUT3 (Prop_lut3_I0_O)        0.334    18.489 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.479    18.968    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.696 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.696    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.823    20.853    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X82Y90         LUT4 (Prop_lut4_I1_O)        0.303    21.156 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.156    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.931    22.600    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.150    22.750 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.977    23.727    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X87Y93         LUT5 (Prop_lut5_I4_O)        0.326    24.053 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[5]_INST_0/O
                         net (fo=1, routed)           1.010    25.063    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[5]
    SLICE_X86Y95         LUT3 (Prop_lut3_I0_O)        0.153    25.216 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]_INST_0/O
                         net (fo=1, routed)           0.780    25.996    blockdesign_i/position_paddles_0/U0/controller_value_l[5]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[5]_P[9])
                                                      3.863    29.859 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.198    31.057    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X97Y95         LUT2 (Prop_lut2_I0_O)        0.124    31.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.181    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.731 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X97Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.845 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.845    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.959 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.959    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          1.668    33.849    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X99Y96         LUT2 (Prop_lut2_I0_O)        0.299    34.148 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    34.148    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.698 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    34.698    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.937 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.794    35.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X100Y97        LUT3 (Prop_lut3_I2_O)        0.331    36.062 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.822    36.885    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X100Y97        LUT4 (Prop_lut4_I3_O)        0.331    37.216 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    37.216    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.592 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.592    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.709 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.709    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.032 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.961    38.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X96Y99         LUT4 (Prop_lut4_I1_O)        0.306    39.299 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    39.299    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.679 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.314    40.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I1_O)        0.124    41.117 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.050    43.167    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124    43.291 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    43.291    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.692 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    43.692    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.914 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.919    44.833    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_7
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.299    45.132 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23/O
                         net (fo=1, routed)           0.000    45.132    blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.664 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.664    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.892 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.473    47.365    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X96Y110        LUT4 (Prop_lut4_I2_O)        0.313    47.678 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.023    48.701    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X98Y112        LUT2 (Prop_lut2_I0_O)        0.153    48.854 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.321    50.175    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X102Y109       LUT2 (Prop_lut2_I1_O)        0.331    50.506 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.769    52.275    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X85Y106        LUT6 (Prop_lut6_I2_O)        0.124    52.399 r  blockdesign_i/position_ball_0/U0/y_pos[8]_C_i_1/O
                         net (fo=1, routed)           0.000    52.399    blockdesign_i/position_ball_0/U0/y_pos[8]_C_i_1_n_0
    SLICE_X85Y106        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.388ns  (logic 22.330ns (42.625%)  route 30.058ns (57.375%))
  Logic Levels:           49  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
    SLICE_X101Y69        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.150     1.884    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[8]
    SLICE_X102Y66        LUT1 (Prop_lut1_I0_O)        0.124     2.008 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.008    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.384 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.501 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.501    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.824 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.395    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.023     7.418 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[14]
                         net (fo=26, routed)          3.171    10.589    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_91
    SLICE_X85Y87         LUT3 (Prop_lut3_I2_O)        0.152    10.741 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92/O
                         net (fo=1, routed)           0.783    11.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.232 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.232    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.454 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.157    13.611    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X89Y88         LUT3 (Prop_lut3_I1_O)        0.299    13.910 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.808    14.718    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I0_O)        0.152    14.870 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.976    15.845    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I0_O)        0.332    16.177 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.177    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.690    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.013 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.141    18.155    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X81Y88         LUT3 (Prop_lut3_I0_O)        0.334    18.489 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.479    18.968    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.696 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.696    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.823    20.853    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X82Y90         LUT4 (Prop_lut4_I1_O)        0.303    21.156 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.156    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.931    22.600    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.150    22.750 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.977    23.727    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X87Y93         LUT5 (Prop_lut5_I4_O)        0.326    24.053 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[5]_INST_0/O
                         net (fo=1, routed)           1.010    25.063    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[5]
    SLICE_X86Y95         LUT3 (Prop_lut3_I0_O)        0.153    25.216 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]_INST_0/O
                         net (fo=1, routed)           0.780    25.996    blockdesign_i/position_paddles_0/U0/controller_value_l[5]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[5]_P[9])
                                                      3.863    29.859 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.198    31.057    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X97Y95         LUT2 (Prop_lut2_I0_O)        0.124    31.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.181    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.731 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X97Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.845 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.845    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.959 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.959    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          1.668    33.849    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X99Y96         LUT2 (Prop_lut2_I0_O)        0.299    34.148 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    34.148    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.698 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    34.698    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.937 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.794    35.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X100Y97        LUT3 (Prop_lut3_I2_O)        0.331    36.062 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.822    36.885    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X100Y97        LUT4 (Prop_lut4_I3_O)        0.331    37.216 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    37.216    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.592 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.592    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.709 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.709    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.032 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.961    38.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X96Y99         LUT4 (Prop_lut4_I1_O)        0.306    39.299 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    39.299    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.679 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.314    40.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I1_O)        0.124    41.117 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[3]_INST_0/O
                         net (fo=20, routed)          2.050    43.167    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[3]
    SLICE_X84Y101        LUT1 (Prop_lut1_I0_O)        0.124    43.291 r  blockdesign_i/collision_detection_0/U0/i__carry_i_1__22/O
                         net (fo=1, routed)           0.000    43.291    blockdesign_i/collision_detection_0/U0/i__carry_i_1__22_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.692 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    43.692    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    43.914 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.919    44.833    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__0_n_7
    SLICE_X84Y105        LUT2 (Prop_lut2_I1_O)        0.299    45.132 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23/O
                         net (fo=1, routed)           0.000    45.132    blockdesign_i/collision_detection_0/U0/i__carry__0_i_4__23_n_0
    SLICE_X84Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.664 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.664    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X84Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    45.892 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.473    47.365    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X96Y110        LUT4 (Prop_lut4_I2_O)        0.313    47.678 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.023    48.701    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X98Y112        LUT2 (Prop_lut2_I0_O)        0.153    48.854 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.321    50.175    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X102Y109       LUT2 (Prop_lut2_I1_O)        0.331    50.506 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.758    52.264    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X83Y103        LUT6 (Prop_lut6_I2_O)        0.124    52.388 r  blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1/O
                         net (fo=1, routed)           0.000    52.388    blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1_n_0
    SLICE_X83Y103        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/game_reset_s_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/score_counter_0/U0/game_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y113        FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/game_reset_s_reg/C
    SLICE_X98Y113        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/score_counter_0/U0/game_reset_s_reg/Q
                         net (fo=1, routed)           0.056     0.220    blockdesign_i/score_counter_0/U0/game_reset_s
    SLICE_X98Y113        FDRE                                         r  blockdesign_i/score_counter_0/U0/game_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDPE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/C
    SLICE_X103Y105       FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/Q
                         net (fo=3, routed)           0.110     0.251    blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P_n_0
    SLICE_X102Y105       LUT6 (Prop_lut6_I1_O)        0.045     0.296 r  blockdesign_i/position_ball_0/U0/x_pos[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.296    blockdesign_i/position_ball_0/U0/x_pos[0]_C_i_1_n_0
    SLICE_X102Y105       FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/angle_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[1]/C
    SLICE_X91Y110        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[1]/Q
                         net (fo=8, routed)           0.085     0.213    blockdesign_i/position_ball_0/U0/angle_counter[1]
    SLICE_X91Y110        LUT6 (Prop_lut6_I3_O)        0.099     0.312 r  blockdesign_i/position_ball_0/U0/angle_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.312    blockdesign_i/position_ball_0/U0/angle_counter[2]_i_1_n_0
    SLICE_X91Y110        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y105       FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/C
    SLICE_X102Y105       FDCE (Prop_fdce_C_Q)         0.164     0.164 f  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/Q
                         net (fo=3, routed)           0.104     0.268    blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C_n_0
    SLICE_X103Y105       LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  blockdesign_i/position_ball_0/U0/x_pos[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.313    blockdesign_i/position_ball_0/U0/p_2_in[0]
    SLICE_X103Y105       FDPE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y104        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/C
    SLICE_X92Y104        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/Q
                         net (fo=3, routed)           0.104     0.268    blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C_n_0
    SLICE_X93Y104        LUT5 (Prop_lut5_I0_O)        0.045     0.313 r  blockdesign_i/position_ball_0/U0/y_pos[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.313    blockdesign_i/position_ball_0/U0/y_pos[0]_P_i_1_n_0
    SLICE_X93Y104        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/C
    SLICE_X89Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C_n_0
    SLICE_X89Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1_n_0
    SLICE_X89Y101        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/C
    SLICE_X83Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C_n_0
    SLICE_X83Y103        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/y_pos[6]_C_i_1_n_0
    SLICE_X83Y103        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y103        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[5]_C/C
    SLICE_X93Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_pos_reg[5]_C/Q
                         net (fo=63, routed)          0.168     0.309    blockdesign_i/position_ball_0/U0/y_pos_reg[5]_C_n_0
    SLICE_X93Y103        LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/y_pos[5]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/y_pos[5]_C_i_1_n_0
    SLICE_X93Y103        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[7]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[7]_C/C
    SLICE_X87Y106        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_pos_reg[7]_C/Q
                         net (fo=4, routed)           0.170     0.311    blockdesign_i/position_ball_0/U0/y_pos_reg[7]_C_n_0
    SLICE_X87Y106        LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  blockdesign_i/position_ball_0/U0/y_pos[7]_C_i_1/O
                         net (fo=1, routed)           0.000     0.356    blockdesign_i/position_ball_0/U0/y_pos[7]_C_i_1_n_0
    SLICE_X87Y106        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/angle_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.244%)  route 0.177ns (48.756%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y109        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[6]/C
    SLICE_X91Y109        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[6]/Q
                         net (fo=6, routed)           0.177     0.318    blockdesign_i/position_ball_0/U0/angle_counter[6]
    SLICE_X92Y109        LUT6 (Prop_lut6_I1_O)        0.045     0.363 r  blockdesign_i/position_ball_0/U0/angle_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.363    blockdesign_i/position_ball_0/U0/angle_counter[7]_i_1_n_0
    SLICE_X92Y109        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.367 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     5.170    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     1.377 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.266    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.367 f  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     5.195    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.283 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     5.297    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.655    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     8.387 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.387    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     8.386 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.386    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.440 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.441    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     8.335 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.335    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.440 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.441    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     8.334 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.334    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     8.299 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.299    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     8.298 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.298    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.436 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.437    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     8.296 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.296    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.436 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.437    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     8.295 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.295    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     2.908 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.908    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     2.909 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.909    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     2.909 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.909    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     2.910 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.910    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.925    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.102 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.103    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     2.944 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.944    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.925    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.102 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.103    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     2.945 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.945    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     2.996 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.996    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     2.997 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.997    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.740ns  (logic 15.200ns (46.426%)  route 17.540ns (53.574%))
  Logic Levels:           35  (CARRY4=21 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.775    -0.782    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X105Y70        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.737     0.412    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     4.263 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.318    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.836 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.566     8.402    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_105
    SLICE_X98Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.059 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     9.059    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X98Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.176    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X98Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.293 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.293    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X98Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.616 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_276/O[1]
                         net (fo=2, routed)           1.351    10.968    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_276_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I1_O)        0.330    11.298 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           0.857    12.155    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X98Y73         LUT4 (Prop_lut4_I3_O)        0.328    12.483 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.126 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/O[3]
                         net (fo=2, routed)           0.963    14.089    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_4
    SLICE_X96Y72         LUT3 (Prop_lut3_I0_O)        0.331    14.420 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_94/O
                         net (fo=2, routed)           0.857    15.277    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_94_n_0
    SLICE_X96Y72         LUT4 (Prop_lut4_I3_O)        0.328    15.605 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_98/O
                         net (fo=1, routed)           0.000    15.605    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_98_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.138 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.138    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.255 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.255    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.372 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.009    16.381    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.498 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.498    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.615 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.732 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.732    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.951 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.952    18.902    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[9]_i_2_n_7
    SLICE_X101Y75        LUT3 (Prop_lut3_I0_O)        0.323    19.225 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           1.107    20.332    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X100Y80        LUT4 (Prop_lut4_I0_O)        0.326    20.658 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_402/O
                         net (fo=1, routed)           0.000    20.658    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_402_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.191    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.308 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.308    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X100Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.527 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.301    22.828    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X98Y85         LUT3 (Prop_lut3_I1_O)        0.295    23.123 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.053    24.176    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I4_O)        0.152    24.328 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.947    25.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y82         LUT6 (Prop_lut6_I0_O)        0.326    25.601 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.601    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.133 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.133    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/O[1]
                         net (fo=3, routed)           1.412    27.879    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_6
    SLICE_X97Y74         LUT4 (Prop_lut4_I2_O)        0.303    28.182 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_196/O
                         net (fo=1, routed)           0.000    28.182    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_196_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.714 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.009    28.723    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_90_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.837 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.837    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X97Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.951 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.951    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.222 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.207    30.429    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X92Y83         LUT6 (Prop_lut6_I4_O)        0.373    30.802 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           1.156    31.959    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X93Y86         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.753ns  (logic 14.784ns (45.138%)  route 17.969ns (54.862%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.721    -0.836    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X85Y61         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.380 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.987     0.608    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.459 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.461    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.979 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.358     8.337    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_105
    SLICE_X88Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.461 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.461    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.011 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     9.011    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.345 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_354/O[1]
                         net (fo=2, routed)           1.264    10.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_354_n_6
    SLICE_X91Y59         LUT3 (Prop_lut3_I1_O)        0.331    10.940 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.298    12.238    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X91Y59         LUT4 (Prop_lut4_I3_O)        0.326    12.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    12.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X91Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    13.114    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X91Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.228    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X91Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.342    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.456    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X91Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.570    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X91Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.684    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.997 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.980    14.977    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y64         LUT3 (Prop_lut3_I0_O)        0.334    15.311 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.093    16.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    16.730 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.730    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.280 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.280    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.503 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/O[0]
                         net (fo=23, routed)          2.045    19.549    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_7
    SLICE_X85Y68         LUT3 (Prop_lut3_I0_O)        0.327    19.876 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_358/O
                         net (fo=4, routed)           1.222    21.098    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_358_n_0
    SLICE_X85Y68         LUT4 (Prop_lut4_I3_O)        0.326    21.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_362/O
                         net (fo=1, routed)           0.000    21.424    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_362_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.974 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_283/CO[3]
                         net (fo=1, routed)           0.000    21.974    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_283_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.287 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_215/O[3]
                         net (fo=3, routed)           1.687    23.973    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_215_n_4
    SLICE_X93Y72         LUT3 (Prop_lut3_I2_O)        0.306    24.279 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_278/O
                         net (fo=2, routed)           0.982    25.262    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_278_n_0
    SLICE_X95Y71         LUT5 (Prop_lut5_I4_O)        0.154    25.416 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_202/O
                         net (fo=2, routed)           0.638    26.054    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_202_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    26.653 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.653    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X92Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.770    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.887    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X92Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.202 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.052    28.254    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X90Y73         LUT4 (Prop_lut4_I1_O)        0.307    28.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.561    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X90Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.937 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.937    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.191 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.773    30.963    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y66        LUT6 (Prop_lut6_I4_O)        0.367    31.330 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.587    31.918    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X100Y66        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.582ns  (logic 15.200ns (46.652%)  route 17.382ns (53.348%))
  Logic Levels:           35  (CARRY4=21 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.775    -0.782    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X105Y70        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.737     0.412    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     4.263 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.318    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.836 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.566     8.402    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_105
    SLICE_X98Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.059 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     9.059    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X98Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.176    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X98Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.293 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.293    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X98Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.616 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_276/O[1]
                         net (fo=2, routed)           1.351    10.968    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_276_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I1_O)        0.330    11.298 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           0.857    12.155    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X98Y73         LUT4 (Prop_lut4_I3_O)        0.328    12.483 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.126 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/O[3]
                         net (fo=2, routed)           0.963    14.089    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_4
    SLICE_X96Y72         LUT3 (Prop_lut3_I0_O)        0.331    14.420 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_94/O
                         net (fo=2, routed)           0.857    15.277    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_94_n_0
    SLICE_X96Y72         LUT4 (Prop_lut4_I3_O)        0.328    15.605 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_98/O
                         net (fo=1, routed)           0.000    15.605    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_98_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.138 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.138    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.255 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.255    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.372 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.009    16.381    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.498 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.498    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.615 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.732 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.732    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.951 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.952    18.902    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[9]_i_2_n_7
    SLICE_X101Y75        LUT3 (Prop_lut3_I0_O)        0.323    19.225 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           1.107    20.332    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X100Y80        LUT4 (Prop_lut4_I0_O)        0.326    20.658 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_402/O
                         net (fo=1, routed)           0.000    20.658    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_402_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.191    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.308 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.308    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X100Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.527 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.301    22.828    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X98Y85         LUT3 (Prop_lut3_I1_O)        0.295    23.123 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.053    24.176    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I4_O)        0.152    24.328 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.947    25.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y82         LUT6 (Prop_lut6_I0_O)        0.326    25.601 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.601    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.133 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.133    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/O[1]
                         net (fo=3, routed)           1.412    27.879    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_6
    SLICE_X97Y74         LUT4 (Prop_lut4_I2_O)        0.303    28.182 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_196/O
                         net (fo=1, routed)           0.000    28.182    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_196_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.714 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.009    28.723    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_90_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.837 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.837    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X97Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.951 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.951    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.222 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.269    30.491    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X92Y82         LUT6 (Prop_lut6_I4_O)        0.373    30.864 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.937    31.800    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X93Y86         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.507ns  (logic 14.784ns (45.480%)  route 17.723ns (54.520%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.721    -0.836    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X85Y61         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.380 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.987     0.608    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.459 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.461    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.979 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.358     8.337    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_105
    SLICE_X88Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.461 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.461    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.011 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     9.011    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.345 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_354/O[1]
                         net (fo=2, routed)           1.264    10.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_354_n_6
    SLICE_X91Y59         LUT3 (Prop_lut3_I1_O)        0.331    10.940 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.298    12.238    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X91Y59         LUT4 (Prop_lut4_I3_O)        0.326    12.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    12.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X91Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    13.114    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X91Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.228    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X91Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.342    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.456    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X91Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.570    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X91Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.684    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.997 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.980    14.977    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y64         LUT3 (Prop_lut3_I0_O)        0.334    15.311 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.093    16.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    16.730 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.730    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.280 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.280    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.503 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/O[0]
                         net (fo=23, routed)          2.045    19.549    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_7
    SLICE_X85Y68         LUT3 (Prop_lut3_I0_O)        0.327    19.876 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_358/O
                         net (fo=4, routed)           1.222    21.098    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_358_n_0
    SLICE_X85Y68         LUT4 (Prop_lut4_I3_O)        0.326    21.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_362/O
                         net (fo=1, routed)           0.000    21.424    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_362_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.974 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_283/CO[3]
                         net (fo=1, routed)           0.000    21.974    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_283_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.287 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_215/O[3]
                         net (fo=3, routed)           1.687    23.973    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_215_n_4
    SLICE_X93Y72         LUT3 (Prop_lut3_I2_O)        0.306    24.279 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_278/O
                         net (fo=2, routed)           0.982    25.262    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_278_n_0
    SLICE_X95Y71         LUT5 (Prop_lut5_I4_O)        0.154    25.416 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_202/O
                         net (fo=2, routed)           0.638    26.054    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_202_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    26.653 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.653    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X92Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.770    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.887    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X92Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.202 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.052    28.254    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X90Y73         LUT4 (Prop_lut4_I1_O)        0.307    28.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.561    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X90Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.937 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.937    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.191 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.782    30.972    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y66        LUT6 (Prop_lut6_I3_O)        0.367    31.339 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.332    31.671    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X100Y66        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.438ns  (logic 14.784ns (45.576%)  route 17.654ns (54.424%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.721    -0.836    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X85Y61         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.380 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.987     0.608    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.459 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.461    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.979 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.358     8.337    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_105
    SLICE_X88Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.461 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.461    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.011 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     9.011    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.345 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_354/O[1]
                         net (fo=2, routed)           1.264    10.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_354_n_6
    SLICE_X91Y59         LUT3 (Prop_lut3_I1_O)        0.331    10.940 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.298    12.238    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X91Y59         LUT4 (Prop_lut4_I3_O)        0.326    12.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    12.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X91Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    13.114    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X91Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.228    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X91Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.342    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.456    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X91Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.570    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X91Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.684    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.997 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.980    14.977    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y64         LUT3 (Prop_lut3_I0_O)        0.334    15.311 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.093    16.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    16.730 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.730    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.280 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.280    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.503 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/O[0]
                         net (fo=23, routed)          2.045    19.549    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_7
    SLICE_X85Y68         LUT3 (Prop_lut3_I0_O)        0.327    19.876 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_358/O
                         net (fo=4, routed)           1.222    21.098    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_358_n_0
    SLICE_X85Y68         LUT4 (Prop_lut4_I3_O)        0.326    21.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_362/O
                         net (fo=1, routed)           0.000    21.424    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_362_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.974 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_283/CO[3]
                         net (fo=1, routed)           0.000    21.974    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_283_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.287 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_215/O[3]
                         net (fo=3, routed)           1.687    23.973    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_215_n_4
    SLICE_X93Y72         LUT3 (Prop_lut3_I2_O)        0.306    24.279 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_278/O
                         net (fo=2, routed)           0.982    25.262    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_278_n_0
    SLICE_X95Y71         LUT5 (Prop_lut5_I4_O)        0.154    25.416 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_202/O
                         net (fo=2, routed)           0.638    26.054    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_202_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    26.653 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.653    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X92Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.770    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.887    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X92Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.202 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.052    28.254    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X90Y73         LUT4 (Prop_lut4_I1_O)        0.307    28.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.561    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X90Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.937 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.937    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.191 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.572    30.763    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y71        LUT6 (Prop_lut6_I3_O)        0.367    31.130 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.473    31.603    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X100Y69        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.380ns  (logic 15.200ns (46.943%)  route 17.180ns (53.057%))
  Logic Levels:           35  (CARRY4=21 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.775    -0.782    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X105Y70        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.737     0.412    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     4.263 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.318    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.836 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.566     8.402    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_105
    SLICE_X98Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.059 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     9.059    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X98Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.176    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X98Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.293 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.293    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X98Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.616 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_276/O[1]
                         net (fo=2, routed)           1.351    10.968    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_276_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I1_O)        0.330    11.298 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           0.857    12.155    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X98Y73         LUT4 (Prop_lut4_I3_O)        0.328    12.483 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.126 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/O[3]
                         net (fo=2, routed)           0.963    14.089    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_4
    SLICE_X96Y72         LUT3 (Prop_lut3_I0_O)        0.331    14.420 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_94/O
                         net (fo=2, routed)           0.857    15.277    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_94_n_0
    SLICE_X96Y72         LUT4 (Prop_lut4_I3_O)        0.328    15.605 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_98/O
                         net (fo=1, routed)           0.000    15.605    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_98_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.138 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.138    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.255 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.255    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.372 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.009    16.381    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.498 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.498    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.615 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.732 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.732    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.951 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.952    18.902    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[9]_i_2_n_7
    SLICE_X101Y75        LUT3 (Prop_lut3_I0_O)        0.323    19.225 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           1.107    20.332    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X100Y80        LUT4 (Prop_lut4_I0_O)        0.326    20.658 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_402/O
                         net (fo=1, routed)           0.000    20.658    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_402_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.191    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.308 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.308    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X100Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.527 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.301    22.828    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X98Y85         LUT3 (Prop_lut3_I1_O)        0.295    23.123 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.053    24.176    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I4_O)        0.152    24.328 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.947    25.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y82         LUT6 (Prop_lut6_I0_O)        0.326    25.601 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.601    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.133 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.133    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/O[1]
                         net (fo=3, routed)           1.412    27.879    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_6
    SLICE_X97Y74         LUT4 (Prop_lut4_I2_O)        0.303    28.182 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_196/O
                         net (fo=1, routed)           0.000    28.182    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_196_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.714 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.009    28.723    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_90_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.837 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.837    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X97Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.951 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.951    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.222 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.250    30.472    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X92Y82         LUT6 (Prop_lut6_I4_O)        0.373    30.845 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.754    31.598    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X92Y86         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.415ns  (logic 14.784ns (45.609%)  route 17.631ns (54.391%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.721    -0.836    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X85Y61         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.380 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.987     0.608    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.459 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.461    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.979 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.358     8.337    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_105
    SLICE_X88Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.461 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.461    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.011 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     9.011    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.345 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_354/O[1]
                         net (fo=2, routed)           1.264    10.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_354_n_6
    SLICE_X91Y59         LUT3 (Prop_lut3_I1_O)        0.331    10.940 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.298    12.238    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X91Y59         LUT4 (Prop_lut4_I3_O)        0.326    12.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    12.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X91Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    13.114    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X91Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.228    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X91Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.342    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.456    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X91Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.570    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X91Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.684    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.997 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.980    14.977    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y64         LUT3 (Prop_lut3_I0_O)        0.334    15.311 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.093    16.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    16.730 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.730    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.280 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.280    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.503 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/O[0]
                         net (fo=23, routed)          2.045    19.549    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_7
    SLICE_X85Y68         LUT3 (Prop_lut3_I0_O)        0.327    19.876 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_358/O
                         net (fo=4, routed)           1.222    21.098    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_358_n_0
    SLICE_X85Y68         LUT4 (Prop_lut4_I3_O)        0.326    21.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_362/O
                         net (fo=1, routed)           0.000    21.424    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_362_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.974 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_283/CO[3]
                         net (fo=1, routed)           0.000    21.974    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_283_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.287 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_215/O[3]
                         net (fo=3, routed)           1.687    23.973    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_215_n_4
    SLICE_X93Y72         LUT3 (Prop_lut3_I2_O)        0.306    24.279 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_278/O
                         net (fo=2, routed)           0.982    25.262    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_278_n_0
    SLICE_X95Y71         LUT5 (Prop_lut5_I4_O)        0.154    25.416 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_202/O
                         net (fo=2, routed)           0.638    26.054    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_202_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    26.653 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.653    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X92Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.770    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.887    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X92Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.202 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.052    28.254    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X90Y73         LUT4 (Prop_lut4_I1_O)        0.307    28.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.561    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X90Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.937 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.937    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.191 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.691    30.881    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y66        LUT6 (Prop_lut6_I3_O)        0.367    31.248 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.331    31.579    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X100Y65        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.309ns  (logic 15.200ns (47.045%)  route 17.109ns (52.955%))
  Logic Levels:           35  (CARRY4=21 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.775    -0.782    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X105Y70        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.737     0.412    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     4.263 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.318    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.836 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.566     8.402    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_105
    SLICE_X98Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.059 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     9.059    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X98Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.176    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X98Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.293 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.293    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X98Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.616 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_276/O[1]
                         net (fo=2, routed)           1.351    10.968    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_276_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I1_O)        0.330    11.298 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           0.857    12.155    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X98Y73         LUT4 (Prop_lut4_I3_O)        0.328    12.483 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.126 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/O[3]
                         net (fo=2, routed)           0.963    14.089    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_4
    SLICE_X96Y72         LUT3 (Prop_lut3_I0_O)        0.331    14.420 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_94/O
                         net (fo=2, routed)           0.857    15.277    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_94_n_0
    SLICE_X96Y72         LUT4 (Prop_lut4_I3_O)        0.328    15.605 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_98/O
                         net (fo=1, routed)           0.000    15.605    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_98_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.138 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.138    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.255 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.255    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.372 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.009    16.381    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.498 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.498    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.615 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.732 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.732    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.951 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.952    18.902    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[9]_i_2_n_7
    SLICE_X101Y75        LUT3 (Prop_lut3_I0_O)        0.323    19.225 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           1.107    20.332    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X100Y80        LUT4 (Prop_lut4_I0_O)        0.326    20.658 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_402/O
                         net (fo=1, routed)           0.000    20.658    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_402_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.191    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.308 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.308    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X100Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.527 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.301    22.828    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X98Y85         LUT3 (Prop_lut3_I1_O)        0.295    23.123 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.053    24.176    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I4_O)        0.152    24.328 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.947    25.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y82         LUT6 (Prop_lut6_I0_O)        0.326    25.601 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.601    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.133 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.133    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/O[1]
                         net (fo=3, routed)           1.412    27.879    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_6
    SLICE_X97Y74         LUT4 (Prop_lut4_I2_O)        0.303    28.182 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_196/O
                         net (fo=1, routed)           0.000    28.182    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_196_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.714 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.009    28.723    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_90_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.837 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.837    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X97Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.951 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.951    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.222 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.006    30.228    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X92Y83         LUT6 (Prop_lut6_I3_O)        0.373    30.601 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.927    31.528    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X93Y86         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.326ns  (logic 14.784ns (45.734%)  route 17.542ns (54.266%))
  Logic Levels:           32  (CARRY4=19 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.721    -0.836    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X85Y61         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.380 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.987     0.608    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[12]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.459 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.461    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.979 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.358     8.337    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm1__0_n_105
    SLICE_X88Y62         LUT2 (Prop_lut2_I1_O)        0.124     8.461 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.461    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.011 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     9.011    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.345 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_354/O[1]
                         net (fo=2, routed)           1.264    10.609    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_354_n_6
    SLICE_X91Y59         LUT3 (Prop_lut3_I1_O)        0.331    10.940 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.298    12.238    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X91Y59         LUT4 (Prop_lut4_I3_O)        0.326    12.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    12.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X91Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    13.114    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X91Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.228    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X91Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.342    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.456    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X91Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.570    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X91Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.684    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.997 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_22/O[3]
                         net (fo=2, routed)           0.980    14.977    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_22_n_4
    SLICE_X95Y64         LUT3 (Prop_lut3_I0_O)        0.334    15.311 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_6/O
                         net (fo=2, routed)           1.093    16.404    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_6_n_0
    SLICE_X95Y64         LUT4 (Prop_lut4_I3_O)        0.326    16.730 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    16.730    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_10_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.280 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.280    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.503 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2/O[0]
                         net (fo=23, routed)          2.045    19.549    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_2_n_7
    SLICE_X85Y68         LUT3 (Prop_lut3_I0_O)        0.327    19.876 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_358/O
                         net (fo=4, routed)           1.222    21.098    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_358_n_0
    SLICE_X85Y68         LUT4 (Prop_lut4_I3_O)        0.326    21.424 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_362/O
                         net (fo=1, routed)           0.000    21.424    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_362_n_0
    SLICE_X85Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.974 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_283/CO[3]
                         net (fo=1, routed)           0.000    21.974    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_283_n_0
    SLICE_X85Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.287 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_215/O[3]
                         net (fo=3, routed)           1.687    23.973    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_215_n_4
    SLICE_X93Y72         LUT3 (Prop_lut3_I2_O)        0.306    24.279 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_278/O
                         net (fo=2, routed)           0.982    25.262    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_278_n_0
    SLICE_X95Y71         LUT5 (Prop_lut5_I4_O)        0.154    25.416 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_202/O
                         net (fo=2, routed)           0.638    26.054    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_202_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    26.653 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.653    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X92Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.770 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    26.770    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X92Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.887 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.887    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X92Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.202 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           1.052    28.254    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X90Y73         LUT4 (Prop_lut4_I1_O)        0.307    28.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    28.561    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X90Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.937 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.937    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X90Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    29.191 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.602    30.792    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y66        LUT6 (Prop_lut6_I3_O)        0.367    31.159 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.331    31.491    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X100Y65        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.241ns  (logic 15.200ns (47.145%)  route 17.041ns (52.855%))
  Logic Levels:           35  (CARRY4=21 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.775    -0.782    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X105Y70        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDCE (Prop_fdce_C_Q)         0.456    -0.326 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.737     0.412    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[3]
    DSP48_X4Y29          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     4.263 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.056     4.318    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.836 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.566     8.402    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_105
    SLICE_X98Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.526 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.526    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X98Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.059 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     9.059    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X98Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_354/CO[3]
                         net (fo=1, routed)           0.000     9.176    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_354_n_0
    SLICE_X98Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.293 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.293    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_320_n_0
    SLICE_X98Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.616 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_276/O[1]
                         net (fo=2, routed)           1.351    10.968    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_276_n_6
    SLICE_X98Y73         LUT3 (Prop_lut3_I1_O)        0.330    11.298 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           0.857    12.155    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X98Y73         LUT4 (Prop_lut4_I3_O)        0.328    12.483 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.483    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X98Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.126 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/O[3]
                         net (fo=2, routed)           0.963    14.089    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_4
    SLICE_X96Y72         LUT3 (Prop_lut3_I0_O)        0.331    14.420 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_94/O
                         net (fo=2, routed)           0.857    15.277    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_94_n_0
    SLICE_X96Y72         LUT4 (Prop_lut4_I3_O)        0.328    15.605 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_98/O
                         net (fo=1, routed)           0.000    15.605    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_98_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.138 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.138    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.255 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.255    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.372 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.009    16.381    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.498 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.498    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.615 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.732 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.732    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.951 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.952    18.902    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[9]_i_2_n_7
    SLICE_X101Y75        LUT3 (Prop_lut3_I0_O)        0.323    19.225 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_295/O
                         net (fo=4, routed)           1.107    20.332    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_295_n_0
    SLICE_X100Y80        LUT4 (Prop_lut4_I0_O)        0.326    20.658 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_402/O
                         net (fo=1, routed)           0.000    20.658    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_402_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    21.191    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.308 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.308    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X100Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.527 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_214/O[0]
                         net (fo=3, routed)           1.301    22.828    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_214_n_7
    SLICE_X98Y85         LUT3 (Prop_lut3_I1_O)        0.295    23.123 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_284/O
                         net (fo=2, routed)           1.053    24.176    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_284_n_0
    SLICE_X101Y81        LUT5 (Prop_lut5_I4_O)        0.152    24.328 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_205/O
                         net (fo=2, routed)           0.947    25.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_205_n_0
    SLICE_X97Y82         LUT6 (Prop_lut6_I0_O)        0.326    25.601 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_209/O
                         net (fo=1, routed)           0.000    25.601    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_209_n_0
    SLICE_X97Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.133 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.133    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X97Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/O[1]
                         net (fo=3, routed)           1.412    27.879    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_6
    SLICE_X97Y74         LUT4 (Prop_lut4_I2_O)        0.303    28.182 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_196/O
                         net (fo=1, routed)           0.000    28.182    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_196_n_0
    SLICE_X97Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.714 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_90/CO[3]
                         net (fo=1, routed)           0.009    28.723    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_90_n_0
    SLICE_X97Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.837 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.837    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_35_n_0
    SLICE_X97Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.951 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.951    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.222 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.251    30.473    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X92Y84         LUT6 (Prop_lut6_I3_O)        0.373    30.846 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.613    31.460    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X92Y86         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.802ns  (logic 0.367ns (45.775%)  route 0.435ns (54.225%))
  Logic Levels:           0  
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.532    -1.488    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X85Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.367    -1.121 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.435    -0.686    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X86Y74         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.039ns  (logic 0.385ns (37.053%)  route 0.654ns (62.947%))
  Logic Levels:           0  
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681    -1.339    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X108Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDCE (Prop_fdce_C_Q)         0.385    -0.954 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.654    -0.299    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm
    SLICE_X103Y85        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.226ns  (logic 0.467ns (38.089%)  route 0.759ns (61.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.532    -1.488    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X85Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.367    -1.121 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.759    -0.361    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X86Y69         LUT1 (Prop_lut1_I0_O)        0.100    -0.261 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.261    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg_i_1_n_0
    SLICE_X86Y69         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.078ns  (logic 0.418ns (38.786%)  route 0.660ns (61.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.681    -1.339    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X108Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDCE (Prop_fdce_C_Q)         0.418    -0.921 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.660    -0.261    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X107Y85        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.322ns  (logic 0.337ns (25.497%)  route 0.985ns (74.503%))
  Logic Levels:           0  
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.532    -1.488    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X85Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.337    -1.151 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.985    -0.166    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm
    SLICE_X84Y74         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.208ns (28.160%)  route 0.531ns (71.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.633    -0.491    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X108Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDCE (Prop_fdce_C_Q)         0.164    -0.327 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.531     0.204    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X104Y81        LUT1 (Prop_lut1_I0_O)        0.044     0.248 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.000     0.248    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reset_reg_i_1_n_0
    SLICE_X104Y81        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.747ns  (logic 0.467ns (26.727%)  route 1.280ns (73.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.532    -1.488    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X85Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.367    -1.121 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.280     0.160    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X101Y66        LUT6 (Prop_lut6_I0_O)        0.100     0.260 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.260    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X101Y66        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.186ns (20.487%)  route 0.722ns (79.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.572    -0.552    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X85Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.411 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.551     0.140    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X100Y70        LUT6 (Prop_lut6_I5_O)        0.045     0.185 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.170     0.356    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X100Y67        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.883ns  (logic 0.467ns (24.797%)  route 1.416ns (75.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.532    -1.488    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X85Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.367    -1.121 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.416     0.296    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X101Y66        LUT6 (Prop_lut6_I0_O)        0.100     0.396 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.396    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X101Y66        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.954ns  (logic 0.186ns (19.489%)  route 0.768ns (80.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.572    -0.552    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X85Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.411 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.658     0.247    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X100Y70        LUT6 (Prop_lut6_I5_O)        0.045     0.292 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.110     0.402    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X100Y69        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.829ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.351ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 fall edge)
                                                     40.000    40.000 f  
    Y9                                                0.000    40.000 f  ext_clk (IN)
                         net (fo=0)                   0.000    40.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501    40.501 f  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    37.777 f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    38.341    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.370 f  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    39.214    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.829ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.351ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.452    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.803    21.803    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    18.010 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    19.899    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    20.000 f  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    21.803    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.595    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        45.713ns  (logic 21.960ns (48.039%)  route 23.753ns (51.961%))
  Logic Levels:           45  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/G
    SLICE_X101Y69        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.150     1.884    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[8]
    SLICE_X102Y66        LUT1 (Prop_lut1_I0_O)        0.124     2.008 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12/O
                         net (fo=1, routed)           0.000     2.008    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_12_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.384 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.384    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X102Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.501 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.501    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2_n_0
    SLICE_X102Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.824 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.395    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[14]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.023     7.418 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[14]
                         net (fo=26, routed)          3.171    10.589    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_91
    SLICE_X85Y87         LUT3 (Prop_lut3_I2_O)        0.152    10.741 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92/O
                         net (fo=1, routed)           0.783    11.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_92_n_0
    SLICE_X84Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.232 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    12.232    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_40_n_0
    SLICE_X84Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.454 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35/O[0]
                         net (fo=3, routed)           1.157    13.611    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_35_n_7
    SLICE_X89Y88         LUT3 (Prop_lut3_I1_O)        0.299    13.910 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38/O
                         net (fo=2, routed)           0.808    14.718    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X89Y87         LUT5 (Prop_lut5_I0_O)        0.152    14.870 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15/O
                         net (fo=2, routed)           0.976    15.845    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I0_O)        0.332    16.177 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    16.177    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_19_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.690    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.013 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.141    18.155    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X81Y88         LUT3 (Prop_lut3_I0_O)        0.334    18.489 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.479    18.968    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    19.696 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.696    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.030 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.823    20.853    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_29_n_6
    SLICE_X82Y90         LUT4 (Prop_lut4_I1_O)        0.303    21.156 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.156    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_28_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.669 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.931    22.600    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X85Y90         LUT5 (Prop_lut5_I1_O)        0.150    22.750 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.977    23.727    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X87Y93         LUT5 (Prop_lut5_I4_O)        0.326    24.053 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[5]_INST_0/O
                         net (fo=1, routed)           1.010    25.063    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[5]
    SLICE_X86Y95         LUT3 (Prop_lut3_I0_O)        0.153    25.216 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[5]_INST_0/O
                         net (fo=1, routed)           0.780    25.996    blockdesign_i/position_paddles_0/U0/controller_value_l[5]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[5]_P[9])
                                                      3.863    29.859 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.198    31.057    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_96
    SLICE_X97Y95         LUT2 (Prop_lut2_I0_O)        0.124    31.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    31.181    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X97Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.731 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X97Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.845 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.845    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X97Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.959 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.959    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X97Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.181 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          1.668    33.849    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_7
    SLICE_X99Y96         LUT2 (Prop_lut2_I0_O)        0.299    34.148 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    34.148    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_127_n_0
    SLICE_X99Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.698 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    34.698    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_96_n_0
    SLICE_X99Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.937 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/O[2]
                         net (fo=2, routed)           0.794    35.731    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_5
    SLICE_X100Y97        LUT3 (Prop_lut3_I2_O)        0.331    36.062 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.822    36.885    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_54_n_0
    SLICE_X100Y97        LUT4 (Prop_lut4_I3_O)        0.331    37.216 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    37.216    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_58_n_0
    SLICE_X100Y97        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.592 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.592    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X100Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.709 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.709    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.032 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.961    38.993    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X96Y99         LUT4 (Prop_lut4_I1_O)        0.306    39.299 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    39.299    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.679 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.165    40.844    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X98Y97         LUT5 (Prop_lut5_I1_O)        0.124    40.968 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[0]_INST_0/O
                         net (fo=20, routed)          0.854    41.822    blockdesign_i/paint_paddle_l/U0/rect_pos_y[0]
    SLICE_X94Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    42.459 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.001    42.460    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry_n_0
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    42.783 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0/O[1]
                         net (fo=1, routed)           0.949    43.732    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__0_n_6
    SLICE_X97Y102        LUT2 (Prop_lut2_I1_O)        0.306    44.038 r  blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_3/O
                         net (fo=1, routed)           0.000    44.038    blockdesign_i/paint_paddle_l/U0/__21_carry__0_i_3_n_0
    SLICE_X97Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.588 r  blockdesign_i/paint_paddle_l/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.588    blockdesign_i/paint_paddle_l/U0/__21_carry__0_n_0
    SLICE_X97Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.816 f  blockdesign_i/paint_paddle_l/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.583    45.400    blockdesign_i/paint_paddle_l/U0/__21_carry__1_n_1
    SLICE_X99Y103        LUT5 (Prop_lut5_I3_O)        0.313    45.713 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    45.713    blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X99Y103        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.785     1.785    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X99Y103        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        45.218ns  (logic 21.778ns (48.162%)  route 23.440ns (51.838%))
  Logic Levels:           46  (CARRY4=25 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y84         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]/G
    SLICE_X92Y84         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]/Q
                         net (fo=2, routed)           0.808     1.604    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[1]
    SLICE_X93Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.260 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.260    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X93Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.374 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.374    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X93Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.687 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/O[3]
                         net (fo=1, routed)           0.568     3.255    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[12]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_A[12]_P[11])
                                                      4.023     7.278 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[11]
                         net (fo=26, routed)          2.497     9.775    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_94
    SLICE_X103Y88        LUT3 (Prop_lut3_I0_O)        0.152     9.927 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_74/O
                         net (fo=1, routed)           0.502    10.428    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_74_n_0
    SLICE_X100Y89        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    11.040 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.040    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_38_n_0
    SLICE_X100Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.259 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_22/O[0]
                         net (fo=3, routed)           0.833    12.093    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_22_n_7
    SLICE_X99Y89         LUT3 (Prop_lut3_I2_O)        0.295    12.388 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_37/O
                         net (fo=2, routed)           0.887    13.275    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_37_n_0
    SLICE_X99Y89         LUT5 (Prop_lut5_I0_O)        0.153    13.428 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_13/O
                         net (fo=2, routed)           1.063    14.491    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_13_n_0
    SLICE_X101Y89        LUT6 (Prop_lut6_I0_O)        0.327    14.818 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    14.818    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_17_n_0
    SLICE_X101Y89        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.216 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.216    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_2_n_0
    SLICE_X101Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.330 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.330    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_1_n_0
    SLICE_X101Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.444 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.444    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_0
    SLICE_X101Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.666 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4/O[0]
                         net (fo=12, routed)          1.613    17.278    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4_n_7
    SLICE_X94Y89         LUT3 (Prop_lut3_I1_O)        0.321    17.599 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.532    18.131    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112_n_0
    SLICE_X97Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    18.861 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    18.861    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X97Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.174 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.108    20.282    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_4
    SLICE_X95Y93         LUT4 (Prop_lut4_I2_O)        0.306    20.588 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    20.588    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_27_n_0
    SLICE_X95Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.138 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.134    22.272    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X93Y93         LUT5 (Prop_lut5_I1_O)        0.152    22.424 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           0.646    23.069    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X93Y94         LUT5 (Prop_lut5_I4_O)        0.326    23.395 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0/O
                         net (fo=1, routed)           0.805    24.200    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[8]
    SLICE_X90Y94         LUT3 (Prop_lut3_I0_O)        0.153    24.353 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0/O
                         net (fo=1, routed)           0.825    25.178    blockdesign_i/position_paddles_0/U0/controller_value_r[8]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_B[8]_P[9])
                                                      3.863    29.041 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[9]
                         net (fo=6, routed)           1.292    30.334    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_96
    SLICE_X92Y95         LUT2 (Prop_lut2_I0_O)        0.124    30.458 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    30.458    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_14_n_0
    SLICE_X92Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.991 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    30.991    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X92Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.108 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.108    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X92Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.225 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.225    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.464 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1/O[2]
                         net (fo=11, routed)          1.821    33.285    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_5
    SLICE_X90Y102        LUT2 (Prop_lut2_I1_O)        0.301    33.586 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_104/O
                         net (fo=1, routed)           0.000    33.586    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_104_n_0
    SLICE_X90Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.099 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_63/CO[3]
                         net (fo=1, routed)           0.000    34.099    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_63_n_0
    SLICE_X90Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.318 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_40/O[0]
                         net (fo=2, routed)           1.115    35.432    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_40_n_7
    SLICE_X90Y99         LUT3 (Prop_lut3_I0_O)        0.324    35.756 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_32/O
                         net (fo=2, routed)           0.822    36.579    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_32_n_0
    SLICE_X90Y99         LUT4 (Prop_lut4_I3_O)        0.331    36.910 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_36/O
                         net (fo=1, routed)           0.000    36.910    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_36_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.286 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.001    37.286    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.609 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           0.967    38.576    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_6
    SLICE_X93Y102        LUT4 (Prop_lut4_I2_O)        0.306    38.882 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    38.882    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.432 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.028    40.460    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X92Y102        LUT5 (Prop_lut5_I1_O)        0.124    40.584 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[3]_INST_0/O
                         net (fo=20, routed)          0.969    41.554    blockdesign_i/paint_paddle_r/U0/rect_pos_y[3]
    SLICE_X95Y101        LUT1 (Prop_lut1_I0_O)        0.124    41.678 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry_i_1/O
                         net (fo=1, routed)           0.000    41.678    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry_i_1_n_0
    SLICE_X95Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.079 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000    42.079    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry_n_0
    SLICE_X95Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.392 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0/O[3]
                         net (fo=1, routed)           1.149    43.541    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0_n_4
    SLICE_X96Y104        LUT2 (Prop_lut2_I1_O)        0.306    43.847 r  blockdesign_i/paint_paddle_r/U0/__21_carry__0_i_1/O
                         net (fo=1, routed)           0.000    43.847    blockdesign_i/paint_paddle_r/U0/__21_carry__0_i_1_n_0
    SLICE_X96Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.223 r  blockdesign_i/paint_paddle_r/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.223    blockdesign_i/paint_paddle_r/U0/__21_carry__0_n_0
    SLICE_X96Y105        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    44.452 f  blockdesign_i/paint_paddle_r/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.457    44.908    blockdesign_i/paint_paddle_r/U0/__21_carry__1_n_1
    SLICE_X99Y103        LUT5 (Prop_lut5_I3_O)        0.310    45.218 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    45.218    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X99Y103        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.785     1.785    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X99Y103        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.809ns  (logic 4.869ns (30.799%)  route 10.940ns (69.201%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LDCE=1 LUT1=1 LUT2=3 LUT3=1 LUT4=1)
  Clock Path Skew:        1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=15, routed)          2.626     4.174    blockdesign_i/util_vector_logic_2/Op1[0]
    SLICE_X98Y113        LUT2 (Prop_lut2_I0_O)        0.124     4.298 r  blockdesign_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=58, routed)          2.879     7.178    blockdesign_i/position_ball_0/U0/reset
    SLICE_X89Y103        LUT2 (Prop_lut2_I0_O)        0.124     7.302 r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.647     7.948    blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC_i_2_n_0
    SLICE_X88Y103        LDCE (SetClr_ldce_CLR_Q)     0.885     8.833 f  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC/Q
                         net (fo=3, routed)           0.829     9.662    blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC_n_0
    SLICE_X89Y102        LUT3 (Prop_lut3_I1_O)        0.124     9.786 f  blockdesign_i/position_ball_0/U0/ball_pox_y[3]_INST_0/O
                         net (fo=60, routed)          2.422    12.208    blockdesign_i/paint_ball/U0/rect_pos_y[3]
    SLICE_X94Y106        LUT1 (Prop_lut1_I0_O)        0.124    12.332 r  blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry_i_1/O
                         net (fo=1, routed)           0.000    12.332    blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry_i_1_n_0
    SLICE_X94Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.708 r  blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000    12.708    blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry_n_0
    SLICE_X94Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.023 r  blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry__0/O[3]
                         net (fo=1, routed)           0.864    13.886    blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry__0_n_4
    SLICE_X95Y107        LUT2 (Prop_lut2_I1_O)        0.307    14.193 r  blockdesign_i/paint_ball/U0/__21_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.193    blockdesign_i/paint_ball/U0/__21_carry__0_i_1_n_0
    SLICE_X95Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.594 r  blockdesign_i/paint_ball/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.594    blockdesign_i/paint_ball/U0/__21_carry__0_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.822 f  blockdesign_i/paint_ball/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.674    15.496    blockdesign_i/paint_ball/U0/__21_carry__1_n_1
    SLICE_X98Y108        LUT4 (Prop_lut4_I2_O)        0.313    15.809 r  blockdesign_i/paint_ball/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    15.809    blockdesign_i/paint_ball/U0/pxl_value_o_i_1_n_0
    SLICE_X98Y108        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.784     1.784    blockdesign_i/paint_ball/U0/clk
    SLICE_X98Y108        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.479ns (44.293%)  route 0.602ns (55.707%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[3]_C/C
    SLICE_X102Y109       FDCE (Prop_fdce_C_Q)         0.164     0.164 f  blockdesign_i/position_ball_0/U0/x_pos_reg[3]_C/Q
                         net (fo=14, routed)          0.390     0.554    blockdesign_i/paint_ball/U0/rect_pos_x[3]
    SLICE_X102Y107       LUT4 (Prop_lut4_I2_O)        0.043     0.597 r  blockdesign_i/paint_ball/U0/pxl_value_o3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.597    blockdesign_i/paint_ball/U0/pxl_value_o3_carry_i_3_n_0
    SLICE_X102Y107       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.708 r  blockdesign_i/paint_ball/U0/pxl_value_o3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.708    blockdesign_i/paint_ball/U0/pxl_value_o3_carry_n_0
    SLICE_X102Y108       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.753 r  blockdesign_i/paint_ball/U0/pxl_value_o3_carry__0/CO[1]
                         net (fo=1, routed)           0.212     0.965    blockdesign_i/paint_ball/U0/pxl_value_o3_carry__0_n_2
    SLICE_X98Y108        LUT4 (Prop_lut4_I3_O)        0.116     1.081 r  blockdesign_i/paint_ball/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.081    blockdesign_i/paint_ball/U0/pxl_value_o_i_1_n_0
    SLICE_X98Y108        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.965     0.965    blockdesign_i/paint_ball/U0/clk
    SLICE_X98Y108        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_buttons_0/U0/current_value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.712ns  (logic 1.119ns (41.255%)  route 1.593ns (58.745%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE                         0.000     0.000 r  blockdesign_i/controllers/controller_buttons_0/U0/current_value_reg[2]/C
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/controllers/controller_buttons_0/U0/current_value_reg[2]/Q
                         net (fo=6, routed)           0.182     0.323    blockdesign_i/controllers/controller_interconn_0/U0/value_l_1[2]
    SLICE_X86Y95         LUT3 (Prop_lut3_I1_O)        0.045     0.368 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[2]_INST_0/O
                         net (fo=1, routed)           0.338     0.707    blockdesign_i/position_paddles_0/U0/controller_value_l[2]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_B[2]_P[19])
                                                      0.571     1.278 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.310     1.588    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_86
    SLICE_X95Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.633 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[2]_INST_0/O
                         net (fo=20, routed)          0.478     2.111    blockdesign_i/paint_paddle_l/U0/rect_pos_y[2]
    SLICE_X94Y102        LUT4 (Prop_lut4_I1_O)        0.045     2.156 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.156    blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry_i_3_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     2.267 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.267    blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry_n_0
    SLICE_X94Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.312 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.284     2.596    blockdesign_i/paint_paddle_l/U0/pxl_value_o2_carry__0_n_2
    SLICE_X99Y103        LUT5 (Prop_lut5_I2_O)        0.116     2.712 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.712    blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X99Y103        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.966     0.966    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X99Y103        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_buttons_1/U0/current_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.743ns  (logic 1.055ns (38.458%)  route 1.688ns (61.542%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 FDRE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDRE                         0.000     0.000 r  blockdesign_i/controllers/controller_buttons_1/U0/current_value_reg[5]/C
    SLICE_X91Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/controllers/controller_buttons_1/U0/current_value_reg[5]/Q
                         net (fo=6, routed)           0.248     0.389    blockdesign_i/controllers/controller_interconn_0/U0/value_r_1[5]
    SLICE_X94Y94         LUT3 (Prop_lut3_I1_O)        0.045     0.434 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[5]_INST_0/O
                         net (fo=1, routed)           0.274     0.708    blockdesign_i/position_paddles_0/U0/controller_value_r[5]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_B[5]_P[19])
                                                      0.571     1.279 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[19]
                         net (fo=15, routed)          0.560     1.839    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_86
    SLICE_X92Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.884 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0/O
                         net (fo=15, routed)          0.341     2.225    blockdesign_i/paint_paddle_r/U0/rect_pos_y[10]
    SLICE_X95Y105        LUT2 (Prop_lut2_I1_O)        0.043     2.268 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.268    blockdesign_i/paint_paddle_r/U0/pxl_value_o2_carry__0_i_1_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.364 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.265     2.629    blockdesign_i/paint_paddle_r/U0/pxl_value_o2_carry__0_n_2
    SLICE_X99Y103        LUT5 (Prop_lut5_I2_O)        0.114     2.743 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.743    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X99Y103        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.966     0.966    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X99Y103        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Max Delay           312 Endpoints
Min Delay           312 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.463ns  (logic 1.692ns (19.997%)  route 6.770ns (80.003%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          4.981     6.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.150     6.673 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.790     8.463    blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value0
    SLICE_X86Y76         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.534    -1.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X86Y76         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[6]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.463ns  (logic 1.692ns (19.997%)  route 6.770ns (80.003%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          4.981     6.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.150     6.673 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.790     8.463    blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value0
    SLICE_X86Y76         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.534    -1.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X86Y76         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[7]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.463ns  (logic 1.692ns (19.997%)  route 6.770ns (80.003%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          4.981     6.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.150     6.673 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.790     8.463    blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value0
    SLICE_X86Y76         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.534    -1.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X86Y76         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[8]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.463ns  (logic 1.692ns (19.997%)  route 6.770ns (80.003%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          4.981     6.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.150     6.673 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.790     8.463    blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value0
    SLICE_X86Y76         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.534    -1.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X86Y76         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[9]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.341ns  (logic 1.692ns (20.288%)  route 6.649ns (79.712%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          4.981     6.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.150     6.673 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.668     8.341    blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value0
    SLICE_X82Y79         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.538    -1.482    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X82Y79         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value_reg[16]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.341ns  (logic 1.692ns (20.288%)  route 6.649ns (79.712%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          4.981     6.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.150     6.673 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.668     8.341    blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value0
    SLICE_X82Y79         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.538    -1.482    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X82Y79         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value_reg[17]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.304ns  (logic 1.692ns (20.378%)  route 6.612ns (79.622%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          4.981     6.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.150     6.673 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.631     8.304    blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value0
    SLICE_X84Y77         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.535    -1.485    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X84Y77         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[10]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.304ns  (logic 1.692ns (20.378%)  route 6.612ns (79.622%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          4.981     6.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.150     6.673 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.631     8.304    blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value0
    SLICE_X84Y77         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.535    -1.485    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X84Y77         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[11]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.304ns  (logic 1.692ns (20.378%)  route 6.612ns (79.622%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          4.981     6.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.150     6.673 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.631     8.304    blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value0
    SLICE_X84Y77         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.535    -1.485    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X84Y77         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[12]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.304ns  (logic 1.692ns (20.378%)  route 6.612ns (79.622%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          4.981     6.523    blockdesign_i/controllers/controller_ultrasonic_0/U0/enable
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.150     6.673 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.631     8.304    blockdesign_i/controllers/controller_ultrasonic_0/U0/timer_value0
    SLICE_X84Y77         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.535    -1.485    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X84Y77         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y74         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
    SLICE_X84Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.086     0.244    blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next
    SLICE_X85Y74         LUT5 (Prop_lut5_I1_O)        0.045     0.289 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    blockdesign_i/controllers/controller_ultrasonic_0/U0/next_state[0]
    SLICE_X85Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.838    -0.792    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X85Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.206ns (70.625%)  route 0.086ns (29.375%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y74         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
    SLICE_X84Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.086     0.244    blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next
    SLICE_X85Y74         LUT5 (Prop_lut5_I0_O)        0.048     0.292 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.292    blockdesign_i/controllers/controller_ultrasonic_0/U0/next_state[1]
    SLICE_X85Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.838    -0.792    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X85Y74         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.261ns (58.583%)  route 0.185ns (41.417%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
    SLICE_X107Y85        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.185     0.401    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable__0
    SLICE_X106Y85        LUT4 (Prop_lut4_I2_O)        0.045     0.446 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.446    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[2]_i_1_n_0
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.902    -0.728    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[2]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.261ns (58.583%)  route 0.185ns (41.417%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
    SLICE_X107Y85        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.185     0.401    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable__0
    SLICE_X106Y85        LUT4 (Prop_lut4_I2_O)        0.045     0.446 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.446    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[3]_i_1_n_0
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.902    -0.728    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[3]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.261ns (57.395%)  route 0.194ns (42.605%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
    SLICE_X107Y85        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.194     0.410    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable__0
    SLICE_X106Y85        LUT4 (Prop_lut4_I2_O)        0.045     0.455 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.455    blockdesign_i/controllers/controller_ultrasonic_1/U0/p_1_in[0]
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.902    -0.728    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.262ns (57.488%)  route 0.194ns (42.512%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
    SLICE_X107Y85        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.194     0.410    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable__0
    SLICE_X106Y85        LUT4 (Prop_lut4_I2_O)        0.046     0.456 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.456    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[1]_i_1_n_0
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.902    -0.728    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.261ns (54.552%)  route 0.217ns (45.448%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
    SLICE_X107Y85        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.217     0.433    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable__0
    SLICE_X106Y86        LUT4 (Prop_lut4_I2_O)        0.045     0.478 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[8]_i_1/O
                         net (fo=1, routed)           0.000     0.478    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[8]_i_1_n_0
    SLICE_X106Y86        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.902    -0.728    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y86        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[8]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.261ns (54.456%)  route 0.218ns (45.544%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
    SLICE_X107Y85        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.218     0.434    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable__0
    SLICE_X106Y85        LUT4 (Prop_lut4_I2_O)        0.045     0.479 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.479    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[4]_i_1_n_0
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.902    -0.728    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[4]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.265ns (54.929%)  route 0.217ns (45.071%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
    SLICE_X107Y85        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.217     0.433    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable__0
    SLICE_X106Y86        LUT4 (Prop_lut4_I2_O)        0.049     0.482 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[9]_i_1/O
                         net (fo=1, routed)           0.000     0.482    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[9]_i_1_n_0
    SLICE_X106Y86        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.902    -0.728    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y86        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[9]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.267ns (55.019%)  route 0.218ns (44.981%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/G
    SLICE_X107Y85        LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.218     0.434    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable__0
    SLICE_X106Y85        LUT4 (Prop_lut4_I2_O)        0.051     0.485 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.485    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value[5]_i_1_n_0
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.902    -0.728    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X106Y85        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[5]/C





