(pcb "O:\ZX81 Composite\ZX81 Composite.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.4)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  88900 -64770  54610 -64770  54610 -41910  88900 -41910
            88900 -64770)
    )
    (plane GND (polygon B.Cu 0  54610 -41910  88900 -41910  88900 -64770  54610 -64770
            54610 -41910))
    (plane +5V (polygon F.Cu 0  54610 -41910  88900 -41910  88900 -64770  54610 -64770
            54610 -41910))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Diodes_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D1 78740 -57150 front 0 (PN 1N4148))
    )
    (component "Diodes_THT:D_DO-35_SOD27_P7.62mm_Horizontal::1"
      (place D2 78740 -60960 front 0 (PN 1N4148))
    )
    (component Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm
      (place J1 58420 -58420 front 0 (PN "+5 Volt"))
      (place J2 58420 -52070 front 0 (PN "Video IN"))
    )
    (component Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm::1
      (place J3 66040 -45720 front 0 (PN "Video Out"))
    )
    (component "TO_SOT_Packages_THT:TO-92_Inline_Wide"
      (place Q1 67310 -57150 front 90 (PN BC547))
    )
    (component Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal
      (place R1 73660 -45720 front 0 (PN 100R))
    )
    (component Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal::1
      (place R2 73660 -50800 front 0 (PN 33R))
    )
  )
  (library
    (image "Diodes_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 50  8700 1350  -1050 1350))
      (outline (path signal 50  8700 -1350  8700 1350))
      (outline (path signal 50  -1050 -1350  8700 -1350))
      (outline (path signal 50  -1050 1350  -1050 -1350))
      (outline (path signal 120  2410 1060  2410 -1060))
      (outline (path signal 120  6640 0  5870 0))
      (outline (path signal 120  980 0  1750 0))
      (outline (path signal 120  5870 1060  1750 1060))
      (outline (path signal 120  5870 -1060  5870 1060))
      (outline (path signal 120  1750 -1060  5870 -1060))
      (outline (path signal 120  1750 1060  1750 -1060))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Diodes_THT:D_DO-35_SOD27_P7.62mm_Horizontal::1"
      (outline (path signal 100  1810 1000  1810 -1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 120  1750 1060  1750 -1060))
      (outline (path signal 120  1750 -1060  5870 -1060))
      (outline (path signal 120  5870 -1060  5870 1060))
      (outline (path signal 120  5870 1060  1750 1060))
      (outline (path signal 120  980 0  1750 0))
      (outline (path signal 120  6640 0  5870 0))
      (outline (path signal 120  2410 1060  2410 -1060))
      (outline (path signal 50  -1050 1350  -1050 -1350))
      (outline (path signal 50  -1050 -1350  8700 -1350))
      (outline (path signal 50  8700 -1350  8700 1350))
      (outline (path signal 50  8700 1350  -1050 1350))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "TO_SOT_Packages_THT:TO-92_Inline_Wide"
      (outline (path signal 50  6090 -2010  -1010 -2010))
      (outline (path signal 50  6090 -2010  6090 2730))
      (outline (path signal 50  -1010 2730  -1010 -2010))
      (outline (path signal 50  -1010 2730  6090 2730))
      (outline (path signal 100  800 -1750  4300 -1750))
      (outline (path signal 120  740 -1850  4340 -1850))
      (pin Rect[A]Pad_1520x1520_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_1520_um (rotate 90) 3 5080 0)
      (pin Round[A]Pad_1520_um (rotate 90) 2 2540 0)
    )
    (image Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal
      (outline (path signal 50  13750 1950  -1050 1950))
      (outline (path signal 50  13750 -1950  13750 1950))
      (outline (path signal 50  -1050 -1950  13750 -1950))
      (outline (path signal 50  -1050 1950  -1050 -1950))
      (outline (path signal 120  11720 0  10910 0))
      (outline (path signal 120  980 0  1790 0))
      (outline (path signal 120  10910 1660  1790 1660))
      (outline (path signal 120  10910 -1660  10910 1660))
      (outline (path signal 120  1790 -1660  10910 -1660))
      (outline (path signal 120  1790 1660  1790 -1660))
      (outline (path signal 100  12700 0  10850 0))
      (outline (path signal 100  0 0  1850 0))
      (outline (path signal 100  10850 1600  1850 1600))
      (outline (path signal 100  10850 -1600  10850 1600))
      (outline (path signal 100  1850 -1600  10850 -1600))
      (outline (path signal 100  1850 1600  1850 -1600))
      (pin Oval[A]Pad_1600x1600_um 2 12700 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistors_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P12.70mm_Horizontal::1
      (outline (path signal 100  1850 1600  1850 -1600))
      (outline (path signal 100  1850 -1600  10850 -1600))
      (outline (path signal 100  10850 -1600  10850 1600))
      (outline (path signal 100  10850 1600  1850 1600))
      (outline (path signal 100  0 0  1850 0))
      (outline (path signal 100  12700 0  10850 0))
      (outline (path signal 120  1790 1660  1790 -1660))
      (outline (path signal 120  1790 -1660  10910 -1660))
      (outline (path signal 120  10910 -1660  10910 1660))
      (outline (path signal 120  10910 1660  1790 1660))
      (outline (path signal 120  980 0  1790 0))
      (outline (path signal 120  11720 0  10910 0))
      (outline (path signal 50  -1050 1950  -1050 -1950))
      (outline (path signal 50  -1050 -1950  13750 -1950))
      (outline (path signal 50  13750 -1950  13750 1950))
      (outline (path signal 50  13750 1950  -1050 1950))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 12700 0)
    )
    (padstack Round[A]Pad_1520_um
      (shape (circle F.Cu 1520))
      (shape (circle B.Cu 1520))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1520x1520_um
      (shape (rect F.Cu -760 -760 760 760))
      (shape (rect B.Cu -760 -760 760 760))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(D1-Pad2)"
      (pins D1-2 R2-1)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 D2-2)
    )
    (net "Net-(D2-Pad1)"
      (pins D2-1 J3-1)
    )
    (net +5V
      (pins J1-1 Q1-1)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1 Q1-2)
    )
    (net "Net-(Q1-Pad3)"
      (pins Q1-3 R1-1 R2-2)
    )
    (net GND
      (pins R1-2)
    )
    (class kicad_default "" +5V GND "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad1)"
      "Net-(J2-Pad1)" "Net-(Q1-Pad3)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
