# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../esercizi.srcs/sources_1/new/FA.vhd" \
"../../../../esercizi.srcs/sim_1/new/MySim.vhd" \

# Do not sort compile order
nosort
