INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
