

================================================================
== Synthesis Summary Report of 'hbm_kernel'
================================================================
+ General Information: 
    * Date:           Tue May 23 21:28:31 2023
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        hbm_kernel
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+-------------+------------+---------+
    |                      Modules                      |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |    |             |            |         |
    |                      & Loops                      |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|      FF     |     LUT    |   URAM  |
    +---------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+-------------+------------+---------+
    |+ hbm_kernel                                       |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|  17648 (~0%)|  16938 (1%)|  8 (~0%)|
    | + random_read_write                               |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|   3783 (~0%)|  2048 (~0%)|        -|
    |  o rand_readwrite_loop                            |       -|   2.43|        -|       -|       108|        1|     -|       yes|     -|   -|            -|           -|        -|
    | + random_write                                    |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|   3225 (~0%)|  1984 (~0%)|        -|
    |  o rand_write_loop                                |       -|   2.43|        -|       -|       106|        1|     -|       yes|     -|   -|            -|           -|        -|
    | + random_read                                     |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|   3185 (~0%)|  1951 (~0%)|        -|
    |  o rand_read_loop                                 |       -|   2.43|        -|       -|       108|        1|     -|       yes|     -|   -|            -|           -|        -|
    | + seq_write_burst                                 |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|    682 (~0%)|   627 (~0%)|        -|
    |  + seq_write_burst_Pipeline_seq_write_burst_loop  |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|    550 (~0%)|   108 (~0%)|        -|
    |   o seq_write_burst_loop                          |       -|   2.43|        -|       -|         3|        1|     -|       yes|     -|   -|            -|           -|        -|
    | + seq_write                                       |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|    618 (~0%)|   457 (~0%)|        -|
    |  o seq_write_loop                                 |       -|   2.43|        -|       -|         3|        -|     -|        no|     -|   -|            -|           -|        -|
    | + seq_read_burst                                  |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|    681 (~0%)|   591 (~0%)|        -|
    |  + seq_read_burst_Pipeline_seq_read_burst_loop    |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|    548 (~0%)|    88 (~0%)|        -|
    |   o seq_read_burst_loop                           |       -|   2.43|        -|       -|         3|        1|     -|       yes|     -|   -|            -|           -|        -|
    | + seq_read                                        |  Timing|  -0.00|        -|       -|         -|        -|     -|        no|     -|   -|    608 (~0%)|   436 (~0%)|        -|
    |  o seq_read_loop                                  |       -|   2.43|        -|       -|         3|        -|     -|        no|     -|   -|            -|           -|        -|
    +---------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+-------------+------------+---------+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | maxi_1   | 0x10   | 32    | W      | Data signal of maxi              |                                                                                    |
| s_axi_control | maxi_2   | 0x14   | 32    | W      | Data signal of maxi              |                                                                                    |
| s_axi_control | size     | 0x1c   | 32    | W      | Data signal of size              |                                                                                    |
| s_axi_control | pattern  | 0x24   | 32    | W      | Data signal of pattern           |                                                                                    |
| s_axi_control | range_r  | 0x2c   | 32    | W      | Data signal of range_r           |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| maxi     | inout     | mem_word_t*  |
| size     | in        | unsigned int |
| pattern  | in        | int          |
| range    | in        | unsigned int |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| maxi     | m_axi_gmem    | interface |          |                                   |
| maxi     | s_axi_control | register  | offset   | name=maxi_1 offset=0x10 range=32  |
| maxi     | s_axi_control | register  | offset   | name=maxi_2 offset=0x14 range=32  |
| size     | s_axi_control | register  |          | name=size offset=0x1c range=32    |
| pattern  | s_axi_control | register  |          | name=pattern offset=0x24 range=32 |
| range    | s_axi_control | interface |          |                                   |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+----------------------+-----------+----------+-------+-------------------------------------------------------------------------------------+
| HW Interface | Loop                 | Direction | Length   | Width | Location                                                                            |
+--------------+----------------------+-----------+----------+-------+-------------------------------------------------------------------------------------+
| m_axi_gmem   | seq_read_loop        | read      | variable | 512   | /work/shared/users/phd/yd383/check_vitis/ubmark_hbm/hbm_kernel/hbm_kernel.cpp:10:17 |
| m_axi_gmem   | seq_read_burst_loop  | read      | variable | 512   | /work/shared/users/phd/yd383/check_vitis/ubmark_hbm/hbm_kernel/hbm_kernel.cpp:22:23 |
| m_axi_gmem   | seq_write_loop       | write     | variable | 512   | /work/shared/users/phd/yd383/check_vitis/ubmark_hbm/hbm_kernel/hbm_kernel.cpp:34:18 |
| m_axi_gmem   | seq_write_burst_loop | write     | variable | 512   | /work/shared/users/phd/yd383/check_vitis/ubmark_hbm/hbm_kernel/hbm_kernel.cpp:46:24 |
+--------------+----------------------+-----------+----------+-------+-------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+----------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
| HW Interface | Variable | Loop                 | Problem                                                                                                  | Resolution | Location                                                                             |
+--------------+----------+----------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
| m_axi_gmem   | maxi     | rand_read_loop       | Could not analyze pattern                                                                                | 214-229    | /work/shared/users/phd/yd383/check_vitis/ubmark_hbm/hbm_kernel/hbm_kernel.cpp:83:21  |
| m_axi_gmem   | maxi     | rand_write_loop      | Could not analyze pattern                                                                                | 214-229    | /work/shared/users/phd/yd383/check_vitis/ubmark_hbm/hbm_kernel/hbm_kernel.cpp:97:22  |
| m_axi_gmem   | maxi     | rand_readwrite_loop  | Access load is in the conditional branch                                                                 | 214-232    | /work/shared/users/phd/yd383/check_vitis/ubmark_hbm/hbm_kernel/hbm_kernel.cpp:111:26 |
| m_axi_gmem   | maxi     | rand_readwrite_loop  | Access store is in the conditional branch                                                                | 214-232    | /work/shared/users/phd/yd383/check_vitis/ubmark_hbm/hbm_kernel/hbm_kernel.cpp:111:26 |
| m_axi_gmem   | maxi     | seq_read_loop        | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 | 214-353    | /work/shared/users/phd/yd383/check_vitis/ubmark_hbm/hbm_kernel/hbm_kernel.cpp:10:17  |
| m_axi_gmem   | maxi     | seq_read_burst_loop  | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 | 214-353    | /work/shared/users/phd/yd383/check_vitis/ubmark_hbm/hbm_kernel/hbm_kernel.cpp:22:23  |
| m_axi_gmem   | maxi     | seq_write_loop       | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 | 214-353    | /work/shared/users/phd/yd383/check_vitis/ubmark_hbm/hbm_kernel/hbm_kernel.cpp:34:18  |
| m_axi_gmem   | maxi     | seq_write_burst_loop | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 | 214-353    | /work/shared/users/phd/yd383/check_vitis/ubmark_hbm/hbm_kernel/hbm_kernel.cpp:46:24  |
+--------------+----------+----------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                                              | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+---------------------------------------------------+-----+--------+-----------+-----+--------+---------+
| + hbm_kernel                                      | 0   |        |           |     |        |         |
|  + random_read_write                              | 0   |        |           |     |        |         |
|    add_ln111_fu_172_p2                            | -   |        | add_ln111 | add | fabric | 0       |
|    add_ln117_fu_313_p2                            | -   |        | add_ln117 | add | fabric | 0       |
|  + random_write                                   | 0   |        |           |     |        |         |
|    add_ln97_fu_155_p2                             | -   |        | add_ln97  | add | fabric | 0       |
|    add_ln99_fu_259_p2                             | -   |        | add_ln99  | add | fabric | 0       |
|  + random_read                                    | 0   |        |           |     |        |         |
|    add_ln83_fu_161_p2                             | -   |        | add_ln83  | add | fabric | 0       |
|    add_ln85_fu_261_p2                             | -   |        | add_ln85  | add | fabric | 0       |
|  + seq_write_burst                                | 0   |        |           |     |        |         |
|   + seq_write_burst_Pipeline_seq_write_burst_loop | 0   |        |           |     |        |         |
|     add_ln46_fu_107_p2                            | -   |        | add_ln46  | add | fabric | 0       |
|  + seq_write                                      | 0   |        |           |     |        |         |
|    add_ln34_fu_149_p2                             | -   |        | add_ln34  | add | fabric | 0       |
|  + seq_read_burst                                 | 0   |        |           |     |        |         |
|   + seq_read_burst_Pipeline_seq_read_burst_loop   | 0   |        |           |     |        |         |
|     add_ln22_fu_116_p2                            | -   |        | add_ln22  | add | fabric | 0       |
|  + seq_read                                       | 0   |        |           |     |        |         |
|    add_ln10_fu_153_p2                             | -   |        | add_ln10  | add | fabric | 0       |
+---------------------------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + hbm_kernel | 0    | 8    |        |          |         |      |         |
|   buffer_U   | -    | 8    | yes    | buffer   | ram_2p  | uram | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+------------------------------------------------------------+----------------------------------------------------------------------+
| Type         | Options                                                    | Location                                                             |
+--------------+------------------------------------------------------------+----------------------------------------------------------------------+
| inline       | off                                                        | ../../../../hbm_kernel/hbm_kernel.cpp:9 in seq_read                  |
| pipeline     | off                                                        | ../../../../hbm_kernel/hbm_kernel.cpp:11 in seq_read                 |
| inline       | off                                                        | ../../../../hbm_kernel/hbm_kernel.cpp:21 in seq_read_burst           |
| pipeline     | II=1                                                       | ../../../../hbm_kernel/hbm_kernel.cpp:23 in seq_read_burst           |
| inline       | off                                                        | ../../../../hbm_kernel/hbm_kernel.cpp:33 in seq_write                |
| pipeline     | off                                                        | ../../../../hbm_kernel/hbm_kernel.cpp:35 in seq_write                |
| inline       | off                                                        | ../../../../hbm_kernel/hbm_kernel.cpp:45 in seq_write_burst          |
| pipeline     | II=1                                                       | ../../../../hbm_kernel/hbm_kernel.cpp:47 in seq_write_burst          |
| inline       |                                                            | ../../../../hbm_kernel/hbm_kernel.cpp:55 in lfsrrng                  |
| inline       |                                                            | ../../../../hbm_kernel/hbm_kernel.cpp:60 in next                     |
| inline       |                                                            | ../../../../hbm_kernel/hbm_kernel.cpp:67 in reset                    |
| inline       | off                                                        | ../../../../hbm_kernel/hbm_kernel.cpp:81 in random_read              |
| pipeline     | II=1                                                       | ../../../../hbm_kernel/hbm_kernel.cpp:84 in random_read              |
| inline       | off                                                        | ../../../../hbm_kernel/hbm_kernel.cpp:95 in random_write             |
| pipeline     | II=1                                                       | ../../../../hbm_kernel/hbm_kernel.cpp:98 in random_write             |
| inline       | off                                                        | ../../../../hbm_kernel/hbm_kernel.cpp:109 in random_read_write       |
| pipeline     | II=1                                                       | ../../../../hbm_kernel/hbm_kernel.cpp:112 in random_read_write       |
| dependence   | variable=maxi inter false                                  | ../../../../hbm_kernel/hbm_kernel.cpp:113 in random_read_write, maxi |
| interface    | m_axi port=maxi offset=slave bundle=gmem depth=BUFFER_SIZE | ../../../../hbm_kernel/hbm_kernel.cpp:136 in hbm_kernel, maxi        |
| interface    | s_axilite port=maxi bundle=control                         | ../../../../hbm_kernel/hbm_kernel.cpp:137 in hbm_kernel, maxi        |
| interface    | s_axilite port=size bundle=control                         | ../../../../hbm_kernel/hbm_kernel.cpp:138 in hbm_kernel, size        |
| interface    | s_axilite port=pattern bundle=control                      | ../../../../hbm_kernel/hbm_kernel.cpp:139 in hbm_kernel, pattern     |
| interface    | s_axilite port=range bundle=control                        | ../../../../hbm_kernel/hbm_kernel.cpp:140 in hbm_kernel, range       |
| interface    | s_axilite port=return bundle=control                       | ../../../../hbm_kernel/hbm_kernel.cpp:141 in hbm_kernel, return      |
| bind_storage | variable=buffer type=ram_2p impl=uram                      | ../../../../hbm_kernel/hbm_kernel.cpp:144 in hbm_kernel, buffer      |
| aggregate    | variable=buffer                                            | ../../../../hbm_kernel/hbm_kernel.cpp:145 in hbm_kernel, buffer      |
+--------------+------------------------------------------------------------+----------------------------------------------------------------------+


