\hypertarget{structSDHC__Type}{}\section{S\+D\+H\+C\+\_\+\+Type Struct Reference}
\label{structSDHC__Type}\index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSDHC__Type_ac1199644a3e0befa110f6f40108cd873}{D\+S\+A\+D\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSDHC__Type_abf0771f8bc90488939e8feccbcd04a17}{B\+L\+K\+A\+T\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSDHC__Type_a817fe46317500419bff67ebd2ec8f10d}{C\+M\+D\+A\+RG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSDHC__Type_aaf15f447a947396dffb6b71383e99170}{X\+F\+E\+R\+T\+YP}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSDHC__Type_a85980d734764e8377f00179befd75336}{C\+M\+D\+R\+SP} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSDHC__Type_a18afc87de959a20b1ee89d3987dd2193}{D\+A\+T\+P\+O\+RT}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSDHC__Type_ad259cb56a5f2395fb1c29bf23ad45586}{P\+R\+S\+S\+T\+AT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSDHC__Type_aff7ce95313465bc87dc72f0411e364dd}{P\+R\+O\+C\+TL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSDHC__Type_ab90a257351d9e9d361f51bcbe48e84e4}{S\+Y\+S\+C\+TL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSDHC__Type_ac8cb5cc51087466438d5e4a512ccffb3}{I\+R\+Q\+S\+T\+AT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSDHC__Type_a200633179af8e6f9ea82b31c1d193b3e}{I\+R\+Q\+S\+T\+A\+T\+EN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSDHC__Type_a8b5ad3feb78b656f69a11c2c4db1e935}{I\+R\+Q\+S\+I\+G\+EN}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSDHC__Type_a92e6997403c7018aaa8aa23eb0f4b0e7}{A\+C12\+E\+RR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSDHC__Type_a151bd21debba72fa06e91dbe8ba669a5}{H\+T\+C\+A\+P\+B\+LT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSDHC__Type_a61dd6c881db2eb748aaed392578869c7}{W\+ML}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}\hypertarget{structSDHC__Type_ad574eee8860bc879f0e951e7354daf8a}{}\label{structSDHC__Type_ad574eee8860bc879f0e951e7354daf8a}

\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structSDHC__Type_aca68d1c0500d041506d802b73756d947}{F\+E\+VT}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSDHC__Type_a65b39164de39bf3ff0f617dcfa17e346}{A\+D\+M\+A\+ES}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSDHC__Type_a4bf2d837c70979425d638e1b23b383b5}{A\+D\+S\+A\+D\+DR}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}100\mbox{]}\hypertarget{structSDHC__Type_a7a1c63bd6ff2ff8e9c46475059878678}{}\label{structSDHC__Type_a7a1c63bd6ff2ff8e9c46475059878678}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSDHC__Type_ade0658e5c75b98bb8419f5b68857fa4c}{V\+E\+N\+D\+OR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSDHC__Type_a7d817bac2e7c2d53cff0703b76dddb3f}{M\+M\+C\+B\+O\+OT}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}52\mbox{]}\hypertarget{structSDHC__Type_abdf569e5af275dc64aa7e18209c7f4c7}{}\label{structSDHC__Type_abdf569e5af275dc64aa7e18209c7f4c7}

\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSDHC__Type_a45a54237012b5f5aab3e48c11a527a0b}{H\+O\+S\+T\+V\+ER}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+D\+HC -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!A\+C12\+E\+RR@{A\+C12\+E\+RR}}
\index{A\+C12\+E\+RR@{A\+C12\+E\+RR}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+C12\+E\+RR}{AC12ERR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+A\+C12\+E\+RR}\hypertarget{structSDHC__Type_a92e6997403c7018aaa8aa23eb0f4b0e7}{}\label{structSDHC__Type_a92e6997403c7018aaa8aa23eb0f4b0e7}
Auto C\+M\+D12 Error Status Register, offset\+: 0x3C \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!A\+D\+M\+A\+ES@{A\+D\+M\+A\+ES}}
\index{A\+D\+M\+A\+ES@{A\+D\+M\+A\+ES}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+D\+M\+A\+ES}{ADMAES}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+A\+D\+M\+A\+ES}\hypertarget{structSDHC__Type_a65b39164de39bf3ff0f617dcfa17e346}{}\label{structSDHC__Type_a65b39164de39bf3ff0f617dcfa17e346}
A\+D\+MA Error Status register, offset\+: 0x54 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!A\+D\+S\+A\+D\+DR@{A\+D\+S\+A\+D\+DR}}
\index{A\+D\+S\+A\+D\+DR@{A\+D\+S\+A\+D\+DR}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+D\+S\+A\+D\+DR}{ADSADDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+A\+D\+S\+A\+D\+DR}\hypertarget{structSDHC__Type_a4bf2d837c70979425d638e1b23b383b5}{}\label{structSDHC__Type_a4bf2d837c70979425d638e1b23b383b5}
A\+D\+MA System Addressregister, offset\+: 0x58 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!B\+L\+K\+A\+T\+TR@{B\+L\+K\+A\+T\+TR}}
\index{B\+L\+K\+A\+T\+TR@{B\+L\+K\+A\+T\+TR}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{B\+L\+K\+A\+T\+TR}{BLKATTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+B\+L\+K\+A\+T\+TR}\hypertarget{structSDHC__Type_abf0771f8bc90488939e8feccbcd04a17}{}\label{structSDHC__Type_abf0771f8bc90488939e8feccbcd04a17}
Block Attributes register, offset\+: 0x4 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!C\+M\+D\+A\+RG@{C\+M\+D\+A\+RG}}
\index{C\+M\+D\+A\+RG@{C\+M\+D\+A\+RG}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+M\+D\+A\+RG}{CMDARG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+C\+M\+D\+A\+RG}\hypertarget{structSDHC__Type_a817fe46317500419bff67ebd2ec8f10d}{}\label{structSDHC__Type_a817fe46317500419bff67ebd2ec8f10d}
Command Argument register, offset\+: 0x8 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!C\+M\+D\+R\+SP@{C\+M\+D\+R\+SP}}
\index{C\+M\+D\+R\+SP@{C\+M\+D\+R\+SP}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+M\+D\+R\+SP}{CMDRSP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+C\+M\+D\+R\+SP}\hypertarget{structSDHC__Type_a85980d734764e8377f00179befd75336}{}\label{structSDHC__Type_a85980d734764e8377f00179befd75336}
Command Response 0..Command Response 3, array offset\+: 0x10, array step\+: 0x4 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!D\+A\+T\+P\+O\+RT@{D\+A\+T\+P\+O\+RT}}
\index{D\+A\+T\+P\+O\+RT@{D\+A\+T\+P\+O\+RT}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+A\+T\+P\+O\+RT}{DATPORT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+D\+A\+T\+P\+O\+RT}\hypertarget{structSDHC__Type_a18afc87de959a20b1ee89d3987dd2193}{}\label{structSDHC__Type_a18afc87de959a20b1ee89d3987dd2193}
Buffer Data Port register, offset\+: 0x20 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!D\+S\+A\+D\+DR@{D\+S\+A\+D\+DR}}
\index{D\+S\+A\+D\+DR@{D\+S\+A\+D\+DR}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+S\+A\+D\+DR}{DSADDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+D\+S\+A\+D\+DR}\hypertarget{structSDHC__Type_ac1199644a3e0befa110f6f40108cd873}{}\label{structSDHC__Type_ac1199644a3e0befa110f6f40108cd873}
D\+MA System Address register, offset\+: 0x0 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!F\+E\+VT@{F\+E\+VT}}
\index{F\+E\+VT@{F\+E\+VT}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{F\+E\+VT}{FEVT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+F\+E\+VT}\hypertarget{structSDHC__Type_aca68d1c0500d041506d802b73756d947}{}\label{structSDHC__Type_aca68d1c0500d041506d802b73756d947}
Force Event register, offset\+: 0x50 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!H\+O\+S\+T\+V\+ER@{H\+O\+S\+T\+V\+ER}}
\index{H\+O\+S\+T\+V\+ER@{H\+O\+S\+T\+V\+ER}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{H\+O\+S\+T\+V\+ER}{HOSTVER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+H\+O\+S\+T\+V\+ER}\hypertarget{structSDHC__Type_a45a54237012b5f5aab3e48c11a527a0b}{}\label{structSDHC__Type_a45a54237012b5f5aab3e48c11a527a0b}
Host Controller Version, offset\+: 0x\+FC \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!H\+T\+C\+A\+P\+B\+LT@{H\+T\+C\+A\+P\+B\+LT}}
\index{H\+T\+C\+A\+P\+B\+LT@{H\+T\+C\+A\+P\+B\+LT}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{H\+T\+C\+A\+P\+B\+LT}{HTCAPBLT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+H\+T\+C\+A\+P\+B\+LT}\hypertarget{structSDHC__Type_a151bd21debba72fa06e91dbe8ba669a5}{}\label{structSDHC__Type_a151bd21debba72fa06e91dbe8ba669a5}
Host Controller Capabilities, offset\+: 0x40 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!I\+R\+Q\+S\+I\+G\+EN@{I\+R\+Q\+S\+I\+G\+EN}}
\index{I\+R\+Q\+S\+I\+G\+EN@{I\+R\+Q\+S\+I\+G\+EN}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+R\+Q\+S\+I\+G\+EN}{IRQSIGEN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+I\+R\+Q\+S\+I\+G\+EN}\hypertarget{structSDHC__Type_a8b5ad3feb78b656f69a11c2c4db1e935}{}\label{structSDHC__Type_a8b5ad3feb78b656f69a11c2c4db1e935}
Interrupt Signal Enable register, offset\+: 0x38 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!I\+R\+Q\+S\+T\+AT@{I\+R\+Q\+S\+T\+AT}}
\index{I\+R\+Q\+S\+T\+AT@{I\+R\+Q\+S\+T\+AT}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+R\+Q\+S\+T\+AT}{IRQSTAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+I\+R\+Q\+S\+T\+AT}\hypertarget{structSDHC__Type_ac8cb5cc51087466438d5e4a512ccffb3}{}\label{structSDHC__Type_ac8cb5cc51087466438d5e4a512ccffb3}
Interrupt Status register, offset\+: 0x30 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!I\+R\+Q\+S\+T\+A\+T\+EN@{I\+R\+Q\+S\+T\+A\+T\+EN}}
\index{I\+R\+Q\+S\+T\+A\+T\+EN@{I\+R\+Q\+S\+T\+A\+T\+EN}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+R\+Q\+S\+T\+A\+T\+EN}{IRQSTATEN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+I\+R\+Q\+S\+T\+A\+T\+EN}\hypertarget{structSDHC__Type_a200633179af8e6f9ea82b31c1d193b3e}{}\label{structSDHC__Type_a200633179af8e6f9ea82b31c1d193b3e}
Interrupt Status Enable register, offset\+: 0x34 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!M\+M\+C\+B\+O\+OT@{M\+M\+C\+B\+O\+OT}}
\index{M\+M\+C\+B\+O\+OT@{M\+M\+C\+B\+O\+OT}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+M\+C\+B\+O\+OT}{MMCBOOT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+M\+M\+C\+B\+O\+OT}\hypertarget{structSDHC__Type_a7d817bac2e7c2d53cff0703b76dddb3f}{}\label{structSDHC__Type_a7d817bac2e7c2d53cff0703b76dddb3f}
M\+MC Boot register, offset\+: 0x\+C4 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!P\+R\+O\+C\+TL@{P\+R\+O\+C\+TL}}
\index{P\+R\+O\+C\+TL@{P\+R\+O\+C\+TL}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+R\+O\+C\+TL}{PROCTL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+P\+R\+O\+C\+TL}\hypertarget{structSDHC__Type_aff7ce95313465bc87dc72f0411e364dd}{}\label{structSDHC__Type_aff7ce95313465bc87dc72f0411e364dd}
Protocol Control register, offset\+: 0x28 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!P\+R\+S\+S\+T\+AT@{P\+R\+S\+S\+T\+AT}}
\index{P\+R\+S\+S\+T\+AT@{P\+R\+S\+S\+T\+AT}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+R\+S\+S\+T\+AT}{PRSSTAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+P\+R\+S\+S\+T\+AT}\hypertarget{structSDHC__Type_ad259cb56a5f2395fb1c29bf23ad45586}{}\label{structSDHC__Type_ad259cb56a5f2395fb1c29bf23ad45586}
Present State register, offset\+: 0x24 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!S\+Y\+S\+C\+TL@{S\+Y\+S\+C\+TL}}
\index{S\+Y\+S\+C\+TL@{S\+Y\+S\+C\+TL}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+C\+TL}{SYSCTL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+S\+Y\+S\+C\+TL}\hypertarget{structSDHC__Type_ab90a257351d9e9d361f51bcbe48e84e4}{}\label{structSDHC__Type_ab90a257351d9e9d361f51bcbe48e84e4}
System Control register, offset\+: 0x2C \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!V\+E\+N\+D\+OR@{V\+E\+N\+D\+OR}}
\index{V\+E\+N\+D\+OR@{V\+E\+N\+D\+OR}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{V\+E\+N\+D\+OR}{VENDOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+V\+E\+N\+D\+OR}\hypertarget{structSDHC__Type_ade0658e5c75b98bb8419f5b68857fa4c}{}\label{structSDHC__Type_ade0658e5c75b98bb8419f5b68857fa4c}
Vendor Specific register, offset\+: 0x\+C0 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!W\+ML@{W\+ML}}
\index{W\+ML@{W\+ML}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{W\+ML}{WML}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+W\+ML}\hypertarget{structSDHC__Type_a61dd6c881db2eb748aaed392578869c7}{}\label{structSDHC__Type_a61dd6c881db2eb748aaed392578869c7}
Watermark Level Register, offset\+: 0x44 \index{S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}!X\+F\+E\+R\+T\+YP@{X\+F\+E\+R\+T\+YP}}
\index{X\+F\+E\+R\+T\+YP@{X\+F\+E\+R\+T\+YP}!S\+D\+H\+C\+\_\+\+Type@{S\+D\+H\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{X\+F\+E\+R\+T\+YP}{XFERTYP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+H\+C\+\_\+\+Type\+::\+X\+F\+E\+R\+T\+YP}\hypertarget{structSDHC__Type_aaf15f447a947396dffb6b71383e99170}{}\label{structSDHC__Type_aaf15f447a947396dffb6b71383e99170}
Transfer Type register, offset\+: 0xC 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
