
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68993                       # Simulator instruction rate (inst/s)
host_mem_usage                              134384784                       # Number of bytes of host memory used
host_op_rate                                    80264                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 97387.52                       # Real time elapsed on the host
host_tick_rate                               20968227                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6719103175                       # Number of instructions simulated
sim_ops                                    7816704436                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.042044                       # Number of seconds simulated
sim_ticks                                2042043579132                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   576                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8811098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17621622                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     29.955104                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       311068078                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups   1038447660                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1193711                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    913238911                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     38689444                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     38697786                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         8342                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      1086342088                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        47853187                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           47                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1537539738                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1368445467                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1191593                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         1071592662                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     324088072                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     85006981                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     31897838                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   4719103174                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5521547456                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4892278457                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.128625                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.285431                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3345249783     68.38%     68.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    602115396     12.31%     80.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    199099912      4.07%     84.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    118729724      2.43%     87.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    131103295      2.68%     89.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     37576782      0.77%     90.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     80167053      1.64%     92.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     54148440      1.11%     93.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    324088072      6.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4892278457                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     47539746                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        5009362578                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1190498111                       # Number of loads committed
system.switch_cpus.commit.membars            94450601                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3356564927     60.79%     60.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     18893004      0.34%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1190498111     21.56%     82.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    955591414     17.31%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5521547456                       # Class of committed instruction
system.switch_cpus.commit.refs             2146089525                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         116900892                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          4719103174                       # Number of Instructions Simulated
system.switch_cpus.committedOps            5521547456                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.037694                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.037694                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3964608235                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          2696                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    310069443                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     5570444141                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        168126365                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         557431551                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1215396                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          2950                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     205604393                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          1086342088                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         586791075                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4308156748                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         95263                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             4779382742                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2435028                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.221839                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    587611605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    397610709                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.975984                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4896985942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.141259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.482573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3811923609     77.84%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        137043632      2.80%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        112196342      2.29%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        123036159      2.51%     85.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        119393805      2.44%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         52657348      1.08%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         80283544      1.64%     90.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         47990433      0.98%     91.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        412461070      8.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4896985942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1775251                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       1073181898                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.143687                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2216022182                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          956921462                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3493273                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1195329803                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     85305022                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         8330                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    959076087                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   5553441725                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1259100720                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2174389                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    5600618165                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            596                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      63659411                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1215396                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      63669220                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           64                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     38909860                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        34714                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     66141614                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      4831692                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3484672                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        34714                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        10087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1765164                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        5069623732                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            5532622951                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.574580                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2912905835                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.129801                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             5533239905                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       6412386304                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3798391211                       # number of integer regfile writes
system.switch_cpus.ipc                       0.963675                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.963675                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3366698221     60.09%     60.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     18893004      0.34%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1259679229     22.48%     82.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    957522097     17.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     5602792554                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            91519313                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016335                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         9523749     10.41%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       31045051     33.92%     44.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      50950513     55.67%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     5518786222                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  15845102400                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   5415718052                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   5468399106                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         5468136702                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        5602792554                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     85305023                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     31894268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       118135                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       298042                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     32319367                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4896985942                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.144131                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.974350                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3167263555     64.68%     64.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    513336378     10.48%     75.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    269825905      5.51%     80.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    224106181      4.58%     85.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    218126947      4.45%     89.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    206246078      4.21%     93.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    164800242      3.37%     97.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     81299055      1.66%     98.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     51981601      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4896985942                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.144131                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      175525645                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    349106098                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    116904899                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    116971224                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     28929055                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     56647699                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1195329803                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    959076087                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      6612293778                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      340025618                       # number of misc regfile writes
system.switch_cpus.numCycles               4896987000                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       104964440                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    5362705775                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       18806940                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        265026177                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents     1254964601                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        593286                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    8297333887                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     5560925350                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   5405397696                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         674326712                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         216812                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1215396                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1437994068                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         42691918                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   6377618118                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   2413459135                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts    104494330                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1216056470                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     85305602                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     77957182                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          10121628191                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         11111598158                       # The number of ROB writes
system.switch_cpus.timesIdled                      11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         77936013                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        38969448                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          577                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8820325                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        28407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17640650                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          28407                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8808796                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6976340                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1834182                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2304                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2304                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8808796                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     13222164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     13210558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     26432722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26432722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port   1013164416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   1007627904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2020792320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2020792320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8811100                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8811100    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8811100                       # Request fanout histogram
system.membus.reqLayer0.occupancy         40696577553                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         40740625662                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        82144176945                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8818021                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13961889                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3669598                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2304                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            34                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8817987                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26460873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26460975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2023147520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2023156224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8811196                       # Total snoops (count)
system.tol2bus.snoopTraffic                 892971520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17631521                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001644                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040511                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17602537     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  28984      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17631521                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19008103494                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18390306735                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             70890                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    564168320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         564170240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    448994176                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      448994176                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      4407565                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            4407580                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      3507767                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           3507767                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    276276337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            276277277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     219874924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           219874924                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     219874924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    276276337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           496152201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   7015534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   8815130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000097339044                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       390373                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       390373                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           17204122                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           6633319                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    4407580                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   3507767                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  8815160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 7015534                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          2363554                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1184026                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           110676                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           479650                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1180672                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           608718                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             2304                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          112980                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14         1001744                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1770816                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0          1180587                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1          1181696                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           110676                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           479596                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1180544                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           590278                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             2304                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          112984                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          996188                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15         1180654                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.03                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 90420405728                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               44075800000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           255704655728                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    10257.38                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               29007.38                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 7884968                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                6313864                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                89.45                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.00                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              8815160                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             7015534                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                4405698                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                4405700                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1880                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1878                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                379684                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                383878                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                390240                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                390260                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                390355                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                390478                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                390506                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                390403                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                390375                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                390808                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                390825                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                390396                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                390396                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                390624                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                390684                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                390487                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                390447                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                390411                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  4234                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    14                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                    14                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1631833                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   620.873690                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   484.575910                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   357.473335                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        22453      1.38%      1.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       281313     17.24%     18.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       143365      8.79%     27.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       237145     14.53%     41.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       142400      8.73%     50.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        55435      3.40%     54.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       105312      6.45%     60.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        72706      4.46%     64.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       571704     35.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1631833                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       390373                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.581336                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.171913                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     4.526777                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15            3      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17         5129      1.31%      1.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        88282     22.61%     23.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        80558     20.64%     44.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        84924     21.75%     66.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        34705      8.89%     75.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        34704      8.89%     84.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        15918      4.08%     88.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31        16384      4.20%     92.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33        15791      4.05%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         8669      2.22%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37         4834      1.24%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39          470      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       390373                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       390373                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.971292                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.968712                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.296676                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6353      1.63%      1.63% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            3597      0.92%      2.55% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          375609     96.22%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            4535      1.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             278      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       390373                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             564170240                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              448992448                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              564170240                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           448994176                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      276.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      219.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   276.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   219.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.88                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.16                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2042043240813                       # Total gap between requests
system.mem_ctrls0.avgGap                    257985.31                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    564168320                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    448992448                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 940.234586382394                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 276276336.981901168823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 219874077.413593024015                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      8815130                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      7015534                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1159078                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 255703496650                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47889963023015                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38635.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     29007.34                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   6826274.81                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   89.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3765586020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2001452640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        20619234720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       11964918600                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    518753137680                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    347298744480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1065599789820                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       521.830093                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 896361501588                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1077493957544                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7885715880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4191353595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        42321007680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       24656027940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    815634530040                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     97294579200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1153179930015                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       564.718570                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 244563394033                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1729292065099                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    563648256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         563650560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    443977344                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      443977344                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      4403502                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4403520                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      3468573                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3468573                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    276021659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            276022787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     217418153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           217418153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     217418153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    276021659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           493440940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   6937146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   8807004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000089154574                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       387186                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       387186                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           17140826                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           6561739                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    4403520                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   3468573                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  8807040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 6937146                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          2362398                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1201318                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           110680                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           498098                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1180672                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           627166                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             1154                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             1154                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           55338                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          998228                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1770816                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0          1180589                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1          1180546                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            92230                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           498042                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1180544                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           571830                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1152                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           55342                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          996192                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15         1180654                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.69                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 97864545870                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               44035200000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           262996545870                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11112.08                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               29862.08                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 7838590                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                6234142                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                89.00                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.87                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              8807040                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             6937146                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                4402930                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                4402954                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    585                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    562                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                370361                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                370911                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                387334                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                387340                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                387185                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                387186                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                387187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                387187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                387189                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                387188                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                387186                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                387186                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                387187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                387187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                387187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                387194                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                387193                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                387186                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   557                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1671427                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   602.853681                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   460.834128                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   364.853101                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        26680      1.60%      1.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       324599     19.42%     21.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       164581      9.85%     30.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       242021     14.48%     45.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       103109      6.17%     51.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        80675      4.83%     56.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        76399      4.57%     60.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        83505      5.00%     65.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       569858     34.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1671427                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       387186                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.746256                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    22.315511                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.576219                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15            7      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         9500      2.45%      2.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        96361     24.89%     27.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        57797     14.93%     42.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        63214     16.33%     58.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        54676     14.12%     72.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        39022     10.08%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        18844      4.87%     87.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31        12385      3.20%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33        28825      7.44%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         5368      1.39%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37         1077      0.28%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39          108      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       387186                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       387186                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.916766                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.911821                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.406720                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           16261      4.20%      4.20% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             540      0.14%      4.34% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          369706     95.49%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             523      0.14%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             156      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       387186                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             563650560                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              443975744                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              563650560                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           443977344                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      276.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      217.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   276.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   217.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.86                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.16                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2042043346314                       # Total gap between requests
system.mem_ctrls1.avgGap                    259402.85                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    563648256                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    443975744                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1128.281503658873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 276021658.773603022099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 217417369.803987354040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      8807004                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      6937146                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1740264                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 262994805606                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 46314170210464                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     48340.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     29862.01                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   6676257.10                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   89.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3806541060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2023224555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        20182595160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       11658034800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    519337564950                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    346807804800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1065012481005                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       521.542484                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 894788987120                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1079066472012                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8127462000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4319840910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        42699670440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       24553736820                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    805943753130                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    105455249760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1152296428740                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       564.285915                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 266132468256                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1707722990876                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         9224                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9225                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         9224                       # number of overall hits
system.l2.overall_hits::total                    9225                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      8811067                       # number of demand (read+write) misses
system.l2.demand_misses::total                8811100                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      8811067                       # number of overall misses
system.l2.overall_misses::total               8811100                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3191718                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 705229756986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     705232948704                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3191718                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 705229756986                       # number of overall miss cycles
system.l2.overall_miss_latency::total    705232948704                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8820291                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8820325                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8820291                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8820325                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998954                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998954                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998954                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998954                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 96718.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80039.086865                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80039.149335                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 96718.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80039.086865                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80039.149335                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             6976340                       # number of writebacks
system.l2.writebacks::total                   6976340                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      8811067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8811100                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      8811067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8811100                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2909632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 629996062328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 629998971960                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2909632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 629996062328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 629998971960                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998954                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998954                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 88170.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71500.541572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71500.604006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 88170.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71500.541572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71500.604006                       # average overall mshr miss latency
system.l2.replacements                        8811196                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6985549                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6985549                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6985549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6985549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        27733                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         27733                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data         2304                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2304                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    191309592                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     191309592                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83033.677083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83033.677083                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    171600717                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    171600717                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74479.477865                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74479.477865                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3191718                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3191718                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 96718.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96718.727273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2909632                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2909632                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 88170.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88170.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      8808763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8808763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 705038447394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 705038447394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8817987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8817987                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80038.303607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80038.303607                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      8808763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8808763                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 629824461611                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 629824461611                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71499.762408                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71499.762408                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                    17613161                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8811708                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998836                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.003353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.013690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   511.981972                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 291052364                       # Number of tag accesses
system.l2.tags.data_accesses                291052364                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957956420868                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2042043579132                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    586791025                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2588890857                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099832                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    586791025                       # number of overall hits
system.cpu.icache.overall_hits::total      2588890857                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            843                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          794                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total           843                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4303857                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4303857                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4303857                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4303857                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    586791074                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2588891700                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    586791074                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2588891700                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87833.816327                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5105.405694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87833.816327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5105.405694                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          306                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          204                       # number of writebacks
system.cpu.icache.writebacks::total               204                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3246762                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3246762                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3246762                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3246762                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        95493                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        95493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        95493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        95493                       # average overall mshr miss latency
system.cpu.icache.replacements                    204                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    586791025                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2588890857                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           843                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4303857                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4303857                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    586791074                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2588891700                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87833.816327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5105.405694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3246762                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3246762                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        95493                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        95493                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.869090                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2588891685                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               828                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3126680.778986                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.743729                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.125361                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.037060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      100966777128                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     100966777128                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756095766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1910629887                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2666725653                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756095766                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1910629887                       # number of overall hits
system.cpu.dcache.overall_hits::total      2666725653                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6830943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     38448277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       45279220                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6830943                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     38448277                       # number of overall misses
system.cpu.dcache.overall_misses::total      45279220                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 3141943405429                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3141943405429                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 3141943405429                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3141943405429                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762926709                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1949078164                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2712004873                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762926709                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1949078164                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2712004873                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008954                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019726                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016696                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008954                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016696                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81718.704987                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69390.404813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81718.704987                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69390.404813                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5098                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                89                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.280899                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           56                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     13206896                       # number of writebacks
system.cpu.dcache.writebacks::total          13206896                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     29628562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     29628562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     29628562                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     29628562                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8819715                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8819715                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8819715                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8819715                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 716287517790                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 716287517790                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 716287517790                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 716287517790                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004525                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003252                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004525                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003252                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81214.360984                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81214.360984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81214.360984                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81214.360984                       # average overall mshr miss latency
system.cpu.dcache.replacements               15651170                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393187173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data   1040050070                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1433237243                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2772803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     38443084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      41215887                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 3141492119748                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3141492119748                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395959976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1078493154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1474453130                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027953                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81718.004720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76220.417621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     29625673                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     29625673                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      8817411                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8817411                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 716093325894                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 716093325894                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81213.558707                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81213.558707                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362908593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    870579817                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1233488410                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4058140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         5193                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4063333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    451285681                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    451285681                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366966733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    870585010                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1237551743                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003283                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86902.692278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   111.062933                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2889                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2889                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2304                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2304                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    194191896                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    194191896                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84284.677083                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84284.677083                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28387195                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     85006997                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total    113394192                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          192                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         1150                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1342                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    122961207                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    122961207                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28387387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     85008147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total    113395534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 106922.788696                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 91625.340537                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          574                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          574                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          576                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          576                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     58801170                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     58801170                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 102085.364583                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 102085.364583                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28387387                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     85006405                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total    113393792                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28387387                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     85006405                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total    113393792                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999541                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2909165063                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15651426                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            185.872205                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.822683                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.176858                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460245                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539753                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       94057065794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      94057065794                       # Number of data accesses

---------- End Simulation Statistics   ----------
