Quality of service shared cache management in chip multiprocessor architecture