
<!DOCTYPE html>

<html lang="en" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>pyuvm package &#8212; pyuvm v3.0.0 documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="_static/bizstyle.css?v=9da9c8fd" />
    
    <script src="_static/documentation_options.js?v=5773a0da"></script>
    <script src="_static/doctools.js?v=9a2dae69"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="_static/bizstyle.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="pyuvm" href="modules.html" />
    <link rel="prev" title="pyuvm" href="index.html" />
    <meta name="viewport" content="width=device-width,initial-scale=1.0" />
    <!--[if lt IE 9]>
    <script src="_static/css3-mediaqueries.js"></script>
    <![endif]-->
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="right" >
          <a href="modules.html" title="pyuvm"
             accesskey="N">next</a> |</li>
        <li class="right" >
          <a href="index.html" title="pyuvm"
             accesskey="P">previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="index.html">pyuvm v3.0.0 documentation</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">pyuvm package</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <section id="pyuvm-package">
<h1>pyuvm package<a class="headerlink" href="#pyuvm-package" title="Link to this heading">¶</a></h1>
<section id="submodules">
<h2>Submodules<a class="headerlink" href="#submodules" title="Link to this heading">¶</a></h2>
</section>
<section id="module-pyuvm.error_classes">
<span id="pyuvm-error-classes-module"></span><h2>pyuvm.error_classes module<a class="headerlink" href="#module-pyuvm.error_classes" title="Link to this heading">¶</a></h2>
<dl class="py exception">
<dt class="sig sig-object py" id="pyuvm.error_classes.UVMBadPhase">
<em class="property"><span class="pre">exception</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.error_classes.</span></span><span class="sig-name descname"><span class="pre">UVMBadPhase</span></span><a class="headerlink" href="#pyuvm.error_classes.UVMBadPhase" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.error_classes.UVMError" title="pyuvm.error_classes.UVMError"><code class="xref py py-class docutils literal notranslate"><span class="pre">UVMError</span></code></a></p>
<p>Errors in phasing</p>
</dd></dl>

<dl class="py exception">
<dt class="sig sig-object py" id="pyuvm.error_classes.UVMConfigError">
<em class="property"><span class="pre">exception</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.error_classes.</span></span><span class="sig-name descname"><span class="pre">UVMConfigError</span></span><a class="headerlink" href="#pyuvm.error_classes.UVMConfigError" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.error_classes.UVMError" title="pyuvm.error_classes.UVMError"><code class="xref py py-class docutils literal notranslate"><span class="pre">UVMError</span></code></a></p>
<p>Errors using the config_db</p>
</dd></dl>

<dl class="py exception">
<dt class="sig sig-object py" id="pyuvm.error_classes.UVMConfigItemNotFound">
<em class="property"><span class="pre">exception</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.error_classes.</span></span><span class="sig-name descname"><span class="pre">UVMConfigItemNotFound</span></span><a class="headerlink" href="#pyuvm.error_classes.UVMConfigItemNotFound" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.error_classes.UVMError" title="pyuvm.error_classes.UVMError"><code class="xref py py-class docutils literal notranslate"><span class="pre">UVMError</span></code></a></p>
<p>Couldn’t find something in config_db</p>
</dd></dl>

<dl class="py exception">
<dt class="sig sig-object py" id="pyuvm.error_classes.UVMError">
<em class="property"><span class="pre">exception</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.error_classes.</span></span><span class="sig-name descname"><span class="pre">UVMError</span></span><a class="headerlink" href="#pyuvm.error_classes.UVMError" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">Exception</span></code></p>
<p>All UVM Errors</p>
</dd></dl>

<dl class="py exception">
<dt class="sig sig-object py" id="pyuvm.error_classes.UVMFactoryError">
<em class="property"><span class="pre">exception</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.error_classes.</span></span><span class="sig-name descname"><span class="pre">UVMFactoryError</span></span><a class="headerlink" href="#pyuvm.error_classes.UVMFactoryError" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.error_classes.UVMError" title="pyuvm.error_classes.UVMError"><code class="xref py py-class docutils literal notranslate"><span class="pre">UVMError</span></code></a></p>
<p>For cases where a type is not registered with the factory</p>
</dd></dl>

<dl class="py exception">
<dt class="sig sig-object py" id="pyuvm.error_classes.UVMFatalError">
<em class="property"><span class="pre">exception</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.error_classes.</span></span><span class="sig-name descname"><span class="pre">UVMFatalError</span></span><a class="headerlink" href="#pyuvm.error_classes.UVMFatalError" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.error_classes.UVMError" title="pyuvm.error_classes.UVMError"><code class="xref py py-class docutils literal notranslate"><span class="pre">UVMError</span></code></a></p>
<p>Used to dump out of the testbench</p>
</dd></dl>

<dl class="py exception">
<dt class="sig sig-object py" id="pyuvm.error_classes.UVMNotImplemented">
<em class="property"><span class="pre">exception</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.error_classes.</span></span><span class="sig-name descname"><span class="pre">UVMNotImplemented</span></span><a class="headerlink" href="#pyuvm.error_classes.UVMNotImplemented" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.error_classes.UVMError" title="pyuvm.error_classes.UVMError"><code class="xref py py-class docutils literal notranslate"><span class="pre">UVMError</span></code></a></p>
<p>For methods that we haven’t yet implemented.</p>
</dd></dl>

<dl class="py exception">
<dt class="sig sig-object py" id="pyuvm.error_classes.UVMSequenceError">
<em class="property"><span class="pre">exception</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.error_classes.</span></span><span class="sig-name descname"><span class="pre">UVMSequenceError</span></span><a class="headerlink" href="#pyuvm.error_classes.UVMSequenceError" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.error_classes.UVMError" title="pyuvm.error_classes.UVMError"><code class="xref py py-class docutils literal notranslate"><span class="pre">UVMError</span></code></a></p>
<p>Errors using sequences</p>
</dd></dl>

<dl class="py exception">
<dt class="sig sig-object py" id="pyuvm.error_classes.UVMTLMConnectionError">
<em class="property"><span class="pre">exception</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.error_classes.</span></span><span class="sig-name descname"><span class="pre">UVMTLMConnectionError</span></span><a class="headerlink" href="#pyuvm.error_classes.UVMTLMConnectionError" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.error_classes.UVMError" title="pyuvm.error_classes.UVMError"><code class="xref py py-class docutils literal notranslate"><span class="pre">UVMError</span></code></a></p>
<p>For problems connecting TLM</p>
</dd></dl>

<dl class="py exception">
<dt class="sig sig-object py" id="pyuvm.error_classes.UsePythonMethod">
<em class="property"><span class="pre">exception</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.error_classes.</span></span><span class="sig-name descname"><span class="pre">UsePythonMethod</span></span><a class="headerlink" href="#pyuvm.error_classes.UsePythonMethod" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.error_classes.UVMError" title="pyuvm.error_classes.UVMError"><code class="xref py py-class docutils literal notranslate"><span class="pre">UVMError</span></code></a></p>
<p>For cases where the user should use a Python
method rather than a UVM method.  For example
use __str__() instead of convert2string()</p>
</dd></dl>

</section>
<section id="module-pyuvm.extension_classes">
<span id="pyuvm-extension-classes-module"></span><h2>pyuvm.extension_classes module<a class="headerlink" href="#module-pyuvm.extension_classes" title="Link to this heading">¶</a></h2>
<dl class="py function">
<dt class="sig sig-object py" id="pyuvm.extension_classes.test">
<span class="sig-prename descclassname"><span class="pre">pyuvm.extension_classes.</span></span><span class="sig-name descname"><span class="pre">test</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">timeout_time</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">timeout_unit</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'step'</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">expect_fail</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">expect_error</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">()</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">skip</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">stage</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.extension_classes.test" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</section>
<section id="module-pyuvm.s05_base_classes">
<span id="pyuvm-s05-base-classes-module"></span><h2>pyuvm.s05_base_classes module<a class="headerlink" href="#module-pyuvm.s05_base_classes" title="Link to this heading">¶</a></h2>
<p>This file defines the UVM base classes</p>
<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_field_op">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s05_base_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_field_op</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_field_op" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>We do not implement the UVM field op as this is a
UVM way of providing field-based functionality
that can better be implemented using Python functionality.</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s05_base_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_object</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.utility_classes.uvm_void" title="pyuvm.utility_classes.uvm_void"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_void</span></code></a></p>
<p>The most basic UVM object</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.clone">
<span class="sig-name descname"><span class="pre">clone</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.clone" title="Link to this definition">¶</a></dt>
<dd><p>Unlike the clone in the SystemVerilog UVM, this clone()
uses copy.deepcopy so the user does not need to override
do_copy()</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.compare">
<span class="sig-name descname"><span class="pre">compare</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rhs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.compare" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.convert2string">
<span class="sig-name descname"><span class="pre">convert2string</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.convert2string" title="Link to this definition">¶</a></dt>
<dd><p>Returns the result of self.__str__().
Perhaps better to just use __str__() directly?
:return __str__()</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.copy">
<span class="sig-name descname"><span class="pre">copy</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rhs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.copy" title="Link to this definition">¶</a></dt>
<dd><p>Copy fields from rhs to this object</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.create">
<em class="property"><span class="pre">classmethod</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">create</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.create" title="Link to this definition">¶</a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>new object from factory</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.do_compare">
<span class="sig-name descname"><span class="pre">do_compare</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rhs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.do_compare" title="Link to this definition">¶</a></dt>
<dd><p>Recommend overriding __eq__() rather than this method.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.do_copy">
<span class="sig-name descname"><span class="pre">do_copy</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rhs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.do_copy" title="Link to this definition">¶</a></dt>
<dd><p>Copies name. Override to copy additional data members</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.do_execute_op">
<span class="sig-name descname"><span class="pre">do_execute_op</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">op</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.do_execute_op" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.do_pack">
<span class="sig-name descname"><span class="pre">do_pack</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.do_pack" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented yet. There are Pythonic solutions to this.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.do_print">
<span class="sig-name descname"><span class="pre">do_print</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.do_print" title="Link to this definition">¶</a></dt>
<dd><p>not implemented. Use __str__() and print()</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.do_record">
<span class="sig-name descname"><span class="pre">do_record</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.do_record" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented as we are not in a simulator</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.do_unpack">
<span class="sig-name descname"><span class="pre">do_unpack</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.do_unpack" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented yet. There are Pythonic solutions to this.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.get_active_policy">
<span class="sig-name descname"><span class="pre">get_active_policy</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.get_active_policy" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented yet.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.get_full_name">
<span class="sig-name descname"><span class="pre">get_full_name</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.get_full_name" title="Link to this definition">¶</a></dt>
<dd><p>The full name for a uvm_object is simply the name</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.get_inst_id">
<span class="sig-name descname"><span class="pre">get_inst_id</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.get_inst_id" title="Link to this definition">¶</a></dt>
<dd><p>Returns the python ID which fits the bill
for what the ID is supposed to be.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.get_name">
<span class="sig-name descname"><span class="pre">get_name</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.get_name" title="Link to this definition">¶</a></dt>
<dd><p>Return the name of this object as passed by the constructor</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.get_object_type">
<span class="sig-name descname"><span class="pre">get_object_type</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.get_object_type" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented because Python can implement the factory without
these shenanigans.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.get_type">
<span class="sig-name descname"><span class="pre">get_type</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.get_type" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented because Python can implement the factory without
these shenanigans.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.get_type_name">
<span class="sig-name descname"><span class="pre">get_type_name</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.get_type_name" title="Link to this definition">¶</a></dt>
<dd><p>Returns types  __name__ magic variable</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.get_uvm_seeding">
<span class="sig-name descname"><span class="pre">get_uvm_seeding</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.get_uvm_seeding" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.pack">
<span class="sig-name descname"><span class="pre">pack</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.pack" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented yet. There are Pythonic solutions to this.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.pack_bytes">
<span class="sig-name descname"><span class="pre">pack_bytes</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.pack_bytes" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented yet. There are Pythonic solutions to this.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.pack_ints">
<span class="sig-name descname"><span class="pre">pack_ints</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.pack_ints" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented yet. There are Pythonic solutions to this.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.pack_longints">
<span class="sig-name descname"><span class="pre">pack_longints</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.pack_longints" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented yet. There are Pythonic solutions to this.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.pop_active_policy">
<span class="sig-name descname"><span class="pre">pop_active_policy</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.pop_active_policy" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented yet.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.print">
<span class="sig-name descname"><span class="pre">print</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.print" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented. Use __str__() and print()</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.push_active_policy">
<span class="sig-name descname"><span class="pre">push_active_policy</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.push_active_policy" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented yet.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.record">
<span class="sig-name descname"><span class="pre">record</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.record" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented as we are not in a simulator.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.reseed">
<span class="sig-name descname"><span class="pre">reseed</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.reseed" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.set_local">
<span class="sig-name descname"><span class="pre">set_local</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.set_local" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented use Python getattr and setattr.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.set_name">
<span class="sig-name descname"><span class="pre">set_name</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.set_name" title="Link to this definition">¶</a></dt>
<dd><p>Set the name</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.set_uvm_seeding">
<span class="sig-name descname"><span class="pre">set_uvm_seeding</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">enable</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.set_uvm_seeding" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.sprint">
<span class="sig-name descname"><span class="pre">sprint</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.sprint" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented. use __str__() and print()</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.unpack">
<span class="sig-name descname"><span class="pre">unpack</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.unpack" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented yet. There are Pythonic solutions to this.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.unpack_bytes">
<span class="sig-name descname"><span class="pre">unpack_bytes</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.unpack_bytes" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented yet. There are Pythonic solutions to this.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.unpack_ints">
<span class="sig-name descname"><span class="pre">unpack_ints</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.unpack_ints" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented yet. There are Pythonic solutions to this.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_object.unpack_longints">
<span class="sig-name descname"><span class="pre">unpack_longints</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_object.unpack_longints" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented yet. There are Pythonic solutions to this.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_policy">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s05_base_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_policy</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_policy" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>The uvm_policy is used to add functionality to
SystemVerilog that already exists
in Python. It is not needed in pyuvm.</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s05_base_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_transaction</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">initiator</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object" title="pyuvm.s05_base_classes.uvm_object"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_object</span></code></a></p>
<p>Transactions without interface to logging or waveforms.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.accept_tr">
<span class="sig-name descname"><span class="pre">accept_tr</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">time</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.accept_tr" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.begin_tr">
<span class="sig-name descname"><span class="pre">begin_tr</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">begin_time</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent_handle</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.begin_tr" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.disable_recording">
<span class="sig-name descname"><span class="pre">disable_recording</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.disable_recording" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.do_accept_tr">
<span class="sig-name descname"><span class="pre">do_accept_tr</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.do_accept_tr" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.do_begin_tr">
<span class="sig-name descname"><span class="pre">do_begin_tr</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.do_begin_tr" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.do_end_tr">
<span class="sig-name descname"><span class="pre">do_end_tr</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.do_end_tr" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.enable_recording">
<span class="sig-name descname"><span class="pre">enable_recording</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.enable_recording" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.end_tr">
<span class="sig-name descname"><span class="pre">end_tr</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">end_time</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">0</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">free_handle</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">True</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.end_tr" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.get_accept_time">
<span class="sig-name descname"><span class="pre">get_accept_time</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.get_accept_time" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.get_begin_time">
<span class="sig-name descname"><span class="pre">get_begin_time</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.get_begin_time" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.get_end_time">
<span class="sig-name descname"><span class="pre">get_end_time</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.get_end_time" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.get_event_pool">
<span class="sig-name descname"><span class="pre">get_event_pool</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.get_event_pool" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.get_initiator">
<span class="sig-name descname"><span class="pre">get_initiator</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.get_initiator" title="Link to this definition">¶</a></dt>
<dd><p>5.4.2.15
:return: initiator</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.get_tr_handle">
<span class="sig-name descname"><span class="pre">get_tr_handle</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.get_tr_handle" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.get_transaction_id">
<span class="sig-name descname"><span class="pre">get_transaction_id</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.get_transaction_id" title="Link to this definition">¶</a></dt>
<dd><p>Returns  variable transaction_id</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.is_active">
<span class="sig-name descname"><span class="pre">is_active</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.is_active" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.is_recording_enabled">
<span class="sig-name descname"><span class="pre">is_recording_enabled</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.is_recording_enabled" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.set_id_info">
<span class="sig-name descname"><span class="pre">set_id_info</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">other</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.set_id_info" title="Link to this definition">¶</a></dt>
<dd><p>Set transaction_id from other
:param other: uvm_transaction
:return: None</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.set_initiator">
<span class="sig-name descname"><span class="pre">set_initiator</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">initiator</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.set_initiator" title="Link to this definition">¶</a></dt>
<dd><p>5.4.2.14
:param initiator: initiator to set
:return: None</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s05_base_classes.uvm_transaction.set_transaction_id">
<span class="sig-name descname"><span class="pre">set_transaction_id</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">txn_id</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s05_base_classes.uvm_transaction.set_transaction_id" title="Link to this definition">¶</a></dt>
<dd><p>Sets  variable transaction_id</p>
</dd></dl>

</dd></dl>

</section>
<section id="module-pyuvm.s06_reporting_classes">
<span id="pyuvm-s06-reporting-classes-module"></span><h2>pyuvm.s06_reporting_classes module<a class="headerlink" href="#module-pyuvm.s06_reporting_classes" title="Link to this heading">¶</a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s06_reporting_classes.PyuvmFormatter">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s06_reporting_classes.</span></span><span class="sig-name descname"><span class="pre">PyuvmFormatter</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">full_name</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s06_reporting_classes.PyuvmFormatter" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">SimColourLogFormatter</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s06_reporting_classes.PyuvmFormatter.format">
<span class="sig-name descname"><span class="pre">format</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">record</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s06_reporting_classes.PyuvmFormatter.format" title="Link to this definition">¶</a></dt>
<dd><p>Prettify the log output, annotate with simulation time</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s06_reporting_classes.uvm_report_object">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s06_reporting_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_report_object</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s06_reporting_classes.uvm_report_object" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object" title="pyuvm.s05_base_classes.uvm_object"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_object</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s06_reporting_classes.uvm_report_object.add_logging_handler">
<span class="sig-name descname"><span class="pre">add_logging_handler</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">handler</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s06_reporting_classes.uvm_report_object.add_logging_handler" title="Link to this definition">¶</a></dt>
<dd><p>Adds a handler</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s06_reporting_classes.uvm_report_object.disable_logging">
<span class="sig-name descname"><span class="pre">disable_logging</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s06_reporting_classes.uvm_report_object.disable_logging" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s06_reporting_classes.uvm_report_object.get_default_logging_level">
<em class="property"><span class="pre">static</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_default_logging_level</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s06_reporting_classes.uvm_report_object.get_default_logging_level" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s06_reporting_classes.uvm_report_object.remove_logging_handler">
<span class="sig-name descname"><span class="pre">remove_logging_handler</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">handler</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s06_reporting_classes.uvm_report_object.remove_logging_handler" title="Link to this definition">¶</a></dt>
<dd><p>Removes a specific handler</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s06_reporting_classes.uvm_report_object.remove_streaming_handler">
<span class="sig-name descname"><span class="pre">remove_streaming_handler</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s06_reporting_classes.uvm_report_object.remove_streaming_handler" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s06_reporting_classes.uvm_report_object.set_default_logging_level">
<em class="property"><span class="pre">static</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">set_default_logging_level</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">default_logging_level</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s06_reporting_classes.uvm_report_object.set_default_logging_level" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s06_reporting_classes.uvm_report_object.set_logging_level">
<span class="sig-name descname"><span class="pre">set_logging_level</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">logging_level</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s06_reporting_classes.uvm_report_object.set_logging_level" title="Link to this definition">¶</a></dt>
<dd><p>Sets the logger level</p>
</dd></dl>

</dd></dl>

</section>
<section id="module-pyuvm.s08_factory_classes">
<span id="pyuvm-s08-factory-classes-module"></span><h2>pyuvm.s08_factory_classes module<a class="headerlink" href="#module-pyuvm.s08_factory_classes" title="Link to this heading">¶</a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s08_factory_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_factory</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>The uvm_factory is a singleton that delivers all factory functions.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.clear_all">
<span class="sig-name descname"><span class="pre">clear_all</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.clear_all" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.clear_overrides">
<span class="sig-name descname"><span class="pre">clear_overrides</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.clear_overrides" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.create_component_by_name">
<span class="sig-name descname"><span class="pre">create_component_by_name</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">requested_type_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent_inst_path</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.create_component_by_name" title="Link to this definition">¶</a></dt>
<dd><p>Create a components using the name of the requested uvm_component type</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>requested_type_name</strong> – the type that could be overridden</p></li>
<li><p><strong>parent_inst_path</strong> – A path if we are checking for inst overrides</p></li>
<li><p><strong>name</strong> – The name of the new object.</p></li>
<li><p><strong>parent</strong> – The component’s parent component</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>A uvm_object with the name given</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.create_component_by_type">
<span class="sig-name descname"><span class="pre">create_component_by_type</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">requested_type</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent_inst_path</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.create_component_by_type" title="Link to this definition">¶</a></dt>
<dd><p>Create a component of the requested uvm_component type.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>requested_type</strong> – Type type to be overridden</p></li>
<li><p><strong>parent_inst_path</strong> – The inst path if we are looking</p></li>
</ul>
</dd>
</dl>
<p>for inst overrides
:param name: Concatenated with parent_inst_path if it
exists for inst overrides
:param parent: The parent component
:return: a uvm_component with the name an parent given.</p>
<p>If the type is is not in the factory we raise UVMFactoryError</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.create_object_by_name">
<span class="sig-name descname"><span class="pre">create_object_by_name</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">requested_type_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent_inst_path</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.create_object_by_name" title="Link to this definition">¶</a></dt>
<dd><p>Create an object using a string to define its uvm_object type.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>requested_type_name</strong> – the type that could be overridden</p></li>
<li><p><strong>parent_inst_path</strong> – A path if we are checking for inst overrides</p></li>
<li><p><strong>name</strong> – The name of the new object.</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>A uvm_object with the name given</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.create_object_by_type">
<span class="sig-name descname"><span class="pre">create_object_by_type</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">requested_type</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent_inst_path</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.create_object_by_type" title="Link to this definition">¶</a></dt>
<dd><p>8.3.1.5 Creation
:param requested_type: The type that we request but that can be
overridden
:param parent_inst_path: The get_full_name path of the parent
:param name: The name of the instance requested_type(“name”)
:return: Type that is child of uvm_object.
If the type is is not in the factory we raise UVMFactoryError</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.debug_level">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">debug_level</span></span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.debug_level" title="Link to this definition">¶</a></dt>
<dd><p>uvm_factory().debug_level = 0 : overrides
uvm_factory().debug_level = 1 : user defined types + above
uvm_factory().debug_level = 2 : uvm_* types + above</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.find_override_by_name">
<span class="sig-name descname"><span class="pre">find_override_by_name</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">requested_type_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">full_inst_path</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.find_override_by_name" title="Link to this definition">¶</a></dt>
<dd><p>Given a path and the name of a class return its overriding class object</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>requested_type_name</strong></p></li>
<li><p><strong>full_inst_path</strong></p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>class object</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.find_override_by_type">
<span class="sig-name descname"><span class="pre">find_override_by_type</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">requested_type</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">full_inst_path</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.find_override_by_type" title="Link to this definition">¶</a></dt>
<dd><p>Given a type and instance path, return the override class object.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>requested_type</strong> – The type whose override you want</p></li>
<li><p><strong>full_inst_path</strong> – The inst path where one looks</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>class object</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.find_wrapper_by_name">
<span class="sig-name descname"><span class="pre">find_wrapper_by_name</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.find_wrapper_by_name" title="Link to this definition">¶</a></dt>
<dd><p>There are no wrappers in pyuvm so this is not implemented.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.is_type_name_registered">
<span class="sig-name descname"><span class="pre">is_type_name_registered</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">type_name</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.is_type_name_registered" title="Link to this definition">¶</a></dt>
<dd><p>Checks that a type of this name is registered with the factory.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>type_name</strong> – string that is name of a type</p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>boolean</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.is_type_registered">
<span class="sig-name descname"><span class="pre">is_type_registered</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">uvm_type</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.is_type_registered" title="Link to this definition">¶</a></dt>
<dd><p>Checks that a type is registered. The argument is named “obj” in
the spec, but that name is ridiculous and confusing.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>uvm_type</strong> – The type to be checked</p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>boolean</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.print">
<span class="sig-name descname"><span class="pre">print</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">debug_level</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">1</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.print" title="Link to this definition">¶</a></dt>
<dd><p>Prints the factory data using debug_level to
control the amount of output. The uvm_factory().debug_level
variable can control this for __str__()</p>
<p>debug_level = 0 : overrides
debug_level = 1 : user defined types + above
debug_level = 2 : uvm_* types + above</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.set_inst_alias">
<span class="sig-name descname"><span class="pre">set_inst_alias</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">alias_type_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">original_type</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">full_inst_path</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.set_inst_alias" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented as it does not seem to exist in SystemVerilog UVM</p>
<p>:param alias_type_name:A string that will reference the original type
:param original_type:The original type toe be referenced
:param full_inst_path: The instance path where this alias is active
:return:None</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.set_inst_override_by_name">
<span class="sig-name descname"><span class="pre">set_inst_override_by_name</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">original_type_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">override_type_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">full_inst_path</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.set_inst_override_by_name" title="Link to this definition">¶</a></dt>
<dd><p>Override a specific instance  using strings that contain
the names of the types.
:param original_type_name: the name of type being replaced
:param override_type_name: the name of the substitute type
:param full_inst_path: The path to the instance
:return:</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.set_inst_override_by_type">
<span class="sig-name descname"><span class="pre">set_inst_override_by_type</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">original_type</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">override_type</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">full_inst_path</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.set_inst_override_by_type" title="Link to this definition">¶</a></dt>
<dd><p>Override an instance with a new type if original type is at that path
:param original_type: The original type being overridden
:param override_type: The overriding type
:param full_inst_path: The inst where this happens.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.set_type_alias">
<span class="sig-name descname"><span class="pre">set_type_alias</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">alias_type_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">original_type</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.set_type_alias" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented as it does not seem to exist in SystemVerilog UVM</p>
<p>:param alias_type_name:A string that will reference the original type
:param original_type:The original type toe be referenced
:return:None</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.set_type_override_by_name">
<span class="sig-name descname"><span class="pre">set_type_override_by_name</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">original_type_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">override_type_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">replace</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">True</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.set_type_override_by_name" title="Link to this definition">¶</a></dt>
<dd><p>Override one type with another type globally using strings
containing the type names.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>original_type_name</strong> – The name of the type to be</p>
</dd>
</dl>
<p>overridden or an arbitrary string.
:param override_type_name: The name of the overriding type.
It must have been declared.
:param replace: If the override already exists only
replace if this is True
:return:</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s08_factory_classes.uvm_factory.set_type_override_by_type">
<span class="sig-name descname"><span class="pre">set_type_override_by_type</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">original_type</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">override_type</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">replace</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">True</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s08_factory_classes.uvm_factory.set_type_override_by_type" title="Link to this definition">¶</a></dt>
<dd><p>Override one type with another type globally
:param original_type: The original type to be overridden
:param override_type: The new type that will override it
:param replace: If the override exists, only replace it if this is True</p>
</dd></dl>

</dd></dl>

</section>
<section id="module-pyuvm.s09_phasing">
<span id="pyuvm-s09-phasing-module"></span><h2>pyuvm.s09_phasing module<a class="headerlink" href="#module-pyuvm.s09_phasing" title="Link to this heading">¶</a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_bottomup_phase">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s09_phasing.</span></span><span class="sig-name descname"><span class="pre">uvm_bottomup_phase</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_bottomup_phase" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s09_phasing.uvm_phase" title="pyuvm.s09_phasing.uvm_phase"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_phase</span></code></a></p>
<p>Runs the phases from bottom up.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_bottomup_phase.traverse">
<em class="property"><span class="pre">classmethod</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">traverse</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">comp</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_bottomup_phase.traverse" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_build_phase">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s09_phasing.</span></span><span class="sig-name descname"><span class="pre">uvm_build_phase</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_build_phase" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s09_phasing.uvm_topdown_phase" title="pyuvm.s09_phasing.uvm_topdown_phase"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_topdown_phase</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_check_phase">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s09_phasing.</span></span><span class="sig-name descname"><span class="pre">uvm_check_phase</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_check_phase" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s09_phasing.uvm_topdown_phase" title="pyuvm.s09_phasing.uvm_topdown_phase"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_topdown_phase</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_connect_phase">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s09_phasing.</span></span><span class="sig-name descname"><span class="pre">uvm_connect_phase</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_connect_phase" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s09_phasing.uvm_bottomup_phase" title="pyuvm.s09_phasing.uvm_bottomup_phase"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_bottomup_phase</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_end_of_elaboration_phase">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s09_phasing.</span></span><span class="sig-name descname"><span class="pre">uvm_end_of_elaboration_phase</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_end_of_elaboration_phase" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s09_phasing.uvm_topdown_phase" title="pyuvm.s09_phasing.uvm_topdown_phase"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_topdown_phase</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_extract_phase">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s09_phasing.</span></span><span class="sig-name descname"><span class="pre">uvm_extract_phase</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_extract_phase" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s09_phasing.uvm_topdown_phase" title="pyuvm.s09_phasing.uvm_topdown_phase"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_topdown_phase</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_final_phase">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s09_phasing.</span></span><span class="sig-name descname"><span class="pre">uvm_final_phase</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_final_phase" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s09_phasing.uvm_topdown_phase" title="pyuvm.s09_phasing.uvm_topdown_phase"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_topdown_phase</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_phase">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s09_phasing.</span></span><span class="sig-name descname"><span class="pre">uvm_phase</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_phase" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object" title="pyuvm.s05_base_classes.uvm_object"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_object</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_phase.execute">
<em class="property"><span class="pre">classmethod</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">execute</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">comp</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_phase.execute" title="Link to this definition">¶</a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>comp</strong> – The component whose turn it is to execute</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_report_phase">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s09_phasing.</span></span><span class="sig-name descname"><span class="pre">uvm_report_phase</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_report_phase" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s09_phasing.uvm_topdown_phase" title="pyuvm.s09_phasing.uvm_topdown_phase"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_topdown_phase</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_run_phase">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s09_phasing.</span></span><span class="sig-name descname"><span class="pre">uvm_run_phase</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_run_phase" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s09_phasing.uvm_threaded_execute_phase" title="pyuvm.s09_phasing.uvm_threaded_execute_phase"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_threaded_execute_phase</span></code></a>, <a class="reference internal" href="#pyuvm.s09_phasing.uvm_bottomup_phase" title="pyuvm.s09_phasing.uvm_bottomup_phase"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_bottomup_phase</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_start_of_simulation_phase">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s09_phasing.</span></span><span class="sig-name descname"><span class="pre">uvm_start_of_simulation_phase</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_start_of_simulation_phase" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s09_phasing.uvm_topdown_phase" title="pyuvm.s09_phasing.uvm_topdown_phase"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_topdown_phase</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_threaded_execute_phase">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s09_phasing.</span></span><span class="sig-name descname"><span class="pre">uvm_threaded_execute_phase</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_threaded_execute_phase" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s09_phasing.uvm_phase" title="pyuvm.s09_phasing.uvm_phase"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_phase</span></code></a></p>
<p>This phase launches the phase function in a thread and
returns the thread to the caller.  The caller can then
join all the threads.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_threaded_execute_phase.execute">
<em class="property"><span class="pre">classmethod</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">execute</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">comp</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_threaded_execute_phase.execute" title="Link to this definition">¶</a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>comp</strong> – The component whose turn it is to execute</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_topdown_phase">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s09_phasing.</span></span><span class="sig-name descname"><span class="pre">uvm_topdown_phase</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_topdown_phase" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s09_phasing.uvm_phase" title="pyuvm.s09_phasing.uvm_phase"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_phase</span></code></a></p>
<p>Runs phases from the top down.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s09_phasing.uvm_topdown_phase.traverse">
<em class="property"><span class="pre">classmethod</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">traverse</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">comp</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s09_phasing.uvm_topdown_phase.traverse" title="Link to this definition">¶</a></dt>
<dd><p>Given a component, we traverse the component tree
top to bottom calling the phase functions as we go</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>comp</strong> – The component whose hierarchy will be traversed</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

</section>
<section id="module-pyuvm.s12_uvm_tlm_interfaces">
<span id="pyuvm-s12-uvm-tlm-interfaces-module"></span><h2>pyuvm.s12_uvm_tlm_interfaces module<a class="headerlink" href="#module-pyuvm.s12_uvm_tlm_interfaces" title="Link to this heading">¶</a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_QueueAccessor</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">uvm_queue</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ap</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_analysis_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_export_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_export_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_export_base</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_analysis_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_port_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_port_base</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_port.connect">
<span class="sig-name descname"><span class="pre">connect</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">export</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_port.connect" title="Link to this definition">¶</a></dt>
<dd><p>Attach this port to the associated export.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>export</strong></p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_port.write">
<span class="sig-name descname"><span class="pre">write</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">datum</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_port.write" title="Link to this definition">¶</a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>datum</strong> – data to send</p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_blocking_get_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_export_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_export_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_export_base</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_blocking_get_peek_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_export_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_export_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_export_base</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_blocking_get_peek_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_get_port</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_peek_port</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_blocking_get_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_port_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_port_base</span></code></a></p>
<p>Access the blocking get export methods</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_port.get">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_port.get" title="Link to this definition">¶</a></dt>
<dd><p>A blocking get that returns the data got
:return: data</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_master_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_blocking_master_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_master_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_put_export</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_get_peek_export</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_master_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_blocking_master_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_master_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_put_port</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_get_peek_port</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_blocking_peek_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_export_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_export_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_export_base</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_blocking_peek_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_port_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_port_base</span></code></a></p>
<p>Provides access to the peek methods</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_port.peek">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">peek</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_port.peek" title="Link to this definition">¶</a></dt>
<dd><p>A blocking peek that returns data without
consuming it.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>datum</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_blocking_put_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_export_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_export_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_export_base</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_blocking_put_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_port_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_port_base</span></code></a></p>
<p>Access the blocking put interfaces</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_port.put">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">put</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">datum</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_port.put" title="Link to this definition">¶</a></dt>
<dd><blockquote>
<div><p>A blocking put that calls the export.put</p>
</div></blockquote>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>datum</strong> – Datum to put</p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_slave_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_blocking_slave_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_slave_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_put_export</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_get_peek_export</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_slave_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_blocking_slave_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_slave_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_put_port</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_get_peek_port</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_transport_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_blocking_transport_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_transport_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_export_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_export_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_export_base</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_transport_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_blocking_transport_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_transport_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_port_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_port_base</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_transport_port.transport">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">transport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">put_data</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_transport_port.transport" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_export_base">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_export_base</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_export_base" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component" title="pyuvm.s13_uvm_component.uvm_component"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_component</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_get_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_get_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_get_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_get_export</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_get_export</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_get_peek_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_get_peek_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_get_peek_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_get_peek_export</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_get_peek_export</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_get_peek_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_get_peek_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_get_peek_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_get_peek_port</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_get_peek_port</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_get_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_get_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_get_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_get_port</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_get_port</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_master_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_master_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_master_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_master_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_master_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_master_export</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_master_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_master_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_master_export</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_master_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_master_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_master_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_master_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_master_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_master_port</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_master_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_master_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_master_port</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_nonblocking_get_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_export_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_export_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_export_base</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_nonblocking_get_peek_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_export_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_export_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_export_base</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_nonblocking_get_peek_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_get_port</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_peek_port</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_nonblocking_get_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_port_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_port_base</span></code></a></p>
<p>Access the non_blocking methods in export</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_port.can_get">
<span class="sig-name descname"><span class="pre">can_get</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_port.can_get" title="Link to this definition">¶</a></dt>
<dd><p>Returns true if there is data to get</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>bool</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_port.try_get">
<span class="sig-name descname"><span class="pre">try_get</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_port.try_get" title="Link to this definition">¶</a></dt>
<dd><p>12.2.4.2.6
Returns a tuple containing success and the data
This is different than SV UVM that returns the
data through the argument list.
:return: (success, data)</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_master_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_nonblocking_master_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_master_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_peek_export</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_get_peek_export</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_master_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_nonblocking_master_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_master_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_put_port</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_get_peek_port</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_nonblocking_peek_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_export_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_export_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_export_base</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_nonblocking_peek_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_port_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_port_base</span></code></a></p>
<p>Try a peek</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_port.can_peek">
<span class="sig-name descname"><span class="pre">can_peek</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_port.can_peek" title="Link to this definition">¶</a></dt>
<dd><p>Checks if peeking will be successful</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>True if can peek</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_port.try_peek">
<span class="sig-name descname"><span class="pre">try_peek</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_port.try_peek" title="Link to this definition">¶</a></dt>
<dd><p>Tries to peek for data and returns
a tuple with success and the data
:return: (success, data)</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_nonblocking_put_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_export_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_export_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_export_base</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_nonblocking_put_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_port_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_port_base</span></code></a></p>
<p>Access the non_blocking put interface</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port.can_put">
<span class="sig-name descname"><span class="pre">can_put</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port.can_put" title="Link to this definition">¶</a></dt>
<dd><p>Returns true if there is room for data to
be put on the port</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>bool</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port.try_put">
<span class="sig-name descname"><span class="pre">try_put</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">data</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port.try_put" title="Link to this definition">¶</a></dt>
<dd><p>Tries to put data on a port, but if the
port is full it returns False</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>data</strong> – data to deliver</p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>True = success</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_slave_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_nonblocking_slave_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_slave_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_put_export</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_get_peek_export</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_slave_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_nonblocking_slave_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_slave_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_get_peek_port</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_put_port</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_transport_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_nonblocking_transport_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_transport_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_export_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_export_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_export_base</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_transport_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_nonblocking_transport_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_transport_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_port_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_port_base</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_transport_port.nb_transport">
<span class="sig-name descname"><span class="pre">nb_transport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">put_data</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_transport_port.nb_transport" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_peek_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_peek_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_peek_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_peek_export</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_peek_export</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_peek_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_peek_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_peek_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_peek_port</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_peek_port</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_port_base">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_port_base</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_export_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_export_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_export_base</span></code></a></p>
<p>A uvm_port_base is a uvm_component with a connect() function.
The connect function creates an __export data member that
implements the put/get,etc methods.</p>
<p>We’ll build functionality from uvm_port_base to create the
other combinations of ports through multiple inheritance.</p>
<p>pyuvm will make extensive use of Pythons “ask forgiveness” policy
If you try to use the wrong method for the port you created
then you’ll get a exception, maybe a missing attribute one, though
we could catch that one and deliver a more useful message.</p>
<p>Unlike the SV implementation of UVM we return results from get and peek
as function call returns. This is more pythonic.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_port_base.check_export">
<span class="sig-name descname"><span class="pre">check_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">export</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base.check_export" title="Link to this definition">¶</a></dt>
<dd><p>Check that the export implements needed methods</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_port_base.connect">
<span class="sig-name descname"><span class="pre">connect</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">export</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base.connect" title="Link to this definition">¶</a></dt>
<dd><p>Attach this port to the associated export.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>export</strong></p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p></p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_put_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_put_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_put_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_put_export</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_put_export</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_put_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_put_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_put_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_put_port</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_put_port</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_slave_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_slave_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_slave_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_slave_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_slave_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_slave_export</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_slave_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_slave_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_slave_export</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_slave_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_slave_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_slave_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_slave_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_slave_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_slave_port</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_slave_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_slave_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_slave_port</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_analysis_fifo">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_tlm_analysis_fifo</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_analysis_fifo" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_tlm_fifo</span></code></a></p>
<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_analysis_fifo.uvm_AnalysisExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_AnalysisExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">uvm_queue</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ap</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_analysis_fifo.uvm_AnalysisExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor" title="pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_QueueAccessor</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_analysis_port</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_analysis_fifo.uvm_AnalysisExport.write">
<span class="sig-name descname"><span class="pre">write</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_analysis_fifo.uvm_AnalysisExport.write" title="Link to this definition">¶</a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>datum</strong> – data to send</p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_tlm_fifo</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">size</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">1</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.flush">
<span class="sig-name descname"><span class="pre">flush</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.flush" title="Link to this definition">¶</a></dt>
<dd><p>Flush out the FIFO</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.is_empty">
<span class="sig-name descname"><span class="pre">is_empty</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.is_empty" title="Link to this definition">¶</a></dt>
<dd><p>Returns true if FIFO is empty</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>True if empty</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.is_full">
<span class="sig-name descname"><span class="pre">is_full</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.is_full" title="Link to this definition">¶</a></dt>
<dd><p>Test for full FIFO</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>True if full</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.size">
<span class="sig-name descname"><span class="pre">size</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.size" title="Link to this definition">¶</a></dt>
<dd><p>Return the size of the fifo</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>size of FIFO</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.used">
<span class="sig-name descname"><span class="pre">used</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.used" title="Link to this definition">¶</a></dt>
<dd><p>How much of the FIFO is being used?</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Size of the FIFO</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_tlm_fifo_base</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">maxsize</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">1</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component" title="pyuvm.s13_uvm_component.uvm_component"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_component</span></code></a></p>
<p>Declares and instantiate the exports needed to communicate
through the Queue.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.can_get">
<span class="sig-name descname"><span class="pre">can_get</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.can_get" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.can_peek">
<span class="sig-name descname"><span class="pre">can_peek</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.can_peek" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.can_put">
<span class="sig-name descname"><span class="pre">can_put</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.can_put" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.get">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.get" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.peek">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">peek</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.peek" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.put">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">put</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.put" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.try_get">
<span class="sig-name descname"><span class="pre">try_get</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.try_get" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.try_peek">
<span class="sig-name descname"><span class="pre">try_peek</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.try_peek" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.try_put">
<span class="sig-name descname"><span class="pre">try_put</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.try_put" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingGetExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_BlockingGetExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">uvm_queue</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ap</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingGetExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor" title="pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_QueueAccessor</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_get_export</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingGetExport.get">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingGetExport.get" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingGetPeekExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_BlockingGetPeekExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">uvm_queue</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ap</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingGetPeekExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingGetExport" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingGetExport"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_BlockingGetExport</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPeekExport" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPeekExport"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_BlockingPeekExport</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPeekExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_BlockingPeekExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">uvm_queue</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ap</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPeekExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor" title="pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_QueueAccessor</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_peek_export</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPeekExport.peek">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">peek</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPeekExport.peek" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPutExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_BlockingPutExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">uvm_queue</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ap</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPutExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor" title="pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_QueueAccessor</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_put_export</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPutExport.put">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">put</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPutExport.put" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_GetExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_GetExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">uvm_queue</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ap</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_GetExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingGetExport" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingGetExport"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_BlockingGetExport</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetExport" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetExport"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_NonBlockingGetExport</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_GetPeekExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_GetPeekExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">uvm_queue</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ap</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_GetPeekExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_GetExport" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_GetExport"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_GetExport</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_PeekExport" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_PeekExport"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_PeekExport</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_NonBlockingGetExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">uvm_queue</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ap</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor" title="pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_QueueAccessor</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_get_export</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetExport.can_get">
<span class="sig-name descname"><span class="pre">can_get</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetExport.can_get" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetExport.try_get">
<span class="sig-name descname"><span class="pre">try_get</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetExport.try_get" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetPeekExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_NonBlockingGetPeekExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">uvm_queue</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ap</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetPeekExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetExport" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetExport"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_NonBlockingGetExport</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPeekExport" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPeekExport"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_NonBlockingPeekExport</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPeekExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_NonBlockingPeekExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">uvm_queue</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ap</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPeekExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor" title="pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_QueueAccessor</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_peek_export</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPeekExport.can_peek">
<span class="sig-name descname"><span class="pre">can_peek</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPeekExport.can_peek" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPeekExport.try_peek">
<span class="sig-name descname"><span class="pre">try_peek</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPeekExport.try_peek" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPutExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_NonBlockingPutExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">uvm_queue</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ap</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPutExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor" title="pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_QueueAccessor</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_put_export</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPutExport.can_put">
<span class="sig-name descname"><span class="pre">can_put</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPutExport.can_put" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPutExport.try_put">
<span class="sig-name descname"><span class="pre">try_put</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPutExport.try_put" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_PeekExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_PeekExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">uvm_queue</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ap</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_PeekExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPeekExport" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPeekExport"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_BlockingPeekExport</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPeekExport" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPeekExport"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_NonBlockingPeekExport</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_PutExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_PutExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">uvm_queue</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">ap</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_PutExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPutExport" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPutExport"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_BlockingPutExport</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPutExport" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPutExport"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_NonBlockingPutExport</span></code></a></p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_tlm_req_rsp_channel</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">request_fifo_size</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">1</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">response_fifo_size</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">1</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component" title="pyuvm.s13_uvm_component.uvm_component"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_component</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.connect_phase">
<span class="sig-name descname"><span class="pre">connect_phase</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.connect_phase" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_MasterSlaveExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">put_export</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">get_peek_export</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_master_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_master_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_master_port</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_get_peek_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_get_peek_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_get_peek_port</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.can_get">
<span class="sig-name descname"><span class="pre">can_get</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.can_get" title="Link to this definition">¶</a></dt>
<dd><p>Returns true if there is data to get</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>bool</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.can_put">
<span class="sig-name descname"><span class="pre">can_put</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.can_put" title="Link to this definition">¶</a></dt>
<dd><p>Returns true if there is room for data to
be put on the port</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>bool</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.get">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.get" title="Link to this definition">¶</a></dt>
<dd><p>A blocking get that returns the data got
:return: data</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.put">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">put</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.put" title="Link to this definition">¶</a></dt>
<dd><blockquote>
<div><p>A blocking put that calls the export.put</p>
</div></blockquote>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>datum</strong> – Datum to put</p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.try_get">
<span class="sig-name descname"><span class="pre">try_get</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.try_get" title="Link to this definition">¶</a></dt>
<dd><p>12.2.4.2.6
Returns a tuple containing success and the data
This is different than SV UVM that returns the
data through the argument list.
:return: (success, data)</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.try_put">
<span class="sig-name descname"><span class="pre">try_put</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.try_put" title="Link to this definition">¶</a></dt>
<dd><p>Tries to put data on a port, but if the
port is full it returns False</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>data</strong> – data to deliver</p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>True = success</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_transport_channel">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_tlm_transport_channel</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_transport_channel" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel" title="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_tlm_req_rsp_channel</span></code></a></p>
<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_transport_channel.uvm_TransportExport">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_TransportExport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">req_fifo</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rsp_fifo</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_transport_channel.uvm_TransportExport" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_transport_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_transport_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_transport_port</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_transport_channel.uvm_TransportExport.nb_transport">
<span class="sig-name descname"><span class="pre">nb_transport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">req</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_transport_channel.uvm_TransportExport.nb_transport" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_transport_channel.uvm_TransportExport.transport">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">transport</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">req</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_transport_channel.uvm_TransportExport.transport" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_transport_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_transport_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_transport_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_transport_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_transport_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_transport_export</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_transport_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_transport_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_transport_export</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s12_uvm_tlm_interfaces.uvm_transport_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s12_uvm_tlm_interfaces.</span></span><span class="sig-name descname"><span class="pre">uvm_transport_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_transport_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_transport_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_transport_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_transport_port</span></code></a>, <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_transport_port" title="pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_transport_port"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_nonblocking_transport_port</span></code></a></p>
</dd></dl>

</section>
<section id="module-pyuvm.s13_predefined_component_classes">
<span id="pyuvm-s13-predefined-component-classes-module"></span><h2>pyuvm.s13_predefined_component_classes module<a class="headerlink" href="#module-pyuvm.s13_predefined_component_classes" title="Link to this heading">¶</a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_active_passive_enum">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s13_predefined_component_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_active_passive_enum</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_active_passive_enum" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">IntEnum</span></code></p>
<p>An enumeration.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_active_passive_enum.UVM_ACTIVE">
<span class="sig-name descname"><span class="pre">UVM_ACTIVE</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">1</span></em><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_active_passive_enum.UVM_ACTIVE" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_active_passive_enum.UVM_PASSIVE">
<span class="sig-name descname"><span class="pre">UVM_PASSIVE</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">0</span></em><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_active_passive_enum.UVM_PASSIVE" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_agent">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s13_predefined_component_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_agent</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_agent" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component" title="pyuvm.s13_uvm_component.uvm_component"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_component</span></code></a></p>
<p>Contains controls for individual agents</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_agent.active">
<span class="sig-name descname"><span class="pre">active</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_agent.active" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_agent.build_phase">
<span class="sig-name descname"><span class="pre">build_phase</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_agent.build_phase" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_agent.get_is_active">
<span class="sig-name descname"><span class="pre">get_is_active</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_agent.get_is_active" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_driver">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s13_predefined_component_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_driver</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_driver" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component" title="pyuvm.s13_uvm_component.uvm_component"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_component</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_env">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s13_predefined_component_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_env</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_env" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component" title="pyuvm.s13_uvm_component.uvm_component"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_component</span></code></a></p>
<p>A container for agents and what-not</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_monitor">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s13_predefined_component_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_monitor</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_monitor" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component" title="pyuvm.s13_uvm_component.uvm_component"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_component</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_scoreboard">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s13_predefined_component_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_scoreboard</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_scoreboard" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component" title="pyuvm.s13_uvm_component.uvm_component"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_component</span></code></a></p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_subscriber">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s13_predefined_component_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_subscriber</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_subscriber" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component" title="pyuvm.s13_uvm_component.uvm_component"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_component</span></code></a></p>
<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_subscriber.uvm_AnalysisImp">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">uvm_AnalysisImp</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">write_fn</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_subscriber.uvm_AnalysisImp" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_analysis_export</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_subscriber.uvm_AnalysisImp.write">
<span class="sig-name descname"><span class="pre">write</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">tt</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_subscriber.uvm_AnalysisImp.write" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_subscriber.write">
<span class="sig-name descname"><span class="pre">write</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">tt</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_subscriber.write" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s13_predefined_component_classes.uvm_test">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s13_predefined_component_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_test</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_predefined_component_classes.uvm_test" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component" title="pyuvm.s13_uvm_component.uvm_component"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_component</span></code></a></p>
<p>The base class for all tests</p>
</dd></dl>

</section>
<section id="module-pyuvm.s13_uvm_component">
<span id="pyuvm-s13-uvm-component-module"></span><h2>pyuvm.s13_uvm_component module<a class="headerlink" href="#module-pyuvm.s13_uvm_component" title="Link to this heading">¶</a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.ConfigDB">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s13_uvm_component.</span></span><span class="sig-name descname"><span class="pre">ConfigDB</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.ConfigDB" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.ConfigDB.clear">
<span class="sig-name descname"><span class="pre">clear</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.ConfigDB.clear" title="Link to this definition">¶</a></dt>
<dd><p>Reset the ConfigDB. Used for testing.</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.ConfigDB.default_precedence">
<span class="sig-name descname"><span class="pre">default_precedence</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">1000</span></em><a class="headerlink" href="#pyuvm.s13_uvm_component.ConfigDB.default_precedence" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.ConfigDB.exists">
<span class="sig-name descname"><span class="pre">exists</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">context</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">inst_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">field_name</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.ConfigDB.exists" title="Link to this definition">¶</a></dt>
<dd><p>Returns true if there is data in the database at this location
:param context: None or uvm_component
:param inst_name: instance name string in context
:param field_name: key name for location
:return: True if exists</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.ConfigDB.get">
<span class="sig-name descname"><span class="pre">get</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">context</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">inst_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">field_name</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.ConfigDB.get" title="Link to this definition">¶</a></dt>
<dd><p>The component path matches against the paths in the ConfigDB. The path
cannot have wildcards, but can match against keys with wildcards.
Return the value stored at key. Raise UVMConfigError if there is no key</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>inst_name</strong> – component full path with no wildcards</p></li>
<li><p><strong>field_name</strong> – the field_name being retrieved</p></li>
<li><p><strong>context</strong> – The component making the call</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>value found at location</p>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.ConfigDB.legal_chars">
<span class="sig-name descname"><span class="pre">legal_chars</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{'.',</span> <span class="pre">'0',</span> <span class="pre">'1',</span> <span class="pre">'2',</span> <span class="pre">'3',</span> <span class="pre">'4',</span> <span class="pre">'5',</span> <span class="pre">'6',</span> <span class="pre">'7',</span> <span class="pre">'8',</span> <span class="pre">'9',</span> <span class="pre">'A',</span> <span class="pre">'B',</span> <span class="pre">'C',</span> <span class="pre">'D',</span> <span class="pre">'E',</span> <span class="pre">'F',</span> <span class="pre">'G',</span> <span class="pre">'H',</span> <span class="pre">'I',</span> <span class="pre">'J',</span> <span class="pre">'K',</span> <span class="pre">'L',</span> <span class="pre">'M',</span> <span class="pre">'N',</span> <span class="pre">'O',</span> <span class="pre">'P',</span> <span class="pre">'Q',</span> <span class="pre">'R',</span> <span class="pre">'S',</span> <span class="pre">'T',</span> <span class="pre">'U',</span> <span class="pre">'V',</span> <span class="pre">'W',</span> <span class="pre">'X',</span> <span class="pre">'Y',</span> <span class="pre">'Z',</span> <span class="pre">'_',</span> <span class="pre">'a',</span> <span class="pre">'b',</span> <span class="pre">'c',</span> <span class="pre">'d',</span> <span class="pre">'e',</span> <span class="pre">'f',</span> <span class="pre">'g',</span> <span class="pre">'h',</span> <span class="pre">'i',</span> <span class="pre">'j',</span> <span class="pre">'k',</span> <span class="pre">'l',</span> <span class="pre">'m',</span> <span class="pre">'n',</span> <span class="pre">'o',</span> <span class="pre">'p',</span> <span class="pre">'q',</span> <span class="pre">'r',</span> <span class="pre">'s',</span> <span class="pre">'t',</span> <span class="pre">'u',</span> <span class="pre">'v',</span> <span class="pre">'w',</span> <span class="pre">'x',</span> <span class="pre">'y',</span> <span class="pre">'z'}</span></em><a class="headerlink" href="#pyuvm.s13_uvm_component.ConfigDB.legal_chars" title="Link to this definition">¶</a></dt>
<dd><p>A path-based singleton storage system</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.ConfigDB.set">
<span class="sig-name descname"><span class="pre">set</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">context</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">inst_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">field_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">value</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.ConfigDB.set" title="Link to this definition">¶</a></dt>
<dd><p>Stores an object in the db using the context and
inst_name to create a retrieval path, and the key
name.
:param context: A handle to a component
:param inst_name: The instance name within the component
:param field_name: The key we’re setting
:param value: The object to be stored
:return: None</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.ConfigDB.trace">
<span class="sig-name descname"><span class="pre">trace</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">method</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">context</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">inst_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">field_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">value</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.ConfigDB.trace" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.ConfigDB.wait_modified">
<span class="sig-name descname"><span class="pre">wait_modified</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.ConfigDB.wait_modified" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s13_uvm_component.</span></span><span class="sig-name descname"><span class="pre">uvm_component</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s06_reporting_classes.uvm_report_object" title="pyuvm.s06_reporting_classes.uvm_report_object"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_report_object</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.add_child">
<span class="sig-name descname"><span class="pre">add_child</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">child</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.add_child" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.add_logging_handler_hier">
<span class="sig-name descname"><span class="pre">add_logging_handler_hier</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">handler</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.add_logging_handler_hier" title="Link to this definition">¶</a></dt>
<dd><p>Add an additional handler all the way down the component hierarchy
:param handler: A logging.Handler object
:return: None</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.build_phase">
<span class="sig-name descname"><span class="pre">build_phase</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.build_phase" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.cdb_get">
<span class="sig-name descname"><span class="pre">cdb_get</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">label</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">inst_path</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.cdb_get" title="Link to this definition">¶</a></dt>
<dd><p>Retrieve an object from the config_db using this components
get_full_name() path. Can find objects stored with wildcards</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>inst_path</strong> – The path below this component</p></li>
<li><p><strong>label</strong> – The label used to store the value</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>The object at this path stored at the label</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.cdb_set">
<span class="sig-name descname"><span class="pre">cdb_set</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">label</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">value</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">inst_path</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'*'</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.cdb_set" title="Link to this definition">¶</a></dt>
<dd><p>Store an object in the config_db.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>value</strong> – The object to store</p></li>
<li><p><strong>label</strong> – The label to use to retrieve it</p></li>
<li><p><strong>inst_path</strong> – A path with globs or if left blank
the get_full_name() path</p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.check_phase">
<span class="sig-name descname"><span class="pre">check_phase</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.check_phase" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.children">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">children</span></span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.children" title="Link to this definition">¶</a></dt>
<dd><p>13.1.3.4
Implements the intention of this requirement
without the approach taken in the UVM</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.clear_children">
<span class="sig-name descname"><span class="pre">clear_children</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.clear_children" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.clear_components">
<em class="property"><span class="pre">classmethod</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">clear_components</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.clear_components" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.clear_hierarchy">
<span class="sig-name descname"><span class="pre">clear_hierarchy</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.clear_hierarchy" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.component_dict">
<span class="sig-name descname"><span class="pre">component_dict</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">{}</span></em><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.component_dict" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.connect_phase">
<span class="sig-name descname"><span class="pre">connect_phase</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.connect_phase" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.create">
<em class="property"><span class="pre">classmethod</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">create</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">''</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.create" title="Link to this definition">¶</a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>new object from factory</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.disable_logging_hier">
<span class="sig-name descname"><span class="pre">disable_logging_hier</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.disable_logging_hier" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.do_execute_op">
<span class="sig-name descname"><span class="pre">do_execute_op</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">op</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.do_execute_op" title="Link to this definition">¶</a></dt>
<dd><p>Not implemented.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.drop_objection">
<span class="sig-name descname"><span class="pre">drop_objection</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.drop_objection" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.end_of_elaboration_phase">
<span class="sig-name descname"><span class="pre">end_of_elaboration_phase</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.end_of_elaboration_phase" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.extract_phase">
<span class="sig-name descname"><span class="pre">extract_phase</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.extract_phase" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.final_phase">
<span class="sig-name descname"><span class="pre">final_phase</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.final_phase" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.get_child">
<span class="sig-name descname"><span class="pre">get_child</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.get_child" title="Link to this definition">¶</a></dt>
<dd><p>13.1.3.4
:param self:
:param name: child string
:return: uvm_component of that name</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.get_children">
<span class="sig-name descname"><span class="pre">get_children</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.get_children" title="Link to this definition">¶</a></dt>
<dd><p>13.1.3.3
:return: dict with children</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.get_depth">
<span class="sig-name descname"><span class="pre">get_depth</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.get_depth" title="Link to this definition">¶</a></dt>
<dd><p>13.1.3.8
Get the depth that I am from the top component. uvm_root is 0.
:param self: That’s me
:return: depth</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.get_full_name">
<span class="sig-name descname"><span class="pre">get_full_name</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.get_full_name" title="Link to this definition">¶</a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>Name concatenated to parent name.</p>
</dd>
</dl>
<p>13.1.3.2</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.get_num_children">
<span class="sig-name descname"><span class="pre">get_num_children</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.get_num_children" title="Link to this definition">¶</a></dt>
<dd><p>13.1.3.5
:param self:
:return: Number of children in component</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.get_parent">
<span class="sig-name descname"><span class="pre">get_parent</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.get_parent" title="Link to this definition">¶</a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>parent object</p>
</dd>
</dl>
<p>13.1.3.1— No ‘<a href="#id1"><span class="problematic" id="id2">get_</span></a>’ prefix</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.has_child">
<span class="sig-name descname"><span class="pre">has_child</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.has_child" title="Link to this definition">¶</a></dt>
<dd><p>13.1.3.6
:param self:
:param name: Name of child object
:return: True if exists, False otherwise</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.hierarchy">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">hierarchy</span></span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.hierarchy" title="Link to this definition">¶</a></dt>
<dd><p>We return a generator to find the children.
This is more pythonic and saves memory for large hierarchies.
:return: An ordered list of components top to bottom.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.lookup">
<span class="sig-name descname"><span class="pre">lookup</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.lookup" title="Link to this definition">¶</a></dt>
<dd><p>13.1.3.7
Return a component base on the path. If . then
use full name from root otherwise relative
:param name: The search name
:return: either the component or None</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.parent">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">parent</span></span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.parent" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.raise_objection">
<span class="sig-name descname"><span class="pre">raise_objection</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.raise_objection" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.remove_logging_handler_hier">
<span class="sig-name descname"><span class="pre">remove_logging_handler_hier</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">handler</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.remove_logging_handler_hier" title="Link to this definition">¶</a></dt>
<dd><p>Remove a handler from all loggers below this component
:param handler: logging handler
:return: None</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.remove_streaming_handler_hier">
<span class="sig-name descname"><span class="pre">remove_streaming_handler_hier</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.remove_streaming_handler_hier" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.report_phase">
<span class="sig-name descname"><span class="pre">report_phase</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.report_phase" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.run_phase">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">run_phase</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.run_phase" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.set_logging_level_hier">
<span class="sig-name descname"><span class="pre">set_logging_level_hier</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">logging_level</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.set_logging_level_hier" title="Link to this definition">¶</a></dt>
<dd><p>Set the logging level for this component’s logger
and all the way down the hierarchy
:param logging_level: typically a constant from logging module
:return: None</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_component.start_of_simulation_phase">
<span class="sig-name descname"><span class="pre">start_of_simulation_phase</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_component.start_of_simulation_phase" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_root">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s13_uvm_component.</span></span><span class="sig-name descname"><span class="pre">uvm_root</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_root" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component" title="pyuvm.s13_uvm_component.uvm_component"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_component</span></code></a></p>
<p>F.7.  We do not use uvm_pkg to hold uvm_root.  Instead it
is a class variable of uvm_component.  This avoids
circular reference issues regarding uvm_pkg.</p>
<p>Plus, it’s cleaner.</p>
<p>uvm_root is still a singleton that you access through its
constructor instead of through a get() method.</p>
<p>Much of the functionality in Annex F delivers functionality
in SystemVerilog that is already built into Python. So we’re
going to skip much of that Annex.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_root.clear_singletons">
<em class="property"><span class="pre">classmethod</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">clear_singletons</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">keep_set</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">{}</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_root.clear_singletons" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_root.run_test">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">run_test</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">test_name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">keep_singletons</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">keep_set</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">{}</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_root.run_test" title="Link to this definition">¶</a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>test_name</strong> – The uvm test name or test class</p></li>
<li><p><strong>keep_singletons</strong> – If True do not clear singletons (default False)</p></li>
<li><p><strong>keep_set</strong> – Set of singleton classes to keep</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>none</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s13_uvm_component.uvm_test">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s13_uvm_component.</span></span><span class="sig-name descname"><span class="pre">uvm_test</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s13_uvm_component.uvm_test" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component" title="pyuvm.s13_uvm_component.uvm_component"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_component</span></code></a></p>
<p>The base class for all tests</p>
</dd></dl>

</section>
<section id="module-pyuvm.s14_15_python_sequences">
<span id="pyuvm-s14-15-python-sequences-module"></span><h2>pyuvm.s14_15_python_sequences module<a class="headerlink" href="#module-pyuvm.s14_15_python_sequences" title="Link to this heading">¶</a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.ResponseQueue">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s14_15_python_sequences.</span></span><span class="sig-name descname"><span class="pre">ResponseQueue</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">maxsize</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.ResponseQueue" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.utility_classes.UVMQueue" title="pyuvm.utility_classes.UVMQueue"><code class="xref py py-class docutils literal notranslate"><span class="pre">UVMQueue</span></code></a></p>
<p>Returns either the next response or the item with the id.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.ResponseQueue.get_response">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_response</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">txn_id</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.ResponseQueue.get_response" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.ResponseQueue.put_nowait">
<span class="sig-name descname"><span class="pre">put_nowait</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.ResponseQueue.put_nowait" title="Link to this definition">¶</a></dt>
<dd><p>Put an <em>item</em> into the queue without blocking.</p>
<p>If no free slot is immediately available, raise <code class="xref py py-exc docutils literal notranslate"><span class="pre">asyncio.QueueFull</span></code>.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_seq_item_export">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s14_15_python_sequences.</span></span><span class="sig-name descname"><span class="pre">uvm_seq_item_export</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_export" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_export" title="pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_export"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_blocking_put_export</span></code></a></p>
<p>The sequence item port with a request queue and
a response queue.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_seq_item_export.get_next_item">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_next_item</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_export.get_next_item" title="Link to this definition">¶</a></dt>
<dd><p>Get the next item out of the item queue
:return: item to process</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_seq_item_export.get_response">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_response</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">transaction_id</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_export.get_response" title="Link to this definition">¶</a></dt>
<dd><p>If transaction_id is not none, block until a
response with the transaction id becomes available.
:param transaction_id: The transaction ID of the response
:return:</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_seq_item_export.item_done">
<span class="sig-name descname"><span class="pre">item_done</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rsp</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_export.item_done" title="Link to this definition">¶</a></dt>
<dd><p>Signal that the item has been completed. If item is not none
put it into the response queue.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>rsp</strong> – item to put in response queue if not None</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_seq_item_export.put_req">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">put_req</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_export.put_req" title="Link to this definition">¶</a></dt>
<dd><p>put request into request queue</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>item</strong> – request item</p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_seq_item_export.put_response">
<span class="sig-name descname"><span class="pre">put_response</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_export.put_response" title="Link to this definition">¶</a></dt>
<dd><p>Put response into response queue</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>item</strong> – response item</p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p></p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_seq_item_port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s14_15_python_sequences.</span></span><span class="sig-name descname"><span class="pre">uvm_seq_item_port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base" title="pyuvm.s12_uvm_tlm_interfaces.uvm_port_base"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_port_base</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_seq_item_port.connect">
<span class="sig-name descname"><span class="pre">connect</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">export</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_port.connect" title="Link to this definition">¶</a></dt>
<dd><p>Attach this port to the associated export.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>export</strong></p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p></p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_seq_item_port.get_next_item">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_next_item</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_port.get_next_item" title="Link to this definition">¶</a></dt>
<dd><p>get the next sequence item from the request queue</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_seq_item_port.get_response">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_response</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">transaction_id</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_port.get_response" title="Link to this definition">¶</a></dt>
<dd><p>Either get a response item with the given transaction_id,
or get the first one in the queue.</p>
<p>Removes the found transaction.</p>
<p>If there is no transaction in the queue with transaction_id,
block until it appears.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_seq_item_port.item_done">
<span class="sig-name descname"><span class="pre">item_done</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">rsp</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_port.item_done" title="Link to this definition">¶</a></dt>
<dd><p>Notify finish_item that the item is complete</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_seq_item_port.put_req">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">put_req</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_port.put_req" title="Link to this definition">¶</a></dt>
<dd><p>Put a request item in the request queue</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_seq_item_port.put_response">
<span class="sig-name descname"><span class="pre">put_response</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_port.put_response" title="Link to this definition">¶</a></dt>
<dd><p>Put a response back in the queue. aka put_response</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequence">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s14_15_python_sequences.</span></span><span class="sig-name descname"><span class="pre">uvm_sequence</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">'uvm_sequence'</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequence" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object" title="pyuvm.s05_base_classes.uvm_object"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_object</span></code></a></p>
<p>The uvm_sequence creates a series of sequence
items and feeds them to the sequencer
using start_item() and finish_item(). It can
also get back results with get_response()
body() gets launched in a thread at start.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequence.body">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">body</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequence.body" title="Link to this definition">¶</a></dt>
<dd><p>This function gets launched in a thread when you run start()
You generally override it in any extension.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequence.finish_item">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">finish_item</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequence.finish_item" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequence.get_response">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_response</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">transaction_id</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequence.get_response" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequence.start">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">start</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">seqr</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequence.start" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequence.start_item">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">start_item</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequence.start_item" title="Link to this definition">¶</a></dt>
<dd><p>Sends an item to the sequencer and waits to be notified
when the item has been selected to be run.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>item</strong> – The sequence item to send to the driver.</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequence_item">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s14_15_python_sequences.</span></span><span class="sig-name descname"><span class="pre">uvm_sequence_item</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequence_item" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction" title="pyuvm.s05_base_classes.uvm_transaction"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_transaction</span></code></a></p>
<p>The pyuvm uvm_sequence_item has conditions to
implement start_item() and finish_item()</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequence_item.set_context">
<span class="sig-name descname"><span class="pre">set_context</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequence_item.set_context" title="Link to this definition">¶</a></dt>
<dd><p>Use this to link a new response transaction to the request transaction.
rsp.set_context(req)</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>item</strong> – The request transaction</p>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p></p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequencer">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.s14_15_python_sequences.</span></span><span class="sig-name descname"><span class="pre">uvm_sequencer</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">parent</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequencer" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component" title="pyuvm.s13_uvm_component.uvm_component"><code class="xref py py-class docutils literal notranslate"><span class="pre">uvm_component</span></code></a></p>
<p>The uvm_sequencer arbitrates between multiple sequences that want to send
items to driver (connected to seq_export) It exposes put_req,
get_next_item, get_response from the export.
The sequence will use these to coordinate
items with the sequencer.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequencer.finish_item">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">finish_item</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequencer.finish_item" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequencer.get_next_item">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_next_item</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequencer.get_next_item" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequencer.get_response">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_response</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">txn_id</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequencer.get_response" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequencer.put_req">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">put_req</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">req</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequencer.put_req" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequencer.run_phase">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">run_phase</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequencer.run_phase" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.s14_15_python_sequences.uvm_sequencer.start_item">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">start_item</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">item</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.s14_15_python_sequences.uvm_sequencer.start_item" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

</section>
<section id="pyuvm-s17-uvm-reg-enumerations-module">
<h2>pyuvm.s17_uvm_reg_enumerations module<a class="headerlink" href="#pyuvm-s17-uvm-reg-enumerations-module" title="Link to this heading">¶</a></h2>
</section>
<section id="pyuvm-s18-uvm-reg-block-module">
<h2>pyuvm.s18_uvm_reg_block module<a class="headerlink" href="#pyuvm-s18-uvm-reg-block-module" title="Link to this heading">¶</a></h2>
</section>
<section id="pyuvm-s19-uvm-reg-field-module">
<h2>pyuvm.s19_uvm_reg_field module<a class="headerlink" href="#pyuvm-s19-uvm-reg-field-module" title="Link to this heading">¶</a></h2>
</section>
<section id="pyuvm-s20-uvm-reg-module">
<h2>pyuvm.s20_uvm_reg module<a class="headerlink" href="#pyuvm-s20-uvm-reg-module" title="Link to this heading">¶</a></h2>
</section>
<section id="pyuvm-s21-uvm-reg-map-module">
<h2>pyuvm.s21_uvm_reg_map module<a class="headerlink" href="#pyuvm-s21-uvm-reg-map-module" title="Link to this heading">¶</a></h2>
</section>
<section id="pyuvm-s22-uvm-mem-module">
<h2>pyuvm.s22_uvm_mem module<a class="headerlink" href="#pyuvm-s22-uvm-mem-module" title="Link to this heading">¶</a></h2>
</section>
<section id="pyuvm-s23-uvm-reg-item-module">
<h2>pyuvm.s23_uvm_reg_item module<a class="headerlink" href="#pyuvm-s23-uvm-reg-item-module" title="Link to this heading">¶</a></h2>
</section>
<section id="pyuvm-s24-uvm-reg-includes-module">
<h2>pyuvm.s24_uvm_reg_includes module<a class="headerlink" href="#pyuvm-s24-uvm-reg-includes-module" title="Link to this heading">¶</a></h2>
</section>
<section id="pyuvm-s25-uvm-adapter-module">
<h2>pyuvm.s25_uvm_adapter module<a class="headerlink" href="#pyuvm-s25-uvm-adapter-module" title="Link to this heading">¶</a></h2>
</section>
<section id="pyuvm-s26-uvm-predictor-module">
<h2>pyuvm.s26_uvm_predictor module<a class="headerlink" href="#pyuvm-s26-uvm-predictor-module" title="Link to this heading">¶</a></h2>
</section>
<section id="pyuvm-s27-uvm-reg-pkg-module">
<h2>pyuvm.s27_uvm_reg_pkg module<a class="headerlink" href="#pyuvm-s27-uvm-reg-pkg-module" title="Link to this heading">¶</a></h2>
</section>
<section id="module-pyuvm.utility_classes">
<span id="pyuvm-utility-classes-module"></span><h2>pyuvm.utility_classes module<a class="headerlink" href="#module-pyuvm.utility_classes" title="Link to this heading">¶</a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.utility_classes.FactoryData">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.utility_classes.</span></span><span class="sig-name descname"><span class="pre">FactoryData</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.FactoryData" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.utility_classes.FactoryData.clear_classes">
<span class="sig-name descname"><span class="pre">clear_classes</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.FactoryData.clear_classes" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.utility_classes.FactoryData.clear_overrides">
<span class="sig-name descname"><span class="pre">clear_overrides</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.FactoryData.clear_overrides" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.utility_classes.FactoryData.find_override">
<span class="sig-name descname"><span class="pre">find_override</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">requested_type</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">inst_path</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">overridden_list</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.FactoryData.find_override" title="Link to this definition">¶</a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>requested_type</strong> – The type we’re overriding</p></li>
<li><p><strong>inst_path</strong> – The inst_path we’re using to override if any</p></li>
<li><p><strong>overridden_list</strong> – A list of previously found overrides</p></li>
</ul>
</dd>
<dt class="field-even">Returns<span class="colon">:</span></dt>
<dd class="field-even"><p>overriding_type</p>
</dd>
</dl>
<p>Override searches are recursively applied, with instance
overrides taking precedence over type overrides.
If foo overrides bar, and xyz overrides foo, then a request for bar
returns xyx.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.utility_classes.FactoryMeta">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.utility_classes.</span></span><span class="sig-name descname"><span class="pre">FactoryMeta</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bases</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cls_dict</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.FactoryMeta" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">type</span></code></p>
<p>This is the metaclass that causes all uvm_void classes
to register themselves</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.utility_classes.ObjectionHandler">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.utility_classes.</span></span><span class="sig-name descname"><span class="pre">ObjectionHandler</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.ObjectionHandler" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>This singleton accepts objections and then allows
them to be removed. It returns True to run_phase_complete()
when there are no objections left.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.utility_classes.ObjectionHandler.clear">
<span class="sig-name descname"><span class="pre">clear</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.ObjectionHandler.clear" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.utility_classes.ObjectionHandler.drop_objection">
<span class="sig-name descname"><span class="pre">drop_objection</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">dropper</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.ObjectionHandler.drop_objection" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.utility_classes.ObjectionHandler.raise_objection">
<span class="sig-name descname"><span class="pre">raise_objection</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">raiser</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.ObjectionHandler.raise_objection" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.utility_classes.ObjectionHandler.run_phase_complete">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">run_phase_complete</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.ObjectionHandler.run_phase_complete" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.utility_classes.Override">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.utility_classes.</span></span><span class="sig-name descname"><span class="pre">Override</span></span><a class="headerlink" href="#pyuvm.utility_classes.Override" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>This class stores an override and an optional path.
It is intended to be stored in a dict with the original class
as the key.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.utility_classes.Override.add">
<span class="sig-name descname"><span class="pre">add</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">override</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">path</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.Override.add" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.utility_classes.Override.find_inst_override">
<span class="sig-name descname"><span class="pre">find_inst_override</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">path</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.Override.find_inst_override" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.utility_classes.Singleton">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.utility_classes.</span></span><span class="sig-name descname"><span class="pre">Singleton</span></span><a class="headerlink" href="#pyuvm.utility_classes.Singleton" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">type</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.utility_classes.Singleton.clear_singletons">
<em class="property"><span class="pre">classmethod</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">clear_singletons</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">keep</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.Singleton.clear_singletons" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.utility_classes.UVMQueue">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.utility_classes.</span></span><span class="sig-name descname"><span class="pre">UVMQueue</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">maxsize</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">int</span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">0</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.UVMQueue" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">Queue</span></code></p>
<p>The UVMQueue provides a peek function as well as the
ability to break out of a blocking operation if
the time_to_die predicate is true.  The time
to die is set to the dropping of all run_phase objections
by default.</p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.utility_classes.UVMQueue.peek">
<em class="property"><span class="pre">async</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">peek</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.UVMQueue.peek" title="Link to this definition">¶</a></dt>
<dd><p>Remove and return an item from the queue.
If the queue is empty, wait until an item is available.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.utility_classes.UVMQueue.peek_nowait">
<span class="sig-name descname"><span class="pre">peek_nowait</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.UVMQueue.peek_nowait" title="Link to this definition">¶</a></dt>
<dd><p>Remove and return an item from the queue.
Return an item if one is immediately available, else raise
<code class="xref py py-exc docutils literal notranslate"><span class="pre">asyncio.QueueEmpty</span></code>.</p>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.utility_classes.UVM_ROOT_Singleton">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.utility_classes.</span></span><span class="sig-name descname"><span class="pre">UVM_ROOT_Singleton</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">bases</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">cls_dict</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.UVM_ROOT_Singleton" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#pyuvm.utility_classes.FactoryMeta" title="pyuvm.utility_classes.FactoryMeta"><code class="xref py py-class docutils literal notranslate"><span class="pre">FactoryMeta</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="pyuvm.utility_classes.UVM_ROOT_Singleton.clear_singletons">
<em class="property"><span class="pre">classmethod</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">clear_singletons</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#pyuvm.utility_classes.UVM_ROOT_Singleton.clear_singletons" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="pyuvm.utility_classes.UVM_ROOT_Singleton.singleton">
<span class="sig-name descname"><span class="pre">singleton</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">None</span></em><a class="headerlink" href="#pyuvm.utility_classes.UVM_ROOT_Singleton.singleton" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="pyuvm.utility_classes.uvm_void">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">pyuvm.utility_classes.</span></span><span class="sig-name descname"><span class="pre">uvm_void</span></span><a class="headerlink" href="#pyuvm.utility_classes.uvm_void" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>5.2
SystemVerilog Python uses this class to allow all
uvm objects to be stored in a uvm_void variable through
polymorphism.</p>
<p>In pyuvm, we’re using uvm_void() as a metaclass so
that all UVM classes can be stored in a factory.</p>
</dd></dl>

</section>
<section id="module-pyuvm">
<span id="module-contents"></span><h2>Module contents<a class="headerlink" href="#module-pyuvm" title="Link to this heading">¶</a></h2>
</section>
</section>


            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
  <div>
    <h3><a href="index.html">Table of Contents</a></h3>
    <ul>
<li><a class="reference internal" href="#">pyuvm package</a><ul>
<li><a class="reference internal" href="#submodules">Submodules</a></li>
<li><a class="reference internal" href="#module-pyuvm.error_classes">pyuvm.error_classes module</a><ul>
<li><a class="reference internal" href="#pyuvm.error_classes.UVMBadPhase"><code class="docutils literal notranslate"><span class="pre">UVMBadPhase</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.error_classes.UVMConfigError"><code class="docutils literal notranslate"><span class="pre">UVMConfigError</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.error_classes.UVMConfigItemNotFound"><code class="docutils literal notranslate"><span class="pre">UVMConfigItemNotFound</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.error_classes.UVMError"><code class="docutils literal notranslate"><span class="pre">UVMError</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.error_classes.UVMFactoryError"><code class="docutils literal notranslate"><span class="pre">UVMFactoryError</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.error_classes.UVMFatalError"><code class="docutils literal notranslate"><span class="pre">UVMFatalError</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.error_classes.UVMNotImplemented"><code class="docutils literal notranslate"><span class="pre">UVMNotImplemented</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.error_classes.UVMSequenceError"><code class="docutils literal notranslate"><span class="pre">UVMSequenceError</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.error_classes.UVMTLMConnectionError"><code class="docutils literal notranslate"><span class="pre">UVMTLMConnectionError</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.error_classes.UsePythonMethod"><code class="docutils literal notranslate"><span class="pre">UsePythonMethod</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#module-pyuvm.extension_classes">pyuvm.extension_classes module</a><ul>
<li><a class="reference internal" href="#pyuvm.extension_classes.test"><code class="docutils literal notranslate"><span class="pre">test()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#module-pyuvm.s05_base_classes">pyuvm.s05_base_classes module</a><ul>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_field_op"><code class="docutils literal notranslate"><span class="pre">uvm_field_op</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object"><code class="docutils literal notranslate"><span class="pre">uvm_object</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.clone"><code class="docutils literal notranslate"><span class="pre">uvm_object.clone()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.compare"><code class="docutils literal notranslate"><span class="pre">uvm_object.compare()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.convert2string"><code class="docutils literal notranslate"><span class="pre">uvm_object.convert2string()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.copy"><code class="docutils literal notranslate"><span class="pre">uvm_object.copy()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.create"><code class="docutils literal notranslate"><span class="pre">uvm_object.create()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.do_compare"><code class="docutils literal notranslate"><span class="pre">uvm_object.do_compare()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.do_copy"><code class="docutils literal notranslate"><span class="pre">uvm_object.do_copy()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.do_execute_op"><code class="docutils literal notranslate"><span class="pre">uvm_object.do_execute_op()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.do_pack"><code class="docutils literal notranslate"><span class="pre">uvm_object.do_pack()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.do_print"><code class="docutils literal notranslate"><span class="pre">uvm_object.do_print()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.do_record"><code class="docutils literal notranslate"><span class="pre">uvm_object.do_record()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.do_unpack"><code class="docutils literal notranslate"><span class="pre">uvm_object.do_unpack()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.get_active_policy"><code class="docutils literal notranslate"><span class="pre">uvm_object.get_active_policy()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.get_full_name"><code class="docutils literal notranslate"><span class="pre">uvm_object.get_full_name()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.get_inst_id"><code class="docutils literal notranslate"><span class="pre">uvm_object.get_inst_id()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.get_name"><code class="docutils literal notranslate"><span class="pre">uvm_object.get_name()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.get_object_type"><code class="docutils literal notranslate"><span class="pre">uvm_object.get_object_type()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.get_type"><code class="docutils literal notranslate"><span class="pre">uvm_object.get_type()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.get_type_name"><code class="docutils literal notranslate"><span class="pre">uvm_object.get_type_name()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.get_uvm_seeding"><code class="docutils literal notranslate"><span class="pre">uvm_object.get_uvm_seeding()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.pack"><code class="docutils literal notranslate"><span class="pre">uvm_object.pack()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.pack_bytes"><code class="docutils literal notranslate"><span class="pre">uvm_object.pack_bytes()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.pack_ints"><code class="docutils literal notranslate"><span class="pre">uvm_object.pack_ints()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.pack_longints"><code class="docutils literal notranslate"><span class="pre">uvm_object.pack_longints()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.pop_active_policy"><code class="docutils literal notranslate"><span class="pre">uvm_object.pop_active_policy()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.print"><code class="docutils literal notranslate"><span class="pre">uvm_object.print()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.push_active_policy"><code class="docutils literal notranslate"><span class="pre">uvm_object.push_active_policy()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.record"><code class="docutils literal notranslate"><span class="pre">uvm_object.record()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.reseed"><code class="docutils literal notranslate"><span class="pre">uvm_object.reseed()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.set_local"><code class="docutils literal notranslate"><span class="pre">uvm_object.set_local()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.set_name"><code class="docutils literal notranslate"><span class="pre">uvm_object.set_name()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.set_uvm_seeding"><code class="docutils literal notranslate"><span class="pre">uvm_object.set_uvm_seeding()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.sprint"><code class="docutils literal notranslate"><span class="pre">uvm_object.sprint()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.unpack"><code class="docutils literal notranslate"><span class="pre">uvm_object.unpack()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.unpack_bytes"><code class="docutils literal notranslate"><span class="pre">uvm_object.unpack_bytes()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.unpack_ints"><code class="docutils literal notranslate"><span class="pre">uvm_object.unpack_ints()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_object.unpack_longints"><code class="docutils literal notranslate"><span class="pre">uvm_object.unpack_longints()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_policy"><code class="docutils literal notranslate"><span class="pre">uvm_policy</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction"><code class="docutils literal notranslate"><span class="pre">uvm_transaction</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.accept_tr"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.accept_tr()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.begin_tr"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.begin_tr()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.disable_recording"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.disable_recording()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.do_accept_tr"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.do_accept_tr()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.do_begin_tr"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.do_begin_tr()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.do_end_tr"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.do_end_tr()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.enable_recording"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.enable_recording()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.end_tr"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.end_tr()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.get_accept_time"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.get_accept_time()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.get_begin_time"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.get_begin_time()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.get_end_time"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.get_end_time()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.get_event_pool"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.get_event_pool()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.get_initiator"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.get_initiator()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.get_tr_handle"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.get_tr_handle()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.get_transaction_id"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.get_transaction_id()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.is_active"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.is_active()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.is_recording_enabled"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.is_recording_enabled()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.set_id_info"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.set_id_info()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.set_initiator"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.set_initiator()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s05_base_classes.uvm_transaction.set_transaction_id"><code class="docutils literal notranslate"><span class="pre">uvm_transaction.set_transaction_id()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#module-pyuvm.s06_reporting_classes">pyuvm.s06_reporting_classes module</a><ul>
<li><a class="reference internal" href="#pyuvm.s06_reporting_classes.PyuvmFormatter"><code class="docutils literal notranslate"><span class="pre">PyuvmFormatter</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s06_reporting_classes.PyuvmFormatter.format"><code class="docutils literal notranslate"><span class="pre">PyuvmFormatter.format()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s06_reporting_classes.uvm_report_object"><code class="docutils literal notranslate"><span class="pre">uvm_report_object</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s06_reporting_classes.uvm_report_object.add_logging_handler"><code class="docutils literal notranslate"><span class="pre">uvm_report_object.add_logging_handler()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s06_reporting_classes.uvm_report_object.disable_logging"><code class="docutils literal notranslate"><span class="pre">uvm_report_object.disable_logging()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s06_reporting_classes.uvm_report_object.get_default_logging_level"><code class="docutils literal notranslate"><span class="pre">uvm_report_object.get_default_logging_level()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s06_reporting_classes.uvm_report_object.remove_logging_handler"><code class="docutils literal notranslate"><span class="pre">uvm_report_object.remove_logging_handler()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s06_reporting_classes.uvm_report_object.remove_streaming_handler"><code class="docutils literal notranslate"><span class="pre">uvm_report_object.remove_streaming_handler()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s06_reporting_classes.uvm_report_object.set_default_logging_level"><code class="docutils literal notranslate"><span class="pre">uvm_report_object.set_default_logging_level()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s06_reporting_classes.uvm_report_object.set_logging_level"><code class="docutils literal notranslate"><span class="pre">uvm_report_object.set_logging_level()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#module-pyuvm.s08_factory_classes">pyuvm.s08_factory_classes module</a><ul>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory"><code class="docutils literal notranslate"><span class="pre">uvm_factory</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.clear_all"><code class="docutils literal notranslate"><span class="pre">uvm_factory.clear_all()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.clear_overrides"><code class="docutils literal notranslate"><span class="pre">uvm_factory.clear_overrides()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.create_component_by_name"><code class="docutils literal notranslate"><span class="pre">uvm_factory.create_component_by_name()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.create_component_by_type"><code class="docutils literal notranslate"><span class="pre">uvm_factory.create_component_by_type()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.create_object_by_name"><code class="docutils literal notranslate"><span class="pre">uvm_factory.create_object_by_name()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.create_object_by_type"><code class="docutils literal notranslate"><span class="pre">uvm_factory.create_object_by_type()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.debug_level"><code class="docutils literal notranslate"><span class="pre">uvm_factory.debug_level</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.find_override_by_name"><code class="docutils literal notranslate"><span class="pre">uvm_factory.find_override_by_name()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.find_override_by_type"><code class="docutils literal notranslate"><span class="pre">uvm_factory.find_override_by_type()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.find_wrapper_by_name"><code class="docutils literal notranslate"><span class="pre">uvm_factory.find_wrapper_by_name()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.is_type_name_registered"><code class="docutils literal notranslate"><span class="pre">uvm_factory.is_type_name_registered()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.is_type_registered"><code class="docutils literal notranslate"><span class="pre">uvm_factory.is_type_registered()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.print"><code class="docutils literal notranslate"><span class="pre">uvm_factory.print()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.set_inst_alias"><code class="docutils literal notranslate"><span class="pre">uvm_factory.set_inst_alias()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.set_inst_override_by_name"><code class="docutils literal notranslate"><span class="pre">uvm_factory.set_inst_override_by_name()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.set_inst_override_by_type"><code class="docutils literal notranslate"><span class="pre">uvm_factory.set_inst_override_by_type()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.set_type_alias"><code class="docutils literal notranslate"><span class="pre">uvm_factory.set_type_alias()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.set_type_override_by_name"><code class="docutils literal notranslate"><span class="pre">uvm_factory.set_type_override_by_name()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s08_factory_classes.uvm_factory.set_type_override_by_type"><code class="docutils literal notranslate"><span class="pre">uvm_factory.set_type_override_by_type()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#module-pyuvm.s09_phasing">pyuvm.s09_phasing module</a><ul>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_bottomup_phase"><code class="docutils literal notranslate"><span class="pre">uvm_bottomup_phase</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_bottomup_phase.traverse"><code class="docutils literal notranslate"><span class="pre">uvm_bottomup_phase.traverse()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_build_phase"><code class="docutils literal notranslate"><span class="pre">uvm_build_phase</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_check_phase"><code class="docutils literal notranslate"><span class="pre">uvm_check_phase</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_connect_phase"><code class="docutils literal notranslate"><span class="pre">uvm_connect_phase</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_end_of_elaboration_phase"><code class="docutils literal notranslate"><span class="pre">uvm_end_of_elaboration_phase</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_extract_phase"><code class="docutils literal notranslate"><span class="pre">uvm_extract_phase</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_final_phase"><code class="docutils literal notranslate"><span class="pre">uvm_final_phase</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_phase"><code class="docutils literal notranslate"><span class="pre">uvm_phase</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_phase.execute"><code class="docutils literal notranslate"><span class="pre">uvm_phase.execute()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_report_phase"><code class="docutils literal notranslate"><span class="pre">uvm_report_phase</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_run_phase"><code class="docutils literal notranslate"><span class="pre">uvm_run_phase</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_start_of_simulation_phase"><code class="docutils literal notranslate"><span class="pre">uvm_start_of_simulation_phase</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_threaded_execute_phase"><code class="docutils literal notranslate"><span class="pre">uvm_threaded_execute_phase</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_threaded_execute_phase.execute"><code class="docutils literal notranslate"><span class="pre">uvm_threaded_execute_phase.execute()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_topdown_phase"><code class="docutils literal notranslate"><span class="pre">uvm_topdown_phase</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s09_phasing.uvm_topdown_phase.traverse"><code class="docutils literal notranslate"><span class="pre">uvm_topdown_phase.traverse()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#module-pyuvm.s12_uvm_tlm_interfaces">pyuvm.s12_uvm_tlm_interfaces module</a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_QueueAccessor"><code class="docutils literal notranslate"><span class="pre">uvm_QueueAccessor</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_export"><code class="docutils literal notranslate"><span class="pre">uvm_analysis_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_port"><code class="docutils literal notranslate"><span class="pre">uvm_analysis_port</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_port.connect"><code class="docutils literal notranslate"><span class="pre">uvm_analysis_port.connect()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_analysis_port.write"><code class="docutils literal notranslate"><span class="pre">uvm_analysis_port.write()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_export"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_get_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_export"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_get_peek_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_peek_port"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_get_peek_port</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_port"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_get_port</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_get_port.get"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_get_port.get()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_master_export"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_master_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_master_port"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_master_port</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_export"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_peek_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_port"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_peek_port</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_peek_port.peek"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_peek_port.peek()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_export"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_put_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_port"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_put_port</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_put_port.put"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_put_port.put()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_slave_export"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_slave_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_slave_port"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_slave_port</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_transport_export"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_transport_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_transport_port"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_transport_port</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_blocking_transport_port.transport"><code class="docutils literal notranslate"><span class="pre">uvm_blocking_transport_port.transport()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_export_base"><code class="docutils literal notranslate"><span class="pre">uvm_export_base</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_get_export"><code class="docutils literal notranslate"><span class="pre">uvm_get_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_get_peek_export"><code class="docutils literal notranslate"><span class="pre">uvm_get_peek_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_get_peek_port"><code class="docutils literal notranslate"><span class="pre">uvm_get_peek_port</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_get_port"><code class="docutils literal notranslate"><span class="pre">uvm_get_port</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_master_export"><code class="docutils literal notranslate"><span class="pre">uvm_master_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_master_port"><code class="docutils literal notranslate"><span class="pre">uvm_master_port</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_export"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_get_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_export"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_get_peek_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_peek_port"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_get_peek_port</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_port"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_get_port</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_port.can_get"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_get_port.can_get()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_get_port.try_get"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_get_port.try_get()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_master_export"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_master_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_master_port"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_master_port</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_export"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_peek_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_port"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_peek_port</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_port.can_peek"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_peek_port.can_peek()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_peek_port.try_peek"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_peek_port.try_peek()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_export"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_put_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_put_port</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port.can_put"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_put_port.can_put()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_put_port.try_put"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_put_port.try_put()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_slave_export"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_slave_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_slave_port"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_slave_port</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_transport_export"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_transport_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_transport_port"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_transport_port</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_nonblocking_transport_port.nb_transport"><code class="docutils literal notranslate"><span class="pre">uvm_nonblocking_transport_port.nb_transport()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_peek_export"><code class="docutils literal notranslate"><span class="pre">uvm_peek_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_peek_port"><code class="docutils literal notranslate"><span class="pre">uvm_peek_port</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base"><code class="docutils literal notranslate"><span class="pre">uvm_port_base</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base.check_export"><code class="docutils literal notranslate"><span class="pre">uvm_port_base.check_export()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_port_base.connect"><code class="docutils literal notranslate"><span class="pre">uvm_port_base.connect()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_put_export"><code class="docutils literal notranslate"><span class="pre">uvm_put_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_put_port"><code class="docutils literal notranslate"><span class="pre">uvm_put_port</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_slave_export"><code class="docutils literal notranslate"><span class="pre">uvm_slave_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_slave_port"><code class="docutils literal notranslate"><span class="pre">uvm_slave_port</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_analysis_fifo"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_analysis_fifo</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_analysis_fifo.uvm_AnalysisExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_analysis_fifo.uvm_AnalysisExport</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_analysis_fifo.uvm_AnalysisExport.write"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_analysis_fifo.uvm_AnalysisExport.write()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.flush"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo.flush()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.is_empty"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo.is_empty()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.is_full"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo.is_full()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.size"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo.size()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo.used"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo.used()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.can_get"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.can_get()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.can_peek"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.can_peek()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.can_put"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.can_put()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.get"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.get()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.peek"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.peek()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.put"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.put()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.try_get"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.try_get()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.try_peek"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.try_peek()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.try_put"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.try_put()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingGetExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_BlockingGetExport</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingGetExport.get"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_BlockingGetExport.get()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingGetPeekExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_BlockingGetPeekExport</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPeekExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_BlockingPeekExport</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPeekExport.peek"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_BlockingPeekExport.peek()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPutExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_BlockingPutExport</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_BlockingPutExport.put"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_BlockingPutExport.put()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_GetExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_GetExport</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_GetPeekExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_GetPeekExport</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_NonBlockingGetExport</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetExport.can_get"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_NonBlockingGetExport.can_get()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetExport.try_get"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_NonBlockingGetExport.try_get()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingGetPeekExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_NonBlockingGetPeekExport</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPeekExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_NonBlockingPeekExport</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPeekExport.can_peek"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_NonBlockingPeekExport.can_peek()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPeekExport.try_peek"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_NonBlockingPeekExport.try_peek()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPutExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_NonBlockingPutExport</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPutExport.can_put"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_NonBlockingPutExport.can_put()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_NonBlockingPutExport.try_put"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_NonBlockingPutExport.try_put()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_PeekExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_PeekExport</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_fifo_base.uvm_PutExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_fifo_base.uvm_PutExport</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_req_rsp_channel</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.connect_phase"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_req_rsp_channel.connect_phase()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.can_get"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.can_get()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.can_put"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.can_put()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.get"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.get()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.put"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.put()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.try_get"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.try_get()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.try_put"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_req_rsp_channel.uvm_MasterSlaveExport.try_put()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_transport_channel"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_transport_channel</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_transport_channel.uvm_TransportExport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_transport_channel.uvm_TransportExport</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_transport_channel.uvm_TransportExport.nb_transport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_transport_channel.uvm_TransportExport.nb_transport()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_tlm_transport_channel.uvm_TransportExport.transport"><code class="docutils literal notranslate"><span class="pre">uvm_tlm_transport_channel.uvm_TransportExport.transport()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_transport_export"><code class="docutils literal notranslate"><span class="pre">uvm_transport_export</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s12_uvm_tlm_interfaces.uvm_transport_port"><code class="docutils literal notranslate"><span class="pre">uvm_transport_port</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#module-pyuvm.s13_predefined_component_classes">pyuvm.s13_predefined_component_classes module</a><ul>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_active_passive_enum"><code class="docutils literal notranslate"><span class="pre">uvm_active_passive_enum</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_active_passive_enum.UVM_ACTIVE"><code class="docutils literal notranslate"><span class="pre">uvm_active_passive_enum.UVM_ACTIVE</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_active_passive_enum.UVM_PASSIVE"><code class="docutils literal notranslate"><span class="pre">uvm_active_passive_enum.UVM_PASSIVE</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_agent"><code class="docutils literal notranslate"><span class="pre">uvm_agent</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_agent.active"><code class="docutils literal notranslate"><span class="pre">uvm_agent.active()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_agent.build_phase"><code class="docutils literal notranslate"><span class="pre">uvm_agent.build_phase()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_agent.get_is_active"><code class="docutils literal notranslate"><span class="pre">uvm_agent.get_is_active()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_driver"><code class="docutils literal notranslate"><span class="pre">uvm_driver</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_env"><code class="docutils literal notranslate"><span class="pre">uvm_env</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_monitor"><code class="docutils literal notranslate"><span class="pre">uvm_monitor</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_scoreboard"><code class="docutils literal notranslate"><span class="pre">uvm_scoreboard</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_subscriber"><code class="docutils literal notranslate"><span class="pre">uvm_subscriber</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_subscriber.uvm_AnalysisImp"><code class="docutils literal notranslate"><span class="pre">uvm_subscriber.uvm_AnalysisImp</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_subscriber.uvm_AnalysisImp.write"><code class="docutils literal notranslate"><span class="pre">uvm_subscriber.uvm_AnalysisImp.write()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_subscriber.write"><code class="docutils literal notranslate"><span class="pre">uvm_subscriber.write()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s13_predefined_component_classes.uvm_test"><code class="docutils literal notranslate"><span class="pre">uvm_test</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#module-pyuvm.s13_uvm_component">pyuvm.s13_uvm_component module</a><ul>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.ConfigDB"><code class="docutils literal notranslate"><span class="pre">ConfigDB</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.ConfigDB.clear"><code class="docutils literal notranslate"><span class="pre">ConfigDB.clear()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.ConfigDB.default_precedence"><code class="docutils literal notranslate"><span class="pre">ConfigDB.default_precedence</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.ConfigDB.exists"><code class="docutils literal notranslate"><span class="pre">ConfigDB.exists()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.ConfigDB.get"><code class="docutils literal notranslate"><span class="pre">ConfigDB.get()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.ConfigDB.legal_chars"><code class="docutils literal notranslate"><span class="pre">ConfigDB.legal_chars</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.ConfigDB.set"><code class="docutils literal notranslate"><span class="pre">ConfigDB.set()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.ConfigDB.trace"><code class="docutils literal notranslate"><span class="pre">ConfigDB.trace()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.ConfigDB.wait_modified"><code class="docutils literal notranslate"><span class="pre">ConfigDB.wait_modified()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component"><code class="docutils literal notranslate"><span class="pre">uvm_component</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.add_child"><code class="docutils literal notranslate"><span class="pre">uvm_component.add_child()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.add_logging_handler_hier"><code class="docutils literal notranslate"><span class="pre">uvm_component.add_logging_handler_hier()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.build_phase"><code class="docutils literal notranslate"><span class="pre">uvm_component.build_phase()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.cdb_get"><code class="docutils literal notranslate"><span class="pre">uvm_component.cdb_get()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.cdb_set"><code class="docutils literal notranslate"><span class="pre">uvm_component.cdb_set()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.check_phase"><code class="docutils literal notranslate"><span class="pre">uvm_component.check_phase()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.children"><code class="docutils literal notranslate"><span class="pre">uvm_component.children</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.clear_children"><code class="docutils literal notranslate"><span class="pre">uvm_component.clear_children()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.clear_components"><code class="docutils literal notranslate"><span class="pre">uvm_component.clear_components()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.clear_hierarchy"><code class="docutils literal notranslate"><span class="pre">uvm_component.clear_hierarchy()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.component_dict"><code class="docutils literal notranslate"><span class="pre">uvm_component.component_dict</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.connect_phase"><code class="docutils literal notranslate"><span class="pre">uvm_component.connect_phase()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.create"><code class="docutils literal notranslate"><span class="pre">uvm_component.create()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.disable_logging_hier"><code class="docutils literal notranslate"><span class="pre">uvm_component.disable_logging_hier()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.do_execute_op"><code class="docutils literal notranslate"><span class="pre">uvm_component.do_execute_op()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.drop_objection"><code class="docutils literal notranslate"><span class="pre">uvm_component.drop_objection()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.end_of_elaboration_phase"><code class="docutils literal notranslate"><span class="pre">uvm_component.end_of_elaboration_phase()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.extract_phase"><code class="docutils literal notranslate"><span class="pre">uvm_component.extract_phase()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.final_phase"><code class="docutils literal notranslate"><span class="pre">uvm_component.final_phase()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.get_child"><code class="docutils literal notranslate"><span class="pre">uvm_component.get_child()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.get_children"><code class="docutils literal notranslate"><span class="pre">uvm_component.get_children()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.get_depth"><code class="docutils literal notranslate"><span class="pre">uvm_component.get_depth()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.get_full_name"><code class="docutils literal notranslate"><span class="pre">uvm_component.get_full_name()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.get_num_children"><code class="docutils literal notranslate"><span class="pre">uvm_component.get_num_children()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.get_parent"><code class="docutils literal notranslate"><span class="pre">uvm_component.get_parent()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.has_child"><code class="docutils literal notranslate"><span class="pre">uvm_component.has_child()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.hierarchy"><code class="docutils literal notranslate"><span class="pre">uvm_component.hierarchy</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.lookup"><code class="docutils literal notranslate"><span class="pre">uvm_component.lookup()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.parent"><code class="docutils literal notranslate"><span class="pre">uvm_component.parent</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.raise_objection"><code class="docutils literal notranslate"><span class="pre">uvm_component.raise_objection()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.remove_logging_handler_hier"><code class="docutils literal notranslate"><span class="pre">uvm_component.remove_logging_handler_hier()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.remove_streaming_handler_hier"><code class="docutils literal notranslate"><span class="pre">uvm_component.remove_streaming_handler_hier()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.report_phase"><code class="docutils literal notranslate"><span class="pre">uvm_component.report_phase()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.run_phase"><code class="docutils literal notranslate"><span class="pre">uvm_component.run_phase()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.set_logging_level_hier"><code class="docutils literal notranslate"><span class="pre">uvm_component.set_logging_level_hier()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_component.start_of_simulation_phase"><code class="docutils literal notranslate"><span class="pre">uvm_component.start_of_simulation_phase()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_root"><code class="docutils literal notranslate"><span class="pre">uvm_root</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_root.clear_singletons"><code class="docutils literal notranslate"><span class="pre">uvm_root.clear_singletons()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_root.run_test"><code class="docutils literal notranslate"><span class="pre">uvm_root.run_test()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s13_uvm_component.uvm_test"><code class="docutils literal notranslate"><span class="pre">uvm_test</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#module-pyuvm.s14_15_python_sequences">pyuvm.s14_15_python_sequences module</a><ul>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.ResponseQueue"><code class="docutils literal notranslate"><span class="pre">ResponseQueue</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.ResponseQueue.get_response"><code class="docutils literal notranslate"><span class="pre">ResponseQueue.get_response()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.ResponseQueue.put_nowait"><code class="docutils literal notranslate"><span class="pre">ResponseQueue.put_nowait()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_export"><code class="docutils literal notranslate"><span class="pre">uvm_seq_item_export</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_export.get_next_item"><code class="docutils literal notranslate"><span class="pre">uvm_seq_item_export.get_next_item()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_export.get_response"><code class="docutils literal notranslate"><span class="pre">uvm_seq_item_export.get_response()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_export.item_done"><code class="docutils literal notranslate"><span class="pre">uvm_seq_item_export.item_done()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_export.put_req"><code class="docutils literal notranslate"><span class="pre">uvm_seq_item_export.put_req()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_export.put_response"><code class="docutils literal notranslate"><span class="pre">uvm_seq_item_export.put_response()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_port"><code class="docutils literal notranslate"><span class="pre">uvm_seq_item_port</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_port.connect"><code class="docutils literal notranslate"><span class="pre">uvm_seq_item_port.connect()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_port.get_next_item"><code class="docutils literal notranslate"><span class="pre">uvm_seq_item_port.get_next_item()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_port.get_response"><code class="docutils literal notranslate"><span class="pre">uvm_seq_item_port.get_response()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_port.item_done"><code class="docutils literal notranslate"><span class="pre">uvm_seq_item_port.item_done()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_port.put_req"><code class="docutils literal notranslate"><span class="pre">uvm_seq_item_port.put_req()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_seq_item_port.put_response"><code class="docutils literal notranslate"><span class="pre">uvm_seq_item_port.put_response()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequence"><code class="docutils literal notranslate"><span class="pre">uvm_sequence</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequence.body"><code class="docutils literal notranslate"><span class="pre">uvm_sequence.body()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequence.finish_item"><code class="docutils literal notranslate"><span class="pre">uvm_sequence.finish_item()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequence.get_response"><code class="docutils literal notranslate"><span class="pre">uvm_sequence.get_response()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequence.start"><code class="docutils literal notranslate"><span class="pre">uvm_sequence.start()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequence.start_item"><code class="docutils literal notranslate"><span class="pre">uvm_sequence.start_item()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequence_item"><code class="docutils literal notranslate"><span class="pre">uvm_sequence_item</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequence_item.set_context"><code class="docutils literal notranslate"><span class="pre">uvm_sequence_item.set_context()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequencer"><code class="docutils literal notranslate"><span class="pre">uvm_sequencer</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequencer.finish_item"><code class="docutils literal notranslate"><span class="pre">uvm_sequencer.finish_item()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequencer.get_next_item"><code class="docutils literal notranslate"><span class="pre">uvm_sequencer.get_next_item()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequencer.get_response"><code class="docutils literal notranslate"><span class="pre">uvm_sequencer.get_response()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequencer.put_req"><code class="docutils literal notranslate"><span class="pre">uvm_sequencer.put_req()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequencer.run_phase"><code class="docutils literal notranslate"><span class="pre">uvm_sequencer.run_phase()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.s14_15_python_sequences.uvm_sequencer.start_item"><code class="docutils literal notranslate"><span class="pre">uvm_sequencer.start_item()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm-s17-uvm-reg-enumerations-module">pyuvm.s17_uvm_reg_enumerations module</a></li>
<li><a class="reference internal" href="#pyuvm-s18-uvm-reg-block-module">pyuvm.s18_uvm_reg_block module</a></li>
<li><a class="reference internal" href="#pyuvm-s19-uvm-reg-field-module">pyuvm.s19_uvm_reg_field module</a></li>
<li><a class="reference internal" href="#pyuvm-s20-uvm-reg-module">pyuvm.s20_uvm_reg module</a></li>
<li><a class="reference internal" href="#pyuvm-s21-uvm-reg-map-module">pyuvm.s21_uvm_reg_map module</a></li>
<li><a class="reference internal" href="#pyuvm-s22-uvm-mem-module">pyuvm.s22_uvm_mem module</a></li>
<li><a class="reference internal" href="#pyuvm-s23-uvm-reg-item-module">pyuvm.s23_uvm_reg_item module</a></li>
<li><a class="reference internal" href="#pyuvm-s24-uvm-reg-includes-module">pyuvm.s24_uvm_reg_includes module</a></li>
<li><a class="reference internal" href="#pyuvm-s25-uvm-adapter-module">pyuvm.s25_uvm_adapter module</a></li>
<li><a class="reference internal" href="#pyuvm-s26-uvm-predictor-module">pyuvm.s26_uvm_predictor module</a></li>
<li><a class="reference internal" href="#pyuvm-s27-uvm-reg-pkg-module">pyuvm.s27_uvm_reg_pkg module</a></li>
<li><a class="reference internal" href="#module-pyuvm.utility_classes">pyuvm.utility_classes module</a><ul>
<li><a class="reference internal" href="#pyuvm.utility_classes.FactoryData"><code class="docutils literal notranslate"><span class="pre">FactoryData</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.utility_classes.FactoryData.clear_classes"><code class="docutils literal notranslate"><span class="pre">FactoryData.clear_classes()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.utility_classes.FactoryData.clear_overrides"><code class="docutils literal notranslate"><span class="pre">FactoryData.clear_overrides()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.utility_classes.FactoryData.find_override"><code class="docutils literal notranslate"><span class="pre">FactoryData.find_override()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.utility_classes.FactoryMeta"><code class="docutils literal notranslate"><span class="pre">FactoryMeta</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.utility_classes.ObjectionHandler"><code class="docutils literal notranslate"><span class="pre">ObjectionHandler</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.utility_classes.ObjectionHandler.clear"><code class="docutils literal notranslate"><span class="pre">ObjectionHandler.clear()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.utility_classes.ObjectionHandler.drop_objection"><code class="docutils literal notranslate"><span class="pre">ObjectionHandler.drop_objection()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.utility_classes.ObjectionHandler.raise_objection"><code class="docutils literal notranslate"><span class="pre">ObjectionHandler.raise_objection()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.utility_classes.ObjectionHandler.run_phase_complete"><code class="docutils literal notranslate"><span class="pre">ObjectionHandler.run_phase_complete()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.utility_classes.Override"><code class="docutils literal notranslate"><span class="pre">Override</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.utility_classes.Override.add"><code class="docutils literal notranslate"><span class="pre">Override.add()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.utility_classes.Override.find_inst_override"><code class="docutils literal notranslate"><span class="pre">Override.find_inst_override()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.utility_classes.Singleton"><code class="docutils literal notranslate"><span class="pre">Singleton</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.utility_classes.Singleton.clear_singletons"><code class="docutils literal notranslate"><span class="pre">Singleton.clear_singletons()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.utility_classes.UVMQueue"><code class="docutils literal notranslate"><span class="pre">UVMQueue</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.utility_classes.UVMQueue.peek"><code class="docutils literal notranslate"><span class="pre">UVMQueue.peek()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.utility_classes.UVMQueue.peek_nowait"><code class="docutils literal notranslate"><span class="pre">UVMQueue.peek_nowait()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.utility_classes.UVM_ROOT_Singleton"><code class="docutils literal notranslate"><span class="pre">UVM_ROOT_Singleton</span></code></a><ul>
<li><a class="reference internal" href="#pyuvm.utility_classes.UVM_ROOT_Singleton.clear_singletons"><code class="docutils literal notranslate"><span class="pre">UVM_ROOT_Singleton.clear_singletons()</span></code></a></li>
<li><a class="reference internal" href="#pyuvm.utility_classes.UVM_ROOT_Singleton.singleton"><code class="docutils literal notranslate"><span class="pre">UVM_ROOT_Singleton.singleton</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#pyuvm.utility_classes.uvm_void"><code class="docutils literal notranslate"><span class="pre">uvm_void</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#module-pyuvm">Module contents</a></li>
</ul>
</li>
</ul>

  </div>
  <div>
    <h4>Previous topic</h4>
    <p class="topless"><a href="index.html"
                          title="previous chapter">pyuvm</a></p>
  </div>
  <div>
    <h4>Next topic</h4>
    <p class="topless"><a href="modules.html"
                          title="next chapter">pyuvm</a></p>
  </div>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="_sources/pyuvm.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
<search id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</search>
<script>document.getElementById('searchbox').style.display = "block"</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="right" >
          <a href="modules.html" title="pyuvm"
             >next</a> |</li>
        <li class="right" >
          <a href="index.html" title="pyuvm"
             >previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="index.html">pyuvm v3.0.0 documentation</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">pyuvm package</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
    &#169; Copyright 2020, Ray Salemi.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 7.3.7.
    </div>
  </body>
</html>