// Seed: 1869071373
module module_0 (
    input wand id_0
);
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    output wand id_2,
    input wor id_3,
    input tri1 id_4,
    id_12,
    input wand id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    id_13,
    input wire id_9,
    input wor id_10
);
  assign id_2 = -1;
  xnor primCall (id_8, id_7, id_6, id_5, id_3, id_9, id_4, id_13, id_10);
  module_0 modCall_1 (id_0);
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wor id_5;
  id_6(
      id_3, id_5, 1
  );
  always $display;
endmodule
module module_3 (
    input logic id_0
);
  assign id_2 = id_0;
  assign (weak1, pull0) id_3 = 1;
  reg id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_5;
  initial id_2 <= 1;
  final id_4 <= (-1);
  logic id_6, id_7, id_8, id_9;
  wire id_10;
  id_11(
      -1, 1'b0, id_2 !=? 1
  );
  always_latch
    id_12 : begin : LABEL_0
      id_6 <= -1;
      id_2 = id_8;
    end
  parameter id_13 = 1;
endmodule
