Analysis & Synthesis report for controladorVGA
Thu May 11 08:49:58 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |controladorVGA|moduloControladorVGA:instanciaModuloControladorVGA|registroEstadoVerticalActual
  9. State Machine - |controladorVGA|moduloControladorVGA:instanciaModuloControladorVGA|registroEstadoHorizontalActual
 10. State Machine - |controladorVGA|moduloControladorJuego:instanciaModuloControladorJuego|ESTADO_ACTUAL
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: moduloControladorJuego:instanciaModuloControladorJuego
 17. Parameter Settings for User Entity Instance: moduloDibujo:instanciaModuloDibujo
 18. Parameter Settings for User Entity Instance: moduloControladorVGA:instanciaModuloControladorVGA
 19. Port Connectivity Checks: "moduloControladorJuego:instanciaModuloControladorJuego"
 20. Port Connectivity Checks: "moduloControladorBotones:instanciaModuloControladorBotones"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May 11 08:49:58 2023       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; controladorVGA                              ;
; Top-level Entity Name           ; controladorVGA                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 104                                         ;
; Total pins                      ; 35                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; controladorVGA     ; controladorVGA     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; controladorVGA.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv           ;         ;
; moduloControladorVGA.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorVGA.sv     ;         ;
; moduloReloj25MHz.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloReloj25MHz.sv         ;         ;
; moduloDibujo.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv             ;         ;
; moduloControladorJuego.sv        ; yes             ; User SystemVerilog HDL File  ; C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorJuego.sv   ;         ;
; moduloControladorBotones.sv      ; yes             ; User SystemVerilog HDL File  ; C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 278         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 393         ;
;     -- 7 input functions                    ; 1           ;
;     -- 6 input functions                    ; 160         ;
;     -- 5 input functions                    ; 49          ;
;     -- 4 input functions                    ; 45          ;
;     -- <=3 input functions                  ; 138         ;
;                                             ;             ;
; Dedicated logic registers                   ; 104         ;
;                                             ;             ;
; I/O pins                                    ; 35          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reloj~input ;
; Maximum fan-out                             ; 64          ;
; Total fan-out                               ; 2072        ;
; Average fan-out                             ; 3.65        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Entity Name            ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+------------------------+--------------+
; |controladorVGA                                             ; 393 (0)             ; 104 (0)                   ; 0                 ; 0          ; 35   ; 0            ; |controladorVGA                                                        ; controladorVGA         ; work         ;
;    |moduloControladorJuego:instanciaModuloControladorJuego| ; 93 (93)             ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |controladorVGA|moduloControladorJuego:instanciaModuloControladorJuego ; moduloControladorJuego ; work         ;
;    |moduloControladorVGA:instanciaModuloControladorVGA|     ; 68 (68)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |controladorVGA|moduloControladorVGA:instanciaModuloControladorVGA     ; moduloControladorVGA   ; work         ;
;    |moduloDibujo:instanciaModuloDibujo|                     ; 230 (230)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |controladorVGA|moduloDibujo:instanciaModuloDibujo                     ; moduloDibujo           ; work         ;
;    |moduloReloj25MHz:instanciaModuloReloj25MHz|             ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |controladorVGA|moduloReloj25MHz:instanciaModuloReloj25MHz             ; moduloReloj25MHz       ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |controladorVGA|moduloControladorVGA:instanciaModuloControladorVGA|registroEstadoVerticalActual                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------+
; Name                                                                      ; registroEstadoVerticalActual.ESTADO_VERTICAL_DESPUES_PULSO_SINCRONIZACION ; registroEstadoVerticalActual.ESTADO_VERTICAL_PULSO_SINCRONIZACION ; registroEstadoVerticalActual.ESTADO_VERTICAL_ANTES_PULSO_SINCRONIZACION ; registroEstadoVerticalActual.ESTADO_VERTICAL_ACTIVO ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------+
; registroEstadoVerticalActual.ESTADO_VERTICAL_ACTIVO                       ; 0                                                                         ; 0                                                                 ; 0                                                                       ; 0                                                   ;
; registroEstadoVerticalActual.ESTADO_VERTICAL_ANTES_PULSO_SINCRONIZACION   ; 0                                                                         ; 0                                                                 ; 1                                                                       ; 1                                                   ;
; registroEstadoVerticalActual.ESTADO_VERTICAL_PULSO_SINCRONIZACION         ; 0                                                                         ; 1                                                                 ; 0                                                                       ; 1                                                   ;
; registroEstadoVerticalActual.ESTADO_VERTICAL_DESPUES_PULSO_SINCRONIZACION ; 1                                                                         ; 0                                                                 ; 0                                                                       ; 1                                                   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |controladorVGA|moduloControladorVGA:instanciaModuloControladorVGA|registroEstadoHorizontalActual                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------------+
; Name                                                                          ; registroEstadoHorizontalActual.ESTADO_HORIZONTAL_DESPUES_PULSO_SINCRONIZACION ; registroEstadoHorizontalActual.ESTADO_HORIZONTAL_PULSO_SINCRONIZACION ; registroEstadoHorizontalActual.ESTADO_HORIZONTAL_ANTES_PULSO_SINCRONIZACION ; registroEstadoHorizontalActual.ESTADO_HORIZONTAL_ACTIVO ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------------+
; registroEstadoHorizontalActual.ESTADO_HORIZONTAL_ACTIVO                       ; 0                                                                             ; 0                                                                     ; 0                                                                           ; 0                                                       ;
; registroEstadoHorizontalActual.ESTADO_HORIZONTAL_ANTES_PULSO_SINCRONIZACION   ; 0                                                                             ; 0                                                                     ; 1                                                                           ; 1                                                       ;
; registroEstadoHorizontalActual.ESTADO_HORIZONTAL_PULSO_SINCRONIZACION         ; 0                                                                             ; 1                                                                     ; 0                                                                           ; 1                                                       ;
; registroEstadoHorizontalActual.ESTADO_HORIZONTAL_DESPUES_PULSO_SINCRONIZACION ; 1                                                                             ; 0                                                                     ; 0                                                                           ; 1                                                       ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |controladorVGA|moduloControladorJuego:instanciaModuloControladorJuego|ESTADO_ACTUAL                                                                                                                                                                              ;
+---------------------------------------------------+-------------------------------------------+--------------------------------------------+-------------------------------------------+--------------------------------------+---------------------------------------------------+
; Name                                              ; ESTADO_ACTUAL.ESTADO_MOVIENDO_HACIA_ABAJO ; ESTADO_ACTUAL.ESTADO_MOVIENDO_HACIA_ARRIBA ; ESTADO_ACTUAL.ESTADO_ESPERANDO_MOVIMIENTO ; ESTADO_ACTUAL.ESTADO_INICIANDO_JUEGO ; ESTADO_ACTUAL.ESTADO_GENERANDO_POSICION_ALEATORIA ;
+---------------------------------------------------+-------------------------------------------+--------------------------------------------+-------------------------------------------+--------------------------------------+---------------------------------------------------+
; ESTADO_ACTUAL.ESTADO_INICIANDO_JUEGO              ; 0                                         ; 0                                          ; 0                                         ; 0                                    ; 0                                                 ;
; ESTADO_ACTUAL.ESTADO_ESPERANDO_MOVIMIENTO         ; 0                                         ; 0                                          ; 1                                         ; 1                                    ; 0                                                 ;
; ESTADO_ACTUAL.ESTADO_MOVIENDO_HACIA_ARRIBA        ; 0                                         ; 1                                          ; 0                                         ; 1                                    ; 0                                                 ;
; ESTADO_ACTUAL.ESTADO_MOVIENDO_HACIA_ABAJO         ; 1                                         ; 0                                          ; 0                                         ; 1                                    ; 0                                                 ;
; ESTADO_ACTUAL.ESTADO_GENERANDO_POSICION_ALEATORIA ; 0                                         ; 0                                          ; 0                                         ; 1                                    ; 1                                                 ;
+---------------------------------------------------+-------------------------------------------+--------------------------------------------+-------------------------------------------+--------------------------------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+--------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                   ; Latch Enable Signal ; Free of Timing Hazards ;
+--------------------------------------------------------------+---------------------+------------------------+
; moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[6] ; reinicio            ; yes                    ;
; moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[7] ; reinicio            ; yes                    ;
; moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[8] ; reinicio            ; yes                    ;
; moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[3] ; reinicio            ; yes                    ;
; moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[4] ; reinicio            ; yes                    ;
; moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[5] ; reinicio            ; yes                    ;
; moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[0] ; reinicio            ; yes                    ;
; moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[1] ; reinicio            ; yes                    ;
; moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[2] ; reinicio            ; yes                    ;
; Number of user-specified and inferred latches = 9            ;                     ;                        ;
+--------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Register name                                                                                            ; Reason for Removal                                                                       ;
+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; moduloControladorVGA:instanciaModuloControladorVGA|registroEscalaVerde[0]                                ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorVGA:instanciaModuloControladorVGA|registroEscalaAzul[0..4]                              ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorVGA:instanciaModuloControladorVGA|registroEscalaVerde[1..4]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorVGA:instanciaModuloControladorVGA|registroEscalaRojo[0..4]                              ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][3][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][3][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][3][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][3][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][2][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][2][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][2][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][2][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][1][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][1][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][1][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][1][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][0][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][0][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][0][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][0][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][3][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][3][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][3][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][3][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][2][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][2][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][2][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][2][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][1][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][1][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][1][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][1][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][0][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][0][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][0][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][0][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][3][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][3][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][3][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][3][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][2][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][2][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][2][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][2][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][1][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][1][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][1][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][1][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][0][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][0][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][0][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][0][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][3][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][3][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][3][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][3][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][2][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][2][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][2][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][2][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][1][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][1][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][1][3]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][1][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][0][2]                             ; Merged with moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][0][1] ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][0][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][1][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][2][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][3][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][0][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][1][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][2][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[1][3][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][0][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][1][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][2][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[2][3][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][0][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][1][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][2][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[3][3][1]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|tableroJuego[0][0][3]                             ; Stuck at GND due to stuck port data_in                                                   ;
; moduloControladorJuego:instanciaModuloControladorJuego|ESTADO_ACTUAL.ESTADO_ESPERANDO_MOVIMIENTO         ; Lost fanout                                                                              ;
; moduloControladorJuego:instanciaModuloControladorJuego|ESTADO_ACTUAL.ESTADO_MOVIENDO_HACIA_ABAJO         ; Lost fanout                                                                              ;
; moduloControladorVGA:instanciaModuloControladorVGA|registroEstadoVerticalActual~6                        ; Lost fanout                                                                              ;
; moduloControladorVGA:instanciaModuloControladorVGA|registroEstadoVerticalActual~7                        ; Lost fanout                                                                              ;
; moduloControladorVGA:instanciaModuloControladorVGA|registroEstadoHorizontalActual~5                      ; Lost fanout                                                                              ;
; moduloControladorVGA:instanciaModuloControladorVGA|registroEstadoHorizontalActual~6                      ; Lost fanout                                                                              ;
; moduloControladorJuego:instanciaModuloControladorJuego|ESTADO_ACTUAL~6                                   ; Lost fanout                                                                              ;
; moduloControladorJuego:instanciaModuloControladorJuego|ESTADO_ACTUAL~7                                   ; Lost fanout                                                                              ;
; moduloControladorJuego:instanciaModuloControladorJuego|ESTADO_ACTUAL.ESTADO_MOVIENDO_HACIA_ARRIBA        ; Lost fanout                                                                              ;
; moduloControladorJuego:instanciaModuloControladorJuego|ESTADO_ACTUAL.ESTADO_GENERANDO_POSICION_ALEATORIA ; Stuck at GND due to stuck port data_in                                                   ;
; Total Number of Removed Registers = 73                                                                   ;                                                                                          ;
+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                     ;
+------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal ; Registers Removed due to This Register                                                            ;
+------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------+
; moduloControladorJuego:instanciaModuloControladorJuego|ESTADO_ACTUAL~6 ; Lost Fanouts       ; moduloControladorJuego:instanciaModuloControladorJuego|ESTADO_ACTUAL.ESTADO_MOVIENDO_HACIA_ARRIBA ;
+------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 104   ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 22    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |controladorVGA|moduloControladorVGA:instanciaModuloControladorVGA|registroEscalaVerde[6]                                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |controladorVGA|moduloControladorJuego:instanciaModuloControladorJuego|CANTIDAD_CICLOS_RELOJ_GENERADOR_POSICION_FILA_ALEATORIA[1]    ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |controladorVGA|moduloControladorJuego:instanciaModuloControladorJuego|CANTIDAD_CICLOS_RELOJ_GENERADOR_POSICION_COLUMNA_ALEATORIA[6] ;
; 10:1               ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |controladorVGA|moduloControladorVGA:instanciaModuloControladorVGA|registroContadorVertical[7]                                       ;
; 10:1               ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |controladorVGA|moduloControladorVGA:instanciaModuloControladorVGA|registroContadorHorizontal[9]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |controladorVGA|moduloControladorJuego:instanciaModuloControladorJuego|ESTADO_ACTUAL                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: moduloControladorJuego:instanciaModuloControladorJuego ;
+-------------------------------------+-------+-------------------------------------------------------+
; Parameter Name                      ; Value ; Type                                                  ;
+-------------------------------------+-------+-------------------------------------------------------+
; ESTADO_INICIANDO_JUEGO              ; 0000  ; Unsigned Binary                                       ;
; ESTADO_ESPERANDO_MOVIMIENTO         ; 0001  ; Unsigned Binary                                       ;
; ESTADO_MOVIENDO_HACIA_ARRIBA        ; 0010  ; Unsigned Binary                                       ;
; ESTADO_MOVIENDO_HACIA_ABAJO         ; 0011  ; Unsigned Binary                                       ;
; ESTADO_MOVIENDO_HACIA_IZQUIERDA     ; 0100  ; Unsigned Binary                                       ;
; ESTADO_MOVIENDO_HACIA_DERECHA       ; 0101  ; Unsigned Binary                                       ;
; ESTADO_VERIFICANDO_GANAR_PERDER     ; 0110  ; Unsigned Binary                                       ;
; ESTADO_GENERANDO_POSICION_ALEATORIA ; 0111  ; Unsigned Binary                                       ;
; ESTADO_GANAR                        ; 1000  ; Unsigned Binary                                       ;
; ESTADO_PERDER                       ; 1001  ; Unsigned Binary                                       ;
+-------------------------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: moduloDibujo:instanciaModuloDibujo ;
+------------------------------------+------------+-------------------------------+
; Parameter Name                     ; Value      ; Type                          ;
+------------------------------------+------------+-------------------------------+
; COLOR_NEGRO                        ; 000000000  ; Unsigned Binary               ;
; COLOR_BLANCO                       ; 111111111  ; Unsigned Binary               ;
; DESFASE_HORIZONTAL_PRIMERA_COLUMNA ; 0000000000 ; Unsigned Binary               ;
; DESFASE_HORIZONTAL_SEGUNDA_COLUMNA ; 0010011000 ; Unsigned Binary               ;
; DESFASE_HORIZONTAL_TERCERA_COLUMNA ; 0100110000 ; Unsigned Binary               ;
; DESFASE_HORIZONTAL_CUARTA_COLUMNA  ; 0111001000 ; Unsigned Binary               ;
; DESFASE_VERTICAL_PRIMERA_FILA      ; 0000000000 ; Unsigned Binary               ;
; DESFASE_VERTICAL_SEGUNDA_FILA      ; 0001101110 ; Unsigned Binary               ;
; DESFASE_VERTICAL_TERCERA_FILA      ; 0011100110 ; Unsigned Binary               ;
; DESFASE_VERTICAL_CUARTA_FILA       ; 0101011110 ; Unsigned Binary               ;
; DESFASE_PRIMER_DIGITO              ; 0000000000 ; Unsigned Binary               ;
; DESFASE_SEGUNDO_DIGITO             ; 0000011001 ; Unsigned Binary               ;
; DESFASE_TERCER_DIGITO              ; 0000110010 ; Unsigned Binary               ;
; DESFASE_CUARTO_DIGITO              ; 0001001011 ; Unsigned Binary               ;
+------------------------------------+------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: moduloControladorVGA:instanciaModuloControladorVGA ;
+---------------------------------------------------------+------------+--------------------------+
; Parameter Name                                          ; Value      ; Type                     ;
+---------------------------------------------------------+------------+--------------------------+
; CANTIDAD_CICLOS_ACTIVOS_HORIZONTAL                      ; 1001111111 ; Unsigned Binary          ;
; CANTIDAD_CICLOS_ANTES_PULSO_SINCRONIZACION_HORIZONTAL   ; 0000001111 ; Unsigned Binary          ;
; CANTIDAD_CICLOS_PULSO_SINCRONIZACION_HORIZONTAL         ; 0001011111 ; Unsigned Binary          ;
; CANTIDAD_CICLOS_DESPUES_PULSO_SINCRONIZACION_HORIZONTAL ; 0000101111 ; Unsigned Binary          ;
; CANTIDAD_LINEAS_ACTIVAS_VERTICAL                        ; 0111011111 ; Unsigned Binary          ;
; CANTIDAD_LINEAS_ANTES_PULSO_SINCRONIZACION_VERTICAL     ; 0000001001 ; Unsigned Binary          ;
; CANTIDAD_LINEAS_PULSO_SINCRONIZACION_VERTICAL           ; 0000000001 ; Unsigned Binary          ;
; CANTIDAD_LINEAS_DESPUES_PULSO_SINCRONIZACION_VERTICAL   ; 0000100000 ; Unsigned Binary          ;
; ESTADO_HORIZONTAL_ACTIVO                                ; 00         ; Unsigned Binary          ;
; ESTADO_HORIZONTAL_ANTES_PULSO_SINCRONIZACION            ; 01         ; Unsigned Binary          ;
; ESTADO_HORIZONTAL_PULSO_SINCRONIZACION                  ; 10         ; Unsigned Binary          ;
; ESTADO_HORIZONTAL_DESPUES_PULSO_SINCRONIZACION          ; 11         ; Unsigned Binary          ;
; ESTADO_VERTICAL_ACTIVO                                  ; 00         ; Unsigned Binary          ;
; ESTADO_VERTICAL_ANTES_PULSO_SINCRONIZACION              ; 01         ; Unsigned Binary          ;
; ESTADO_VERTICAL_PULSO_SINCRONIZACION                    ; 10         ; Unsigned Binary          ;
; ESTADO_VERTICAL_DESPUES_PULSO_SINCRONIZACION            ; 11         ; Unsigned Binary          ;
+---------------------------------------------------------+------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moduloControladorJuego:instanciaModuloControladorJuego"                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; estadoJuego ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "moduloControladorBotones:instanciaModuloControladorBotones"                                                                                     ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reloj    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reinicio ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 104                         ;
;     ENA               ; 3                           ;
;     ENA SCLR          ; 19                          ;
;     SCLR              ; 78                          ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 394                         ;
;     arith             ; 61                          ;
;         1 data inputs ; 61                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 332                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 45                          ;
;         5 data inputs ; 49                          ;
;         6 data inputs ; 160                         ;
; boundary_port         ; 35                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.81                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu May 11 08:49:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off controladorVGA -c controladorVGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file controladorvga.sv
    Info (12023): Found entity 1: controladorVGA File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulodisplaysietesegmentos.sv
    Info (12023): Found entity 1: moduloDisplaySieteSegmentos File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDisplaySieteSegmentos.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulocontroladorvga.sv
    Info (12023): Found entity 1: moduloControladorVGA File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorVGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moduloreloj25mhz.sv
    Info (12023): Found entity 1: moduloReloj25MHz File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloReloj25MHz.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulodibujo.sv
    Info (12023): Found entity 1: moduloDibujo File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulocontroladorjuego.sv
    Info (12023): Found entity 1: moduloControladorJuego File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorJuego.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulocontroladorbotones.sv
    Info (12023): Found entity 1: moduloControladorBotones File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv Line: 1
Info (12127): Elaborating entity "controladorVGA" for the top level hierarchy
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tableroJuego" into its bus
Info (12128): Elaborating entity "moduloReloj25MHz" for hierarchy "moduloReloj25MHz:instanciaModuloReloj25MHz" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 36
Warning (10230): Verilog HDL assignment warning at moduloReloj25MHz.sv(16): truncated value with size 32 to match size of target (1) File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloReloj25MHz.sv Line: 16
Info (12128): Elaborating entity "moduloControladorBotones" for hierarchy "moduloControladorBotones:instanciaModuloControladorBotones" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 48
Warning (10240): Verilog HDL Always Construct warning at moduloControladorBotones.sv(13): inferring latch(es) for variable "salidaBotonArriba", which holds its previous value in one or more paths through the always construct File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv Line: 13
Warning (10240): Verilog HDL Always Construct warning at moduloControladorBotones.sv(13): inferring latch(es) for variable "salidaBotonAbajo", which holds its previous value in one or more paths through the always construct File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv Line: 13
Warning (10240): Verilog HDL Always Construct warning at moduloControladorBotones.sv(13): inferring latch(es) for variable "salidaBotonIzquierda", which holds its previous value in one or more paths through the always construct File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv Line: 13
Warning (10240): Verilog HDL Always Construct warning at moduloControladorBotones.sv(13): inferring latch(es) for variable "salidaBotonDerecha", which holds its previous value in one or more paths through the always construct File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv Line: 13
Info (10041): Inferred latch for "salidaBotonDerecha" at moduloControladorBotones.sv(13) File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv Line: 13
Info (10041): Inferred latch for "salidaBotonIzquierda" at moduloControladorBotones.sv(13) File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv Line: 13
Info (10041): Inferred latch for "salidaBotonAbajo" at moduloControladorBotones.sv(13) File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv Line: 13
Info (10041): Inferred latch for "salidaBotonArriba" at moduloControladorBotones.sv(13) File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv Line: 13
Info (12128): Elaborating entity "moduloControladorJuego" for hierarchy "moduloControladorJuego:instanciaModuloControladorJuego" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 60
Warning (10036): Verilog HDL or VHDL warning at moduloControladorJuego.sv(17): object "POSICION_COLUMNA_ANALIZADA" assigned a value but never read File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorJuego.sv Line: 17
Warning (10036): Verilog HDL or VHDL warning at moduloControladorJuego.sv(18): object "POSICION_FILA_ANALIZADA" assigned a value but never read File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorJuego.sv Line: 18
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tableroJuego" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tableroJuego" into its bus
Info (12128): Elaborating entity "moduloDibujo" for hierarchy "moduloDibujo:instanciaModuloDibujo" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 85
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(49): variable "reinicio" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 49
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(66): variable "posicion0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 66
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(90): variable "posicion0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 90
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(110): variable "posicion0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 110
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(149): variable "posicion0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 149
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(185): variable "posicion0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 185
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(229): variable "posicion0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 229
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(273): variable "posicion0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 273
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(333): variable "posicion0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 333
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(401): variable "posicion0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 401
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(453): variable "posicion0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 453
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(525): variable "posicion0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 525
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(620): variable "posicion1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 620
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(644): variable "posicion1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 644
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(664): variable "posicion1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 664
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(703): variable "posicion1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 703
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(739): variable "posicion1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 739
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(783): variable "posicion1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 783
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(827): variable "posicion1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 827
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(887): variable "posicion1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 887
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(955): variable "posicion1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 955
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1007): variable "posicion1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1007
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1079): variable "posicion1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1079
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1174): variable "posicion2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1174
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1198): variable "posicion2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1198
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1218): variable "posicion2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1218
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1257): variable "posicion2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1257
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1293): variable "posicion2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1293
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1337): variable "posicion2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1337
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1381): variable "posicion2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1381
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1441): variable "posicion2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1441
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1509): variable "posicion2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1509
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1561): variable "posicion2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1561
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1633): variable "posicion2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1633
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1728): variable "posicion3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1728
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1752): variable "posicion3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1752
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1772): variable "posicion3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1772
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1811): variable "posicion3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1811
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1847): variable "posicion3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1847
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1891): variable "posicion3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1891
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1935): variable "posicion3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1935
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(1995): variable "posicion3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 1995
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2063): variable "posicion3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2063
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2115): variable "posicion3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2115
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2187): variable "posicion3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2187
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2294): variable "posicion4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2294
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2318): variable "posicion4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2318
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2338): variable "posicion4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2338
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2377): variable "posicion4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2377
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2413): variable "posicion4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2413
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2457): variable "posicion4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2457
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2501): variable "posicion4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2501
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2561): variable "posicion4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2561
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2629): variable "posicion4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2629
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2681): variable "posicion4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2681
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2753): variable "posicion4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2753
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2848): variable "posicion5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2848
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2872): variable "posicion5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2872
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2892): variable "posicion5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2892
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2931): variable "posicion5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2931
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(2967): variable "posicion5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 2967
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3011): variable "posicion5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3011
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3055): variable "posicion5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3055
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3115): variable "posicion5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3115
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3183): variable "posicion5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3183
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3235): variable "posicion5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3235
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3307): variable "posicion5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3307
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3402): variable "posicion6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3402
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3426): variable "posicion6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3426
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3446): variable "posicion6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3446
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3485): variable "posicion6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3485
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3521): variable "posicion6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3521
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3565): variable "posicion6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3565
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3609): variable "posicion6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3609
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3669): variable "posicion6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3669
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3737): variable "posicion6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3737
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3789): variable "posicion6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3789
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3861): variable "posicion6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3861
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3956): variable "posicion7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3956
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(3980): variable "posicion7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 3980
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4000): variable "posicion7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4000
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4039): variable "posicion7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4039
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4075): variable "posicion7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4075
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4119): variable "posicion7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4119
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4163): variable "posicion7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4163
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4223): variable "posicion7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4223
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4291): variable "posicion7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4291
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4343): variable "posicion7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4343
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4415): variable "posicion7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4415
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4513): variable "posicion8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4513
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4537): variable "posicion8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4537
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4557): variable "posicion8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4557
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4596): variable "posicion8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4596
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4632): variable "posicion8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4632
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4676): variable "posicion8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4676
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4720): variable "posicion8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4720
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4780): variable "posicion8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4780
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4848): variable "posicion8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4848
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4900): variable "posicion8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4900
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(4972): variable "posicion8" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 4972
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5067): variable "posicion9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5067
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5091): variable "posicion9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5091
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5111): variable "posicion9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5111
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5150): variable "posicion9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5150
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5186): variable "posicion9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5186
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5230): variable "posicion9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5230
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5274): variable "posicion9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5274
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5334): variable "posicion9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5334
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5402): variable "posicion9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5402
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5454): variable "posicion9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5454
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5526): variable "posicion9" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5526
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5621): variable "posicion10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5621
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5645): variable "posicion10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5645
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5665): variable "posicion10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5665
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5704): variable "posicion10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5704
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5740): variable "posicion10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5740
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5784): variable "posicion10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5784
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5828): variable "posicion10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5828
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5888): variable "posicion10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5888
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(5956): variable "posicion10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 5956
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6008): variable "posicion10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6008
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6080): variable "posicion10" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6080
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6175): variable "posicion11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6175
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6199): variable "posicion11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6199
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6219): variable "posicion11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6219
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6258): variable "posicion11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6258
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6294): variable "posicion11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6294
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6338): variable "posicion11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6338
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6382): variable "posicion11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6382
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6442): variable "posicion11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6442
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6510): variable "posicion11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6510
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6562): variable "posicion11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6562
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6634): variable "posicion11" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6634
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6737): variable "posicion12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6737
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6761): variable "posicion12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6761
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6781): variable "posicion12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6781
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6820): variable "posicion12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6820
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6856): variable "posicion12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6856
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6900): variable "posicion12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6900
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(6944): variable "posicion12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 6944
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7004): variable "posicion12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7004
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7072): variable "posicion12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7072
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7124): variable "posicion12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7124
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7196): variable "posicion12" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7196
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7291): variable "posicion13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7291
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7315): variable "posicion13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7315
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7335): variable "posicion13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7335
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7374): variable "posicion13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7374
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7410): variable "posicion13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7410
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7454): variable "posicion13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7454
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7498): variable "posicion13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7498
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7558): variable "posicion13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7558
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7626): variable "posicion13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7626
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7678): variable "posicion13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7678
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7750): variable "posicion13" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7750
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7845): variable "posicion14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7845
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7869): variable "posicion14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7869
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7889): variable "posicion14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7889
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7928): variable "posicion14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7928
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(7964): variable "posicion14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 7964
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8008): variable "posicion14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8008
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8052): variable "posicion14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8052
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8112): variable "posicion14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8112
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8180): variable "posicion14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8180
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8232): variable "posicion14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8232
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8304): variable "posicion14" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8304
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8399): variable "posicion15" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8399
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8423): variable "posicion15" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8423
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8443): variable "posicion15" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8443
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8482): variable "posicion15" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8482
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8518): variable "posicion15" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8518
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8562): variable "posicion15" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8562
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8606): variable "posicion15" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8606
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8666): variable "posicion15" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8666
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8734): variable "posicion15" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8734
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8786): variable "posicion15" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8786
Warning (10235): Verilog HDL Always Construct warning at moduloDibujo.sv(8858): variable "posicion15" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 8858
Warning (10240): Verilog HDL Always Construct warning at moduloDibujo.sv(48): inferring latch(es) for variable "colorCoordenadaDibujar", which holds its previous value in one or more paths through the always construct File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 48
Info (10041): Inferred latch for "colorCoordenadaDibujar[0]" at moduloDibujo.sv(53) File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
Info (10041): Inferred latch for "colorCoordenadaDibujar[1]" at moduloDibujo.sv(53) File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
Info (10041): Inferred latch for "colorCoordenadaDibujar[2]" at moduloDibujo.sv(53) File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
Info (10041): Inferred latch for "colorCoordenadaDibujar[3]" at moduloDibujo.sv(53) File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
Info (10041): Inferred latch for "colorCoordenadaDibujar[4]" at moduloDibujo.sv(53) File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
Info (10041): Inferred latch for "colorCoordenadaDibujar[5]" at moduloDibujo.sv(53) File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
Info (10041): Inferred latch for "colorCoordenadaDibujar[6]" at moduloDibujo.sv(53) File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
Info (10041): Inferred latch for "colorCoordenadaDibujar[7]" at moduloDibujo.sv(53) File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
Info (10041): Inferred latch for "colorCoordenadaDibujar[8]" at moduloDibujo.sv(53) File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
Info (12128): Elaborating entity "moduloControladorVGA" for hierarchy "moduloControladorVGA:instanciaModuloControladorVGA" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 102
Warning (14025): LATCH primitive "moduloControladorBotones:instanciaModuloControladorBotones|salidaBotonArriba" is permanently disabled File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv Line: 8
Warning (14025): LATCH primitive "moduloControladorBotones:instanciaModuloControladorBotones|salidaBotonAbajo" is permanently disabled File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv Line: 9
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[8]" merged with LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[6]" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
    Info (13026): Duplicate LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[7]" merged with LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[6]" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
    Info (13026): Duplicate LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[5]" merged with LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[6]" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
    Info (13026): Duplicate LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[4]" merged with LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[6]" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
    Info (13026): Duplicate LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[3]" merged with LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[6]" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
    Info (13026): Duplicate LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[2]" merged with LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[6]" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
    Info (13026): Duplicate LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[1]" merged with LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[6]" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
    Info (13026): Duplicate LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[0]" merged with LATCH primitive "moduloDibujo:instanciaModuloDibujo|colorCoordenadaDibujar[6]" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv Line: 53
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "escalaRojo[0]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 11
    Warning (13410): Pin "escalaRojo[1]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 11
    Warning (13410): Pin "escalaRojo[2]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 11
    Warning (13410): Pin "escalaRojo[3]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 11
    Warning (13410): Pin "escalaRojo[4]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 11
    Warning (13410): Pin "escalaVerde[0]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 12
    Warning (13410): Pin "escalaVerde[1]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 12
    Warning (13410): Pin "escalaVerde[2]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 12
    Warning (13410): Pin "escalaVerde[3]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 12
    Warning (13410): Pin "escalaVerde[4]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 12
    Warning (13410): Pin "escalaAzul[0]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 13
    Warning (13410): Pin "escalaAzul[1]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 13
    Warning (13410): Pin "escalaAzul[2]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 13
    Warning (13410): Pin "escalaAzul[3]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 13
    Warning (13410): Pin "escalaAzul[4]" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 13
    Warning (13410): Pin "sincronizacion" is stuck at GND File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/output_files/controladorVGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "botonArriba" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 4
    Warning (15610): No output dependent on input pin "botonAbajo" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 5
    Warning (15610): No output dependent on input pin "botonIzquierda" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 6
    Warning (15610): No output dependent on input pin "botonDerecha" File: C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv Line: 7
Info (21057): Implemented 437 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 402 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 211 warnings
    Info: Peak virtual memory: 4889 megabytes
    Info: Processing ended: Thu May 11 08:49:58 2023
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/output_files/controladorVGA.map.smsg.


