Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Nov 30 20:52:28 2020
| Host         : DESKTOP-CFTIG40 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_music_control_sets_placed.rpt
| Design       : Top_music
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------+--------------------------------------------------+------------------+----------------+
|                   Clock Signal                  | Enable Signal |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------+--------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                  |               |                                                  |                1 |              1 |
|  audio_generate/firstharmonic/clockwith100f/CLK |               |                                                  |                6 |             14 |
|  clk_IBUF_BUFG                                  |               | audio_generate/firstharmonic/clockwith100f/clear |                7 |             27 |
+-------------------------------------------------+---------------+--------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 14     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


