Command: ./simv -l sim.log
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03_Full64; Runtime version I-2014.03_Full64;  Nov 10 00:31 2020
*Verdi3* Loading libsscore_vcs201403.so
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_K-2015.09-SP1-1, Linux x86_64/64bit, 01/21/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'test.fsdb'
*Verdi3* : Begin traversing the scope (tb), layer (0).
*Verdi3* : End of traversing.
*Verdi3* : Begin traversing the MDAs under scope (tb), layer (0).
*Verdi3* : Enable +mda and +packedmda dumping.
*Verdi3* : End of traversing the MDAs.
STARSEA RISCV CORE! HAPPY BE YOURSELF
b*c= 2
test
receiverd a uart_rx interrupt
help
receiverd a uart_rx interrupt
led test
$finish called from file "../../tb/tb.v", line 136.
$finish at simulation time          31044290000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 31044290000 ps
CPU Time:     18.010 seconds;       Data structure size:   0.1Mb
Tue Nov 10 00:31:37 2020
