OPT_DESIGN_PATH=D:/RTL_FPGA/SD3_files/aula2-FIFO/sim_FIFO_VS/work/@_opt
