{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521753771375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521753771404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 22 23:22:50 2018 " "Processing started: Thu Mar 22 23:22:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521753771404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753771404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256_spi -c deeper_project_settings " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256_spi -c deeper_project_settings" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753771424 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1521753773708 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753773708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521753774456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521753774456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/sha/vanilla/sha256_math.v 6 6 " "Found 6 design units, including 6 entities, in source file /workspace/sha256-core/src/sha/vanilla/sha256_math.v" { { "Info" "ISGN_ENTITY_NAME" "1 ch " "Found entity 1: ch" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812269 ""} { "Info" "ISGN_ENTITY_NAME" "2 maj " "Found entity 2: maj" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812269 ""} { "Info" "ISGN_ENTITY_NAME" "3 sum0 " "Found entity 3: sum0" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812269 ""} { "Info" "ISGN_ENTITY_NAME" "4 sum1 " "Found entity 4: sum1" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812269 ""} { "Info" "ISGN_ENTITY_NAME" "5 sigm0 " "Found entity 5: sigm0" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812269 ""} { "Info" "ISGN_ENTITY_NAME" "6 sigm1 " "Found entity 6: sigm1" {  } { { "../../src/sha/Vanilla/sha256_math.v" "" { Text "C:/workspace/sha256-core/src/sha/Vanilla/sha256_math.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753812269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/sha/modified/sha256_core_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/sha/modified/sha256_core_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_core " "Found entity 1: sha256_core" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753812278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/sha/modified/sha256_coefs_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/sha/modified/sha256_coefs_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_coefs_clk " "Found entity 1: sha256_coefs_clk" {  } { { "../../src/sha/Modified/sha256_coefs_clk.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_coefs_clk.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753812286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/sha/modified/adders.v 7 7 " "Found 7 design units, including 7 entities, in source file /workspace/sha256-core/src/sha/modified/adders.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32b_param " "Found entity 1: adder_32b_param" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812298 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_select_adder_4bit_slice " "Found entity 2: carry_select_adder_4bit_slice" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812298 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2X1 " "Found entity 3: mux2X1" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812298 ""} { "Info" "ISGN_ENTITY_NAME" "4 ripple_carry_4_bit " "Found entity 4: ripple_carry_4_bit" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812298 ""} { "Info" "ISGN_ENTITY_NAME" "5 carry_select_adder_16bit " "Found entity 5: carry_select_adder_16bit" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812298 ""} { "Info" "ISGN_ENTITY_NAME" "6 full_adder " "Found entity 6: full_adder" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812298 ""} { "Info" "ISGN_ENTITY_NAME" "7 half_adder " "Found entity 7: half_adder" {  } { { "../../src/sha/Modified/adders.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753812298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/spi/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/spi/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "../../src/spi/spi_slave.v" "" { Text "C:/workspace/sha256-core/src/spi/spi_slave.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753812305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/sha256-core/src/top/sha256_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/sha256-core/src/top/sha256_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_spi " "Found entity 1: sha256_spi" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753812328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_lpm_add.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_lpm_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_lpm_add " "Found entity 1: adder_lpm_add" {  } { { "adder_lpm_add.v" "" { Text "C:/workspace/sha256-core/projects/quartus/adder_lpm_add.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753812336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par_add_6.v 1 1 " "Found 1 design units, including 1 entities, in source file par_add_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_6 " "Found entity 1: par_add_6" {  } { { "par_add_6.v" "" { Text "C:/workspace/sha256-core/projects/quartus/par_add_6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753812344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par_add_7.v 1 1 " "Found 1 design units, including 1 entities, in source file par_add_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_7 " "Found entity 1: par_add_7" {  } { { "par_add_7.v" "" { Text "C:/workspace/sha256-core/projects/quartus/par_add_7.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753812353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "par_add_4.v 1 1 " "Found 1 design units, including 1 entities, in source file par_add_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_4 " "Found entity 1: par_add_4" {  } { { "par_add_4.v" "" { Text "C:/workspace/sha256-core/projects/quartus/par_add_4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753812364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753812364 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryo1 sha256_core_clk.v(86) " "Verilog HDL Implicit Net warning at sha256_core_clk.v(86): created implicit net for \"carryo1\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812366 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryo2 sha256_core_clk.v(87) " "Verilog HDL Implicit Net warning at sha256_core_clk.v(87): created implicit net for \"carryo2\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812366 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryo3 sha256_core_clk.v(88) " "Verilog HDL Implicit Net warning at sha256_core_clk.v(88): created implicit net for \"carryo3\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812366 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryo4 sha256_core_clk.v(90) " "Verilog HDL Implicit Net warning at sha256_core_clk.v(90): created implicit net for \"carryo4\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812366 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryo5 sha256_core_clk.v(91) " "Verilog HDL Implicit Net warning at sha256_core_clk.v(91): created implicit net for \"carryo5\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812366 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryo6 sha256_core_clk.v(93) " "Verilog HDL Implicit Net warning at sha256_core_clk.v(93): created implicit net for \"carryo6\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812366 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryo8 sha256_core_clk.v(106) " "Verilog HDL Implicit Net warning at sha256_core_clk.v(106): created implicit net for \"carryo8\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812366 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryo9 sha256_core_clk.v(107) " "Verilog HDL Implicit Net warning at sha256_core_clk.v(107): created implicit net for \"carryo9\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812367 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryo10 sha256_core_clk.v(108) " "Verilog HDL Implicit Net warning at sha256_core_clk.v(108): created implicit net for \"carryo10\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812367 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ss_edge sha256_spi.v(76) " "Verilog HDL Implicit Net warning at sha256_spi.v(76): created implicit net for \"ss_edge\"" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812367 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sck_edge_f sha256_spi.v(77) " "Verilog HDL Implicit Net warning at sha256_spi.v(77): created implicit net for \"sck_edge_f\"" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812367 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sck_edge_r sha256_spi.v(78) " "Verilog HDL Implicit Net warning at sha256_spi.v(78): created implicit net for \"sck_edge_r\"" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha256_spi " "Elaborating entity \"sha256_spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521753812809 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_edge sha256_spi.v(76) " "Verilog HDL or VHDL warning at sha256_spi.v(76): object \"ss_edge\" assigned a value but never read" {  } { { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521753812903 "|sha256_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_core sha256_core:sha256_core_inst " "Elaborating entity \"sha256_core\" for hierarchy \"sha256_core:sha256_core_inst\"" {  } { { "../../src/top/sha256_spi.v" "sha256_core_inst" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum0 sha256_core:sha256_core_inst\|sum0:inst_sum0 " "Elaborating entity \"sum0\" for hierarchy \"sha256_core:sha256_core_inst\|sum0:inst_sum0\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "inst_sum0" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1 sha256_core:sha256_core_inst\|sum1:inst_sum1 " "Elaborating entity \"sum1\" for hierarchy \"sha256_core:sha256_core_inst\|sum1:inst_sum1\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "inst_sum1" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigm0 sha256_core:sha256_core_inst\|sigm0:inst_sigm0 " "Elaborating entity \"sigm0\" for hierarchy \"sha256_core:sha256_core_inst\|sigm0:inst_sigm0\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "inst_sigm0" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753812996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigm1 sha256_core:sha256_core_inst\|sigm1:inst_sigm1 " "Elaborating entity \"sigm1\" for hierarchy \"sha256_core:sha256_core_inst\|sigm1:inst_sigm1\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "inst_sigm1" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753813001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ch sha256_core:sha256_core_inst\|ch:inst_ch " "Elaborating entity \"ch\" for hierarchy \"sha256_core:sha256_core_inst\|ch:inst_ch\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "inst_ch" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753813008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maj sha256_core:sha256_core_inst\|maj:inst_maj " "Elaborating entity \"maj\" for hierarchy \"sha256_core:sha256_core_inst\|maj:inst_maj\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "inst_maj" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753813021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_coefs_clk sha256_core:sha256_core_inst\|sha256_coefs_clk:inst_coef_clk " "Elaborating entity \"sha256_coefs_clk\" for hierarchy \"sha256_core:sha256_core_inst\|sha256_coefs_clk:inst_coef_clk\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "inst_coef_clk" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753813031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32b_param sha256_core:sha256_core_inst\|adder_32b_param:st1_kt_ch " "Elaborating entity \"adder_32b_param\" for hierarchy \"sha256_core:sha256_core_inst\|adder_32b_param:st1_kt_ch\"" {  } { { "../../src/sha/Modified/sha256_core_clk.v" "st1_kt_ch" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753813041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_lpm_add sha256_core:sha256_core_inst\|adder_32b_param:st1_kt_ch\|adder_lpm_add:adder_lpm_add_inst " "Elaborating entity \"adder_lpm_add\" for hierarchy \"sha256_core:sha256_core_inst\|adder_32b_param:st1_kt_ch\|adder_lpm_add:adder_lpm_add_inst\"" {  } { { "../../src/sha/Modified/adders.v" "adder_lpm_add_inst" { Text "C:/workspace/sha256-core/src/sha/Modified/adders.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753813064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sha256_core:sha256_core_inst\|adder_32b_param:st1_kt_ch\|adder_lpm_add:adder_lpm_add_inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sha256_core:sha256_core_inst\|adder_32b_param:st1_kt_ch\|adder_lpm_add:adder_lpm_add_inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder_lpm_add.v" "LPM_ADD_SUB_component" { Text "C:/workspace/sha256-core/projects/quartus/adder_lpm_add.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753813677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sha256_core:sha256_core_inst\|adder_32b_param:st1_kt_ch\|adder_lpm_add:adder_lpm_add_inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sha256_core:sha256_core_inst\|adder_32b_param:st1_kt_ch\|adder_lpm_add:adder_lpm_add_inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder_lpm_add.v" "" { Text "C:/workspace/sha256-core/projects/quartus/adder_lpm_add.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753813680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sha256_core:sha256_core_inst\|adder_32b_param:st1_kt_ch\|adder_lpm_add:adder_lpm_add_inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"sha256_core:sha256_core_inst\|adder_32b_param:st1_kt_ch\|adder_lpm_add:adder_lpm_add_inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521753813681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521753813681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521753813681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521753813681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521753813681 ""}  } { { "adder_lpm_add.v" "" { Text "C:/workspace/sha256-core/projects/quartus/adder_lpm_add.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521753813681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bqh " "Found entity 1: add_sub_bqh" {  } { { "db/add_sub_bqh.tdf" "" { Text "C:/workspace/sha256-core/projects/quartus/db/add_sub_bqh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521753813933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753813933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bqh sha256_core:sha256_core_inst\|adder_32b_param:st1_kt_ch\|adder_lpm_add:adder_lpm_add_inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_bqh:auto_generated " "Elaborating entity \"add_sub_bqh\" for hierarchy \"sha256_core:sha256_core_inst\|adder_32b_param:st1_kt_ch\|adder_lpm_add:adder_lpm_add_inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_bqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "f:/shteudfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753813936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_ints " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_ints\"" {  } { { "../../src/top/sha256_spi.v" "spi_ints" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753814269 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/spi/spi_slave.v" "" { Text "C:/workspace/sha256-core/src/spi/spi_slave.v" 56 -1 0 } } { "../../src/top/sha256_spi.v" "" { Text "C:/workspace/sha256-core/src/top/sha256_spi.v" 70 -1 0 } } { "../../src/sha/Modified/sha256_core_clk.v" "" { Text "C:/workspace/sha256-core/src/sha/Modified/sha256_core_clk.v" 171 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1521753818888 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1521753818889 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521753820683 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521753826295 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753827951 ""}
{ "Info" "ISTA_SDC_FOUND" "clocks.sdc " "Reading SDC File: 'clocks.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1521753828781 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "i_clk (Rise) i_clk (Rise) setup and hold " "From i_clk (Rise) to i_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1521753828853 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Analysis & Synthesis" 0 -1 1521753828853 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1521753828854 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1521753828854 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1521753828854 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000        i_clk " "   5.000        i_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1521753828854 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753828854 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753829027 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1521753830894 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753830900 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1521753830990 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753830997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521753832197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521753832197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1884 " "Implemented 1884 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521753832733 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521753832733 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1877 " "Implemented 1877 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521753832733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521753832733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "736 " "Peak virtual memory: 736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521753832846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 22 23:23:52 2018 " "Processing ended: Thu Mar 22 23:23:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521753832846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521753832846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521753832846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521753832846 ""}
