Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 24 03:07:32 2025
| Host         : Asus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clock_divider/tmp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.318        0.000                      0                   33        0.256        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.318        0.000                      0                   33        0.256        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.214ns (26.065%)  route 3.444ns (73.935%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    clock_divider/tmp_reg_0
    SLICE_X63Y23         FDCE                                         r  clock_divider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  clock_divider/count_reg[17]/Q
                         net (fo=2, routed)           0.817     6.377    clock_divider/count[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.299     6.676 r  clock_divider/count[31]_i_9/O
                         net (fo=1, routed)           0.431     7.106    clock_divider/count[31]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  clock_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.431     7.661    clock_divider/count[31]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  clock_divider/count[31]_i_3/O
                         net (fo=1, routed)           0.438     8.223    clock_divider/count[31]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.347 r  clock_divider/count[31]_i_2/O
                         net (fo=33, routed)          1.328     9.675    clock_divider/count[31]_i_2_n_0
    SLICE_X63Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.799 r  clock_divider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.799    clock_divider/count_0[0]
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y19         FDCE (Setup_fdce_C_D)        0.029    15.117    clock_divider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 1.214ns (26.071%)  route 3.443ns (73.929%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    clock_divider/tmp_reg_0
    SLICE_X63Y23         FDCE                                         r  clock_divider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  clock_divider/count_reg[17]/Q
                         net (fo=2, routed)           0.817     6.377    clock_divider/count[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.299     6.676 r  clock_divider/count[31]_i_9/O
                         net (fo=1, routed)           0.431     7.106    clock_divider/count[31]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  clock_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.431     7.661    clock_divider/count[31]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  clock_divider/count[31]_i_3/O
                         net (fo=1, routed)           0.438     8.223    clock_divider/count[31]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.347 r  clock_divider/count[31]_i_2/O
                         net (fo=33, routed)          1.327     9.674    clock_divider/count[31]_i_2_n_0
    SLICE_X63Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.798 r  clock_divider/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.798    clock_divider/count_0[2]
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y19         FDCE (Setup_fdce_C_D)        0.031    15.119    clock_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.242ns (26.507%)  route 3.444ns (73.493%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    clock_divider/tmp_reg_0
    SLICE_X63Y23         FDCE                                         r  clock_divider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  clock_divider/count_reg[17]/Q
                         net (fo=2, routed)           0.817     6.377    clock_divider/count[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.299     6.676 r  clock_divider/count[31]_i_9/O
                         net (fo=1, routed)           0.431     7.106    clock_divider/count[31]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  clock_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.431     7.661    clock_divider/count[31]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  clock_divider/count[31]_i_3/O
                         net (fo=1, routed)           0.438     8.223    clock_divider/count[31]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.347 r  clock_divider/count[31]_i_2/O
                         net (fo=33, routed)          1.328     9.675    clock_divider/count[31]_i_2_n_0
    SLICE_X63Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.827 r  clock_divider/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.827    clock_divider/count_0[1]
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y19         FDCE (Setup_fdce_C_D)        0.075    15.163    clock_divider/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.242ns (26.513%)  route 3.443ns (73.487%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    clock_divider/tmp_reg_0
    SLICE_X63Y23         FDCE                                         r  clock_divider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  clock_divider/count_reg[17]/Q
                         net (fo=2, routed)           0.817     6.377    clock_divider/count[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.299     6.676 r  clock_divider/count[31]_i_9/O
                         net (fo=1, routed)           0.431     7.106    clock_divider/count[31]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  clock_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.431     7.661    clock_divider/count[31]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  clock_divider/count[31]_i_3/O
                         net (fo=1, routed)           0.438     8.223    clock_divider/count[31]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.347 r  clock_divider/count[31]_i_2/O
                         net (fo=33, routed)          1.327     9.674    clock_divider/count[31]_i_2_n_0
    SLICE_X63Y19         LUT3 (Prop_lut3_I1_O)        0.152     9.826 r  clock_divider/count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.826    clock_divider/count_0[3]
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y19         FDCE (Setup_fdce_C_D)        0.075    15.163    clock_divider/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.214ns (26.942%)  route 3.292ns (73.058%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    clock_divider/tmp_reg_0
    SLICE_X63Y23         FDCE                                         r  clock_divider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  clock_divider/count_reg[17]/Q
                         net (fo=2, routed)           0.817     6.377    clock_divider/count[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.299     6.676 r  clock_divider/count[31]_i_9/O
                         net (fo=1, routed)           0.431     7.106    clock_divider/count[31]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  clock_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.431     7.661    clock_divider/count[31]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  clock_divider/count[31]_i_3/O
                         net (fo=1, routed)           0.438     8.223    clock_divider/count[31]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.347 r  clock_divider/count[31]_i_2/O
                         net (fo=33, routed)          1.177     9.523    clock_divider/count[31]_i_2_n_0
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.647 r  clock_divider/count[12]_i_1/O
                         net (fo=1, routed)           0.000     9.647    clock_divider/count_0[12]
    SLICE_X63Y21         FDCE                                         r  clock_divider/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    clock_divider/tmp_reg_0
    SLICE_X63Y21         FDCE                                         r  clock_divider/count_reg[12]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDCE (Setup_fdce_C_D)        0.031    15.118    clock_divider/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.214ns (26.954%)  route 3.290ns (73.046%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    clock_divider/tmp_reg_0
    SLICE_X63Y23         FDCE                                         r  clock_divider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  clock_divider/count_reg[17]/Q
                         net (fo=2, routed)           0.817     6.377    clock_divider/count[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.299     6.676 r  clock_divider/count[31]_i_9/O
                         net (fo=1, routed)           0.431     7.106    clock_divider/count[31]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  clock_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.431     7.661    clock_divider/count[31]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  clock_divider/count[31]_i_3/O
                         net (fo=1, routed)           0.438     8.223    clock_divider/count[31]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.347 r  clock_divider/count[31]_i_2/O
                         net (fo=33, routed)          1.175     9.521    clock_divider/count[31]_i_2_n_0
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.124     9.645 r  clock_divider/count[10]_i_1/O
                         net (fo=1, routed)           0.000     9.645    clock_divider/count_0[10]
    SLICE_X63Y21         FDCE                                         r  clock_divider/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    clock_divider/tmp_reg_0
    SLICE_X63Y21         FDCE                                         r  clock_divider/count_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDCE (Setup_fdce_C_D)        0.029    15.116    clock_divider/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.214ns (26.981%)  route 3.285ns (73.019%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    clock_divider/tmp_reg_0
    SLICE_X63Y23         FDCE                                         r  clock_divider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  clock_divider/count_reg[17]/Q
                         net (fo=2, routed)           0.817     6.377    clock_divider/count[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.299     6.676 r  clock_divider/count[31]_i_9/O
                         net (fo=1, routed)           0.431     7.106    clock_divider/count[31]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  clock_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.431     7.661    clock_divider/count[31]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  clock_divider/count[31]_i_3/O
                         net (fo=1, routed)           0.438     8.223    clock_divider/count[31]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.347 r  clock_divider/count[31]_i_2/O
                         net (fo=33, routed)          1.170     9.517    clock_divider/count[31]_i_2_n_0
    SLICE_X63Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.641 r  clock_divider/count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.641    clock_divider/count_0[5]
    SLICE_X63Y20         FDCE                                         r  clock_divider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clock_divider/tmp_reg_0
    SLICE_X63Y20         FDCE                                         r  clock_divider/count_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDCE (Setup_fdce_C_D)        0.029    15.117    clock_divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.242ns (27.393%)  route 3.292ns (72.607%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    clock_divider/tmp_reg_0
    SLICE_X63Y23         FDCE                                         r  clock_divider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  clock_divider/count_reg[17]/Q
                         net (fo=2, routed)           0.817     6.377    clock_divider/count[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.299     6.676 r  clock_divider/count[31]_i_9/O
                         net (fo=1, routed)           0.431     7.106    clock_divider/count[31]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  clock_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.431     7.661    clock_divider/count[31]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  clock_divider/count[31]_i_3/O
                         net (fo=1, routed)           0.438     8.223    clock_divider/count[31]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.347 r  clock_divider/count[31]_i_2/O
                         net (fo=33, routed)          1.177     9.523    clock_divider/count[31]_i_2_n_0
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.152     9.675 r  clock_divider/count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.675    clock_divider/count_0[6]
    SLICE_X63Y21         FDCE                                         r  clock_divider/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    clock_divider/tmp_reg_0
    SLICE_X63Y21         FDCE                                         r  clock_divider/count_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDCE (Setup_fdce_C_D)        0.075    15.162    clock_divider/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.242ns (27.405%)  route 3.290ns (72.595%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    clock_divider/tmp_reg_0
    SLICE_X63Y23         FDCE                                         r  clock_divider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  clock_divider/count_reg[17]/Q
                         net (fo=2, routed)           0.817     6.377    clock_divider/count[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.299     6.676 r  clock_divider/count[31]_i_9/O
                         net (fo=1, routed)           0.431     7.106    clock_divider/count[31]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  clock_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.431     7.661    clock_divider/count[31]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  clock_divider/count[31]_i_3/O
                         net (fo=1, routed)           0.438     8.223    clock_divider/count[31]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.347 r  clock_divider/count[31]_i_2/O
                         net (fo=33, routed)          1.175     9.521    clock_divider/count[31]_i_2_n_0
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.152     9.673 r  clock_divider/count[9]_i_1/O
                         net (fo=1, routed)           0.000     9.673    clock_divider/count_0[9]
    SLICE_X63Y21         FDCE                                         r  clock_divider/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    clock_divider/tmp_reg_0
    SLICE_X63Y21         FDCE                                         r  clock_divider/count_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDCE (Setup_fdce_C_D)        0.075    15.162    clock_divider/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 clock_divider/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/tmp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.242ns (27.433%)  route 3.285ns (72.567%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.620     5.141    clock_divider/tmp_reg_0
    SLICE_X63Y23         FDCE                                         r  clock_divider/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  clock_divider/count_reg[17]/Q
                         net (fo=2, routed)           0.817     6.377    clock_divider/count[17]
    SLICE_X63Y22         LUT4 (Prop_lut4_I2_O)        0.299     6.676 r  clock_divider/count[31]_i_9/O
                         net (fo=1, routed)           0.431     7.106    clock_divider/count[31]_i_9_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  clock_divider/count[31]_i_7/O
                         net (fo=1, routed)           0.431     7.661    clock_divider/count[31]_i_7_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  clock_divider/count[31]_i_3/O
                         net (fo=1, routed)           0.438     8.223    clock_divider/count[31]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.347 r  clock_divider/count[31]_i_2/O
                         net (fo=33, routed)          1.170     9.517    clock_divider/count[31]_i_2_n_0
    SLICE_X63Y20         LUT3 (Prop_lut3_I1_O)        0.152     9.669 r  clock_divider/tmp_i_1/O
                         net (fo=1, routed)           0.000     9.669    clock_divider/tmp_i_1_n_0
    SLICE_X63Y20         FDCE                                         r  clock_divider/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clock_divider/tmp_reg_0
    SLICE_X63Y20         FDCE                                         r  clock_divider/tmp_reg/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDCE (Setup_fdce_C_D)        0.075    15.163    clock_divider/tmp_reg
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  5.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  clock_divider/count_reg[0]/Q
                         net (fo=34, routed)          0.180     1.792    clock_divider/count[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.042     1.834 r  clock_divider/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    clock_divider/count_0[1]
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.107     1.577    clock_divider/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.190ns (49.836%)  route 0.191ns (50.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  clock_divider/count_reg[0]/Q
                         net (fo=34, routed)          0.191     1.802    clock_divider/count[0]
    SLICE_X63Y20         LUT3 (Prop_lut3_I0_O)        0.049     1.851 r  clock_divider/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.851    clock_divider/count_0[8]
    SLICE_X63Y20         FDCE                                         r  clock_divider/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    clock_divider/tmp_reg_0
    SLICE_X63Y20         FDCE                                         r  clock_divider/count_reg[8]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y20         FDCE (Hold_fdce_C_D)         0.107     1.590    clock_divider/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.304%)  route 0.191ns (50.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  clock_divider/count_reg[0]/Q
                         net (fo=34, routed)          0.191     1.802    clock_divider/count[0]
    SLICE_X63Y20         LUT3 (Prop_lut3_I0_O)        0.045     1.847 r  clock_divider/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.847    clock_divider/count_0[7]
    SLICE_X63Y20         FDCE                                         r  clock_divider/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    clock_divider/tmp_reg_0
    SLICE_X63Y20         FDCE                                         r  clock_divider/count_reg[7]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y20         FDCE (Hold_fdce_C_D)         0.092     1.575    clock_divider/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  clock_divider/count_reg[0]/Q
                         net (fo=34, routed)          0.180     1.792    clock_divider/count[0]
    SLICE_X63Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  clock_divider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.837    clock_divider/count_0[0]
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.091     1.561    clock_divider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clock_divider/tmp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/tmp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.756%)  route 0.161ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    clock_divider/tmp_reg_0
    SLICE_X63Y20         FDCE                                         r  clock_divider/tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  clock_divider/tmp_reg/Q
                         net (fo=3, routed)           0.161     1.759    clock_divider/CLK
    SLICE_X63Y20         LUT3 (Prop_lut3_I2_O)        0.102     1.861 r  clock_divider/tmp_i_1/O
                         net (fo=1, routed)           0.000     1.861    clock_divider/tmp_i_1_n_0
    SLICE_X63Y20         FDCE                                         r  clock_divider/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    clock_divider/tmp_reg_0
    SLICE_X63Y20         FDCE                                         r  clock_divider/tmp_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDCE (Hold_fdce_C_D)         0.107     1.576    clock_divider/tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.557%)  route 0.222ns (54.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  clock_divider/count_reg[0]/Q
                         net (fo=34, routed)          0.222     1.833    clock_divider/count[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.878 r  clock_divider/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.878    clock_divider/count_0[4]
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.092     1.562    clock_divider/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.190ns (44.080%)  route 0.241ns (55.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  clock_divider/count_reg[0]/Q
                         net (fo=34, routed)          0.241     1.852    clock_divider/count[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.049     1.901 r  clock_divider/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.901    clock_divider/count_0[3]
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.107     1.577    clock_divider/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.557%)  route 0.241ns (56.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  clock_divider/count_reg[0]/Q
                         net (fo=34, routed)          0.241     1.852    clock_divider/count[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I0_O)        0.045     1.897 r  clock_divider/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.897    clock_divider/count_0[2]
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.092     1.562    clock_divider/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.310%)  route 0.264ns (58.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  clock_divider/count_reg[0]/Q
                         net (fo=34, routed)          0.264     1.875    clock_divider/count[0]
    SLICE_X63Y20         LUT3 (Prop_lut3_I0_O)        0.045     1.920 r  clock_divider/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.920    clock_divider/count_0[5]
    SLICE_X63Y20         FDCE                                         r  clock_divider/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    clock_divider/tmp_reg_0
    SLICE_X63Y20         FDCE                                         r  clock_divider/count_reg[5]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y20         FDCE (Hold_fdce_C_D)         0.091     1.574    clock_divider/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 clock_divider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.183ns (35.789%)  route 0.328ns (64.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    clock_divider/tmp_reg_0
    SLICE_X63Y19         FDCE                                         r  clock_divider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  clock_divider/count_reg[0]/Q
                         net (fo=34, routed)          0.328     1.939    clock_divider/count[0]
    SLICE_X63Y21         LUT3 (Prop_lut3_I0_O)        0.042     1.981 r  clock_divider/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.981    clock_divider/count_0[9]
    SLICE_X63Y21         FDCE                                         r  clock_divider/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    clock_divider/tmp_reg_0
    SLICE_X63Y21         FDCE                                         r  clock_divider/count_reg[9]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.107     1.589    clock_divider/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.392    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   clock_divider/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   clock_divider/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   clock_divider/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   clock_divider/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   clock_divider/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   clock_divider/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   clock_divider/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   clock_divider/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   clock_divider/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   clock_divider/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   clock_divider/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   clock_divider/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   clock_divider/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   clock_divider/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   clock_divider/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clock_divider/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   clock_divider/count_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   clock_divider/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clock_divider/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   clock_divider/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   clock_divider/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clock_divider/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   clock_divider/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   clock_divider/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clock_divider/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   clock_divider/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clock_divider/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clock_divider/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   clock_divider/count_reg[21]/C



