# 0 "/workdir/zephyr/misc/empty_file.c"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "/workdir/zephyr/boards/riscv/cv32a6_zybo/cv32a6_zybo.dts" 1
/dts-v1/;

# 1 "/workdir/zephyr/dts/common/skeleton.dtsi" 1 3 4
# 9 "/workdir/zephyr/dts/common/skeleton.dtsi" 3 4
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
# 4 "/workdir/zephyr/boards/riscv/cv32a6_zybo/cv32a6_zybo.dts" 2

/ {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "eth,cva6-bare-dev";
  model = "eth,cva6-bare";
  chosen {
    stdout-path = "/soc/uart@10000000:115200";
    zephyr,console = &UART0;
    zephyr,shell-uart = &UART0;
    zephyr,sram = &DDR0;


  };
  cpus {
    #address-cells = <1>;
    #size-cells = <0>;
    timebase-frequency = <12500000>;
    CPU0: cpu@0 {
      clock-frequency = <25000000>;
      device_type = "cpu";
      reg = <0>;
      status = "okay";
      compatible = "ohwg,cva6", "riscv";
      riscv,isa = "rv32ima";
      mmu-type = "riscv,sv32";
      tlb-split;

      CPU0_intc: interrupt-controller {
        #interrupt-cells = <1>;
        interrupt-controller;
        compatible = "riscv,cpu-intc";
      };
    };
  };
  DDR0: memory@80000000 {
    device_type = "memory";
    reg = <0x0 0x80000000 0x0 0x40000000>;
  };
  L26: soc {
    #address-cells = <2>;
    #size-cells = <2>;
    compatible = "eth,cva6-bare-soc", "simple-bus";
    ranges;
    clint@2000000 {
      compatible = "sifive,clint0";
      interrupts-extended = <&CPU0_intc 3 &CPU0_intc 7>;
      reg = <0x0 0x2000000 0x0 0xc0000>;
      reg-names = "control";
    };
    PLIC0: interrupt-controller@c000000 {
      #address-cells = <0>;
      #interrupt-cells = <2>;
      compatible = "sifive,plic-1.0.0";
      interrupt-controller;
      interrupts-extended = <&CPU0_intc 11 &CPU0_intc 9>;


      reg = <0 0x0c000000 0 0x00002000
          0 0x0c002000 0 0x001fe000
          0 0x0c200000 0 0x03e00000>;
      reg-names = "prio", "irq_en", "reg";
      riscv,max-priority = <7>;
      riscv,ndev = <30>;
    };
    debug-controller@0 {
      compatible = "riscv,debug-013";
      interrupts-extended = <&CPU0_intc 65535>;
      reg = <0x0 0x0 0x0 0x1000>;
      reg-names = "control";
    };
    UART0: uart@10000000 {
      compatible = "ns16750", "ns16550";
      reg = <0x0 0x10000000 0x0 0x1000>;
      clock-frequency = <25000000>;
      current-speed = <115200>;
      interrupt-parent = <&PLIC0>;
      interrupts = <1 1>;
      reg-shift = <2>;
    };
  };
};
# 0 "<command-line>" 2
# 1 "/workdir/zephyr/misc/empty_file.c"
