#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Mar 08 23:43:34 2016
# Process ID: 16536
# Current directory: D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/vga_color_test/vga_color_test.runs/synth_1
# Command line: vivado.exe -log vga_color_test.vds -mode batch -messageDb vivado.pb -notrace -source vga_color_test.tcl
# Log file: D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/vga_color_test/vga_color_test.runs/synth_1/vga_color_test.vds
# Journal file: D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/vga_color_test/vga_color_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vga_color_test.tcl -notrace
Command: synth_design -top vga_color_test -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 290.957 ; gain = 119.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_color_test' [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/vga_color_test/vga_color_test.srcs/sources_1/new/vga_color_test.vhd:27]
	Parameter H_SIZE bound to: 640 - type: integer 
	Parameter V_SIZE bound to: 480 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_color_test' (1#1) [D:/Users/Rob/Documents/Class/ECEC662/video_processing_ip/vga_color_test/vga_color_test.srcs/sources_1/new/vga_color_test.vhd:27]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 328.094 ; gain = 156.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 328.094 ; gain = 156.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 328.094 ; gain = 156.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 334.281 ; gain = 163.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   6 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   7 Input     24 Bit        Muxes := 2     
	   8 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_color_test 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   6 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   7 Input     24 Bit        Muxes := 2     
	   8 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 451.750 ; gain = 280.641
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 453.023 ; gain = 281.914
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 453.023 ; gain = 281.914

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\rgb_reg[0] ' (FDS) to '\rgb_reg[1] '
INFO: [Synth 8-3886] merging instance '\rgb_reg[1] ' (FDS) to '\rgb_reg[2] '
INFO: [Synth 8-3886] merging instance '\rgb_reg[2] ' (FDS) to '\rgb_reg[3] '
INFO: [Synth 8-3886] merging instance '\rgb_reg[3] ' (FDS) to '\rgb_reg[4] '
INFO: [Synth 8-3886] merging instance '\rgb_reg[8] ' (FDS) to '\rgb_reg[9] '
INFO: [Synth 8-3886] merging instance '\rgb_reg[9] ' (FDS) to '\rgb_reg[10] '
INFO: [Synth 8-3886] merging instance '\rgb_reg[10] ' (FDS) to '\rgb_reg[11] '
INFO: [Synth 8-3886] merging instance '\rgb_reg[11] ' (FDS) to '\rgb_reg[12] '
INFO: [Synth 8-3886] merging instance '\rgb_reg[12] ' (FDS) to '\rgb_reg[13] '
INFO: [Synth 8-3886] merging instance '\rgb_reg[16] ' (FDS) to '\rgb_reg[17] '
INFO: [Synth 8-3886] merging instance '\rgb_reg[17] ' (FDS) to '\rgb_reg[18] '
INFO: [Synth 8-3886] merging instance '\rgb_reg[18] ' (FDS) to '\rgb_reg[19] '
INFO: [Synth 8-3886] merging instance '\rgb_reg[19] ' (FDS) to '\rgb_reg[20] '
INFO: [Synth 8-3886] merging instance '\rgb_reg[20] ' (FDS) to '\rgb_reg[21] '
WARNING: [Synth 8-3332] Sequential element (\rgb_reg[20] ) is unused and will be removed from module vga_color_test.
WARNING: [Synth 8-3332] Sequential element (\rgb_reg[19] ) is unused and will be removed from module vga_color_test.
WARNING: [Synth 8-3332] Sequential element (\rgb_reg[18] ) is unused and will be removed from module vga_color_test.
WARNING: [Synth 8-3332] Sequential element (\rgb_reg[17] ) is unused and will be removed from module vga_color_test.
WARNING: [Synth 8-3332] Sequential element (\rgb_reg[16] ) is unused and will be removed from module vga_color_test.
WARNING: [Synth 8-3332] Sequential element (\rgb_reg[12] ) is unused and will be removed from module vga_color_test.
WARNING: [Synth 8-3332] Sequential element (\rgb_reg[11] ) is unused and will be removed from module vga_color_test.
WARNING: [Synth 8-3332] Sequential element (\rgb_reg[10] ) is unused and will be removed from module vga_color_test.
WARNING: [Synth 8-3332] Sequential element (\rgb_reg[9] ) is unused and will be removed from module vga_color_test.
WARNING: [Synth 8-3332] Sequential element (\rgb_reg[8] ) is unused and will be removed from module vga_color_test.
WARNING: [Synth 8-3332] Sequential element (\rgb_reg[3] ) is unused and will be removed from module vga_color_test.
WARNING: [Synth 8-3332] Sequential element (\rgb_reg[2] ) is unused and will be removed from module vga_color_test.
WARNING: [Synth 8-3332] Sequential element (\rgb_reg[1] ) is unused and will be removed from module vga_color_test.
WARNING: [Synth 8-3332] Sequential element (\rgb_reg[0] ) is unused and will be removed from module vga_color_test.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 473.141 ; gain = 302.031
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 473.141 ; gain = 302.031

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 473.141 ; gain = 302.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 473.141 ; gain = 302.031
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 473.141 ; gain = 302.031

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 473.141 ; gain = 302.031
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 473.141 ; gain = 302.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 473.141 ; gain = 302.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 473.141 ; gain = 302.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 473.141 ; gain = 302.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 473.141 ; gain = 302.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 473.141 ; gain = 302.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     7|
|3     |LUT3 |     7|
|4     |LUT4 |     4|
|5     |LUT5 |    10|
|6     |LUT6 |    31|
|7     |FDRE |     6|
|8     |FDSE |     4|
|9     |IBUF |    18|
|10    |OBUF |    24|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   112|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 473.141 ; gain = 302.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 473.141 ; gain = 255.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 473.141 ; gain = 302.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 531.953 ; gain = 321.781
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 531.953 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 08 23:43:46 2016...
