[03/11 15:57:42      0s] 
[03/11 15:57:42      0s] Cadence Innovus(TM) Implementation System.
[03/11 15:57:42      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/11 15:57:42      0s] 
[03/11 15:57:42      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[03/11 15:57:42      0s] Options:	
[03/11 15:57:42      0s] Date:		Tue Mar 11 15:57:42 2025
[03/11 15:57:42      0s] Host:		mit-ecpg-cdn30 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (20cores*28cpus*Intel(R) Core(TM) i7-14700 33792KB)
[03/11 15:57:42      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[03/11 15:57:42      0s] 
[03/11 15:57:42      0s] License:
[03/11 15:57:42      0s] 		[15:57:42.121281] Configured Lic search path (21.01-s002): 5280@cadence-encsrv

[03/11 15:57:42      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/11 15:57:42      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/11 15:57:48      6s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[03/11 15:57:49      7s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[03/11 15:57:49      7s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[03/11 15:57:49      7s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[03/11 15:57:49      7s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[03/11 15:57:49      7s] @(#)CDS: CPE v21.15-s076
[03/11 15:57:49      7s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[03/11 15:57:49      7s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[03/11 15:57:49      7s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/11 15:57:49      7s] @(#)CDS: RCDB 11.15.0
[03/11 15:57:49      7s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[03/11 15:57:49      7s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[03/11 15:57:49      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_14030_mit-ecpg-cdn30_student_WPTACa.

[03/11 15:57:49      7s] Change the soft stacksize limit to 0.2%RAM (30 mbytes). Set global soft_stack_size_limit to change the value.
[03/11 15:57:50      8s] 
[03/11 15:57:50      8s] **INFO:  MMMC transition support version v31-84 
[03/11 15:57:50      8s] 
[03/11 15:57:50      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/11 15:57:50      8s] <CMD> suppressMessage ENCEXT-2799
[03/11 15:57:50      8s] <CMD> getVersion
[03/11 15:57:50      8s] [INFO] Loading PVS 22.20 fill procedures
[03/11 15:57:51      8s] <CMD> win
[03/11 16:03:43     29s] <CMD> save_global Default.globals
[03/11 16:03:46     29s] <CMD> set init_gnd_net Vss
[03/11 16:03:46     29s] <CMD> set init_lef_file {../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef}
[03/11 16:03:46     29s] <CMD> set init_verilog netlist.v
[03/11 16:03:46     29s] <CMD> set init_mmmc_file Default.view
[03/11 16:03:46     29s] <CMD> set init_pwr_net Vdd
[03/11 16:03:46     29s] <CMD> init_design
[03/11 16:03:46     29s] #% Begin Load MMMC data ... (date=03/11 16:03:46, mem=1031.7M)
[03/11 16:03:46     29s] #% End Load MMMC data ... (date=03/11 16:03:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1032.4M, current mem=1032.4M)
[03/11 16:03:46     29s] 
[03/11 16:03:46     29s] Loading LEF file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef ...
[03/11 16:03:46     29s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[03/11 16:03:46     29s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/11 16:03:46     29s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[03/11 16:03:46     29s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/11 16:03:46     29s] Set DBUPerIGU to M2 pitch 580.
[03/11 16:03:46     29s] 
[03/11 16:03:46     29s] Loading LEF file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-119' for more detail.
[03/11 16:03:46     29s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[03/11 16:03:46     29s] To increase the message display limit, refer to the product command reference manual.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA1X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA1V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA1H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA2X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA2H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA2V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/11 16:03:46     29s] **WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[03/11 16:03:46     29s] To increase the message display limit, refer to the product command reference manual.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'M5_M4v' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'M4_M3v' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'M3_M2v' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'M2_M1v' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'M1_POv' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'M1_DIFF' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'M1_PSUB' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (IMPLF-151):	The viaRule 'M1_PIMP' has been defined, the content will be skipped.
[03/11 16:03:46     29s] **WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
[03/11 16:03:46     29s] To increase the message display limit, refer to the product command reference manual.
[03/11 16:03:46     29s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[03/11 16:03:46     29s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/11 16:03:46     29s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[03/11 16:03:46     29s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'OA22X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'NAND3X8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'SDFFRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'ADDFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'CLKAND2X12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'MXI3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'NAND3X6' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'SDFFRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'MX3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'SDFFSRHQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'OAI33XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'DFFHQX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'AOI221X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'ADDFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-58):	MACRO 'AOI22XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-58' for more detail.
[03/11 16:03:46     29s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[03/11 16:03:46     29s] To increase the message display limit, refer to the product command reference manual.
[03/11 16:03:46     29s] **WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[03/11 16:03:46     29s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/11 16:03:46     29s] Type 'man IMPLF-61' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/11 16:03:46     29s] Type 'man IMPLF-200' for more detail.
[03/11 16:03:46     29s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[03/11 16:03:46     29s] Loading view definition file from Default.view
[03/11 16:03:46     29s] Reading slow timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
[03/11 16:03:46     29s] Read 479 cells in library 'slow' 
[03/11 16:03:46     29s] Reading fast timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
[03/11 16:03:46     29s] Read 479 cells in library 'fast' 
[03/11 16:03:46     29s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1110.8M, current mem=1054.3M)
[03/11 16:03:46     29s] *** End library_loading (cpu=0.01min, real=0.00min, mem=31.0M, fe_cpu=0.50min, fe_real=6.07min, fe_mem=1060.8M) ***
[03/11 16:03:46     29s] #% Begin Load netlist data ... (date=03/11 16:03:46, mem=1054.3M)
[03/11 16:03:46     29s] *** Begin netlist parsing (mem=1060.8M) ***
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[03/11 16:03:46     29s] Type 'man IMPVL-159' for more detail.
[03/11 16:03:46     29s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/11 16:03:46     29s] To increase the message display limit, refer to the product command reference manual.
[03/11 16:03:46     29s] Created 479 new cells from 2 timing libraries.
[03/11 16:03:46     29s] Reading netlist ...
[03/11 16:03:46     29s] Backslashed names will retain backslash and a trailing blank character.
[03/11 16:03:46     29s] Reading verilog netlist 'netlist.v'
[03/11 16:03:46     29s] 
[03/11 16:03:46     29s] *** Memory Usage v#1 (Current mem = 1060.777M, initial mem = 483.863M) ***
[03/11 16:03:46     29s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1060.8M) ***
[03/11 16:03:46     29s] #% End Load netlist data ... (date=03/11 16:03:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1068.3M, current mem=1068.3M)
[03/11 16:03:46     29s] Top level cell is pipo.
[03/11 16:03:46     30s] Hooked 958 DB cells to tlib cells.
[03/11 16:03:46     30s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1079.2M, current mem=1079.2M)
[03/11 16:03:46     30s] Starting recursive module instantiation check.
[03/11 16:03:46     30s] No recursion found.
[03/11 16:03:46     30s] Building hierarchical netlist for Cell pipo ...
[03/11 16:03:46     30s] *** Netlist is unique.
[03/11 16:03:46     30s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[03/11 16:03:46     30s] ** info: there are 967 modules.
[03/11 16:03:46     30s] ** info: there are 8 stdCell insts.
[03/11 16:03:46     30s] 
[03/11 16:03:46     30s] *** Memory Usage v#1 (Current mem = 1117.191M, initial mem = 483.863M) ***
[03/11 16:03:46     30s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/11 16:03:46     30s] Type 'man IMPFP-3961' for more detail.
[03/11 16:03:46     30s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/11 16:03:46     30s] Type 'man IMPFP-3961' for more detail.
[03/11 16:03:46     30s] Horizontal Layer M1 offset = 290 (derived)
[03/11 16:03:46     30s] Vertical Layer M2 offset = 290 (derived)
[03/11 16:03:46     30s] Start create_tracks
[03/11 16:03:46     30s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/11 16:03:46     30s] Extraction setup Started 
[03/11 16:03:46     30s] 
[03/11 16:03:46     30s] Trim Metal Layers:
[03/11 16:03:46     30s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/11 16:03:46     30s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[03/11 16:03:46     30s] Type 'man IMPEXT-6202' for more detail.
[03/11 16:03:46     30s] Reading Capacitance Table File ../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl ...
[03/11 16:03:46     30s] Cap table was created using Encounter 05.20-s112_1.
[03/11 16:03:46     30s] Process name: gpdk090_9l.
[03/11 16:03:46     30s] Importing multi-corner RC tables ... 
[03/11 16:03:46     30s] Summary of Active RC-Corners : 
[03/11 16:03:46     30s]  
[03/11 16:03:46     30s]  Analysis View: WORSTCASE
[03/11 16:03:46     30s]     RC-Corner Name        : RC
[03/11 16:03:46     30s]     RC-Corner Index       : 0
[03/11 16:03:46     30s]     RC-Corner Temperature : 125 Celsius
[03/11 16:03:46     30s]     RC-Corner Cap Table   : '../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[03/11 16:03:46     30s]     RC-Corner PreRoute Res Factor         : 1
[03/11 16:03:46     30s]     RC-Corner PreRoute Cap Factor         : 1
[03/11 16:03:46     30s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/11 16:03:46     30s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/11 16:03:46     30s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/11 16:03:46     30s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/11 16:03:46     30s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/11 16:03:46     30s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/11 16:03:46     30s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/11 16:03:46     30s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/11 16:03:46     30s]     RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[03/11 16:03:46     30s]  
[03/11 16:03:46     30s]  Analysis View: BESTCASE
[03/11 16:03:46     30s]     RC-Corner Name        : RC
[03/11 16:03:46     30s]     RC-Corner Index       : 0
[03/11 16:03:46     30s]     RC-Corner Temperature : 125 Celsius
[03/11 16:03:46     30s]     RC-Corner Cap Table   : '../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[03/11 16:03:46     30s]     RC-Corner PreRoute Res Factor         : 1
[03/11 16:03:46     30s]     RC-Corner PreRoute Cap Factor         : 1
[03/11 16:03:46     30s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/11 16:03:46     30s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/11 16:03:46     30s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/11 16:03:46     30s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/11 16:03:46     30s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/11 16:03:46     30s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/11 16:03:46     30s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/11 16:03:46     30s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/11 16:03:46     30s]     RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[03/11 16:03:46     30s] 
[03/11 16:03:46     30s] Trim Metal Layers:
[03/11 16:03:46     30s] LayerId::1 widthSet size::4
[03/11 16:03:46     30s] LayerId::2 widthSet size::4
[03/11 16:03:46     30s] LayerId::3 widthSet size::4
[03/11 16:03:46     30s] LayerId::4 widthSet size::4
[03/11 16:03:46     30s] LayerId::5 widthSet size::4
[03/11 16:03:46     30s] LayerId::6 widthSet size::4
[03/11 16:03:46     30s] LayerId::7 widthSet size::4
[03/11 16:03:46     30s] LayerId::8 widthSet size::4
[03/11 16:03:46     30s] LayerId::9 widthSet size::3
[03/11 16:03:46     30s] Updating RC grid for preRoute extraction ...
[03/11 16:03:46     30s] eee: pegSigSF::1.070000
[03/11 16:03:46     30s] Initializing multi-corner capacitance tables ... 
[03/11 16:03:47     30s] Initializing multi-corner resistance tables ...
[03/11 16:03:47     30s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/11 16:03:47     30s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/11 16:03:47     30s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/11 16:03:47     30s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/11 16:03:47     30s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/11 16:03:47     30s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/11 16:03:47     30s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/11 16:03:47     30s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/11 16:03:47     30s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/11 16:03:47     30s] {RT RC 0 9 9 {8 0} 1}
[03/11 16:03:47     30s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/11 16:03:47     30s] *Info: initialize multi-corner CTS.
[03/11 16:03:47     30s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1349.3M, current mem=1113.4M)
[03/11 16:03:47     30s] Reading timing constraints file 'block.sdc' ...
[03/11 16:03:47     30s] Current (total cpu=0:00:30.3, real=0:06:05, peak res=1369.9M, current mem=1369.9M)
[03/11 16:03:47     30s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File block.sdc, Line 9).
[03/11 16:03:47     30s] 
[03/11 16:03:47     30s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File block.sdc, Line 10).
[03/11 16:03:47     30s] 
[03/11 16:03:47     30s] INFO (CTE): Reading of timing constraints file block.sdc completed, with 2 WARNING
[03/11 16:03:47     30s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1390.2M, current mem=1390.2M)
[03/11 16:03:47     30s] Current (total cpu=0:00:30.3, real=0:06:05, peak res=1390.2M, current mem=1390.2M)
[03/11 16:03:47     30s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/11 16:03:47     30s] 
[03/11 16:03:47     30s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/11 16:03:47     30s] Summary for sequential cells identification: 
[03/11 16:03:47     30s]   Identified SBFF number: 112
[03/11 16:03:47     30s]   Identified MBFF number: 0
[03/11 16:03:47     30s]   Identified SB Latch number: 0
[03/11 16:03:47     30s]   Identified MB Latch number: 0
[03/11 16:03:47     30s]   Not identified SBFF number: 8
[03/11 16:03:47     30s]   Not identified MBFF number: 0
[03/11 16:03:47     30s]   Not identified SB Latch number: 0
[03/11 16:03:47     30s]   Not identified MB Latch number: 0
[03/11 16:03:47     30s]   Number of sequential cells which are not FFs: 32
[03/11 16:03:47     30s] Total number of combinational cells: 317
[03/11 16:03:47     30s] Total number of sequential cells: 152
[03/11 16:03:47     30s] Total number of tristate cells: 10
[03/11 16:03:47     30s] Total number of level shifter cells: 0
[03/11 16:03:47     30s] Total number of power gating cells: 0
[03/11 16:03:47     30s] Total number of isolation cells: 0
[03/11 16:03:47     30s] Total number of power switch cells: 0
[03/11 16:03:47     30s] Total number of pulse generator cells: 0
[03/11 16:03:47     30s] Total number of always on buffers: 0
[03/11 16:03:47     30s] Total number of retention cells: 0
[03/11 16:03:47     30s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[03/11 16:03:47     30s] Total number of usable buffers: 16
[03/11 16:03:47     30s] List of unusable buffers:
[03/11 16:03:47     30s] Total number of unusable buffers: 0
[03/11 16:03:47     30s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[03/11 16:03:47     30s] Total number of usable inverters: 19
[03/11 16:03:47     30s] List of unusable inverters:
[03/11 16:03:47     30s] Total number of unusable inverters: 0
[03/11 16:03:47     30s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[03/11 16:03:47     30s] Total number of identified usable delay cells: 8
[03/11 16:03:47     30s] List of identified unusable delay cells:
[03/11 16:03:47     30s] Total number of identified unusable delay cells: 0
[03/11 16:03:47     30s] 
[03/11 16:03:47     30s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/11 16:03:47     30s] 
[03/11 16:03:47     30s] TimeStamp Deleting Cell Server Begin ...
[03/11 16:03:47     30s] 
[03/11 16:03:47     30s] TimeStamp Deleting Cell Server End ...
[03/11 16:03:47     30s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1412.7M, current mem=1412.6M)
[03/11 16:03:47     30s] 
[03/11 16:03:47     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/11 16:03:47     30s] Summary for sequential cells identification: 
[03/11 16:03:47     30s]   Identified SBFF number: 112
[03/11 16:03:47     30s]   Identified MBFF number: 0
[03/11 16:03:47     30s]   Identified SB Latch number: 0
[03/11 16:03:47     30s]   Identified MB Latch number: 0
[03/11 16:03:47     30s]   Not identified SBFF number: 8
[03/11 16:03:47     30s]   Not identified MBFF number: 0
[03/11 16:03:47     30s]   Not identified SB Latch number: 0
[03/11 16:03:47     30s]   Not identified MB Latch number: 0
[03/11 16:03:47     30s]   Number of sequential cells which are not FFs: 32
[03/11 16:03:47     30s]  Visiting view : WORSTCASE
[03/11 16:03:47     30s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[03/11 16:03:47     30s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[03/11 16:03:47     30s]  Visiting view : BESTCASE
[03/11 16:03:47     30s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[03/11 16:03:47     30s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[03/11 16:03:47     30s] TLC MultiMap info (StdDelay):
[03/11 16:03:47     30s]   : MIN_DELAY + fast + 1 + no RcCorner := 11ps
[03/11 16:03:47     30s]   : MIN_DELAY + fast + 1 + RC := 12.1ps
[03/11 16:03:47     30s]   : MAX_DELAY + slow + 1 + no RcCorner := 33ps
[03/11 16:03:47     30s]   : MAX_DELAY + slow + 1 + RC := 36ps
[03/11 16:03:47     30s]  Setting StdDelay to: 36ps
[03/11 16:03:47     30s] 
[03/11 16:03:47     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/11 16:03:47     30s] 
[03/11 16:03:47     30s] TimeStamp Deleting Cell Server Begin ...
[03/11 16:03:47     30s] 
[03/11 16:03:47     30s] TimeStamp Deleting Cell Server End ...
[03/11 16:03:47     30s] 
[03/11 16:03:47     30s] *** Summary of all messages that are not suppressed in this session:
[03/11 16:03:47     30s] Severity  ID               Count  Summary                                  
[03/11 16:03:47     30s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[03/11 16:03:47     30s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[03/11 16:03:47     30s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[03/11 16:03:47     30s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/11 16:03:47     30s] ERROR     IMPLF-223          103  The LEF via '%s' definition already exis...
[03/11 16:03:47     30s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[03/11 16:03:47     30s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[03/11 16:03:47     30s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/11 16:03:47     30s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[03/11 16:03:47     30s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[03/11 16:03:47     30s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[03/11 16:03:47     30s] *** Message Summary: 1524 warning(s), 103 error(s)
[03/11 16:03:47     30s] 
[03/11 16:03:47     30s] <CMD> init_design
[03/11 16:03:50     30s] **ERROR: **ERROR: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[03/11 16:03:50     30s] 
[03/11 16:03:58     31s] <CMD> getIoFlowFlag
[03/11 16:04:45     32s] <CMD> setIoFlowFlag 0
[03/11 16:04:45     32s] <CMD> floorPlan -coreMarginsBy die -site gsclib090site -r 1 0.7 0.0 0.0 0.0 0.0
[03/11 16:04:45     32s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/11 16:04:45     32s] Type 'man IMPFP-3961' for more detail.
[03/11 16:04:45     32s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/11 16:04:45     32s] Type 'man IMPFP-3961' for more detail.
[03/11 16:04:45     32s] Horizontal Layer M1 offset = 290 (derived)
[03/11 16:04:45     32s] Vertical Layer M2 offset = 290 (derived)
[03/11 16:04:45     32s] Start create_tracks
[03/11 16:04:45     32s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/11 16:04:45     32s] <CMD> uiSetTool select
[03/11 16:04:45     32s] <CMD> getIoFlowFlag
[03/11 16:04:45     32s] <CMD> fit
[03/11 16:04:46     32s] <CMD> setIoFlowFlag 0
[03/11 16:04:46     32s] <CMD> floorPlan -site gsclib090site -r 0.923076923077 0.692308 0.0 0.0 0.0 0.0
[03/11 16:04:46     32s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/11 16:04:46     32s] Type 'man IMPFP-3961' for more detail.
[03/11 16:04:46     32s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/11 16:04:46     32s] Type 'man IMPFP-3961' for more detail.
[03/11 16:04:46     32s] Horizontal Layer M1 offset = 290 (derived)
[03/11 16:04:46     32s] Vertical Layer M2 offset = 290 (derived)
[03/11 16:04:46     32s] Start create_tracks
[03/11 16:04:46     32s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/11 16:04:46     32s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/11 16:04:46     32s] <CMD> uiSetTool select
[03/11 16:04:46     32s] <CMD> getIoFlowFlag
[03/11 16:04:46     32s] <CMD> fit
[03/11 16:04:48     32s] <CMD> zoomBox -3.12500 -4.55150 16.39050 12.91900
[03/11 16:04:49     33s] <CMD> zoomBox 2.26200 -1.71700 14.24750 9.01250
[03/11 16:04:50     33s] <CMD> zoomBox -3.16450 -4.87400 16.35200 12.59750
[03/11 16:04:50     33s] <CMD> zoomBox -8.59500 -8.03550 18.41750 16.14650
[03/11 16:04:51     33s] <CMD> zoomBox -16.11150 -12.41100 21.27650 21.05900
[03/11 16:04:51     33s] <CMD> zoomBox -8.59500 -8.03550 18.41750 16.14650
[03/11 16:04:52     33s] <CMD> zoomBox -5.65950 -6.32650 17.30100 14.22800
[03/11 16:04:58     33s] <CMD> zoomBox -0.80550 -2.61750 15.78400 12.23350
[03/11 16:04:59     33s] <CMD> zoomBox -3.03600 -4.32200 16.48100 13.15000
[03/11 16:05:06     33s] <CMD> zoomSelected
[03/11 16:05:06     33s] <CMD> zoomSelected
[03/11 16:05:10     33s] <CMD> getIoFlowFlag
[03/11 16:05:27     34s] <CMD> setIoFlowFlag 0
[03/11 16:05:27     34s] <CMD> floorPlan -site gsclib090site -r 1 0.7 5 5 5 5
[03/11 16:05:27     34s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/11 16:05:27     34s] Type 'man IMPFP-3961' for more detail.
[03/11 16:05:27     34s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/11 16:05:27     34s] Type 'man IMPFP-3961' for more detail.
[03/11 16:05:27     34s] Horizontal Layer M1 offset = 290 (derived)
[03/11 16:05:27     34s] Vertical Layer M2 offset = 290 (derived)
[03/11 16:05:27     34s] Start create_tracks
[03/11 16:05:27     34s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/11 16:05:27     34s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/11 16:05:27     34s] <CMD> uiSetTool select
[03/11 16:05:27     34s] <CMD> getIoFlowFlag
[03/11 16:05:27     34s] <CMD> fit
[03/11 16:05:28     34s] <CMD> setIoFlowFlag 0
[03/11 16:05:28     34s] <CMD> floorPlan -site gsclib090site -r 0.923076923077 0.692308 5.22 5.22 5.22 5.22
[03/11 16:05:28     34s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/11 16:05:28     34s] Type 'man IMPFP-3961' for more detail.
[03/11 16:05:28     34s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/11 16:05:28     34s] Type 'man IMPFP-3961' for more detail.
[03/11 16:05:28     34s] Horizontal Layer M1 offset = 290 (derived)
[03/11 16:05:28     34s] Vertical Layer M2 offset = 290 (derived)
[03/11 16:05:28     34s] Start create_tracks
[03/11 16:05:28     34s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/11 16:05:28     34s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/11 16:05:28     34s] <CMD> uiSetTool select
[03/11 16:05:28     34s] <CMD> getIoFlowFlag
[03/11 16:05:28     34s] <CMD> fit
[03/11 16:05:30     34s] <CMD> zoomBox -7.63700 -9.39300 31.21750 25.39000
[03/11 16:05:30     34s] <CMD> zoomBox -0.94200 -3.54900 27.13050 21.58200
[03/11 16:05:35     34s] <CMD> zoomBox -5.23650 -6.08050 27.79050 23.48550
[03/11 16:05:35     34s] <CMD> zoomBox -0.94250 -3.54950 27.13050 21.58200
[03/11 16:05:45     35s] <CMD> zoomBox -6.46700 -9.92450 32.38900 24.86000
[03/11 16:05:45     35s] <CMD> zoomBox -3.09650 -6.47100 29.93100 23.09550
[03/11 16:06:21     36s] <CMD> getIoFlowFlag
[03/11 16:06:31     36s] <CMD> setIoFlowFlag 0
[03/11 16:06:31     36s] <CMD> floorPlan -site gsclib090site -r 1 0.7 5.22 5.22 5.22 5.22
[03/11 16:06:31     36s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/11 16:06:31     36s] Type 'man IMPFP-3961' for more detail.
[03/11 16:06:31     36s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/11 16:06:31     36s] Type 'man IMPFP-3961' for more detail.
[03/11 16:06:31     36s] Horizontal Layer M1 offset = 290 (derived)
[03/11 16:06:31     36s] Vertical Layer M2 offset = 290 (derived)
[03/11 16:06:31     36s] Start create_tracks
[03/11 16:06:31     36s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/11 16:06:31     36s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/11 16:06:31     36s] <CMD> uiSetTool select
[03/11 16:06:31     36s] <CMD> getIoFlowFlag
[03/11 16:06:31     36s] <CMD> fit
[03/11 16:07:22     38s] <CMD> set sprCreateIeRingOffset 1.0
[03/11 16:07:22     38s] <CMD> set sprCreateIeRingThreshold 1.0
[03/11 16:07:22     38s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/11 16:07:22     38s] <CMD> set sprCreateIeRingLayers {}
[03/11 16:07:22     38s] <CMD> set sprCreateIeRingOffset 1.0
[03/11 16:07:22     38s] <CMD> set sprCreateIeRingThreshold 1.0
[03/11 16:07:22     38s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/11 16:07:22     38s] <CMD> set sprCreateIeRingLayers {}
[03/11 16:07:22     38s] <CMD> set sprCreateIeStripeWidth 10.0
[03/11 16:07:22     38s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/11 16:07:22     38s] <CMD> set sprCreateIeStripeWidth 10.0
[03/11 16:07:22     38s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/11 16:07:22     38s] <CMD> set sprCreateIeRingOffset 1.0
[03/11 16:07:22     38s] <CMD> set sprCreateIeRingThreshold 1.0
[03/11 16:07:22     38s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/11 16:07:22     38s] <CMD> set sprCreateIeRingLayers {}
[03/11 16:07:22     38s] <CMD> set sprCreateIeStripeWidth 10.0
[03/11 16:07:22     38s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/11 16:08:14     40s] 
[03/11 16:08:14     40s] viaInitial starts at Tue Mar 11 16:08:14 2025
viaInitial ends at Tue Mar 11 16:08:14 2025
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/11 16:08:15     40s] The ring targets are set to core/block ring wires.
[03/11 16:08:15     40s] addRing command will consider rows while creating rings.
[03/11 16:08:15     40s] addRing command will disallow rings to go over rows.
[03/11 16:08:15     40s] addRing command will ignore shorts while creating rings.
[03/11 16:08:15     40s] <CMD> addRing -nets {Vdd Vss} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/11 16:08:15     40s] 
[03/11 16:08:15     40s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1441.0M)
[03/11 16:08:15     40s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[03/11 16:08:15     40s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[03/11 16:08:15     40s] Type 'man IMPPP-4051' for more detail.
[03/11 16:08:17     40s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/11 16:08:17     40s] The ring targets are set to core/block ring wires.
[03/11 16:08:17     40s] addRing command will consider rows while creating rings.
[03/11 16:08:17     40s] addRing command will disallow rings to go over rows.
[03/11 16:08:17     40s] addRing command will ignore shorts while creating rings.
[03/11 16:08:17     40s] <CMD> addRing -nets {Vdd Vss} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/11 16:08:17     40s] 
[03/11 16:08:17     40s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1441.0M)
[03/11 16:08:17     40s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[03/11 16:08:17     40s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[03/11 16:08:17     40s] Type 'man IMPPP-4051' for more detail.
[03/11 16:08:18     40s] <CMD> zoomBox 7.71650 4.14250 23.47300 18.24800
[03/11 16:08:19     40s] <CMD> zoomBox -3.01700 -2.55950 27.16900 24.46350
[03/11 16:08:20     40s] <CMD> zoomBox -15.48200 -12.11850 33.67100 31.88400
[03/11 16:08:20     40s] <CMD> zoomBox -6.51850 -5.27200 28.99500 26.52000
[03/11 16:08:21     40s] <CMD> zoomBox -3.01750 -2.59850 27.16900 24.42500
[03/11 16:10:47     45s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/11 16:10:47     45s] The ring targets are set to core/block ring wires.
[03/11 16:10:47     45s] addRing command will consider rows while creating rings.
[03/11 16:10:47     45s] addRing command will disallow rings to go over rows.
[03/11 16:10:47     45s] addRing command will ignore shorts while creating rings.
[03/11 16:10:47     45s] <CMD> addRing -nets {Vdd Vss} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.2 bottom 1.2 left 1.2 right 1.2} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/11 16:10:47     45s] 
[03/11 16:10:47     45s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1704.0M)
[03/11 16:10:47     45s] Ring generation is complete.
[03/11 16:10:47     45s] vias are now being generated.
[03/11 16:10:47     45s] addRing created 8 wires.
[03/11 16:10:47     45s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/11 16:10:47     45s] +--------+----------------+----------------+
[03/11 16:10:47     45s] |  Layer |     Created    |     Deleted    |
[03/11 16:10:47     45s] +--------+----------------+----------------+
[03/11 16:10:47     45s] | Metal8 |        4       |       NA       |
[03/11 16:10:47     45s] |  Via8  |        8       |        0       |
[03/11 16:10:47     45s] | Metal9 |        4       |       NA       |
[03/11 16:10:47     45s] +--------+----------------+----------------+
[03/11 16:10:49     45s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/11 16:10:49     45s] The ring targets are set to core/block ring wires.
[03/11 16:10:49     45s] addRing command will consider rows while creating rings.
[03/11 16:10:49     45s] addRing command will disallow rings to go over rows.
[03/11 16:10:49     45s] addRing command will ignore shorts while creating rings.
[03/11 16:10:49     45s] <CMD> addRing -nets {Vdd Vss} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.2 bottom 1.2 left 1.2 right 1.2} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/11 16:10:49     45s] 
[03/11 16:10:49     45s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1706.1M)
[03/11 16:10:49     45s] Ring generation is complete.
[03/11 16:11:00     46s] <CMD> set sprCreateIeRingOffset 1.0
[03/11 16:11:00     46s] <CMD> set sprCreateIeRingThreshold 1.0
[03/11 16:11:00     46s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/11 16:11:00     46s] <CMD> set sprCreateIeRingLayers {}
[03/11 16:11:00     46s] <CMD> set sprCreateIeRingOffset 1.0
[03/11 16:11:00     46s] <CMD> set sprCreateIeRingThreshold 1.0
[03/11 16:11:00     46s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/11 16:11:00     46s] <CMD> set sprCreateIeRingLayers {}
[03/11 16:11:00     46s] <CMD> set sprCreateIeStripeWidth 10.0
[03/11 16:11:00     46s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/11 16:11:00     46s] <CMD> set sprCreateIeStripeWidth 10.0
[03/11 16:11:00     46s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/11 16:11:00     46s] <CMD> set sprCreateIeRingOffset 1.0
[03/11 16:11:00     46s] <CMD> set sprCreateIeRingThreshold 1.0
[03/11 16:11:00     46s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/11 16:11:00     46s] <CMD> set sprCreateIeRingLayers {}
[03/11 16:11:00     46s] <CMD> set sprCreateIeStripeWidth 10.0
[03/11 16:11:00     46s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/11 16:11:41     47s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/11 16:11:41     47s] addStripe will allow jog to connect padcore ring and block ring.
[03/11 16:11:41     47s] 
[03/11 16:11:41     47s] Stripes will stop at the boundary of the specified area.
[03/11 16:11:41     47s] When breaking rings, the power planner will consider the existence of blocks.
[03/11 16:11:41     47s] Stripes will not extend to closest target.
[03/11 16:11:41     47s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/11 16:11:41     47s] Stripes will not be created over regions without power planning wires.
[03/11 16:11:41     47s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/11 16:11:41     47s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/11 16:11:41     47s] Offset for stripe breaking is set to 0.
[03/11 16:11:41     47s] <CMD> addStripe -nets {Vdd Vss} -layer Metal9 -direction horizontal -width 0.6 -spacing 0.4 -number_of_sets 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/11 16:11:41     47s] 
[03/11 16:11:41     47s] Initialize fgc environment(mem: 1716.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:41     47s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:41     47s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:41     47s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:41     47s] Starting stripe generation ...
[03/11 16:11:41     47s] Non-Default Mode Option Settings :
[03/11 16:11:41     47s]   NONE
[03/11 16:11:41     47s] Stripe generation is complete.
[03/11 16:11:41     47s] vias are now being generated.
[03/11 16:11:41     47s] addStripe created 8 wires.
[03/11 16:11:41     47s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[03/11 16:11:41     47s] +--------+----------------+----------------+
[03/11 16:11:41     47s] |  Layer |     Created    |     Deleted    |
[03/11 16:11:41     47s] +--------+----------------+----------------+
[03/11 16:11:41     47s] |  Via8  |       16       |        0       |
[03/11 16:11:41     47s] | Metal9 |        8       |       NA       |
[03/11 16:11:41     47s] +--------+----------------+----------------+
[03/11 16:11:41     47s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/11 16:11:41     47s] addStripe will allow jog to connect padcore ring and block ring.
[03/11 16:11:41     47s] 
[03/11 16:11:41     47s] Stripes will stop at the boundary of the specified area.
[03/11 16:11:41     47s] When breaking rings, the power planner will consider the existence of blocks.
[03/11 16:11:41     47s] Stripes will not extend to closest target.
[03/11 16:11:41     47s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/11 16:11:41     47s] Stripes will not be created over regions without power planning wires.
[03/11 16:11:41     47s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/11 16:11:41     47s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/11 16:11:41     47s] Offset for stripe breaking is set to 0.
[03/11 16:11:41     47s] <CMD> addStripe -nets {Vdd Vss} -layer Metal9 -direction horizontal -width 0.6 -spacing 0.4 -number_of_sets 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/11 16:11:41     47s] 
[03/11 16:11:41     47s] Initialize fgc environment(mem: 1716.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:41     47s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:41     47s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:41     47s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:41     47s] Starting stripe generation ...
[03/11 16:11:41     47s] Non-Default Mode Option Settings :
[03/11 16:11:41     47s]   NONE
[03/11 16:11:41     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (2.810000, 5.520000) (18.940001, 5.520000) because same wire already exists.
[03/11 16:11:41     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (2.810000, 8.465000) (18.940001, 8.465000) because same wire already exists.
[03/11 16:11:41     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (2.810000, 11.410000) (18.940001, 11.410000) because same wire already exists.
[03/11 16:11:41     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (2.810000, 14.355000) (18.940001, 14.355000) because same wire already exists.
[03/11 16:11:41     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.210000, 6.520000) (20.540001, 6.520000) because same wire already exists.
[03/11 16:11:41     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.210000, 9.465000) (20.540001, 9.465000) because same wire already exists.
[03/11 16:11:41     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.210000, 12.410000) (20.540001, 12.410000) because same wire already exists.
[03/11 16:11:41     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.210000, 15.355000) (20.540001, 15.355000) because same wire already exists.
[03/11 16:11:41     47s] Stripe generation is complete.
[03/11 16:11:52     48s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/11 16:11:52     48s] addStripe will allow jog to connect padcore ring and block ring.
[03/11 16:11:52     48s] 
[03/11 16:11:52     48s] Stripes will stop at the boundary of the specified area.
[03/11 16:11:52     48s] When breaking rings, the power planner will consider the existence of blocks.
[03/11 16:11:52     48s] Stripes will not extend to closest target.
[03/11 16:11:52     48s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/11 16:11:52     48s] Stripes will not be created over regions without power planning wires.
[03/11 16:11:52     48s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/11 16:11:52     48s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/11 16:11:52     48s] Offset for stripe breaking is set to 0.
[03/11 16:11:52     48s] <CMD> addStripe -nets {Vdd Vss} -layer Metal8 -direction vertical -width 0.6 -spacing 0.4 -number_of_sets 4 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/11 16:11:52     48s] 
[03/11 16:11:52     48s] Initialize fgc environment(mem: 1716.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:52     48s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:52     48s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:52     48s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:52     48s] Starting stripe generation ...
[03/11 16:11:52     48s] Non-Default Mode Option Settings :
[03/11 16:11:52     48s]   NONE
[03/11 16:11:52     48s] Stripe generation is complete.
[03/11 16:11:52     48s] vias are now being generated.
[03/11 16:11:52     48s] addStripe created 8 wires.
[03/11 16:11:52     48s] ViaGen created 48 vias, deleted 0 via to avoid violation.
[03/11 16:11:52     48s] +--------+----------------+----------------+
[03/11 16:11:52     48s] |  Layer |     Created    |     Deleted    |
[03/11 16:11:52     48s] +--------+----------------+----------------+
[03/11 16:11:52     48s] | Metal8 |        8       |       NA       |
[03/11 16:11:52     48s] |  Via8  |       48       |        0       |
[03/11 16:11:52     48s] +--------+----------------+----------------+
[03/11 16:11:53     48s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/11 16:11:53     48s] addStripe will allow jog to connect padcore ring and block ring.
[03/11 16:11:53     48s] 
[03/11 16:11:53     48s] Stripes will stop at the boundary of the specified area.
[03/11 16:11:53     48s] When breaking rings, the power planner will consider the existence of blocks.
[03/11 16:11:53     48s] Stripes will not extend to closest target.
[03/11 16:11:53     48s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/11 16:11:53     48s] Stripes will not be created over regions without power planning wires.
[03/11 16:11:53     48s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/11 16:11:53     48s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/11 16:11:53     48s] Offset for stripe breaking is set to 0.
[03/11 16:11:53     48s] <CMD> addStripe -nets {Vdd Vss} -layer Metal8 -direction vertical -width 0.6 -spacing 0.4 -number_of_sets 4 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/11 16:11:53     48s] 
[03/11 16:11:53     48s] Initialize fgc environment(mem: 1716.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:53     48s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:53     48s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:53     48s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1716.7M)
[03/11 16:11:53     48s] Starting stripe generation ...
[03/11 16:11:53     48s] Non-Default Mode Option Settings :
[03/11 16:11:53     48s]   NONE
[03/11 16:11:53     48s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (5.520000, 2.810000) (5.520000, 18.070000) because same wire already exists.
[03/11 16:11:53     48s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (8.755000, 2.810000) (8.755000, 18.070000) because same wire already exists.
[03/11 16:11:53     48s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (11.990000, 2.810000) (11.990000, 18.070000) because same wire already exists.
[03/11 16:11:53     48s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (15.225000, 2.810000) (15.225000, 18.070000) because same wire already exists.
[03/11 16:11:53     48s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (6.520000, 1.210000) (6.520000, 19.670000) because same wire already exists.
[03/11 16:11:53     48s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (9.755000, 1.210000) (9.755000, 19.670000) because same wire already exists.
[03/11 16:11:53     48s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (12.990000, 1.210000) (12.990000, 19.670000) because same wire already exists.
[03/11 16:11:53     48s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (16.225000, 1.210000) (16.225000, 19.670000) because same wire already exists.
[03/11 16:11:53     48s] Stripe generation is complete.
[03/11 16:12:16     48s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/11 16:12:16     48s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { Vdd Vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[03/11 16:12:16     48s] *** Begin SPECIAL ROUTE on Tue Mar 11 16:12:16 2025 ***
[03/11 16:12:16     48s] SPECIAL ROUTE ran on directory: /home/student/Vatsal_58_VLSI/Lab9_11March
[03/11 16:12:16     48s] SPECIAL ROUTE ran on machine: mit-ecpg-cdn30 (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.10Ghz)
[03/11 16:12:16     48s] 
[03/11 16:12:16     48s] Begin option processing ...
[03/11 16:12:16     48s] srouteConnectPowerBump set to false
[03/11 16:12:16     48s] routeSelectNet set to "Vdd Vss"
[03/11 16:12:16     48s] routeSpecial set to true
[03/11 16:12:16     48s] srouteBlockPin set to "useLef"
[03/11 16:12:16     48s] srouteBottomLayerLimit set to 1
[03/11 16:12:16     48s] srouteBottomTargetLayerLimit set to 1
[03/11 16:12:16     48s] srouteConnectConverterPin set to false
[03/11 16:12:16     48s] srouteCrossoverViaBottomLayer set to 1
[03/11 16:12:16     48s] srouteCrossoverViaTopLayer set to 9
[03/11 16:12:16     48s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/11 16:12:16     48s] srouteFollowCorePinEnd set to 3
[03/11 16:12:16     48s] srouteJogControl set to "preferWithChanges differentLayer"
[03/11 16:12:16     48s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/11 16:12:16     48s] sroutePadPinAllPorts set to true
[03/11 16:12:16     48s] sroutePreserveExistingRoutes set to true
[03/11 16:12:16     48s] srouteRoutePowerBarPortOnBothDir set to true
[03/11 16:12:16     48s] srouteStopBlockPin set to "nearestTarget"
[03/11 16:12:16     48s] srouteTopLayerLimit set to 9
[03/11 16:12:16     48s] srouteTopTargetLayerLimit set to 9
[03/11 16:12:16     48s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3223.00 megs.
[03/11 16:12:16     48s] 
[03/11 16:12:16     48s] Reading DB technology information...
[03/11 16:12:16     48s] Finished reading DB technology information.
[03/11 16:12:16     48s] Reading floorplan and netlist information...
[03/11 16:12:16     48s] Finished reading floorplan and netlist information.
[03/11 16:12:16     49s] Read in 19 layers, 9 routing layers, 1 overlap layer
[03/11 16:12:16     49s] Read in 2 nondefault rules, 0 used
[03/11 16:12:16     49s] Read in 487 macros, 3 used
[03/11 16:12:16     49s] Read in 2 components
[03/11 16:12:16     49s]   2 core components: 2 unplaced, 0 placed, 0 fixed
[03/11 16:12:16     49s] Read in 10 logical pins
[03/11 16:12:16     49s] Read in 10 nets
[03/11 16:12:16     49s] Read in 2 special nets, 2 routed
[03/11 16:12:16     49s] 2 nets selected.
[03/11 16:12:16     49s] 
[03/11 16:12:16     49s] Begin power routing ...
[03/11 16:12:16     49s] #create default rule from bind_ndr_rule rule=0x7fc350f98740 0x7fc325fb4ff0
[03/11 16:12:16     49s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/11 16:12:16     49s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the Vdd net.
[03/11 16:12:16     49s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[03/11 16:12:16     49s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the Vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/11 16:12:16     49s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the Vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/11 16:12:16     49s] Type 'man IMPSR-1256' for more detail.
[03/11 16:12:16     49s] Cannot find any AREAIO class pad pin of net Vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/11 16:12:16     49s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the Vss net.
[03/11 16:12:16     49s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[03/11 16:12:16     49s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the Vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/11 16:12:16     49s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the Vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/11 16:12:16     49s] Type 'man IMPSR-1256' for more detail.
[03/11 16:12:16     49s] Cannot find any AREAIO class pad pin of net Vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/11 16:12:16     49s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net Vdd.
[03/11 16:12:16     49s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/11 16:12:16     49s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net Vdd.
[03/11 16:12:16     49s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/11 16:12:16     49s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net Vss.
[03/11 16:12:16     49s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/11 16:12:16     49s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net Vss.
[03/11 16:12:16     49s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/11 16:12:16     49s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net Vdd.
[03/11 16:12:16     49s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/11 16:12:16     49s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net Vss.
[03/11 16:12:16     49s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/11 16:12:16     49s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net Vdd.
[03/11 16:12:16     49s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/11 16:12:16     49s] CPU time for Vdd FollowPin 0 seconds
[03/11 16:12:16     49s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net Vss.
[03/11 16:12:16     49s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[03/11 16:12:16     49s] CPU time for Vss FollowPin 0 seconds
[03/11 16:12:16     49s]   Number of IO ports routed: 0
[03/11 16:12:16     49s]   Number of Block ports routed: 0
[03/11 16:12:16     49s]   Number of Stripe ports routed: 0
[03/11 16:12:16     49s]   Number of Core ports routed: 10
[03/11 16:12:16     49s]   Number of Pad ports routed: 0
[03/11 16:12:16     49s]   Number of Power Bump ports routed: 0
[03/11 16:12:16     49s]   Number of Followpin connections: 5
[03/11 16:12:16     49s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3253.00 megs.
[03/11 16:12:16     49s] 
[03/11 16:12:16     49s] 
[03/11 16:12:16     49s] 
[03/11 16:12:16     49s]  Begin updating DB with routing results ...
[03/11 16:12:16     49s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/11 16:12:16     49s] Pin and blockage extraction finished
[03/11 16:12:16     49s] 
[03/11 16:12:16     49s] sroute created 15 wires.
[03/11 16:12:16     49s] ViaGen created 70 vias, deleted 0 via to avoid violation.
[03/11 16:12:16     49s] +--------+----------------+----------------+
[03/11 16:12:16     49s] |  Layer |     Created    |     Deleted    |
[03/11 16:12:16     49s] +--------+----------------+----------------+
[03/11 16:12:16     49s] | Metal1 |       15       |       NA       |
[03/11 16:12:16     49s] |  Via1  |       10       |        0       |
[03/11 16:12:16     49s] |  Via2  |       10       |        0       |
[03/11 16:12:16     49s] |  Via3  |       10       |        0       |
[03/11 16:12:16     49s] |  Via4  |       10       |        0       |
[03/11 16:12:16     49s] |  Via5  |       10       |        0       |
[03/11 16:12:16     49s] |  Via6  |       10       |        0       |
[03/11 16:12:16     49s] |  Via7  |       10       |        0       |
[03/11 16:12:16     49s] +--------+----------------+----------------+
[03/11 16:13:00     50s] <CMD> addEndCap -preCap FILL1 -postCap FILL1 -prefix ENDCAP
[03/11 16:13:00     50s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[03/11 16:13:00     50s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[03/11 16:13:00     50s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[03/11 16:13:00     50s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[03/11 16:13:00     50s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[03/11 16:13:00     50s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[03/11 16:13:00     50s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[03/11 16:13:00     50s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[03/11 16:13:00     50s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[03/11 16:13:00     50s] # Resetting pin-track-align track data.
[03/11 16:13:00     50s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1745.1M, EPOCH TIME: 1741689780.259099
[03/11 16:13:00     50s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1745.1M, EPOCH TIME: 1741689780.259138
[03/11 16:13:00     50s] Processing tracks to init pin-track alignment.
[03/11 16:13:00     50s] z: 2, totalTracks: 1
[03/11 16:13:00     50s] z: 4, totalTracks: 1
[03/11 16:13:00     50s] z: 6, totalTracks: 1
[03/11 16:13:00     50s] z: 8, totalTracks: 1
[03/11 16:13:00     50s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[03/11 16:13:00     50s] All LLGs are deleted
[03/11 16:13:00     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:00     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:00     50s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1745.1M, EPOCH TIME: 1741689780.291603
[03/11 16:13:00     50s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1745.1M, EPOCH TIME: 1741689780.291754
[03/11 16:13:00     50s] # Building pipo llgBox search-tree.
[03/11 16:13:00     50s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1745.1M, EPOCH TIME: 1741689780.291783
[03/11 16:13:00     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:00     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:00     50s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1745.1M, EPOCH TIME: 1741689780.291848
[03/11 16:13:00     50s] Max number of tech site patterns supported in site array is 256.
[03/11 16:13:00     50s] Core basic site is gsclib090site
[03/11 16:13:00     50s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1745.1M, EPOCH TIME: 1741689780.296311
[03/11 16:13:00     50s] After signature check, allow fast init is false, keep pre-filter is false.
[03/11 16:13:00     50s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/11 16:13:00     50s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1745.1M, EPOCH TIME: 1741689780.296377
[03/11 16:13:00     50s] Use non-trimmed site array because memory saving is not enough.
[03/11 16:13:00     50s] SiteArray: non-trimmed site array dimensions = 4 x 39
[03/11 16:13:00     50s] SiteArray: use 8,192 bytes
[03/11 16:13:00     50s] SiteArray: current memory after site array memory allocation 1745.1M
[03/11 16:13:00     50s] SiteArray: FP blocked sites are writable
[03/11 16:13:00     50s] Estimated cell power/ground rail width = 0.408 um
[03/11 16:13:00     50s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/11 16:13:00     50s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1745.1M, EPOCH TIME: 1741689780.296753
[03/11 16:13:00     50s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1745.1M, EPOCH TIME: 1741689780.296805
[03/11 16:13:00     50s] SiteArray: number of non floorplan blocked sites for llg default is 156
[03/11 16:13:00     50s] Atter site array init, number of instance map data is 0.
[03/11 16:13:00     50s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:1745.1M, EPOCH TIME: 1741689780.297195
[03/11 16:13:00     50s] 
[03/11 16:13:00     50s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/11 16:13:00     50s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1745.1M, EPOCH TIME: 1741689780.297271
[03/11 16:13:00     50s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1745.1M, EPOCH TIME: 1741689780.297281
[03/11 16:13:00     50s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1745.1M, EPOCH TIME: 1741689780.297298
[03/11 16:13:00     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1745.1MB).
[03/11 16:13:00     50s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.038, REAL:0.038, MEM:1745.1M, EPOCH TIME: 1741689780.297328
[03/11 16:13:00     50s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.038, REAL:0.038, MEM:1745.1M, EPOCH TIME: 1741689780.297337
[03/11 16:13:00     50s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1745.1M, EPOCH TIME: 1741689780.297350
[03/11 16:13:00     50s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1745.1M, EPOCH TIME: 1741689780.297366
[03/11 16:13:00     50s] Minimum row-size in sites for endcap insertion = 3.
[03/11 16:13:00     50s] Minimum number of sites for row blockage       = 1.
[03/11 16:13:00     50s] Inserted 4 pre-endcap <FILL1> cells (prefix ENDCAP).
[03/11 16:13:00     50s] Inserted 4 post-endcap <FILL1> cells (prefix ENDCAP).
[03/11 16:13:00     50s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1745.1M, EPOCH TIME: 1741689780.297646
[03/11 16:13:00     50s] For 8 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1745.1M, EPOCH TIME: 1741689780.297675
[03/11 16:13:00     50s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1745.1M, EPOCH TIME: 1741689780.297684
[03/11 16:13:00     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8).
[03/11 16:13:00     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:00     50s] All LLGs are deleted
[03/11 16:13:00     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:00     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:00     50s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1745.1M, EPOCH TIME: 1741689780.297972
[03/11 16:13:00     50s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1745.1M, EPOCH TIME: 1741689780.298083
[03/11 16:13:00     50s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1742.1M, EPOCH TIME: 1741689780.298854
[03/11 16:13:00     50s] <CMD> addEndCap -preCap FILL1 -postCap FILL1 -prefix ENDCAP
[03/11 16:13:00     50s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[03/11 16:13:00     50s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[03/11 16:13:00     50s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[03/11 16:13:00     50s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[03/11 16:13:00     50s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[03/11 16:13:00     50s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[03/11 16:13:00     50s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[03/11 16:13:00     50s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[03/11 16:13:00     50s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[03/11 16:13:00     50s] # Resetting pin-track-align track data.
[03/11 16:13:00     50s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1746.2M, EPOCH TIME: 1741689780.899175
[03/11 16:13:00     50s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1746.2M, EPOCH TIME: 1741689780.899220
[03/11 16:13:00     50s] Processing tracks to init pin-track alignment.
[03/11 16:13:00     50s] z: 2, totalTracks: 1
[03/11 16:13:00     50s] z: 4, totalTracks: 1
[03/11 16:13:00     50s] z: 6, totalTracks: 1
[03/11 16:13:00     50s] z: 8, totalTracks: 1
[03/11 16:13:00     50s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/11 16:13:00     50s] All LLGs are deleted
[03/11 16:13:00     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:00     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:00     50s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1746.2M, EPOCH TIME: 1741689780.900598
[03/11 16:13:00     50s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1746.2M, EPOCH TIME: 1741689780.900728
[03/11 16:13:00     50s] # Building pipo llgBox search-tree.
[03/11 16:13:00     50s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1746.2M, EPOCH TIME: 1741689780.900763
[03/11 16:13:00     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:00     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:00     50s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1746.2M, EPOCH TIME: 1741689780.900841
[03/11 16:13:00     50s] Max number of tech site patterns supported in site array is 256.
[03/11 16:13:00     50s] Core basic site is gsclib090site
[03/11 16:13:00     50s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1746.2M, EPOCH TIME: 1741689780.905283
[03/11 16:13:00     50s] After signature check, allow fast init is true, keep pre-filter is true.
[03/11 16:13:00     50s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/11 16:13:00     50s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1746.2M, EPOCH TIME: 1741689780.905335
[03/11 16:13:00     50s] SiteArray: non-trimmed site array dimensions = 4 x 39
[03/11 16:13:00     50s] SiteArray: use 8,192 bytes
[03/11 16:13:00     50s] SiteArray: current memory after site array memory allocation 1746.2M
[03/11 16:13:00     50s] SiteArray: FP blocked sites are writable
[03/11 16:13:00     50s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/11 16:13:00     50s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1746.2M, EPOCH TIME: 1741689780.905597
[03/11 16:13:00     50s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1746.2M, EPOCH TIME: 1741689780.905639
[03/11 16:13:00     50s] SiteArray: number of non floorplan blocked sites for llg default is 156
[03/11 16:13:00     50s] Atter site array init, number of instance map data is 0.
[03/11 16:13:00     50s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:1746.2M, EPOCH TIME: 1741689780.906014
[03/11 16:13:00     50s] 
[03/11 16:13:00     50s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/11 16:13:00     50s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1746.2M, EPOCH TIME: 1741689780.906157
[03/11 16:13:00     50s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1746.2M, EPOCH TIME: 1741689780.906170
[03/11 16:13:00     50s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1746.2M, EPOCH TIME: 1741689780.906185
[03/11 16:13:00     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1746.2MB).
[03/11 16:13:00     50s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:1746.2M, EPOCH TIME: 1741689780.906207
[03/11 16:13:00     50s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.007, REAL:0.007, MEM:1746.2M, EPOCH TIME: 1741689780.906215
[03/11 16:13:00     50s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1746.2M, EPOCH TIME: 1741689780.906235
[03/11 16:13:00     50s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1746.2M, EPOCH TIME: 1741689780.906246
[03/11 16:13:00     50s] Minimum row-size in sites for endcap insertion = 3.
[03/11 16:13:00     50s] Minimum number of sites for row blockage       = 1.
[03/11 16:13:00     50s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (5.220, 5.220).
[03/11 16:13:00     50s] Type 'man IMPSP-5119' for more detail.
[03/11 16:13:00     50s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL1) at (16.240, 5.220).
[03/11 16:13:00     50s] Type 'man IMPSP-5119' for more detail.
[03/11 16:13:00     50s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (5.220, 7.830).
[03/11 16:13:00     50s] Type 'man IMPSP-5119' for more detail.
[03/11 16:13:00     50s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL1) at (16.240, 7.830).
[03/11 16:13:00     50s] Type 'man IMPSP-5119' for more detail.
[03/11 16:13:00     50s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (5.220, 10.440).
[03/11 16:13:00     50s] Type 'man IMPSP-5119' for more detail.
[03/11 16:13:00     50s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL1) at (16.240, 10.440).
[03/11 16:13:00     50s] Type 'man IMPSP-5119' for more detail.
[03/11 16:13:00     50s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (5.220, 13.050).
[03/11 16:13:00     50s] Type 'man IMPSP-5119' for more detail.
[03/11 16:13:00     50s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL1) at (16.240, 13.050).
[03/11 16:13:00     50s] Type 'man IMPSP-5119' for more detail.
[03/11 16:13:00     50s] Inserted 0 pre-endcap <FILL1> cells (prefix ENDCAP).
[03/11 16:13:00     50s] Inserted 0 post-endcap <FILL1> cells (prefix ENDCAP).
[03/11 16:13:00     50s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[03/11 16:13:00     50s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[03/11 16:13:00     50s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1746.2M, EPOCH TIME: 1741689780.906550
[03/11 16:13:00     50s] For 0 new insts, *** Applied 0 GNC rules.
[03/11 16:13:00     50s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1746.2M, EPOCH TIME: 1741689780.906577
[03/11 16:13:00     50s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1746.2M, EPOCH TIME: 1741689780.906587
[03/11 16:13:00     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8).
[03/11 16:13:00     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:00     50s] All LLGs are deleted
[03/11 16:13:00     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:00     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:00     50s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1746.2M, EPOCH TIME: 1741689780.906884
[03/11 16:13:00     50s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1746.2M, EPOCH TIME: 1741689780.906996
[03/11 16:13:00     50s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1742.2M, EPOCH TIME: 1741689780.907577
[03/11 16:13:22     51s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/11 16:13:22     51s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix pipo_prePlace -outDir timingReports
[03/11 16:13:22     51s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:51.5/0:15:39.5 (0.1), mem = 1746.3M
[03/11 16:13:22     51s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/11 16:13:22     51s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/11 16:13:22     51s] Set Using Default Delay Limit as 101.
[03/11 16:13:22     51s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/11 16:13:22     51s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/11 16:13:22     51s] Set Default Net Delay as 0 ps.
[03/11 16:13:22     51s] Set Default Net Load as 0 pF. 
[03/11 16:13:22     51s] Set Default Input Pin Transition as 1 ps.
[03/11 16:13:22     51s] Effort level <high> specified for reg2reg path_group
[03/11 16:13:22     51s] All LLGs are deleted
[03/11 16:13:22     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1765.4M, EPOCH TIME: 1741689802.233682
[03/11 16:13:22     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1765.4M, EPOCH TIME: 1741689802.233819
[03/11 16:13:22     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1765.4M, EPOCH TIME: 1741689802.233849
[03/11 16:13:22     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     51s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1765.4M, EPOCH TIME: 1741689802.233947
[03/11 16:13:22     51s] Max number of tech site patterns supported in site array is 256.
[03/11 16:13:22     51s] Core basic site is gsclib090site
[03/11 16:13:22     51s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1765.4M, EPOCH TIME: 1741689802.238569
[03/11 16:13:22     51s] After signature check, allow fast init is true, keep pre-filter is true.
[03/11 16:13:22     51s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/11 16:13:22     51s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1765.4M, EPOCH TIME: 1741689802.238639
[03/11 16:13:22     51s] SiteArray: non-trimmed site array dimensions = 4 x 39
[03/11 16:13:22     51s] SiteArray: use 8,192 bytes
[03/11 16:13:22     51s] SiteArray: current memory after site array memory allocation 1765.4M
[03/11 16:13:22     51s] SiteArray: FP blocked sites are writable
[03/11 16:13:22     51s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1765.4M, EPOCH TIME: 1741689802.238895
[03/11 16:13:22     51s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1765.4M, EPOCH TIME: 1741689802.238939
[03/11 16:13:22     51s] SiteArray: number of non floorplan blocked sites for llg default is 156
[03/11 16:13:22     51s] Atter site array init, number of instance map data is 0.
[03/11 16:13:22     51s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1765.4M, EPOCH TIME: 1741689802.239306
[03/11 16:13:22     51s] 
[03/11 16:13:22     51s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/11 16:13:22     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1765.4M, EPOCH TIME: 1741689802.239401
[03/11 16:13:22     51s] All LLGs are deleted
[03/11 16:13:22     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8).
[03/11 16:13:22     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1765.4M, EPOCH TIME: 1741689802.239705
[03/11 16:13:22     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1765.4M, EPOCH TIME: 1741689802.239829
[03/11 16:13:22     51s] Starting delay calculation for Setup views
[03/11 16:13:22     51s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/11 16:13:22     51s] AAE DB initialization (MEM=1765.39 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/11 16:13:22     51s] #################################################################################
[03/11 16:13:22     51s] # Design Stage: PreRoute
[03/11 16:13:22     51s] # Design Name: pipo
[03/11 16:13:22     51s] # Design Mode: 90nm
[03/11 16:13:22     51s] # Analysis Mode: MMMC Non-OCV 
[03/11 16:13:22     51s] # Parasitics Mode: No SPEF/RCDB 
[03/11 16:13:22     51s] # Signoff Settings: SI Off 
[03/11 16:13:22     51s] #################################################################################
[03/11 16:13:22     51s] Calculate delays in BcWc mode...
[03/11 16:13:22     51s] Topological Sorting (REAL = 0:00:00.0, MEM = 1838.4M, InitMEM = 1837.4M)
[03/11 16:13:22     51s] Start delay calculation (fullDC) (1 T). (MEM=1838.42)
[03/11 16:13:22     51s] Start AAE Lib Loading. (MEM=1849.93)
[03/11 16:13:22     51s] End AAE Lib Loading. (MEM=1888.09 CPU=0:00:00.0 Real=0:00:00.0)
[03/11 16:13:22     51s] End AAE Lib Interpolated Model. (MEM=1888.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/11 16:13:22     51s] Total number of fetched objects 14
[03/11 16:13:22     51s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/11 16:13:22     51s] End delay calculation. (MEM=2003.03 CPU=0:00:00.0 REAL=0:00:00.0)
[03/11 16:13:22     51s] End delay calculation (fullDC). (MEM=2003.03 CPU=0:00:00.0 REAL=0:00:00.0)
[03/11 16:13:22     51s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2003.0M) ***
[03/11 16:13:22     51s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:52.0 mem=1995.0M)
[03/11 16:13:22     51s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORSTCASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.400  |   N/A   |  1.400  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    8    |   N/A   |    8    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/11 16:13:22     51s] All LLGs are deleted
[03/11 16:13:22     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1969.0M, EPOCH TIME: 1741689802.677896
[03/11 16:13:22     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1969.0M, EPOCH TIME: 1741689802.678032
[03/11 16:13:22     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1969.0M, EPOCH TIME: 1741689802.678057
[03/11 16:13:22     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     51s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1969.0M, EPOCH TIME: 1741689802.678135
[03/11 16:13:22     51s] Max number of tech site patterns supported in site array is 256.
[03/11 16:13:22     51s] Core basic site is gsclib090site
[03/11 16:13:22     51s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1969.0M, EPOCH TIME: 1741689802.682612
[03/11 16:13:22     51s] After signature check, allow fast init is true, keep pre-filter is true.
[03/11 16:13:22     51s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/11 16:13:22     51s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1969.0M, EPOCH TIME: 1741689802.682680
[03/11 16:13:22     51s] Fast DP-INIT is on for default
[03/11 16:13:22     51s] Atter site array init, number of instance map data is 0.
[03/11 16:13:22     51s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1969.0M, EPOCH TIME: 1741689802.683258
[03/11 16:13:22     51s] 
[03/11 16:13:22     51s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/11 16:13:22     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1969.0M, EPOCH TIME: 1741689802.683394
[03/11 16:13:22     52s] All LLGs are deleted
[03/11 16:13:22     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8).
[03/11 16:13:22     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1969.0M, EPOCH TIME: 1741689802.683682
[03/11 16:13:22     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1969.0M, EPOCH TIME: 1741689802.683793
[03/11 16:13:22     52s] Density: 72.973%
------------------------------------------------------------------
All LLGs are deleted
[03/11 16:13:22     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1969.0M, EPOCH TIME: 1741689802.685144
[03/11 16:13:22     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1969.0M, EPOCH TIME: 1741689802.685253
[03/11 16:13:22     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1969.0M, EPOCH TIME: 1741689802.685271
[03/11 16:13:22     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     52s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1969.0M, EPOCH TIME: 1741689802.685329
[03/11 16:13:22     52s] Max number of tech site patterns supported in site array is 256.
[03/11 16:13:22     52s] Core basic site is gsclib090site
[03/11 16:13:22     52s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1969.0M, EPOCH TIME: 1741689802.689534
[03/11 16:13:22     52s] After signature check, allow fast init is true, keep pre-filter is true.
[03/11 16:13:22     52s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/11 16:13:22     52s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1969.0M, EPOCH TIME: 1741689802.689575
[03/11 16:13:22     52s] Fast DP-INIT is on for default
[03/11 16:13:22     52s] Atter site array init, number of instance map data is 0.
[03/11 16:13:22     52s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1969.0M, EPOCH TIME: 1741689802.690142
[03/11 16:13:22     52s] 
[03/11 16:13:22     52s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/11 16:13:22     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1969.0M, EPOCH TIME: 1741689802.690215
[03/11 16:13:22     52s] All LLGs are deleted
[03/11 16:13:22     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8).
[03/11 16:13:22     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:13:22     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1969.0M, EPOCH TIME: 1741689802.690464
[03/11 16:13:22     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1969.0M, EPOCH TIME: 1741689802.690567
[03/11 16:13:22     52s] Set Using Default Delay Limit as 1000.
[03/11 16:13:22     52s] Resetting back High Fanout Nets as non-ideal
[03/11 16:13:22     52s] Set Default Net Delay as 1000 ps.
[03/11 16:13:22     52s] Set Default Input Pin Transition as 0.1 ps.
[03/11 16:13:22     52s] Set Default Net Load as 0.5 pF. 
[03/11 16:13:22     52s] Reported timing to dir timingReports
[03/11 16:13:22     52s] Total CPU time: 0.53 sec
[03/11 16:13:22     52s] Total Real time: 0.0 sec
[03/11 16:13:22     52s] Total Memory Usage: 1944.511719 Mbytes
[03/11 16:13:22     52s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:52.0/0:15:40.0 (0.1), mem = 1944.5M
[03/11 16:13:22     52s] 
[03/11 16:13:22     52s] =============================================================================================
[03/11 16:13:22     52s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[03/11 16:13:22     52s] =============================================================================================
[03/11 16:13:22     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/11 16:13:22     52s] ---------------------------------------------------------------------------------------------
[03/11 16:13:22     52s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/11 16:13:22     52s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.5 % )     0:00:00.5 /  0:00:00.4    1.0
[03/11 16:13:22     52s] [ TimingUpdate           ]      1   0:00:00.3  (  61.7 % )     0:00:00.4 /  0:00:00.4    0.9
[03/11 16:13:22     52s] [ FullDelayCalc          ]      1   0:00:00.1  (  17.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/11 16:13:22     52s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/11 16:13:22     52s] [ GenerateReports        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/11 16:13:22     52s] [ MISC                   ]          0:00:00.1  (  14.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/11 16:13:22     52s] ---------------------------------------------------------------------------------------------
[03/11 16:13:22     52s]  timeDesign #1 TOTAL                0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/11 16:13:22     52s] ---------------------------------------------------------------------------------------------
[03/11 16:13:22     52s] 
[03/11 16:13:24     52s] <CMD> zoomBox -8.15150 -5.28600 27.36200 26.50600
[03/11 16:13:25     52s] <CMD> zoomBox -3.75500 -2.67450 26.43150 24.34900
[03/11 16:14:19     54s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[03/11 16:14:19     54s] <CMD> setEndCapMode -reset
[03/11 16:14:19     54s] <CMD> setEndCapMode -boundary_tap false
[03/11 16:14:19     54s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[03/11 16:14:19     54s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
[03/11 16:14:19     54s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[03/11 16:14:19     54s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[03/11 16:14:19     54s] <CMD> setPlaceMode -reset
[03/11 16:14:19     54s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 0 -reorderScan 0 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[03/11 16:14:20     54s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[03/11 16:14:20     54s] <CMD> setEndCapMode -reset
[03/11 16:14:20     54s] <CMD> setEndCapMode -boundary_tap false
[03/11 16:14:20     54s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[03/11 16:14:24     54s] <CMD> setPlaceMode -fp false
[03/11 16:14:24     54s] <CMD> place_design
[03/11 16:14:24     54s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:54.3/0:16:41.3 (0.1), mem = 1948.6M
[03/11 16:14:24     54s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4, percentage of missing scan cell = 0.00% (0 / 4)
[03/11 16:14:24     54s] **ERROR: (IMPSP-9100):	Scan chains exist in this design but are not defined for 0.00% flops and -place_global_ignore_scan is set to false. Placement and timing QoR can be severely impacted in this case!
[03/11 16:14:24     54s] It is highly recommend to keep -place_global_ignore_scan option as its default value 'true' with scan chains definition.
[03/11 16:14:24     54s] #Start colorize_geometry on Tue Mar 11 16:14:24 2025
[03/11 16:14:24     54s] #
[03/11 16:14:24     54s] ### Time Record (colorize_geometry) is installed.
[03/11 16:14:24     54s] ### Time Record (Pre Callback) is installed.
[03/11 16:14:24     54s] ### Time Record (Pre Callback) is uninstalled.
[03/11 16:14:24     54s] ### Time Record (DB Import) is installed.
[03/11 16:14:24     54s] ### info: trigger incremental cell import ( 487 new cells ).
[03/11 16:14:24     54s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[03/11 16:14:24     54s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=976867011 placement=1017811542 pin_access=1 inst_pattern=1
[03/11 16:14:24     54s] ### Time Record (DB Import) is uninstalled.
[03/11 16:14:24     54s] ### Time Record (DB Export) is installed.
[03/11 16:14:24     54s] Extracting standard cell pins and blockage ...... 
[03/11 16:14:24     54s] Pin and blockage extraction finished
[03/11 16:14:24     54s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=976867011 placement=1017811542 pin_access=1 inst_pattern=1
[03/11 16:14:24     54s] ### Time Record (DB Export) is uninstalled.
[03/11 16:14:24     54s] ### Time Record (Post Callback) is installed.
[03/11 16:14:24     54s] ### Time Record (Post Callback) is uninstalled.
[03/11 16:14:24     54s] #
[03/11 16:14:24     54s] #colorize_geometry statistics:
[03/11 16:14:24     54s] #Cpu time = 00:00:00
[03/11 16:14:24     54s] #Elapsed time = 00:00:00
[03/11 16:14:24     54s] #Increased memory = 20.46 (MB)
[03/11 16:14:24     54s] #Total memory = 1779.20 (MB)
[03/11 16:14:24     54s] #Peak memory = 1779.89 (MB)
[03/11 16:14:24     54s] #Number of warnings = 0
[03/11 16:14:24     54s] #Total number of warnings = 0
[03/11 16:14:24     54s] #Number of fails = 0
[03/11 16:14:24     54s] #Total number of fails = 0
[03/11 16:14:24     54s] #Complete colorize_geometry on Tue Mar 11 16:14:24 2025
[03/11 16:14:24     54s] #
[03/11 16:14:24     54s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/11 16:14:24     54s] ### Time Record (colorize_geometry) is uninstalled.
[03/11 16:14:24     54s] ### 
[03/11 16:14:24     54s] ###   Scalability Statistics
[03/11 16:14:24     54s] ### 
[03/11 16:14:24     54s] ### ------------------------+----------------+----------------+----------------+
[03/11 16:14:24     54s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/11 16:14:24     54s] ### ------------------------+----------------+----------------+----------------+
[03/11 16:14:24     54s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/11 16:14:24     54s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/11 16:14:24     54s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/11 16:14:24     54s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/11 16:14:24     54s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/11 16:14:24     54s] ### ------------------------+----------------+----------------+----------------+
[03/11 16:14:24     54s] ### 
[03/11 16:14:24     54s] *** Starting placeDesign default flow ***
[03/11 16:14:24     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.4 mem=1973.6M
[03/11 16:14:24     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.4 mem=1973.6M
[03/11 16:14:24     54s] *** Start deleteBufferTree ***
[03/11 16:14:24     54s] Info: Detect buffers to remove automatically.
[03/11 16:14:24     54s] Analyzing netlist ...
[03/11 16:14:24     54s] Updating netlist
[03/11 16:14:24     54s] 
[03/11 16:14:24     54s] *summary: 0 instances (buffers/inverters) removed
[03/11 16:14:24     54s] *** Finish deleteBufferTree (0:00:00.0) ***
[03/11 16:14:24     54s] **INFO: Enable pre-place timing setting for timing analysis
[03/11 16:14:24     54s] Set Using Default Delay Limit as 101.
[03/11 16:14:24     54s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/11 16:14:24     54s] Set Default Net Delay as 0 ps.
[03/11 16:14:24     54s] Set Default Net Load as 0 pF. 
[03/11 16:14:24     54s] **INFO: Analyzing IO path groups for slack adjustment
[03/11 16:14:24     54s] Effort level <high> specified for reg2reg_tmp.14030 path_group
[03/11 16:14:24     54s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/11 16:14:24     54s] #################################################################################
[03/11 16:14:24     54s] # Design Stage: PreRoute
[03/11 16:14:24     54s] # Design Name: pipo
[03/11 16:14:24     54s] # Design Mode: 90nm
[03/11 16:14:24     54s] # Analysis Mode: MMMC Non-OCV 
[03/11 16:14:24     54s] # Parasitics Mode: No SPEF/RCDB 
[03/11 16:14:24     54s] # Signoff Settings: SI Off 
[03/11 16:14:24     54s] #################################################################################
[03/11 16:14:24     54s] Calculate delays in BcWc mode...
[03/11 16:14:24     54s] Topological Sorting (REAL = 0:00:00.0, MEM = 1988.2M, InitMEM = 1988.2M)
[03/11 16:14:24     54s] Start delay calculation (fullDC) (1 T). (MEM=1988.19)
[03/11 16:14:24     54s] End AAE Lib Interpolated Model. (MEM=1999.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/11 16:14:24     54s] Total number of fetched objects 14
[03/11 16:14:24     54s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/11 16:14:24     54s] End delay calculation. (MEM=2039.4 CPU=0:00:00.0 REAL=0:00:00.0)
[03/11 16:14:24     54s] End delay calculation (fullDC). (MEM=2039.4 CPU=0:00:00.0 REAL=0:00:00.0)
[03/11 16:14:24     54s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2039.4M) ***
[03/11 16:14:24     54s] **INFO: Disable pre-place timing setting for timing analysis
[03/11 16:14:24     54s] Set Using Default Delay Limit as 1000.
[03/11 16:14:24     54s] Set Default Net Delay as 1000 ps.
[03/11 16:14:24     54s] Set Default Net Load as 0.5 pF. 
[03/11 16:14:24     54s] **INFO: Pre-place timing setting for timing analysis already disabled
[03/11 16:14:24     54s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2029.9M, EPOCH TIME: 1741689864.268292
[03/11 16:14:24     54s] Deleted 0 physical inst  (cell - / prefix -).
[03/11 16:14:24     54s] Did not delete 8 physical insts as they were marked preplaced.
[03/11 16:14:24     54s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2029.9M, EPOCH TIME: 1741689864.268343
[03/11 16:14:24     54s] INFO: #ExclusiveGroups=0
[03/11 16:14:24     54s] INFO: There are no Exclusive Groups.
[03/11 16:14:24     54s] *** Starting "NanoPlace(TM) placement v#6 (mem=2029.9M)" ...
[03/11 16:14:24     54s] Wait...
[03/11 16:14:25     55s] *** Build Buffered Sizing Timing Model
[03/11 16:14:25     55s] (cpu=0:00:00.7 mem=2037.9M) ***
[03/11 16:14:25     55s] *** Build Virtual Sizing Timing Model
[03/11 16:14:25     55s] (cpu=0:00:00.8 mem=2037.9M) ***
[03/11 16:14:25     55s] No user-set net weight.
[03/11 16:14:25     55s] Net fanout histogram:
[03/11 16:14:25     55s] 2		: 12 (85.7%) nets
[03/11 16:14:25     55s] 3		: 0 (0.0%) nets
[03/11 16:14:25     55s] 4     -	14	: 2 (14.3%) nets
[03/11 16:14:25     55s] 15    -	39	: 0 (0.0%) nets
[03/11 16:14:25     55s] 40    -	79	: 0 (0.0%) nets
[03/11 16:14:25     55s] 80    -	159	: 0 (0.0%) nets
[03/11 16:14:25     55s] 160   -	319	: 0 (0.0%) nets
[03/11 16:14:25     55s] 320   -	639	: 0 (0.0%) nets
[03/11 16:14:25     55s] 640   -	1279	: 0 (0.0%) nets
[03/11 16:14:25     55s] 1280  -	2559	: 0 (0.0%) nets
[03/11 16:14:25     55s] 2560  -	5119	: 0 (0.0%) nets
[03/11 16:14:25     55s] 5120+		: 0 (0.0%) nets
[03/11 16:14:25     55s] no activity file in design. spp won't run.
[03/11 16:14:25     55s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[03/11 16:14:25     55s] Processing tracks to init pin-track alignment.
[03/11 16:14:25     55s] z: 2, totalTracks: 1
[03/11 16:14:25     55s] z: 4, totalTracks: 1
[03/11 16:14:25     55s] z: 6, totalTracks: 1
[03/11 16:14:25     55s] z: 8, totalTracks: 1
[03/11 16:14:25     55s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/11 16:14:25     55s] All LLGs are deleted
[03/11 16:14:25     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:25     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:25     55s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2037.9M, EPOCH TIME: 1741689865.070612
[03/11 16:14:25     55s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1741689865.070739
[03/11 16:14:25     55s] #std cell=16 (8 fixed + 8 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[03/11 16:14:25     55s] #ioInst=0 #net=14 #term=34 #term/net=2.43, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
[03/11 16:14:25     55s] stdCell: 16 single + 0 double + 0 multi
[03/11 16:14:25     55s] Total standard cell length = 0.0336 (mm), area = 0.0001 (mm^2)
[03/11 16:14:25     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2037.9M, EPOCH TIME: 1741689865.070888
[03/11 16:14:25     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:25     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:25     55s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2037.9M, EPOCH TIME: 1741689865.070977
[03/11 16:14:25     55s] Max number of tech site patterns supported in site array is 256.
[03/11 16:14:25     55s] Core basic site is gsclib090site
[03/11 16:14:25     55s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2037.9M, EPOCH TIME: 1741689865.075621
[03/11 16:14:25     55s] After signature check, allow fast init is true, keep pre-filter is true.
[03/11 16:14:25     55s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/11 16:14:25     55s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1741689865.075684
[03/11 16:14:25     55s] SiteArray: non-trimmed site array dimensions = 4 x 39
[03/11 16:14:25     55s] SiteArray: use 8,192 bytes
[03/11 16:14:25     55s] SiteArray: current memory after site array memory allocation 2037.9M
[03/11 16:14:25     55s] SiteArray: FP blocked sites are writable
[03/11 16:14:25     55s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/11 16:14:25     55s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2037.9M, EPOCH TIME: 1741689865.075962
[03/11 16:14:25     55s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1741689865.076006
[03/11 16:14:25     55s] SiteArray: number of non floorplan blocked sites for llg default is 156
[03/11 16:14:25     55s] Atter site array init, number of instance map data is 0.
[03/11 16:14:25     55s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2037.9M, EPOCH TIME: 1741689865.076386
[03/11 16:14:25     55s] 
[03/11 16:14:25     55s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/11 16:14:25     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2037.9M, EPOCH TIME: 1741689865.076484
[03/11 16:14:25     55s] 
[03/11 16:14:25     55s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/11 16:14:25     55s] Average module density = 0.730.
[03/11 16:14:25     55s] Density for the design = 0.730.
[03/11 16:14:25     55s]        = stdcell_area 108 sites (82 um^2) / alloc_area 148 sites (112 um^2).
[03/11 16:14:25     55s] Pin Density = 0.2179.
[03/11 16:14:25     55s]             = total # of pins 34 / total area 156.
[03/11 16:14:25     55s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2037.9M, EPOCH TIME: 1741689865.076579
[03/11 16:14:25     55s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1741689865.076603
[03/11 16:14:25     55s] OPERPROF: Starting pre-place ADS at level 1, MEM:2037.9M, EPOCH TIME: 1741689865.076615
[03/11 16:14:25     55s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2037.9M, EPOCH TIME: 1741689865.076639
[03/11 16:14:25     55s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2037.9M, EPOCH TIME: 1741689865.076648
[03/11 16:14:25     55s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1741689865.076661
[03/11 16:14:25     55s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2037.9M, EPOCH TIME: 1741689865.076670
[03/11 16:14:25     55s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2037.9M, EPOCH TIME: 1741689865.076679
[03/11 16:14:25     55s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1741689865.076695
[03/11 16:14:25     55s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2037.9M, EPOCH TIME: 1741689865.076704
[03/11 16:14:25     55s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1741689865.076714
[03/11 16:14:25     55s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1741689865.076722
[03/11 16:14:25     55s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1741689865.076731
[03/11 16:14:25     55s] ADSU 0.730 -> 0.730. site 148.000 -> 148.000. GS 20.880
[03/11 16:14:25     55s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1741689865.076755
[03/11 16:14:25     55s] OPERPROF: Starting spMPad at level 1, MEM:2011.9M, EPOCH TIME: 1741689865.076931
[03/11 16:14:25     55s] OPERPROF:   Starting spContextMPad at level 2, MEM:2011.9M, EPOCH TIME: 1741689865.076941
[03/11 16:14:25     55s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2011.9M, EPOCH TIME: 1741689865.076950
[03/11 16:14:25     55s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2011.9M, EPOCH TIME: 1741689865.076959
[03/11 16:14:25     55s] InitPadU 0.730 -> 0.730 for top
[03/11 16:14:25     55s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2011.9M, EPOCH TIME: 1741689865.077027
[03/11 16:14:25     55s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2011.9M, EPOCH TIME: 1741689865.077042
[03/11 16:14:25     55s] === lastAutoLevel = 3 
[03/11 16:14:25     55s] OPERPROF: Starting spInitNetWt at level 1, MEM:2011.9M, EPOCH TIME: 1741689865.077075
[03/11 16:14:25     55s] no activity file in design. spp won't run.
[03/11 16:14:25     55s] [spp] 0
[03/11 16:14:25     55s] [adp] 0:1:1:3
[03/11 16:14:25     55s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.035, REAL:0.035, MEM:2041.2M, EPOCH TIME: 1741689865.112082
[03/11 16:14:25     55s] Clock gating cells determined by native netlist tracing.
[03/11 16:14:25     55s] no activity file in design. spp won't run.
[03/11 16:14:25     55s] no activity file in design. spp won't run.
[03/11 16:14:25     55s] Effort level <high> specified for reg2reg path_group
[03/11 16:14:25     55s] OPERPROF: Starting npMain at level 1, MEM:2044.2M, EPOCH TIME: 1741689865.145502
[03/11 16:14:26     55s] OPERPROF:   Starting npPlace at level 2, MEM:2052.2M, EPOCH TIME: 1741689866.146294
[03/11 16:14:26     55s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/11 16:14:26     55s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/11 16:14:26     55s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2052.2M
[03/11 16:14:26     55s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/11 16:14:26     55s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/11 16:14:26     55s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2052.2M
[03/11 16:14:26     55s] exp_mt_sequential is set from setPlaceMode option to 1
[03/11 16:14:26     55s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/11 16:14:26     55s] place_exp_mt_interval set to default 32
[03/11 16:14:26     55s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/11 16:14:26     55s] Iteration  3: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/11 16:14:26     55s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/11 16:14:26     55s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2054.6M
[03/11 16:14:26     55s] Total number of setup views is 1.
[03/11 16:14:26     55s] Total number of active setup views is 1.
[03/11 16:14:26     55s] Active setup views:
[03/11 16:14:26     55s]     WORSTCASE
[03/11 16:14:26     55s] Iteration  4: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/11 16:14:26     55s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/11 16:14:26     55s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2054.6M
[03/11 16:14:26     55s] GP RA stats: MHOnly 0 nrInst 8 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/11 16:14:26     55s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2054.6M, EPOCH TIME: 1741689866.149986
[03/11 16:14:26     55s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2054.6M, EPOCH TIME: 1741689866.149999
[03/11 16:14:26     55s] Iteration  5: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/11 16:14:26     55s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/11 16:14:26     55s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2054.6M
[03/11 16:14:26     55s] OPERPROF:   Finished npPlace at level 2, CPU:0.004, REAL:0.004, MEM:2054.6M, EPOCH TIME: 1741689866.150082
[03/11 16:14:26     55s] OPERPROF: Finished npMain at level 1, CPU:0.005, REAL:1.005, MEM:2054.6M, EPOCH TIME: 1741689866.150250
[03/11 16:14:26     55s] [adp] clock
[03/11 16:14:26     55s] [adp] weight, nr nets, wire length
[03/11 16:14:26     55s] [adp]      0        1  19.285000
[03/11 16:14:26     55s] [adp] data
[03/11 16:14:26     55s] [adp] weight, nr nets, wire length
[03/11 16:14:26     55s] [adp]      0       13  191.070000
[03/11 16:14:26     55s] [adp] 0.000000|0.000000|0.000000
[03/11 16:14:26     55s] Iteration  6: Total net bbox = 1.057e+02 (5.14e+01 5.42e+01)
[03/11 16:14:26     55s]               Est.  stn bbox = 1.075e+02 (5.23e+01 5.52e+01)
[03/11 16:14:26     55s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 2054.6M
[03/11 16:14:26     55s] *** cost = 1.057e+02 (5.14e+01 5.42e+01) (cpu for global=0:00:00.0) real=0:00:01.0***
[03/11 16:14:26     55s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[03/11 16:14:26     55s] Saved padding area to DB
[03/11 16:14:26     55s] All LLGs are deleted
[03/11 16:14:26     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8).
[03/11 16:14:26     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2054.6M, EPOCH TIME: 1741689866.166520
[03/11 16:14:26     55s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2054.6M, EPOCH TIME: 1741689866.166659
[03/11 16:14:26     55s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[03/11 16:14:26     55s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[03/11 16:14:26     55s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2054.6M, EPOCH TIME: 1741689866.167201
[03/11 16:14:26     55s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2054.6M, EPOCH TIME: 1741689866.167224
[03/11 16:14:26     55s] Processing tracks to init pin-track alignment.
[03/11 16:14:26     55s] z: 2, totalTracks: 1
[03/11 16:14:26     55s] z: 4, totalTracks: 1
[03/11 16:14:26     55s] z: 6, totalTracks: 1
[03/11 16:14:26     55s] z: 8, totalTracks: 1
[03/11 16:14:26     55s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/11 16:14:26     55s] All LLGs are deleted
[03/11 16:14:26     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2054.6M, EPOCH TIME: 1741689866.168553
[03/11 16:14:26     55s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2054.6M, EPOCH TIME: 1741689866.168665
[03/11 16:14:26     55s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2054.6M, EPOCH TIME: 1741689866.168685
[03/11 16:14:26     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2054.6M, EPOCH TIME: 1741689866.168772
[03/11 16:14:26     55s] Max number of tech site patterns supported in site array is 256.
[03/11 16:14:26     55s] Core basic site is gsclib090site
[03/11 16:14:26     55s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2054.6M, EPOCH TIME: 1741689866.173360
[03/11 16:14:26     55s] After signature check, allow fast init is true, keep pre-filter is true.
[03/11 16:14:26     55s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/11 16:14:26     55s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:2054.6M, EPOCH TIME: 1741689866.173446
[03/11 16:14:26     55s] Fast DP-INIT is on for default
[03/11 16:14:26     55s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/11 16:14:26     55s] Atter site array init, number of instance map data is 0.
[03/11 16:14:26     55s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:2054.6M, EPOCH TIME: 1741689866.174022
[03/11 16:14:26     55s] 
[03/11 16:14:26     55s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/11 16:14:26     55s] OPERPROF:       Starting CMU at level 4, MEM:2054.6M, EPOCH TIME: 1741689866.174148
[03/11 16:14:26     55s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2054.6M, EPOCH TIME: 1741689866.174307
[03/11 16:14:26     55s] 
[03/11 16:14:26     55s] Bad Lib Cell Checking (CMU) is done! (0)
[03/11 16:14:26     55s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2054.6M, EPOCH TIME: 1741689866.174339
[03/11 16:14:26     55s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2054.6M, EPOCH TIME: 1741689866.174348
[03/11 16:14:26     55s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2054.6M, EPOCH TIME: 1741689866.174363
[03/11 16:14:26     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2054.6MB).
[03/11 16:14:26     55s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:2054.6M, EPOCH TIME: 1741689866.174391
[03/11 16:14:26     55s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.007, REAL:0.007, MEM:2054.6M, EPOCH TIME: 1741689866.174403
[03/11 16:14:26     55s] TDRefine: refinePlace mode is spiral
[03/11 16:14:26     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14030.1
[03/11 16:14:26     55s] OPERPROF: Starting RefinePlace at level 1, MEM:2054.6M, EPOCH TIME: 1741689866.174421
[03/11 16:14:26     55s] *** Starting refinePlace (0:00:55.4 mem=2054.6M) ***
[03/11 16:14:26     55s] Total net bbox length = 1.147e+02 (5.593e+01 5.873e+01) (ext = 1.014e+02)
[03/11 16:14:26     55s] 
[03/11 16:14:26     55s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/11 16:14:26     55s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/11 16:14:26     55s] (I)      Default pattern map key = pipo_default.
[03/11 16:14:26     55s] (I)      Default pattern map key = pipo_default.
[03/11 16:14:26     55s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2054.6M, EPOCH TIME: 1741689866.175549
[03/11 16:14:26     55s] Starting refinePlace ...
[03/11 16:14:26     55s] (I)      Default pattern map key = pipo_default.
[03/11 16:14:26     55s] (I)      Default pattern map key = pipo_default.
[03/11 16:14:26     55s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2054.6M, EPOCH TIME: 1741689866.176303
[03/11 16:14:26     55s] DDP initSite1 nrRow 4 nrJob 4
[03/11 16:14:26     55s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2054.6M, EPOCH TIME: 1741689866.176320
[03/11 16:14:26     55s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2054.6M, EPOCH TIME: 1741689866.176329
[03/11 16:14:26     55s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2054.6M, EPOCH TIME: 1741689866.176338
[03/11 16:14:26     55s] DDP markSite nrRow 4 nrJob 4
[03/11 16:14:26     55s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2054.6M, EPOCH TIME: 1741689866.176349
[03/11 16:14:26     55s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2054.6M, EPOCH TIME: 1741689866.176364
[03/11 16:14:26     55s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2054.6M, EPOCH TIME: 1741689866.176388
[03/11 16:14:26     55s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2054.6M, EPOCH TIME: 1741689866.176397
[03/11 16:14:26     55s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2054.6M, EPOCH TIME: 1741689866.176408
[03/11 16:14:26     55s] ** Cut row section cpu time 0:00:00.0.
[03/11 16:14:26     55s]  ** Cut row section real time 0:00:00.0.
[03/11 16:14:26     55s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2054.6M, EPOCH TIME: 1741689866.176422
[03/11 16:14:26     55s]   Spread Effort: high, standalone mode, useDDP on.
[03/11 16:14:26     55s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2054.6MB) @(0:00:55.4 - 0:00:55.4).
[03/11 16:14:26     55s] Move report: preRPlace moves 8 insts, mean move: 5.08 um, max move: 7.25 um 
[03/11 16:14:26     55s] 	Max move on inst (g8__6260): (10.01, 9.13) --> (13.34, 5.22)
[03/11 16:14:26     55s] 	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: NOR2BX1
[03/11 16:14:26     55s] wireLenOptFixPriorityInst 0 inst fixed
[03/11 16:14:26     55s] Placement tweakage begins.
[03/11 16:14:26     55s] wire length = 1.514e+02
[03/11 16:14:26     55s] wire length = 1.439e+02
[03/11 16:14:26     55s] Placement tweakage ends.
[03/11 16:14:26     55s] Move report: tweak moves 4 insts, mean move: 7.25 um, max move: 9.57 um 
[03/11 16:14:26     55s] 	Max move on inst (g7__2398): (11.60, 13.05) --> (13.34, 5.22)
[03/11 16:14:26     55s] 
[03/11 16:14:26     55s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/11 16:14:26     55s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/11 16:14:26     55s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/11 16:14:26     55s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/11 16:14:26     55s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2078.6MB) @(0:00:55.4 - 0:00:55.4).
[03/11 16:14:26     55s] Move report: Detail placement moves 8 insts, mean move: 5.08 um, max move: 7.25 um 
[03/11 16:14:26     55s] 	Max move on inst (g7__2398): (10.01, 9.13) --> (13.34, 5.22)
[03/11 16:14:26     55s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2078.6MB
[03/11 16:14:26     55s] Statistics of distance of Instance movement in refine placement:
[03/11 16:14:26     55s]   maximum (X+Y) =         7.25 um
[03/11 16:14:26     55s]   inst (g7__2398) with max move: (10.005, 9.135) -> (13.34, 5.22)
[03/11 16:14:26     55s]   mean    (X+Y) =         5.08 um
[03/11 16:14:26     55s] Summary Report:
[03/11 16:14:26     55s] Instances move: 8 (out of 8 movable)
[03/11 16:14:26     55s] Instances flipped: 0
[03/11 16:14:26     55s] Mean displacement: 5.08 um
[03/11 16:14:26     55s] Max displacement: 7.25 um (Instance: g7__2398) (10.005, 9.135) -> (13.34, 5.22)
[03/11 16:14:26     55s] 	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: NOR2BX1
[03/11 16:14:26     55s] Total instances moved : 8
[03/11 16:14:26     55s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.005, REAL:0.042, MEM:2078.6M, EPOCH TIME: 1741689866.217057
[03/11 16:14:26     55s] Total net bbox length = 1.381e+02 (5.702e+01 8.106e+01) (ext = 1.088e+02)
[03/11 16:14:26     55s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2078.6MB
[03/11 16:14:26     55s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2078.6MB) @(0:00:55.4 - 0:00:55.4).
[03/11 16:14:26     55s] *** Finished refinePlace (0:00:55.4 mem=2078.6M) ***
[03/11 16:14:26     55s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14030.1
[03/11 16:14:26     55s] OPERPROF: Finished RefinePlace at level 1, CPU:0.006, REAL:0.043, MEM:2078.6M, EPOCH TIME: 1741689866.217126
[03/11 16:14:26     55s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2078.6M, EPOCH TIME: 1741689866.217136
[03/11 16:14:26     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:16).
[03/11 16:14:26     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] All LLGs are deleted
[03/11 16:14:26     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2078.6M, EPOCH TIME: 1741689866.217500
[03/11 16:14:26     55s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2078.6M, EPOCH TIME: 1741689866.217609
[03/11 16:14:26     55s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2078.6M, EPOCH TIME: 1741689866.218147
[03/11 16:14:26     55s] *** End of Placement (cpu=0:00:00.9, real=0:00:02.0, mem=2078.6M) ***
[03/11 16:14:26     55s] Processing tracks to init pin-track alignment.
[03/11 16:14:26     55s] z: 2, totalTracks: 1
[03/11 16:14:26     55s] z: 4, totalTracks: 1
[03/11 16:14:26     55s] z: 6, totalTracks: 1
[03/11 16:14:26     55s] z: 8, totalTracks: 1
[03/11 16:14:26     55s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/11 16:14:26     55s] All LLGs are deleted
[03/11 16:14:26     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2078.6M, EPOCH TIME: 1741689866.219393
[03/11 16:14:26     55s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2078.6M, EPOCH TIME: 1741689866.219508
[03/11 16:14:26     55s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2078.6M, EPOCH TIME: 1741689866.219526
[03/11 16:14:26     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2078.6M, EPOCH TIME: 1741689866.219600
[03/11 16:14:26     55s] Max number of tech site patterns supported in site array is 256.
[03/11 16:14:26     55s] Core basic site is gsclib090site
[03/11 16:14:26     55s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2078.6M, EPOCH TIME: 1741689866.224184
[03/11 16:14:26     55s] After signature check, allow fast init is true, keep pre-filter is true.
[03/11 16:14:26     55s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/11 16:14:26     55s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2078.6M, EPOCH TIME: 1741689866.224247
[03/11 16:14:26     55s] Fast DP-INIT is on for default
[03/11 16:14:26     55s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/11 16:14:26     55s] Atter site array init, number of instance map data is 0.
[03/11 16:14:26     55s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2078.6M, EPOCH TIME: 1741689866.224817
[03/11 16:14:26     55s] 
[03/11 16:14:26     55s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/11 16:14:26     55s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2078.6M, EPOCH TIME: 1741689866.224900
[03/11 16:14:26     55s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2078.6M, EPOCH TIME: 1741689866.224918
[03/11 16:14:26     55s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2078.6M, EPOCH TIME: 1741689866.224932
[03/11 16:14:26     55s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:2078.6M, EPOCH TIME: 1741689866.224947
[03/11 16:14:26     55s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[03/11 16:14:26     55s] Density distribution unevenness ratio = 0.000%
[03/11 16:14:26     55s] Density distribution unevenness ratio (U70) = 0.000%
[03/11 16:14:26     55s] Density distribution unevenness ratio (U80) = 0.000%
[03/11 16:14:26     55s] Density distribution unevenness ratio (U90) = 0.000%
[03/11 16:14:26     55s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:2078.6M, EPOCH TIME: 1741689866.224976
[03/11 16:14:26     55s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2078.6M, EPOCH TIME: 1741689866.224985
[03/11 16:14:26     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8).
[03/11 16:14:26     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] All LLGs are deleted
[03/11 16:14:26     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/11 16:14:26     55s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2078.6M, EPOCH TIME: 1741689866.225252
[03/11 16:14:26     55s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2078.6M, EPOCH TIME: 1741689866.225362
[03/11 16:14:26     55s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2078.6M, EPOCH TIME: 1741689866.225733
[03/11 16:14:26     55s] *** Free Virtual Timing Model ...(mem=2078.6M)
[03/11 16:14:26     55s] Starting IO pin assignment...
[03/11 16:14:26     55s] The design is not routed. Using placement based method for pin assignment.
[03/11 16:14:26     55s] Completed IO pin assignment.
[03/11 16:14:26     55s] **INFO: Enable pre-place timing setting for timing analysis
[03/11 16:14:26     55s] Set Using Default Delay Limit as 101.
[03/11 16:14:26     55s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/11 16:14:26     55s] Set Default Net Delay as 0 ps.
[03/11 16:14:26     55s] Set Default Net Load as 0 pF. 
[03/11 16:14:26     55s] **INFO: Analyzing IO path groups for slack adjustment
[03/11 16:14:26     55s] Effort level <high> specified for reg2reg_tmp.14030 path_group
[03/11 16:14:26     55s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/11 16:14:26     55s] #################################################################################
[03/11 16:14:26     55s] # Design Stage: PreRoute
[03/11 16:14:26     55s] # Design Name: pipo
[03/11 16:14:26     55s] # Design Mode: 90nm
[03/11 16:14:26     55s] # Analysis Mode: MMMC Non-OCV 
[03/11 16:14:26     55s] # Parasitics Mode: No SPEF/RCDB 
[03/11 16:14:26     55s] # Signoff Settings: SI Off 
[03/11 16:14:26     55s] #################################################################################
[03/11 16:14:26     55s] Calculate delays in BcWc mode...
[03/11 16:14:26     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 2067.1M, InitMEM = 2067.1M)
[03/11 16:14:26     55s] Start delay calculation (fullDC) (1 T). (MEM=2067.13)
[03/11 16:14:26     55s] End AAE Lib Interpolated Model. (MEM=2078.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/11 16:14:26     55s] Total number of fetched objects 14
[03/11 16:14:26     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/11 16:14:26     55s] End delay calculation. (MEM=2110.34 CPU=0:00:00.0 REAL=0:00:00.0)
[03/11 16:14:26     55s] End delay calculation (fullDC). (MEM=2110.34 CPU=0:00:00.0 REAL=0:00:00.0)
[03/11 16:14:26     55s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2110.3M) ***
[03/11 16:14:26     55s] **INFO: Disable pre-place timing setting for timing analysis
[03/11 16:14:26     55s] Set Using Default Delay Limit as 1000.
[03/11 16:14:26     55s] Set Default Net Delay as 1000 ps.
[03/11 16:14:26     55s] Set Default Net Load as 0.5 pF. 
[03/11 16:14:26     55s] Info: Disable timing driven in postCTS congRepair.
[03/11 16:14:26     55s] 
[03/11 16:14:26     55s] Starting congRepair ...
[03/11 16:14:26     55s] User Input Parameters:
[03/11 16:14:26     55s] - Congestion Driven    : On
[03/11 16:14:26     55s] - Timing Driven        : Off
[03/11 16:14:26     55s] - Area-Violation Based : On
[03/11 16:14:26     55s] - Start Rollback Level : -5
[03/11 16:14:26     55s] - Legalized            : On
[03/11 16:14:26     55s] - Window Based         : Off
[03/11 16:14:26     55s] - eDen incr mode       : Off
[03/11 16:14:26     55s] - Small incr mode      : Off
[03/11 16:14:26     55s] 
[03/11 16:14:26     55s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2100.8M, EPOCH TIME: 1741689866.323469
[03/11 16:14:26     55s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:2100.8M, EPOCH TIME: 1741689866.326588
[03/11 16:14:26     55s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2100.8M, EPOCH TIME: 1741689866.326632
[03/11 16:14:26     55s] Starting Early Global Route congestion estimation: mem = 2100.8M
[03/11 16:14:26     55s] (I)      ==================== Layers =====================
[03/11 16:14:26     55s] (I)      +-----+----+---------+---------+--------+-------+
[03/11 16:14:26     55s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/11 16:14:26     55s] (I)      +-----+----+---------+---------+--------+-------+
[03/11 16:14:26     55s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/11 16:14:26     55s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/11 16:14:26     55s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/11 16:14:26     55s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/11 16:14:26     55s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/11 16:14:26     55s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/11 16:14:26     55s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/11 16:14:26     55s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/11 16:14:26     55s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/11 16:14:26     55s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/11 16:14:26     55s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/11 16:14:26     55s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/11 16:14:26     55s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/11 16:14:26     55s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/11 16:14:26     55s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/11 16:14:26     55s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/11 16:14:26     55s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/11 16:14:26     55s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/11 16:14:26     55s] (I)      +-----+----+---------+---------+--------+-------+
[03/11 16:14:26     55s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[03/11 16:14:26     55s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/11 16:14:26     55s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[03/11 16:14:26     55s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[03/11 16:14:26     55s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[03/11 16:14:26     55s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[03/11 16:14:26     55s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[03/11 16:14:26     55s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[03/11 16:14:26     55s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[03/11 16:14:26     55s] (I)      +-----+----+---------+---------+--------+-------+
[03/11 16:14:26     55s] (I)      Started Import and model ( Curr Mem: 2100.82 MB )
[03/11 16:14:26     55s] (I)      Default pattern map key = pipo_default.
[03/11 16:14:26     55s] (I)      == Non-default Options ==
[03/11 16:14:26     55s] (I)      Maximum routing layer                              : 9
[03/11 16:14:26     55s] (I)      Number of threads                                  : 1
[03/11 16:14:26     55s] (I)      Use non-blocking free Dbs wires                    : false
[03/11 16:14:26     55s] (I)      Method to set GCell size                           : row
[03/11 16:14:26     55s] (I)      Counted 181 PG shapes. We will not process PG shapes layer by layer.
[03/11 16:14:26     55s] (I)      Use row-based GCell size
[03/11 16:14:26     55s] (I)      Use row-based GCell align
[03/11 16:14:26     55s] (I)      layer 0 area = 280000
[03/11 16:14:26     55s] (I)      layer 1 area = 320000
[03/11 16:14:26     55s] (I)      layer 2 area = 320000
[03/11 16:14:26     55s] (I)      layer 3 area = 320000
[03/11 16:14:26     55s] (I)      layer 4 area = 320000
[03/11 16:14:26     55s] (I)      layer 5 area = 320000
[03/11 16:14:26     55s] (I)      layer 6 area = 320000
[03/11 16:14:26     55s] (I)      layer 7 area = 800000
[03/11 16:14:26     55s] (I)      layer 8 area = 800000
[03/11 16:14:26     55s] (I)      GCell unit size   : 5220
[03/11 16:14:26     55s] (I)      GCell multiplier  : 1
[03/11 16:14:26     55s] (I)      GCell row height  : 5220
[03/11 16:14:26     55s] (I)      Actual row height : 5220
[03/11 16:14:26     55s] (I)      GCell align ref   : 10440 10440
[03/11 16:14:26     55s] [NR-eGR] Track table information for default rule: 
[03/11 16:14:26     55s] [NR-eGR] Metal1 has single uniform track structure
[03/11 16:14:26     55s] [NR-eGR] Metal2 has single uniform track structure
[03/11 16:14:26     55s] [NR-eGR] Metal3 has single uniform track structure
[03/11 16:14:26     55s] [NR-eGR] Metal4 has single uniform track structure
[03/11 16:14:26     55s] [NR-eGR] Metal5 has single uniform track structure
[03/11 16:14:26     55s] [NR-eGR] Metal6 has single uniform track structure
[03/11 16:14:26     55s] [NR-eGR] Metal7 has single uniform track structure
[03/11 16:14:26     55s] [NR-eGR] Metal8 has single uniform track structure
[03/11 16:14:26     55s] [NR-eGR] Metal9 has single uniform track structure
[03/11 16:14:26     55s] (I)      =============== Default via ================
[03/11 16:14:26     55s] (I)      +---+------------------+-------------------+
[03/11 16:14:26     55s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[03/11 16:14:26     55s] (I)      +---+------------------+-------------------+
[03/11 16:14:26     55s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[03/11 16:14:26     55s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[03/11 16:14:26     55s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[03/11 16:14:26     55s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[03/11 16:14:26     55s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[03/11 16:14:26     55s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[03/11 16:14:26     55s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[03/11 16:14:26     55s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[03/11 16:14:26     55s] (I)      +---+------------------+-------------------+
[03/11 16:14:26     55s] [NR-eGR] Read 298 PG shapes
[03/11 16:14:26     55s] [NR-eGR] Read 0 clock shapes
[03/11 16:14:26     55s] [NR-eGR] Read 0 other shapes
[03/11 16:14:26     55s] [NR-eGR] #Routing Blockages  : 0
[03/11 16:14:26     55s] [NR-eGR] #Instance Blockages : 0
[03/11 16:14:26     55s] [NR-eGR] #PG Blockages       : 298
[03/11 16:14:26     55s] [NR-eGR] #Halo Blockages     : 0
[03/11 16:14:26     55s] [NR-eGR] #Boundary Blockages : 0
[03/11 16:14:26     55s] [NR-eGR] #Clock Blockages    : 0
[03/11 16:14:26     55s] [NR-eGR] #Other Blockages    : 0
[03/11 16:14:26     55s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/11 16:14:26     55s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/11 16:14:26     55s] [NR-eGR] Read 14 nets ( ignored 0 )
[03/11 16:14:26     55s] (I)      early_global_route_priority property id does not exist.
[03/11 16:14:26     55s] (I)      Read Num Blocks=298  Num Prerouted Wires=0  Num CS=0
[03/11 16:14:26     55s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[03/11 16:14:26     55s] (I)      Layer 2 (H) : #blockages 20 : #preroutes 0
[03/11 16:14:26     55s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[03/11 16:14:26     55s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[03/11 16:14:26     55s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[03/11 16:14:26     55s] (I)      Layer 6 (H) : #blockages 20 : #preroutes 0
[03/11 16:14:26     55s] (I)      Layer 7 (V) : #blockages 94 : #preroutes 0
[03/11 16:14:26     55s] (I)      Layer 8 (H) : #blockages 84 : #preroutes 0
[03/11 16:14:26     55s] (I)      Number of ignored nets                =      0
[03/11 16:14:26     55s] (I)      Number of connected nets              =      0
[03/11 16:14:26     55s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/11 16:14:26     55s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/11 16:14:26     55s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/11 16:14:26     55s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/11 16:14:26     55s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/11 16:14:26     55s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/11 16:14:26     55s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/11 16:14:26     55s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/11 16:14:26     55s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/11 16:14:26     55s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/11 16:14:26     55s] (I)      Ndr track 0 does not exist
[03/11 16:14:26     55s] (I)      ---------------------Grid Graph Info--------------------
[03/11 16:14:26     55s] (I)      Routing area        : (0, 0) - (43500, 41760)
[03/11 16:14:26     55s] (I)      Core area           : (10440, 10440) - (33060, 31320)
[03/11 16:14:26     55s] (I)      Site width          :   580  (dbu)
[03/11 16:14:26     55s] (I)      Row height          :  5220  (dbu)
[03/11 16:14:26     55s] (I)      GCell row height    :  5220  (dbu)
[03/11 16:14:26     55s] (I)      GCell width         :  5220  (dbu)
[03/11 16:14:26     55s] (I)      GCell height        :  5220  (dbu)
[03/11 16:14:26     55s] (I)      Grid                :     9     8     9
[03/11 16:14:26     55s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/11 16:14:26     55s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[03/11 16:14:26     55s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[03/11 16:14:26     55s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[03/11 16:14:26     55s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[03/11 16:14:26     55s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/11 16:14:26     55s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[03/11 16:14:26     55s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[03/11 16:14:26     55s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[03/11 16:14:26     55s] (I)      Total num of tracks :    72    75    72    75    72    75    72    24    23
[03/11 16:14:26     55s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[03/11 16:14:26     55s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/11 16:14:26     55s] (I)      --------------------------------------------------------
[03/11 16:14:26     55s] 
[03/11 16:14:26     55s] [NR-eGR] ============ Routing rule table ============
[03/11 16:14:26     55s] [NR-eGR] Rule id: 0  Nets: 14
[03/11 16:14:26     55s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/11 16:14:26     55s] (I)                    Layer    2    3    4    5    6    7     8     9 
[03/11 16:14:26     55s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[03/11 16:14:26     55s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[03/11 16:14:26     55s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[03/11 16:14:26     55s] [NR-eGR] ========================================
[03/11 16:14:26     55s] [NR-eGR] 
[03/11 16:14:26     55s] (I)      =============== Blocked Tracks ===============
[03/11 16:14:26     55s] (I)      +-------+---------+----------+---------------+
[03/11 16:14:26     55s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/11 16:14:26     55s] (I)      +-------+---------+----------+---------------+
[03/11 16:14:26     55s] (I)      |     1 |       0 |        0 |         0.00% |
[03/11 16:14:26     55s] (I)      |     2 |     600 |      120 |        20.00% |
[03/11 16:14:26     55s] (I)      |     3 |     648 |       52 |         8.02% |
[03/11 16:14:26     55s] (I)      |     4 |     600 |      120 |        20.00% |
[03/11 16:14:26     55s] (I)      |     5 |     648 |       52 |         8.02% |
[03/11 16:14:26     55s] (I)      |     6 |     600 |      120 |        20.00% |
[03/11 16:14:26     55s] (I)      |     7 |     648 |       52 |         8.02% |
[03/11 16:14:26     55s] (I)      |     8 |     192 |      184 |        95.83% |
[03/11 16:14:26     55s] (I)      |     9 |     207 |      198 |        95.65% |
[03/11 16:14:26     55s] (I)      +-------+---------+----------+---------------+
[03/11 16:14:26     55s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2100.82 MB )
[03/11 16:14:26     55s] (I)      Reset routing kernel
[03/11 16:14:26     55s] (I)      Started Global Routing ( Curr Mem: 2100.82 MB )
[03/11 16:14:26     55s] (I)      totalPins=34  totalGlobalPin=30 (88.24%)
[03/11 16:14:26     55s] (I)      total 2D Cap : 3520 = (1830 H, 1690 V)
[03/11 16:14:26     55s] [NR-eGR] Layer group 1: route 14 net(s) in layer range [2, 9]
[03/11 16:14:26     55s] (I)      
[03/11 16:14:26     55s] (I)      ============  Phase 1a Route ============
[03/11 16:14:26     55s] (I)      Usage: 38 = (21 H, 17 V) = (1.15% H, 1.01% V) = (5.481e+01um H, 4.437e+01um V)
[03/11 16:14:26     55s] (I)      
[03/11 16:14:26     55s] (I)      ============  Phase 1b Route ============
[03/11 16:14:26     55s] (I)      Usage: 38 = (21 H, 17 V) = (1.15% H, 1.01% V) = (5.481e+01um H, 4.437e+01um V)
[03/11 16:14:26     55s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.918000e+01um
[03/11 16:14:26     55s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/11 16:14:26     55s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/11 16:14:26     55s] (I)      
[03/11 16:14:26     55s] (I)      ============  Phase 1c Route ============
[03/11 16:14:26     55s] (I)      Usage: 38 = (21 H, 17 V) = (1.15% H, 1.01% V) = (5.481e+01um H, 4.437e+01um V)
[03/11 16:14:26     55s] (I)      
[03/11 16:14:26     55s] (I)      ============  Phase 1d Route ============
[03/11 16:14:26     55s] (I)      Usage: 38 = (21 H, 17 V) = (1.15% H, 1.01% V) = (5.481e+01um H, 4.437e+01um V)
[03/11 16:14:26     55s] (I)      
[03/11 16:14:26     55s] (I)      ============  Phase 1e Route ============
[03/11 16:14:26     55s] (I)      Usage: 38 = (21 H, 17 V) = (1.15% H, 1.01% V) = (5.481e+01um H, 4.437e+01um V)
[03/11 16:14:26     55s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.918000e+01um
[03/11 16:14:26     55s] (I)      
[03/11 16:14:26     55s] (I)      ============  Phase 1l Route ============
[03/11 16:14:26     55s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/11 16:14:26     55s] (I)      Layer  2:        485        23         0           0         567    ( 0.00%) 
[03/11 16:14:26     55s] (I)      Layer  3:        534        19         0           0         576    ( 0.00%) 
[03/11 16:14:26     55s] (I)      Layer  4:        485         0         0           0         567    ( 0.00%) 
[03/11 16:14:26     55s] (I)      Layer  5:        534         0         0           0         576    ( 0.00%) 
[03/11 16:14:26     55s] (I)      Layer  6:        485         0         0           0         567    ( 0.00%) 
[03/11 16:14:26     55s] (I)      Layer  7:        534         0         0           0         576    ( 0.00%) 
[03/11 16:14:26     55s] (I)      Layer  8:         12         0         0         150          39    (79.37%) 
[03/11 16:14:26     55s] (I)      Layer  9:          8         0         0         156          36    (81.25%) 
[03/11 16:14:26     55s] (I)      Total:          3077        42         0         306        3504    ( 8.03%) 
[03/11 16:14:26     55s] (I)      
[03/11 16:14:26     55s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/11 16:14:26     55s] [NR-eGR]                        OverCon            
[03/11 16:14:26     55s] [NR-eGR]                         #Gcell     %Gcell
[03/11 16:14:26     55s] [NR-eGR]        Layer             (1-0)    OverCon
[03/11 16:14:26     55s] [NR-eGR] ----------------------------------------------
[03/11 16:14:26     55s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/11 16:14:26     55s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/11 16:14:26     55s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/11 16:14:26     55s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/11 16:14:26     55s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/11 16:14:26     55s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/11 16:14:26     55s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/11 16:14:26     55s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/11 16:14:26     55s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/11 16:14:26     55s] [NR-eGR] ----------------------------------------------
[03/11 16:14:26     55s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/11 16:14:26     55s] [NR-eGR] 
[03/11 16:14:26     55s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2108.82 MB )
[03/11 16:14:26     55s] (I)      total 2D Cap : 3547 = (1845 H, 1702 V)
[03/11 16:14:26     55s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/11 16:14:26     55s] Early Global Route congestion estimation runtime: 0.00 seconds, mem = 2108.8M
[03/11 16:14:26     55s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.004, REAL:0.004, MEM:2108.8M, EPOCH TIME: 1741689866.330947
[03/11 16:14:26     55s] OPERPROF: Starting HotSpotCal at level 1, MEM:2108.8M, EPOCH TIME: 1741689866.330957
[03/11 16:14:26     55s] [hotspot] +------------+---------------+---------------+
[03/11 16:14:26     55s] [hotspot] |            |   max hotspot | total hotspot |
[03/11 16:14:26     55s] [hotspot] +------------+---------------+---------------+
[03/11 16:14:26     55s] [hotspot] | normalized |          0.00 |          0.00 |
[03/11 16:14:26     55s] [hotspot] +------------+---------------+---------------+
[03/11 16:14:26     55s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/11 16:14:26     55s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/11 16:14:26     55s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2108.8M, EPOCH TIME: 1741689866.331041
[03/11 16:14:26     55s] Skipped repairing congestion.
[03/11 16:14:26     55s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2108.8M, EPOCH TIME: 1741689866.331059
[03/11 16:14:26     55s] Starting Early Global Route wiring: mem = 2108.8M
[03/11 16:14:26     55s] (I)      ============= Track Assignment ============
[03/11 16:14:26     55s] (I)      Started Track Assignment (1T) ( Curr Mem: 2108.82 MB )
[03/11 16:14:26     55s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[03/11 16:14:26     55s] (I)      Run Multi-thread track assignment
[03/11 16:14:26     55s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2108.82 MB )
[03/11 16:14:26     55s] (I)      Started Export ( Curr Mem: 2108.82 MB )
[03/11 16:14:26     55s] [NR-eGR]                 Length (um)  Vias 
[03/11 16:14:26     55s] [NR-eGR] ----------------------------------
[03/11 16:14:26     55s] [NR-eGR]  Metal1  (1H)             0    24 
[03/11 16:14:26     55s] [NR-eGR]  Metal2  (2V)            51    22 
[03/11 16:14:26     55s] [NR-eGR]  Metal3  (3H)            53     4 
[03/11 16:14:26     55s] [NR-eGR]  Metal4  (4V)             1     0 
[03/11 16:14:26     55s] [NR-eGR]  Metal5  (5H)             0     0 
[03/11 16:14:26     55s] [NR-eGR]  Metal6  (6V)             0     0 
[03/11 16:14:26     55s] [NR-eGR]  Metal7  (7H)             0     0 
[03/11 16:14:26     55s] [NR-eGR]  Metal8  (8V)             0     0 
[03/11 16:14:26     55s] [NR-eGR]  Metal9  (9H)             0     0 
[03/11 16:14:26     55s] [NR-eGR] ----------------------------------
[03/11 16:14:26     55s] [NR-eGR]          Total          106    50 
[03/11 16:14:26     55s] [NR-eGR] --------------------------------------------------------------------------
[03/11 16:14:26     55s] [NR-eGR] Total half perimeter of net bounding box: 97um
[03/11 16:14:26     55s] [NR-eGR] Total length: 106um, number of vias: 50
[03/11 16:14:26     55s] [NR-eGR] --------------------------------------------------------------------------
[03/11 16:14:26     55s] [NR-eGR] Total eGR-routed clock nets wire length: 20um, number of vias: 11
[03/11 16:14:26     55s] [NR-eGR] --------------------------------------------------------------------------
[03/11 16:14:26     55s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2108.82 MB )
[03/11 16:14:26     55s] Early Global Route wiring runtime: 0.00 seconds, mem = 2045.8M
[03/11 16:14:26     55s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.002, REAL:0.002, MEM:2045.8M, EPOCH TIME: 1741689866.332897
[03/11 16:14:26     55s] Tdgp not successfully inited but do clear! skip clearing
[03/11 16:14:26     55s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[03/11 16:14:26     55s] *** Finishing placeDesign default flow ***
[03/11 16:14:26     55s] **ERROR: (IMPSP-9100):	Scan chains exist in this design but are not defined for 0.00% flops and -place_global_ignore_scan is set to false. Placement and timing QoR can be severely impacted in this case!
[03/11 16:14:26     55s] It is highly recommend to keep -place_global_ignore_scan option as its default value 'true' with scan chains definition.
[03/11 16:14:26     55s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 2045.8M **
[03/11 16:14:26     55s] Tdgp not successfully inited but do clear! skip clearing
[03/11 16:14:26     55s] 
[03/11 16:14:26     55s] *** Summary of all messages that are not suppressed in this session:
[03/11 16:14:26     55s] Severity  ID               Count  Summary                                  
[03/11 16:14:26     55s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[03/11 16:14:26     55s] ERROR     IMPSP-9100           2  Scan chains exist in this design but are...
[03/11 16:14:26     55s] *** Message Summary: 2 warning(s), 2 error(s)
[03/11 16:14:26     55s] 
[03/11 16:14:26     55s] *** placeDesign #1 [finish] : cpu/real = 0:00:01.3/0:00:02.3 (0.6), totSession cpu/real = 0:00:55.5/0:16:43.7 (0.1), mem = 2045.8M
[03/11 16:14:26     55s] 
[03/11 16:14:26     55s] =============================================================================================
[03/11 16:14:26     55s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[03/11 16:14:26     55s] =============================================================================================
[03/11 16:14:26     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/11 16:14:26     55s] ---------------------------------------------------------------------------------------------
[03/11 16:14:26     55s] [ TimingUpdate           ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.7
[03/11 16:14:26     55s] [ FullDelayCalc          ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[03/11 16:14:26     55s] [ MISC                   ]          0:00:02.3  (  97.7 % )     0:00:02.3 /  0:00:01.2    0.5
[03/11 16:14:26     55s] ---------------------------------------------------------------------------------------------
[03/11 16:14:26     55s]  placeDesign #1 TOTAL               0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:01.3    0.6
[03/11 16:14:26     55s] ---------------------------------------------------------------------------------------------
[03/11 16:14:26     55s] 
[03/11 16:15:13     57s] <CMD> editSplit
[03/11 16:15:13     57s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/11 16:15:24     57s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Mar 11 16:15:24 2025
  Total CPU time:     0:00:58
  Total real time:    0:17:43
  Peak memory (main): 1851.24MB

[03/11 16:15:24     57s] 
[03/11 16:15:24     57s] *** Memory Usage v#1 (Current mem = 2050.012M, initial mem = 483.863M) ***
[03/11 16:15:24     57s] 
[03/11 16:15:24     57s] *** Summary of all messages that are not suppressed in this session:
[03/11 16:15:24     57s] Severity  ID               Count  Summary                                  
[03/11 16:15:24     57s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[03/11 16:15:24     57s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[03/11 16:15:24     57s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[03/11 16:15:24     57s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/11 16:15:24     57s] ERROR     IMPLF-223          103  The LEF via '%s' definition already exis...
[03/11 16:15:24     57s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[03/11 16:15:24     57s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[03/11 16:15:24     57s] WARNING   IMPFP-325            4  Floorplan of the design is resized. All ...
[03/11 16:15:24     57s] WARNING   IMPFP-3961          12  The techSite '%s' has no related standar...
[03/11 16:15:24     57s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[03/11 16:15:24     57s] ERROR     IMPSYT-7329          1  Cannot load design with init_design, aft...
[03/11 16:15:24     57s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[03/11 16:15:24     57s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[03/11 16:15:24     57s] WARNING   IMPPP-170           16  The power planner failed to create a wir...
[03/11 16:15:24     57s] WARNING   IMPPP-4051           2  Failed to add rings, because the IO cell...
[03/11 16:15:24     57s] WARNING   IMPPP-220            2  The power planner does not create core r...
[03/11 16:15:24     57s] WARNING   IMPSR-468            8  Cannot find any standard cell pin connec...
[03/11 16:15:24     57s] WARNING   IMPSR-1253           2  Unable to find any standard cell pin con...
[03/11 16:15:24     57s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[03/11 16:15:24     57s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[03/11 16:15:24     57s] WARNING   IMPSP-5224           4  Option '%s' for command addEndCap is obs...
[03/11 16:15:24     57s] ERROR     IMPSP-9100           2  Scan chains exist in this design but are...
[03/11 16:15:24     57s] WARNING   IMPSP-5534           6  '%s' and '%s' are using the same endcap ...
[03/11 16:15:24     57s] ERROR     IMPSP-5106           2  AddEndCap cannot place end cap cells at ...
[03/11 16:15:24     57s] WARNING   IMPSP-5119           8  AddEndCap is unable to add %s-cap cell (...
[03/11 16:15:24     57s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[03/11 16:15:24     57s] *** Message Summary: 1593 warning(s), 108 error(s)
[03/11 16:15:24     57s] 
[03/11 16:15:24     57s] --- Ending "Innovus" (totcpu=0:00:57.9, real=0:17:42, mem=2050.0M) ---
