$date
	Mon Oct 26 22:48:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! outp $end
$var reg 1 " clk $end
$var reg 1 # inp $end
$var reg 1 $ rst $end
$var reg 16 % sequence [15:0] $end
$var integer 32 & i [31:0] $end
$scope module duty $end
$var wire 1 " clk $end
$var wire 1 # inp $end
$var wire 1 $ rst $end
$var reg 1 ! outp $end
$var reg 3 ' state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
bx &
b101010110110100 %
1$
x#
1"
0!
$end
#5
0#
b0 &
0$
#7
0"
#9
b1 &
1"
#11
0"
#13
b1 '
1#
b10 &
1"
#15
0"
#17
b10 '
0#
b11 &
1"
#19
0"
#21
b11 '
1#
b100 &
1"
#23
0"
#25
b100 '
b101 &
1"
#27
0"
#29
1!
b10 '
0#
b110 &
1"
#31
0"
#33
0!
b11 '
1#
b111 &
1"
#35
0"
#37
b100 '
b1000 &
1"
#39
0"
#41
1!
b10 '
0#
b1001 &
1"
#43
0"
#45
0!
b11 '
1#
b1010 &
1"
#47
0"
#49
b10 '
0#
b1011 &
1"
#51
0"
#53
b11 '
1#
b1100 &
1"
#55
0"
#57
b10 '
0#
b1101 &
1"
#59
0"
#61
b11 '
1#
b1110 &
1"
#63
0"
#65
b10 '
0#
b1111 &
1"
#67
0"
#69
b0 '
b10000 &
1"
