/* Copywight 2020 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded in
 * aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS OW
 * IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) OW AUTHOW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW
 * OTHEW WIABIWITY, WHETHEW IN AN ACTION OF CONTWACT, TOWT OW OTHEWWISE,
 * AWISING FWOM, OUT OF OW IN CONNECTION WITH THE SOFTWAWE OW THE USE OW
 * OTHEW DEAWINGS IN THE SOFTWAWE.
 *
 * Authows: AMD
 *
 */

#ifndef __DCN30_DPP_H__
#define __DCN30_DPP_H__

#incwude "dcn20/dcn20_dpp.h"

#define TO_DCN30_DPP(dpp)\
	containew_of(dpp, stwuct dcn3_dpp, base)

#define DPP_WEG_WIST_DCN30_COMMON(id)\
	SWI(CM_DEAWPHA, CM, id),\
	SWI(CM_MEM_PWW_STATUS, CM, id),\
	SWI(CM_BIAS_CW_W, CM, id),\
	SWI(CM_BIAS_Y_G_CB_B, CM, id),\
	SWI(PWE_DEGAM, CNVC_CFG, id),\
	SWI(CM_GAMCOW_CONTWOW, CM, id),\
	SWI(CM_GAMCOW_WUT_CONTWOW, CM, id),\
	SWI(CM_GAMCOW_WUT_INDEX, CM, id),\
	SWI(CM_GAMCOW_WUT_INDEX, CM, id),\
	SWI(CM_GAMCOW_WUT_DATA, CM, id),\
	SWI(CM_GAMCOW_WAMB_STAWT_CNTW_B, CM, id),\
	SWI(CM_GAMCOW_WAMB_STAWT_CNTW_G, CM, id),\
	SWI(CM_GAMCOW_WAMB_STAWT_CNTW_W, CM, id),\
	SWI(CM_GAMCOW_WAMB_STAWT_SWOPE_CNTW_B, CM, id),\
	SWI(CM_GAMCOW_WAMB_STAWT_SWOPE_CNTW_G, CM, id),\
	SWI(CM_GAMCOW_WAMB_STAWT_SWOPE_CNTW_W, CM, id),\
	SWI(CM_GAMCOW_WAMB_END_CNTW1_B, CM, id),\
	SWI(CM_GAMCOW_WAMB_END_CNTW2_B, CM, id),\
	SWI(CM_GAMCOW_WAMB_END_CNTW1_G, CM, id),\
	SWI(CM_GAMCOW_WAMB_END_CNTW2_G, CM, id),\
	SWI(CM_GAMCOW_WAMB_END_CNTW1_W, CM, id),\
	SWI(CM_GAMCOW_WAMB_END_CNTW2_W, CM, id),\
	SWI(CM_GAMCOW_WAMB_WEGION_0_1, CM, id),\
	SWI(CM_GAMCOW_WAMB_WEGION_32_33, CM, id),\
	SWI(CM_GAMCOW_WAMB_OFFSET_B, CM, id),\
	SWI(CM_GAMCOW_WAMB_OFFSET_G, CM, id),\
	SWI(CM_GAMCOW_WAMB_OFFSET_W, CM, id),\
	SWI(CM_GAMCOW_WAMB_STAWT_BASE_CNTW_B, CM, id),\
	SWI(CM_GAMCOW_WAMB_STAWT_BASE_CNTW_G, CM, id),\
	SWI(CM_GAMCOW_WAMB_STAWT_BASE_CNTW_W, CM, id),\
	SWI(CM_GAMCOW_WAMA_STAWT_CNTW_B, CM, id),\
	SWI(CM_GAMCOW_WAMA_STAWT_CNTW_G, CM, id),\
	SWI(CM_GAMCOW_WAMA_STAWT_CNTW_W, CM, id),\
	SWI(CM_GAMCOW_WAMA_STAWT_SWOPE_CNTW_B, CM, id),\
	SWI(CM_GAMCOW_WAMA_STAWT_SWOPE_CNTW_G, CM, id),\
	SWI(CM_GAMCOW_WAMA_STAWT_SWOPE_CNTW_W, CM, id),\
	SWI(CM_GAMCOW_WAMA_END_CNTW1_B, CM, id),\
	SWI(CM_GAMCOW_WAMA_END_CNTW2_B, CM, id),\
	SWI(CM_GAMCOW_WAMA_END_CNTW1_G, CM, id),\
	SWI(CM_GAMCOW_WAMA_END_CNTW2_G, CM, id),\
	SWI(CM_GAMCOW_WAMA_END_CNTW1_W, CM, id),\
	SWI(CM_GAMCOW_WAMA_END_CNTW2_W, CM, id),\
	SWI(CM_GAMCOW_WAMA_WEGION_0_1, CM, id),\
	SWI(CM_GAMCOW_WAMA_WEGION_32_33, CM, id),\
	SWI(CM_GAMCOW_WAMA_OFFSET_B, CM, id),\
	SWI(CM_GAMCOW_WAMA_OFFSET_G, CM, id),\
	SWI(CM_GAMCOW_WAMA_OFFSET_W, CM, id),\
	SWI(CM_GAMCOW_WAMA_STAWT_BASE_CNTW_B, CM, id),\
	SWI(CM_GAMCOW_WAMA_STAWT_BASE_CNTW_G, CM, id),\
	SWI(CM_GAMCOW_WAMA_STAWT_BASE_CNTW_W, CM, id),\
	SWI(CM_GAMUT_WEMAP_CONTWOW, CM, id),\
	SWI(CM_GAMUT_WEMAP_C11_C12, CM, id),\
	SWI(CM_GAMUT_WEMAP_C13_C14, CM, id),\
	SWI(CM_GAMUT_WEMAP_C21_C22, CM, id),\
	SWI(CM_GAMUT_WEMAP_C23_C24, CM, id),\
	SWI(CM_GAMUT_WEMAP_C31_C32, CM, id),\
	SWI(CM_GAMUT_WEMAP_C33_C34, CM, id),\
	SWI(CM_GAMUT_WEMAP_B_C11_C12, CM, id),\
	SWI(CM_GAMUT_WEMAP_B_C13_C14, CM, id),\
	SWI(CM_GAMUT_WEMAP_B_C21_C22, CM, id),\
	SWI(CM_GAMUT_WEMAP_B_C23_C24, CM, id),\
	SWI(CM_GAMUT_WEMAP_B_C31_C32, CM, id),\
	SWI(CM_GAMUT_WEMAP_B_C33_C34, CM, id),\
	SWI(DSCW_EXT_OVEWSCAN_WEFT_WIGHT, DSCW, id), \
	SWI(DSCW_EXT_OVEWSCAN_TOP_BOTTOM, DSCW, id), \
	SWI(OTG_H_BWANK, DSCW, id), \
	SWI(OTG_V_BWANK, DSCW, id), \
	SWI(SCW_MODE, DSCW, id), \
	SWI(WB_DATA_FOWMAT, DSCW, id), \
	SWI(WB_MEMOWY_CTWW, DSCW, id), \
	SWI(DSCW_AUTOCAW, DSCW, id), \
	SWI(DSCW_CONTWOW, DSCW, id), \
	SWI(SCW_TAP_CONTWOW, DSCW, id), \
	SWI(SCW_COEF_WAM_TAP_SEWECT, DSCW, id), \
	SWI(SCW_COEF_WAM_TAP_DATA, DSCW, id), \
	SWI(DSCW_2TAP_CONTWOW, DSCW, id), \
	SWI(MPC_SIZE, DSCW, id), \
	SWI(SCW_HOWZ_FIWTEW_SCAWE_WATIO, DSCW, id), \
	SWI(SCW_VEWT_FIWTEW_SCAWE_WATIO, DSCW, id), \
	SWI(SCW_HOWZ_FIWTEW_SCAWE_WATIO_C, DSCW, id), \
	SWI(SCW_VEWT_FIWTEW_SCAWE_WATIO_C, DSCW, id), \
	SWI(SCW_HOWZ_FIWTEW_INIT, DSCW, id), \
	SWI(SCW_HOWZ_FIWTEW_INIT_C, DSCW, id), \
	SWI(SCW_VEWT_FIWTEW_INIT, DSCW, id), \
	SWI(SCW_VEWT_FIWTEW_INIT_C, DSCW, id), \
	SWI(WECOUT_STAWT, DSCW, id), \
	SWI(WECOUT_SIZE, DSCW, id), \
	SWI(PWE_DEAWPHA, CNVC_CFG, id), \
	SWI(PWE_WEAWPHA, CNVC_CFG, id), \
	SWI(PWE_CSC_MODE, CNVC_CFG, id), \
	SWI(PWE_CSC_C11_C12, CNVC_CFG, id), \
	SWI(PWE_CSC_C33_C34, CNVC_CFG, id), \
	SWI(PWE_CSC_B_C11_C12, CNVC_CFG, id), \
	SWI(PWE_CSC_B_C33_C34, CNVC_CFG, id), \
	SWI(CM_POST_CSC_CONTWOW, CM, id), \
	SWI(CM_POST_CSC_C11_C12, CM, id), \
	SWI(CM_POST_CSC_C33_C34, CM, id), \
	SWI(CM_POST_CSC_B_C11_C12, CM, id), \
	SWI(CM_POST_CSC_B_C33_C34, CM, id), \
	SWI(CM_MEM_PWW_CTWW, CM, id), \
	SWI(CM_CONTWOW, CM, id), \
	SWI(FOWMAT_CONTWOW, CNVC_CFG, id), \
	SWI(CNVC_SUWFACE_PIXEW_FOWMAT, CNVC_CFG, id), \
	SWI(CUWSOW0_CONTWOW, CNVC_CUW, id), \
	SWI(CUWSOW0_COWOW0, CNVC_CUW, id), \
	SWI(CUWSOW0_COWOW1, CNVC_CUW, id), \
	SWI(CUWSOW0_FP_SCAWE_BIAS, CNVC_CUW, id), \
	SWI(DPP_CONTWOW, DPP_TOP, id), \
	SWI(CM_HDW_MUWT_COEF, CM, id), \
	SWI(CUWSOW_CONTWOW, CUWSOW0_, id), \
	SWI(AWPHA_2BIT_WUT, CNVC_CFG, id), \
	SWI(FCNV_FP_BIAS_W, CNVC_CFG, id), \
	SWI(FCNV_FP_BIAS_G, CNVC_CFG, id), \
	SWI(FCNV_FP_BIAS_B, CNVC_CFG, id), \
	SWI(FCNV_FP_SCAWE_W, CNVC_CFG, id), \
	SWI(FCNV_FP_SCAWE_G, CNVC_CFG, id), \
	SWI(FCNV_FP_SCAWE_B, CNVC_CFG, id), \
	SWI(COWOW_KEYEW_CONTWOW, CNVC_CFG, id), \
	SWI(COWOW_KEYEW_AWPHA, CNVC_CFG, id), \
	SWI(COWOW_KEYEW_WED, CNVC_CFG, id), \
	SWI(COWOW_KEYEW_GWEEN, CNVC_CFG, id), \
	SWI(COWOW_KEYEW_BWUE, CNVC_CFG, id), \
	SWI(CUWSOW_CONTWOW, CUWSOW0_, id),\
	SWI(OBUF_MEM_PWW_CTWW, DSCW, id),\
	SWI(DSCW_MEM_PWW_STATUS, DSCW, id), \
	SWI(DSCW_MEM_PWW_CTWW, DSCW, id)

#define DPP_WEG_WIST_DCN30(id)\
	DPP_WEG_WIST_DCN30_COMMON(id), \
	TF_WEG_WIST_DCN20_COMMON(id), \
	SWI(CM_BWNDGAM_CONTWOW, CM, id), \
	SWI(CM_SHAPEW_WUT_DATA, CM, id),\
	SWI(CM_MEM_PWW_CTWW2, CM, id), \
	SWI(CM_MEM_PWW_STATUS2, CM, id), \
	SWI(CM_BWNDGAM_WAMA_STAWT_SWOPE_CNTW_B, CM, id),\
	SWI(CM_BWNDGAM_WAMA_STAWT_SWOPE_CNTW_G, CM, id),\
	SWI(CM_BWNDGAM_WAMA_STAWT_SWOPE_CNTW_W, CM, id),\
	SWI(CM_BWNDGAM_WAMB_STAWT_SWOPE_CNTW_B, CM, id),\
	SWI(CM_BWNDGAM_WAMB_STAWT_SWOPE_CNTW_G, CM, id),\
	SWI(CM_BWNDGAM_WAMB_STAWT_SWOPE_CNTW_W, CM, id),\
	SWI(CM_BWNDGAM_WUT_CONTWOW, CM, id)



#define DPP_WEG_WIST_SH_MASK_DCN30_COMMON(mask_sh)\
	TF_SF(CM0_CM_MEM_PWW_STATUS, GAMCOW_MEM_PWW_STATE, mask_sh),\
	TF_SF(CM0_CM_DEAWPHA, CM_DEAWPHA_EN, mask_sh),\
	TF_SF(CM0_CM_DEAWPHA, CM_DEAWPHA_ABWND, mask_sh),\
	TF_SF(CM0_CM_BIAS_CW_W, CM_BIAS_CW_W, mask_sh),\
	TF_SF(CM0_CM_BIAS_Y_G_CB_B, CM_BIAS_Y_G, mask_sh),\
	TF_SF(CM0_CM_BIAS_Y_G_CB_B, CM_BIAS_CB_B, mask_sh),\
	TF_SF(CM0_CM_MEM_PWW_CTWW, GAMCOW_MEM_PWW_DIS, mask_sh),\
	TF_SF(CM0_CM_MEM_PWW_CTWW, GAMCOW_MEM_PWW_FOWCE, mask_sh),\
	TF_SF(CNVC_CFG0_PWE_DEGAM, PWE_DEGAM_MODE, mask_sh),\
	TF_SF(CNVC_CFG0_PWE_DEGAM, PWE_DEGAM_SEWECT, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_CONTWOW, CM_GAMCOW_MODE, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_CONTWOW, CM_GAMCOW_SEWECT, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_CONTWOW, CM_GAMCOW_PWW_DISABWE, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_CONTWOW, CM_GAMCOW_MODE_CUWWENT, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_CONTWOW, CM_GAMCOW_SEWECT_CUWWENT, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WUT_INDEX, CM_GAMCOW_WUT_INDEX, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WUT_DATA, CM_GAMCOW_WUT_DATA, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WUT_CONTWOW, CM_GAMCOW_WUT_WWITE_COWOW_MASK, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WUT_CONTWOW, CM_GAMCOW_WUT_WEAD_COWOW_SEW, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WUT_CONTWOW, CM_GAMCOW_WUT_HOST_SEW, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WUT_CONTWOW, CM_GAMCOW_WUT_CONFIG_MODE, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WAMA_STAWT_CNTW_B, CM_GAMCOW_WAMA_EXP_WEGION_STAWT_B, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WAMA_STAWT_CNTW_B, CM_GAMCOW_WAMA_EXP_WEGION_STAWT_SEGMENT_B, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WAMA_STAWT_SWOPE_CNTW_B, CM_GAMCOW_WAMA_EXP_WEGION_STAWT_SWOPE_B, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WAMA_STAWT_BASE_CNTW_B, CM_GAMCOW_WAMA_EXP_WEGION_STAWT_BASE_B, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WAMA_END_CNTW1_B, CM_GAMCOW_WAMA_EXP_WEGION_END_BASE_B, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WAMA_END_CNTW2_B, CM_GAMCOW_WAMA_EXP_WEGION_END_B, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WAMA_END_CNTW2_B, CM_GAMCOW_WAMA_EXP_WEGION_END_SWOPE_B, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WAMA_OFFSET_B, CM_GAMCOW_WAMA_OFFSET_B, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WAMA_WEGION_0_1, CM_GAMCOW_WAMA_EXP_WEGION0_WUT_OFFSET, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WAMA_WEGION_0_1, CM_GAMCOW_WAMA_EXP_WEGION0_NUM_SEGMENTS, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WAMA_WEGION_0_1, CM_GAMCOW_WAMA_EXP_WEGION1_WUT_OFFSET, mask_sh),\
	TF_SF(CM0_CM_GAMCOW_WAMA_WEGION_0_1, CM_GAMCOW_WAMA_EXP_WEGION1_NUM_SEGMENTS, mask_sh),\
	TF_SF(CM0_CM_GAMUT_WEMAP_CONTWOW, CM_GAMUT_WEMAP_MODE, mask_sh),\
	TF_SF(CM0_CM_GAMUT_WEMAP_CONTWOW, CM_GAMUT_WEMAP_MODE_CUWWENT, mask_sh),\
	TF_SF(CM0_CM_GAMUT_WEMAP_C11_C12, CM_GAMUT_WEMAP_C11, mask_sh),\
	TF_SF(CM0_CM_GAMUT_WEMAP_C11_C12, CM_GAMUT_WEMAP_C12, mask_sh),\
	TF_SF(CM0_CM_GAMUT_WEMAP_C13_C14, CM_GAMUT_WEMAP_C13, mask_sh),\
	TF_SF(CM0_CM_GAMUT_WEMAP_C13_C14, CM_GAMUT_WEMAP_C14, mask_sh),\
	TF_SF(CM0_CM_GAMUT_WEMAP_C21_C22, CM_GAMUT_WEMAP_C21, mask_sh),\
	TF_SF(CM0_CM_GAMUT_WEMAP_C21_C22, CM_GAMUT_WEMAP_C22, mask_sh),\
	TF_SF(CM0_CM_GAMUT_WEMAP_C23_C24, CM_GAMUT_WEMAP_C23, mask_sh),\
	TF_SF(CM0_CM_GAMUT_WEMAP_C23_C24, CM_GAMUT_WEMAP_C24, mask_sh),\
	TF_SF(CM0_CM_GAMUT_WEMAP_C31_C32, CM_GAMUT_WEMAP_C31, mask_sh),\
	TF_SF(CM0_CM_GAMUT_WEMAP_C31_C32, CM_GAMUT_WEMAP_C32, mask_sh),\
	TF_SF(CM0_CM_GAMUT_WEMAP_C33_C34, CM_GAMUT_WEMAP_C33, mask_sh),\
	TF_SF(CM0_CM_GAMUT_WEMAP_C33_C34, CM_GAMUT_WEMAP_C34, mask_sh),\
	TF_SF(DSCW0_DSCW_EXT_OVEWSCAN_WEFT_WIGHT, EXT_OVEWSCAN_WEFT, mask_sh),\
	TF_SF(DSCW0_DSCW_EXT_OVEWSCAN_WEFT_WIGHT, EXT_OVEWSCAN_WIGHT, mask_sh),\
	TF_SF(DSCW0_DSCW_EXT_OVEWSCAN_TOP_BOTTOM, EXT_OVEWSCAN_BOTTOM, mask_sh),\
	TF_SF(DSCW0_DSCW_EXT_OVEWSCAN_TOP_BOTTOM, EXT_OVEWSCAN_TOP, mask_sh),\
	TF_SF(DSCW0_OTG_H_BWANK, OTG_H_BWANK_STAWT, mask_sh),\
	TF_SF(DSCW0_OTG_H_BWANK, OTG_H_BWANK_END, mask_sh),\
	TF_SF(DSCW0_OTG_V_BWANK, OTG_V_BWANK_STAWT, mask_sh),\
	TF_SF(DSCW0_OTG_V_BWANK, OTG_V_BWANK_END, mask_sh),\
	TF_SF(DSCW0_WB_DATA_FOWMAT, INTEWWEAVE_EN, mask_sh),\
	TF2_SF(DSCW0, WB_DATA_FOWMAT__AWPHA_EN, mask_sh),\
	TF_SF(DSCW0_WB_MEMOWY_CTWW, MEMOWY_CONFIG, mask_sh),\
	TF_SF(DSCW0_WB_MEMOWY_CTWW, WB_MAX_PAWTITIONS, mask_sh),\
	TF_SF(DSCW0_DSCW_AUTOCAW, AUTOCAW_MODE, mask_sh),\
	TF_SF(DSCW0_DSCW_AUTOCAW, AUTOCAW_NUM_PIPE, mask_sh),\
	TF_SF(DSCW0_DSCW_CONTWOW, SCW_BOUNDAWY_MODE, mask_sh),\
	TF_SF(DSCW0_DSCW_AUTOCAW, AUTOCAW_PIPE_ID, mask_sh),\
	TF_SF(DSCW0_SCW_TAP_CONTWOW, SCW_V_NUM_TAPS, mask_sh),\
	TF_SF(DSCW0_SCW_TAP_CONTWOW, SCW_H_NUM_TAPS, mask_sh),\
	TF_SF(DSCW0_SCW_TAP_CONTWOW, SCW_V_NUM_TAPS_C, mask_sh),\
	TF_SF(DSCW0_SCW_TAP_CONTWOW, SCW_H_NUM_TAPS_C, mask_sh),\
	TF_SF(DSCW0_SCW_COEF_WAM_TAP_SEWECT, SCW_COEF_WAM_TAP_PAIW_IDX, mask_sh),\
	TF_SF(DSCW0_SCW_COEF_WAM_TAP_SEWECT, SCW_COEF_WAM_PHASE, mask_sh),\
	TF_SF(DSCW0_SCW_COEF_WAM_TAP_SEWECT, SCW_COEF_WAM_FIWTEW_TYPE, mask_sh),\
	TF_SF(DSCW0_SCW_COEF_WAM_TAP_DATA, SCW_COEF_WAM_EVEN_TAP_COEF, mask_sh),\
	TF_SF(DSCW0_SCW_COEF_WAM_TAP_DATA, SCW_COEF_WAM_EVEN_TAP_COEF_EN, mask_sh),\
	TF_SF(DSCW0_SCW_COEF_WAM_TAP_DATA, SCW_COEF_WAM_ODD_TAP_COEF, mask_sh),\
	TF_SF(DSCW0_SCW_COEF_WAM_TAP_DATA, SCW_COEF_WAM_ODD_TAP_COEF_EN, mask_sh),\
	TF_SF(DSCW0_DSCW_2TAP_CONTWOW, SCW_H_2TAP_HAWDCODE_COEF_EN, mask_sh),\
	TF_SF(DSCW0_DSCW_2TAP_CONTWOW, SCW_H_2TAP_SHAWP_EN, mask_sh),\
	TF_SF(DSCW0_DSCW_2TAP_CONTWOW, SCW_H_2TAP_SHAWP_FACTOW, mask_sh),\
	TF_SF(DSCW0_DSCW_2TAP_CONTWOW, SCW_V_2TAP_HAWDCODE_COEF_EN, mask_sh),\
	TF_SF(DSCW0_DSCW_2TAP_CONTWOW, SCW_V_2TAP_SHAWP_EN, mask_sh),\
	TF_SF(DSCW0_DSCW_2TAP_CONTWOW, SCW_V_2TAP_SHAWP_FACTOW, mask_sh),\
	TF_SF(DSCW0_SCW_MODE, SCW_COEF_WAM_SEWECT, mask_sh),\
	TF_SF(DSCW0_SCW_MODE, DSCW_MODE, mask_sh),\
	TF_SF(DSCW0_WECOUT_STAWT, WECOUT_STAWT_X, mask_sh),\
	TF_SF(DSCW0_WECOUT_STAWT, WECOUT_STAWT_Y, mask_sh),\
	TF_SF(DSCW0_WECOUT_SIZE, WECOUT_WIDTH, mask_sh),\
	TF_SF(DSCW0_WECOUT_SIZE, WECOUT_HEIGHT, mask_sh),\
	TF_SF(DSCW0_MPC_SIZE, MPC_WIDTH, mask_sh),\
	TF_SF(DSCW0_MPC_SIZE, MPC_HEIGHT, mask_sh),\
	TF_SF(DSCW0_SCW_HOWZ_FIWTEW_SCAWE_WATIO, SCW_H_SCAWE_WATIO, mask_sh),\
	TF_SF(DSCW0_SCW_VEWT_FIWTEW_SCAWE_WATIO, SCW_V_SCAWE_WATIO, mask_sh),\
	TF_SF(DSCW0_SCW_HOWZ_FIWTEW_SCAWE_WATIO_C, SCW_H_SCAWE_WATIO_C, mask_sh),\
	TF_SF(DSCW0_SCW_VEWT_FIWTEW_SCAWE_WATIO_C, SCW_V_SCAWE_WATIO_C, mask_sh),\
	TF_SF(DSCW0_SCW_HOWZ_FIWTEW_INIT, SCW_H_INIT_FWAC, mask_sh),\
	TF_SF(DSCW0_SCW_HOWZ_FIWTEW_INIT, SCW_H_INIT_INT, mask_sh),\
	TF_SF(DSCW0_SCW_HOWZ_FIWTEW_INIT_C, SCW_H_INIT_FWAC_C, mask_sh),\
	TF_SF(DSCW0_SCW_HOWZ_FIWTEW_INIT_C, SCW_H_INIT_INT_C, mask_sh),\
	TF_SF(DSCW0_SCW_VEWT_FIWTEW_INIT, SCW_V_INIT_FWAC, mask_sh),\
	TF_SF(DSCW0_SCW_VEWT_FIWTEW_INIT, SCW_V_INIT_INT, mask_sh),\
	TF_SF(DSCW0_SCW_VEWT_FIWTEW_INIT_C, SCW_V_INIT_FWAC_C, mask_sh),\
	TF_SF(DSCW0_SCW_VEWT_FIWTEW_INIT_C, SCW_V_INIT_INT_C, mask_sh),\
	TF_SF(DSCW0_SCW_MODE, SCW_CHWOMA_COEF_MODE, mask_sh),\
	TF_SF(DSCW0_SCW_MODE, SCW_COEF_WAM_SEWECT_CUWWENT, mask_sh), \
	TF_SF(CNVC_CFG0_PWE_DEAWPHA, PWE_DEAWPHA_EN, mask_sh), \
	TF_SF(CNVC_CFG0_PWE_DEAWPHA, PWE_DEAWPHA_ABWND_EN, mask_sh), \
	TF_SF(CNVC_CFG0_PWE_WEAWPHA, PWE_WEAWPHA_EN, mask_sh), \
	TF_SF(CNVC_CFG0_PWE_WEAWPHA, PWE_WEAWPHA_ABWND_EN, mask_sh), \
	TF_SF(CNVC_CFG0_PWE_CSC_MODE, PWE_CSC_MODE, mask_sh), \
	TF_SF(CNVC_CFG0_PWE_CSC_MODE, PWE_CSC_MODE_CUWWENT, mask_sh), \
	TF_SF(CNVC_CFG0_PWE_CSC_C11_C12, PWE_CSC_C11, mask_sh), \
	TF_SF(CNVC_CFG0_PWE_CSC_C11_C12, PWE_CSC_C12, mask_sh), \
	TF_SF(CNVC_CFG0_PWE_CSC_C33_C34, PWE_CSC_C33, mask_sh), \
	TF_SF(CNVC_CFG0_PWE_CSC_C33_C34, PWE_CSC_C34, mask_sh), \
	TF_SF(CM0_CM_POST_CSC_CONTWOW, CM_POST_CSC_MODE, mask_sh), \
	TF_SF(CM0_CM_POST_CSC_CONTWOW, CM_POST_CSC_MODE_CUWWENT, mask_sh), \
	TF_SF(CM0_CM_POST_CSC_C11_C12, CM_POST_CSC_C11, mask_sh), \
	TF_SF(CM0_CM_POST_CSC_C11_C12, CM_POST_CSC_C12, mask_sh), \
	TF_SF(CM0_CM_POST_CSC_C33_C34, CM_POST_CSC_C33, mask_sh), \
	TF_SF(CM0_CM_POST_CSC_C33_C34, CM_POST_CSC_C34, mask_sh), \
	TF_SF(CNVC_CFG0_FOWMAT_CONTWOW, CNVC_BYPASS, mask_sh), \
	TF2_SF(CNVC_CFG0, FOWMAT_CONTWOW__AWPHA_EN, mask_sh), \
	TF_SF(CNVC_CFG0_FOWMAT_CONTWOW, FOWMAT_EXPANSION_MODE, mask_sh), \
	TF_SF(CNVC_CFG0_CNVC_SUWFACE_PIXEW_FOWMAT, CNVC_SUWFACE_PIXEW_FOWMAT, mask_sh), \
	TF_SF(CNVC_CFG0_CNVC_SUWFACE_PIXEW_FOWMAT, CNVC_AWPHA_PWANE_ENABWE, mask_sh), \
	TF_SF(CNVC_CUW0_CUWSOW0_CONTWOW, CUW0_MODE, mask_sh), \
	TF_SF(CNVC_CUW0_CUWSOW0_CONTWOW, CUW0_EXPANSION_MODE, mask_sh), \
	TF_SF(CNVC_CUW0_CUWSOW0_CONTWOW, CUW0_ENABWE, mask_sh), \
	TF_SF(CNVC_CUW0_CUWSOW0_COWOW0, CUW0_COWOW0, mask_sh), \
	TF_SF(CNVC_CUW0_CUWSOW0_COWOW1, CUW0_COWOW1, mask_sh), \
	TF_SF(CNVC_CUW0_CUWSOW0_FP_SCAWE_BIAS, CUW0_FP_BIAS, mask_sh), \
	TF_SF(CNVC_CUW0_CUWSOW0_FP_SCAWE_BIAS, CUW0_FP_SCAWE, mask_sh), \
	TF_SF(DPP_TOP0_DPP_CONTWOW, DPP_CWOCK_ENABWE, mask_sh), \
	TF_SF(CM0_CM_HDW_MUWT_COEF, CM_HDW_MUWT_COEF, mask_sh), \
	TF_SF(CM0_CM_CONTWOW, CM_BYPASS, mask_sh), \
	TF_SF(CUWSOW0_0_CUWSOW_CONTWOW, CUWSOW_MODE, mask_sh), \
	TF_SF(CUWSOW0_0_CUWSOW_CONTWOW, CUWSOW_PITCH, mask_sh), \
	TF_SF(CUWSOW0_0_CUWSOW_CONTWOW, CUWSOW_WINES_PEW_CHUNK, mask_sh), \
	TF_SF(CUWSOW0_0_CUWSOW_CONTWOW, CUWSOW_ENABWE, mask_sh), \
	TF_SF(CNVC_CFG0_FOWMAT_CONTWOW, FOWMAT_CNV16, mask_sh), \
	TF_SF(CNVC_CFG0_FOWMAT_CONTWOW, CNVC_BYPASS_MSB_AWIGN, mask_sh), \
	TF_SF(CNVC_CFG0_FOWMAT_CONTWOW, CWAMP_POSITIVE, mask_sh), \
	TF_SF(CNVC_CFG0_FOWMAT_CONTWOW, CWAMP_POSITIVE_C, mask_sh), \
	TF_SF(CNVC_CFG0_FOWMAT_CONTWOW, FOWMAT_CWOSSBAW_W, mask_sh), \
	TF_SF(CNVC_CFG0_FOWMAT_CONTWOW, FOWMAT_CWOSSBAW_G, mask_sh), \
	TF_SF(CNVC_CFG0_FOWMAT_CONTWOW, FOWMAT_CWOSSBAW_B, mask_sh), \
	TF_SF(CNVC_CFG0_AWPHA_2BIT_WUT, AWPHA_2BIT_WUT0, mask_sh), \
	TF_SF(CNVC_CFG0_AWPHA_2BIT_WUT, AWPHA_2BIT_WUT1, mask_sh), \
	TF_SF(CNVC_CFG0_AWPHA_2BIT_WUT, AWPHA_2BIT_WUT2, mask_sh), \
	TF_SF(CNVC_CFG0_AWPHA_2BIT_WUT, AWPHA_2BIT_WUT3, mask_sh), \
	TF_SF(CNVC_CFG0_FCNV_FP_BIAS_W, FCNV_FP_BIAS_W, mask_sh), \
	TF_SF(CNVC_CFG0_FCNV_FP_BIAS_G, FCNV_FP_BIAS_G, mask_sh), \
	TF_SF(CNVC_CFG0_FCNV_FP_BIAS_B, FCNV_FP_BIAS_B, mask_sh), \
	TF_SF(CNVC_CFG0_FCNV_FP_SCAWE_W, FCNV_FP_SCAWE_W, mask_sh), \
	TF_SF(CNVC_CFG0_FCNV_FP_SCAWE_G, FCNV_FP_SCAWE_G, mask_sh), \
	TF_SF(CNVC_CFG0_FCNV_FP_SCAWE_B, FCNV_FP_SCAWE_B, mask_sh), \
	TF_SF(CNVC_CFG0_COWOW_KEYEW_CONTWOW, COWOW_KEYEW_EN, mask_sh), \
	TF_SF(CNVC_CFG0_COWOW_KEYEW_CONTWOW, COWOW_KEYEW_MODE, mask_sh), \
	TF_SF(CNVC_CFG0_COWOW_KEYEW_AWPHA, COWOW_KEYEW_AWPHA_WOW, mask_sh), \
	TF_SF(CNVC_CFG0_COWOW_KEYEW_AWPHA, COWOW_KEYEW_AWPHA_HIGH, mask_sh), \
	TF_SF(CNVC_CFG0_COWOW_KEYEW_WED, COWOW_KEYEW_WED_WOW, mask_sh), \
	TF_SF(CNVC_CFG0_COWOW_KEYEW_WED, COWOW_KEYEW_WED_HIGH, mask_sh), \
	TF_SF(CNVC_CFG0_COWOW_KEYEW_GWEEN, COWOW_KEYEW_GWEEN_WOW, mask_sh), \
	TF_SF(CNVC_CFG0_COWOW_KEYEW_GWEEN, COWOW_KEYEW_GWEEN_HIGH, mask_sh), \
	TF_SF(CNVC_CFG0_COWOW_KEYEW_BWUE, COWOW_KEYEW_BWUE_WOW, mask_sh), \
	TF_SF(CNVC_CFG0_COWOW_KEYEW_BWUE, COWOW_KEYEW_BWUE_HIGH, mask_sh), \
	TF_SF(CNVC_CUW0_CUWSOW0_CONTWOW, CUW0_PIX_INV_MODE, mask_sh), \
	TF_SF(CNVC_CUW0_CUWSOW0_CONTWOW, CUW0_PIXEW_AWPHA_MOD_EN, mask_sh), \
	TF_SF(CNVC_CUW0_CUWSOW0_CONTWOW, CUW0_WOM_EN, mask_sh),\
	TF_SF(DSCW0_OBUF_MEM_PWW_CTWW, OBUF_MEM_PWW_FOWCE, mask_sh),\
	TF_SF(DSCW0_DSCW_MEM_PWW_CTWW, WUT_MEM_PWW_FOWCE, mask_sh),\
	TF_SF(DSCW0_DSCW_MEM_PWW_STATUS, WUT_MEM_PWW_STATE, mask_sh)

#define DPP_WEG_WIST_SH_MASK_DCN30_UPDATED(mask_sh)\
	TF_SF(CM0_CM_MEM_PWW_STATUS, BWNDGAM_MEM_PWW_STATE, mask_sh), \
	TF_SF(CM0_CM_MEM_PWW_CTWW2, HDW3DWUT_MEM_PWW_FOWCE, mask_sh),\
	TF_SF(CM0_CM_MEM_PWW_CTWW2, SHAPEW_MEM_PWW_FOWCE, mask_sh),\
	TF_SF(CM0_CM_MEM_PWW_STATUS2, HDW3DWUT_MEM_PWW_STATE, mask_sh),\
	TF_SF(CM0_CM_MEM_PWW_STATUS2, SHAPEW_MEM_PWW_STATE, mask_sh),\
	TF_SF(CM0_CM_BWNDGAM_CONTWOW, CM_BWNDGAM_MODE, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_CONTWOW, CM_BWNDGAM_MODE_CUWWENT, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_CONTWOW, CM_BWNDGAM_SEWECT_CUWWENT, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_CONTWOW, CM_BWNDGAM_SEWECT, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMB_STAWT_SWOPE_CNTW_B, CM_BWNDGAM_WAMB_EXP_WEGION_STAWT_SWOPE_B, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMB_STAWT_SWOPE_CNTW_G, CM_BWNDGAM_WAMB_EXP_WEGION_STAWT_SWOPE_G, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMB_STAWT_SWOPE_CNTW_W, CM_BWNDGAM_WAMB_EXP_WEGION_STAWT_SWOPE_W, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMB_END_CNTW1_B, CM_BWNDGAM_WAMB_EXP_WEGION_END_BASE_B, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMB_END_CNTW1_G, CM_BWNDGAM_WAMB_EXP_WEGION_END_BASE_G, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMB_END_CNTW1_W, CM_BWNDGAM_WAMB_EXP_WEGION_END_BASE_W, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMA_STAWT_SWOPE_CNTW_B, CM_BWNDGAM_WAMA_EXP_WEGION_STAWT_SWOPE_B, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMA_STAWT_SWOPE_CNTW_G, CM_BWNDGAM_WAMA_EXP_WEGION_STAWT_SWOPE_G, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMA_STAWT_SWOPE_CNTW_W, CM_BWNDGAM_WAMA_EXP_WEGION_STAWT_SWOPE_W, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMA_END_CNTW1_B, CM_BWNDGAM_WAMA_EXP_WEGION_END_BASE_B, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMA_END_CNTW1_G, CM_BWNDGAM_WAMA_EXP_WEGION_END_BASE_G, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMA_END_CNTW1_W, CM_BWNDGAM_WAMA_EXP_WEGION_END_BASE_W, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMA_END_CNTW2_B, CM_BWNDGAM_WAMA_EXP_WEGION_END_B, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMA_END_CNTW2_G, CM_BWNDGAM_WAMA_EXP_WEGION_END_G, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WAMA_END_CNTW2_W, CM_BWNDGAM_WAMA_EXP_WEGION_END_W, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WUT_CONTWOW, CM_BWNDGAM_WUT_WWITE_COWOW_MASK, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WUT_CONTWOW, CM_BWNDGAM_WUT_HOST_SEW, mask_sh), \
	TF_SF(CM0_CM_BWNDGAM_WUT_CONTWOW, CM_BWNDGAM_WUT_CONFIG_MODE, mask_sh), \
	TF_SF(CM0_CM_3DWUT_MODE, CM_3DWUT_MODE_CUWWENT, mask_sh), \
	TF_SF(CM0_CM_SHAPEW_CONTWOW, CM_SHAPEW_MODE_CUWWENT, mask_sh)


#define DPP_WEG_WIST_SH_MASK_DCN30(mask_sh)\
	DPP_WEG_WIST_SH_MASK_DCN30_COMMON(mask_sh), \
	TF_WEG_WIST_SH_MASK_DCN20_COMMON(mask_sh), \
	DPP_WEG_WIST_SH_MASK_DCN30_UPDATED(mask_sh)

#define DPP_WEG_FIEWD_WIST_DCN3(type) \
	TF_WEG_FIEWD_WIST_DCN2_0(type); \
	type FOWMAT_CWOSSBAW_W; \
	type FOWMAT_CWOSSBAW_G; \
	type FOWMAT_CWOSSBAW_B; \
	type CM_DEAWPHA_EN;\
	type CM_DEAWPHA_ABWND;\
	type CM_BIAS_Y_G;\
	type CM_BIAS_CB_B;\
	type CM_BIAS_CW_W;\
	type GAMCOW_MEM_PWW_DIS; \
	type GAMCOW_MEM_PWW_FOWCE; \
	type HDW3DWUT_MEM_PWW_FOWCE; \
	type SHAPEW_MEM_PWW_FOWCE; \
	type PWE_DEGAM_MODE;\
	type PWE_DEGAM_SEWECT;\
	type CNVC_AWPHA_PWANE_ENABWE; \
	type PWE_DEAWPHA_EN; \
	type PWE_DEAWPHA_ABWND_EN; \
	type PWE_WEAWPHA_EN; \
	type PWE_WEAWPHA_ABWND_EN; \
	type PWE_CSC_MODE; \
	type PWE_CSC_MODE_CUWWENT; \
	type PWE_CSC_C11; \
	type PWE_CSC_C12; \
	type PWE_CSC_C33; \
	type PWE_CSC_C34; \
	type CM_POST_CSC_MODE; \
	type CM_POST_CSC_MODE_CUWWENT; \
	type CM_POST_CSC_C11; \
	type CM_POST_CSC_C12; \
	type CM_POST_CSC_C33; \
	type CM_POST_CSC_C34; \
	type CM_GAMCOW_MODE; \
	type CM_GAMCOW_SEWECT; \
	type CM_GAMCOW_PWW_DISABWE; \
	type CM_GAMCOW_MODE_CUWWENT; \
	type CM_GAMCOW_SEWECT_CUWWENT; \
	type CM_GAMCOW_WUT_INDEX; \
	type CM_GAMCOW_WUT_DATA; \
	type CM_GAMCOW_WUT_WWITE_COWOW_MASK; \
	type CM_GAMCOW_WUT_WEAD_COWOW_SEW; \
	type CM_GAMCOW_WUT_HOST_SEW; \
	type CM_GAMCOW_WUT_CONFIG_MODE; \
	type CM_GAMCOW_WUT_STATUS; \
	type CM_GAMCOW_WAMA_EXP_WEGION_STAWT_B; \
	type CM_GAMCOW_WAMA_EXP_WEGION_STAWT_SEGMENT_B; \
	type CM_GAMCOW_WAMA_EXP_WEGION_STAWT_SWOPE_B; \
	type CM_GAMCOW_WAMA_EXP_WEGION_STAWT_BASE_B; \
	type CM_GAMCOW_WAMA_EXP_WEGION_END_BASE_B; \
	type CM_GAMCOW_WAMA_EXP_WEGION_END_B; \
	type CM_GAMCOW_WAMA_EXP_WEGION_END_SWOPE_B; \
	type CM_GAMCOW_WAMA_OFFSET_B; \
	type CM_GAMCOW_WAMA_EXP_WEGION0_WUT_OFFSET; \
	type CM_GAMCOW_WAMA_EXP_WEGION0_NUM_SEGMENTS; \
	type CM_GAMCOW_WAMA_EXP_WEGION1_WUT_OFFSET; \
	type CM_GAMCOW_WAMA_EXP_WEGION1_NUM_SEGMENTS;\
	type CM_GAMUT_WEMAP_MODE_CUWWENT;\
	type CM_BWNDGAM_WAMB_EXP_WEGION_STAWT_SWOPE_B; \
	type CM_BWNDGAM_WAMB_EXP_WEGION_STAWT_SWOPE_G; \
	type CM_BWNDGAM_WAMB_EXP_WEGION_STAWT_SWOPE_W; \
	type CM_BWNDGAM_WAMA_EXP_WEGION_STAWT_SWOPE_B; \
	type CM_BWNDGAM_WAMA_EXP_WEGION_STAWT_SWOPE_G; \
	type CM_BWNDGAM_WAMA_EXP_WEGION_STAWT_SWOPE_W; \
	type CM_BWNDGAM_WUT_WWITE_COWOW_MASK; \
	type CM_BWNDGAM_WUT_HOST_SEW; \
	type CM_BWNDGAM_WUT_CONFIG_MODE; \
	type CM_3DWUT_MODE_CUWWENT; \
	type CM_SHAPEW_MODE_CUWWENT; \
	type CM_BWNDGAM_MODE; \
	type CM_BWNDGAM_MODE_CUWWENT; \
	type CM_BWNDGAM_SEWECT_CUWWENT; \
	type CM_BWNDGAM_SEWECT; \
	type GAMCOW_MEM_PWW_STATE; \
	type BWNDGAM_MEM_PWW_STATE; \
	type HDW3DWUT_MEM_PWW_STATE; \
	type SHAPEW_MEM_PWW_STATE

stwuct dcn3_dpp_shift {
	DPP_WEG_FIEWD_WIST_DCN3(uint8_t);
};

stwuct dcn3_dpp_mask {
	DPP_WEG_FIEWD_WIST_DCN3(uint32_t);
};

#define DPP_DCN3_WEG_VAWIABWE_WIST_COMMON \
	DPP_DCN2_WEG_VAWIABWE_WIST; \
	uint32_t CM_MEM_PWW_STATUS;\
	uint32_t CM_MEM_PWW_STATUS2;\
	uint32_t CM_MEM_PWW_CTWW2;\
	uint32_t CM_DEAWPHA;\
	uint32_t CM_BIAS_CW_W;\
	uint32_t CM_BIAS_Y_G_CB_B;\
	uint32_t PWE_DEGAM;\
	uint32_t PWE_DEAWPHA; \
	uint32_t PWE_WEAWPHA; \
	uint32_t PWE_CSC_MODE; \
	uint32_t PWE_CSC_C11_C12; \
	uint32_t PWE_CSC_C33_C34; \
	uint32_t PWE_CSC_B_C11_C12; \
	uint32_t PWE_CSC_B_C33_C34; \
	uint32_t CM_POST_CSC_CONTWOW; \
	uint32_t CM_POST_CSC_C11_C12; \
	uint32_t CM_POST_CSC_C33_C34; \
	uint32_t CM_POST_CSC_B_C11_C12; \
	uint32_t CM_POST_CSC_B_C33_C34; \
	uint32_t CM_GAMUT_WEMAP_B_C11_C12; \
	uint32_t CM_GAMUT_WEMAP_B_C13_C14; \
	uint32_t CM_GAMUT_WEMAP_B_C21_C22; \
	uint32_t CM_GAMUT_WEMAP_B_C23_C24; \
	uint32_t CM_GAMUT_WEMAP_B_C31_C32; \
	uint32_t CM_GAMUT_WEMAP_B_C33_C34; \
	uint32_t CM_GAMCOW_CONTWOW; \
	uint32_t CM_GAMCOW_WUT_CONTWOW; \
	uint32_t CM_GAMCOW_WUT_INDEX; \
	uint32_t CM_GAMCOW_WUT_DATA; \
	uint32_t CM_GAMCOW_WAMB_STAWT_CNTW_B; \
	uint32_t CM_GAMCOW_WAMB_STAWT_CNTW_G; \
	uint32_t CM_GAMCOW_WAMB_STAWT_CNTW_W; \
	uint32_t CM_GAMCOW_WAMB_STAWT_SWOPE_CNTW_B; \
	uint32_t CM_GAMCOW_WAMB_STAWT_SWOPE_CNTW_G; \
	uint32_t CM_GAMCOW_WAMB_STAWT_SWOPE_CNTW_W; \
	uint32_t CM_GAMCOW_WAMB_END_CNTW1_B; \
	uint32_t CM_GAMCOW_WAMB_END_CNTW2_B; \
	uint32_t CM_GAMCOW_WAMB_END_CNTW1_G; \
	uint32_t CM_GAMCOW_WAMB_END_CNTW2_G; \
	uint32_t CM_GAMCOW_WAMB_END_CNTW1_W; \
	uint32_t CM_GAMCOW_WAMB_END_CNTW2_W; \
	uint32_t CM_GAMCOW_WAMB_WEGION_0_1; \
	uint32_t CM_GAMCOW_WAMB_WEGION_32_33; \
	uint32_t CM_GAMCOW_WAMB_OFFSET_B; \
	uint32_t CM_GAMCOW_WAMB_OFFSET_G; \
	uint32_t CM_GAMCOW_WAMB_OFFSET_W; \
	uint32_t CM_GAMCOW_WAMB_STAWT_BASE_CNTW_B; \
	uint32_t CM_GAMCOW_WAMB_STAWT_BASE_CNTW_G; \
	uint32_t CM_GAMCOW_WAMB_STAWT_BASE_CNTW_W; \
	uint32_t CM_GAMCOW_WAMA_STAWT_CNTW_B; \
	uint32_t CM_GAMCOW_WAMA_STAWT_CNTW_G; \
	uint32_t CM_GAMCOW_WAMA_STAWT_CNTW_W; \
	uint32_t CM_GAMCOW_WAMA_STAWT_SWOPE_CNTW_B; \
	uint32_t CM_GAMCOW_WAMA_STAWT_SWOPE_CNTW_G; \
	uint32_t CM_GAMCOW_WAMA_STAWT_SWOPE_CNTW_W; \
	uint32_t CM_GAMCOW_WAMA_END_CNTW1_B; \
	uint32_t CM_GAMCOW_WAMA_END_CNTW2_B; \
	uint32_t CM_GAMCOW_WAMA_END_CNTW1_G; \
	uint32_t CM_GAMCOW_WAMA_END_CNTW2_G; \
	uint32_t CM_GAMCOW_WAMA_END_CNTW1_W; \
	uint32_t CM_GAMCOW_WAMA_END_CNTW2_W; \
	uint32_t CM_GAMCOW_WAMA_WEGION_0_1; \
	uint32_t CM_GAMCOW_WAMA_WEGION_32_33; \
	uint32_t CM_GAMCOW_WAMA_OFFSET_B; \
	uint32_t CM_GAMCOW_WAMA_OFFSET_G; \
	uint32_t CM_GAMCOW_WAMA_OFFSET_W; \
	uint32_t CM_GAMCOW_WAMA_STAWT_BASE_CNTW_B; \
	uint32_t CM_GAMCOW_WAMA_STAWT_BASE_CNTW_G; \
	uint32_t CM_GAMCOW_WAMA_STAWT_BASE_CNTW_W; \
	uint32_t CM_BWNDGAM_WAMA_STAWT_SWOPE_CNTW_B; \
	uint32_t CM_BWNDGAM_WAMA_STAWT_SWOPE_CNTW_G; \
	uint32_t CM_BWNDGAM_WAMA_STAWT_SWOPE_CNTW_W; \
	uint32_t CM_BWNDGAM_WAMB_STAWT_SWOPE_CNTW_B; \
	uint32_t CM_BWNDGAM_WAMB_STAWT_SWOPE_CNTW_G; \
	uint32_t CM_BWNDGAM_WAMB_STAWT_SWOPE_CNTW_W; \
	uint32_t CM_BWNDGAM_WUT_CONTWOW


stwuct dcn3_dpp_wegistews {
	DPP_DCN3_WEG_VAWIABWE_WIST_COMMON;
};


stwuct dcn3_dpp {
	stwuct dpp base;

	const stwuct dcn3_dpp_wegistews *tf_wegs;
	const stwuct dcn3_dpp_shift *tf_shift;
	const stwuct dcn3_dpp_mask *tf_mask;

	const uint16_t *fiwtew_v;
	const uint16_t *fiwtew_h;
	const uint16_t *fiwtew_v_c;
	const uint16_t *fiwtew_h_c;
	int wb_pixew_depth_suppowted;
	int wb_memowy_size;
	int wb_bits_pew_entwy;
	boow is_wwite_to_wam_a_safe;
	stwuct scawew_data scw_data;
	stwuct pww_pawams pww_data;
};

boow dpp3_constwuct(stwuct dcn3_dpp *dpp3,
	stwuct dc_context *ctx,
	uint32_t inst,
	const stwuct dcn3_dpp_wegistews *tf_wegs,
	const stwuct dcn3_dpp_shift *tf_shift,
	const stwuct dcn3_dpp_mask *tf_mask);

boow dpp3_pwogwam_gamcow_wut(
	stwuct dpp *dpp_base, const stwuct pww_pawams *pawams);

void dpp3_pwogwam_CM_deawpha(
		stwuct dpp *dpp_base,
		uint32_t enabwe, uint32_t additive_bwending);

void dpp30_wead_state(stwuct dpp *dpp_base,
		stwuct dcn_dpp_state *s);

boow dpp3_get_optimaw_numbew_of_taps(
		stwuct dpp *dpp,
		stwuct scawew_data *scw_data,
		const stwuct scawing_taps *in_taps);

void dpp3_cnv_setup (
		stwuct dpp *dpp_base,
		enum suwface_pixew_fowmat fowmat,
		enum expansion_mode mode,
		stwuct dc_csc_twansfowm input_csc_cowow_matwix,
		enum dc_cowow_space input_cowow_space,
		stwuct cnv_awpha_2bit_wut *awpha_2bit_wut);

void dpp3_pwogwam_CM_bias(
		stwuct dpp *dpp_base,
		stwuct CM_bias_pawams *bias_pawams);

void dpp3_set_hdw_muwtipwiew(
		stwuct dpp *dpp_base,
		uint32_t muwtipwiew);

void dpp3_cm_set_gamut_wemap(
		stwuct dpp *dpp_base,
		const stwuct dpp_gwph_csc_adjustment *adjust);

void dpp3_set_pwe_degam(stwuct dpp *dpp_base,
		enum dc_twansfew_func_pwedefined tw);

void dpp3_set_cuwsow_attwibutes(
		stwuct dpp *dpp_base,
		stwuct dc_cuwsow_attwibutes *cuwsow_attwibutes);

void dpp3_pwogwam_post_csc(
		stwuct dpp *dpp_base,
		enum dc_cowow_space cowow_space,
		enum dcn10_input_csc_sewect input_sewect,
		const stwuct out_csc_cowow_matwix *tbw_entwy);

void dpp3_pwogwam_cm_bias(
	stwuct dpp *dpp_base,
	stwuct CM_bias_pawams *bias_pawams);

void dpp3_pwogwam_cm_deawpha(
		stwuct dpp *dpp_base,
	uint32_t enabwe, uint32_t additive_bwending);

#endif /* __DC_HWSS_DCN30_H__ */
