
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mv_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004028a8 <.init>:
  4028a8:	stp	x29, x30, [sp, #-16]!
  4028ac:	mov	x29, sp
  4028b0:	bl	403840 <__fxstatat@plt+0x750>
  4028b4:	ldp	x29, x30, [sp], #16
  4028b8:	ret

Disassembly of section .plt:

00000000004028c0 <mbrtowc@plt-0x20>:
  4028c0:	stp	x16, x30, [sp, #-16]!
  4028c4:	adrp	x16, 42a000 <__fxstatat@plt+0x26f10>
  4028c8:	ldr	x17, [x16, #4088]
  4028cc:	add	x16, x16, #0xff8
  4028d0:	br	x17
  4028d4:	nop
  4028d8:	nop
  4028dc:	nop

00000000004028e0 <mbrtowc@plt>:
  4028e0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4028e4:	ldr	x17, [x16]
  4028e8:	add	x16, x16, #0x0
  4028ec:	br	x17

00000000004028f0 <memcpy@plt>:
  4028f0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4028f4:	ldr	x17, [x16, #8]
  4028f8:	add	x16, x16, #0x8
  4028fc:	br	x17

0000000000402900 <memmove@plt>:
  402900:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402904:	ldr	x17, [x16, #16]
  402908:	add	x16, x16, #0x10
  40290c:	br	x17

0000000000402910 <_exit@plt>:
  402910:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402914:	ldr	x17, [x16, #24]
  402918:	add	x16, x16, #0x18
  40291c:	br	x17

0000000000402920 <strlen@plt>:
  402920:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402924:	ldr	x17, [x16, #32]
  402928:	add	x16, x16, #0x20
  40292c:	br	x17

0000000000402930 <acl_set_fd@plt>:
  402930:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402934:	ldr	x17, [x16, #40]
  402938:	add	x16, x16, #0x28
  40293c:	br	x17

0000000000402940 <exit@plt>:
  402940:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402944:	ldr	x17, [x16, #48]
  402948:	add	x16, x16, #0x30
  40294c:	br	x17

0000000000402950 <error@plt>:
  402950:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402954:	ldr	x17, [x16, #56]
  402958:	add	x16, x16, #0x38
  40295c:	br	x17

0000000000402960 <fchdir@plt>:
  402960:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402964:	ldr	x17, [x16, #64]
  402968:	add	x16, x16, #0x40
  40296c:	br	x17

0000000000402970 <rpmatch@plt>:
  402970:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402974:	ldr	x17, [x16, #72]
  402978:	add	x16, x16, #0x48
  40297c:	br	x17

0000000000402980 <acl_entries@plt>:
  402980:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402984:	ldr	x17, [x16, #80]
  402988:	add	x16, x16, #0x50
  40298c:	br	x17

0000000000402990 <geteuid@plt>:
  402990:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402994:	ldr	x17, [x16, #88]
  402998:	add	x16, x16, #0x58
  40299c:	br	x17

00000000004029a0 <__xmknod@plt>:
  4029a0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4029a4:	ldr	x17, [x16, #96]
  4029a8:	add	x16, x16, #0x60
  4029ac:	br	x17

00000000004029b0 <linkat@plt>:
  4029b0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4029b4:	ldr	x17, [x16, #104]
  4029b8:	add	x16, x16, #0x68
  4029bc:	br	x17

00000000004029c0 <readlink@plt>:
  4029c0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4029c4:	ldr	x17, [x16, #112]
  4029c8:	add	x16, x16, #0x70
  4029cc:	br	x17

00000000004029d0 <getuid@plt>:
  4029d0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4029d4:	ldr	x17, [x16, #120]
  4029d8:	add	x16, x16, #0x78
  4029dc:	br	x17

00000000004029e0 <opendir@plt>:
  4029e0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4029e4:	ldr	x17, [x16, #128]
  4029e8:	add	x16, x16, #0x80
  4029ec:	br	x17

00000000004029f0 <__cxa_atexit@plt>:
  4029f0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4029f4:	ldr	x17, [x16, #136]
  4029f8:	add	x16, x16, #0x88
  4029fc:	br	x17

0000000000402a00 <unlinkat@plt>:
  402a00:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a04:	ldr	x17, [x16, #144]
  402a08:	add	x16, x16, #0x90
  402a0c:	br	x17

0000000000402a10 <clock_gettime@plt>:
  402a10:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a14:	ldr	x17, [x16, #152]
  402a18:	add	x16, x16, #0x98
  402a1c:	br	x17

0000000000402a20 <qsort@plt>:
  402a20:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a24:	ldr	x17, [x16, #160]
  402a28:	add	x16, x16, #0xa0
  402a2c:	br	x17

0000000000402a30 <setvbuf@plt>:
  402a30:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a34:	ldr	x17, [x16, #168]
  402a38:	add	x16, x16, #0xa8
  402a3c:	br	x17

0000000000402a40 <pathconf@plt>:
  402a40:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a44:	ldr	x17, [x16, #176]
  402a48:	add	x16, x16, #0xb0
  402a4c:	br	x17

0000000000402a50 <euidaccess@plt>:
  402a50:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a54:	ldr	x17, [x16, #184]
  402a58:	add	x16, x16, #0xb8
  402a5c:	br	x17

0000000000402a60 <lseek@plt>:
  402a60:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a64:	ldr	x17, [x16, #192]
  402a68:	add	x16, x16, #0xc0
  402a6c:	br	x17

0000000000402a70 <mkfifo@plt>:
  402a70:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a74:	ldr	x17, [x16, #200]
  402a78:	add	x16, x16, #0xc8
  402a7c:	br	x17

0000000000402a80 <__fpending@plt>:
  402a80:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a84:	ldr	x17, [x16, #208]
  402a88:	add	x16, x16, #0xd0
  402a8c:	br	x17

0000000000402a90 <stpcpy@plt>:
  402a90:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402a94:	ldr	x17, [x16, #216]
  402a98:	add	x16, x16, #0xd8
  402a9c:	br	x17

0000000000402aa0 <fileno@plt>:
  402aa0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402aa4:	ldr	x17, [x16, #224]
  402aa8:	add	x16, x16, #0xe0
  402aac:	br	x17

0000000000402ab0 <acl_delete_def_file@plt>:
  402ab0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ab4:	ldr	x17, [x16, #232]
  402ab8:	add	x16, x16, #0xe8
  402abc:	br	x17

0000000000402ac0 <fclose@plt>:
  402ac0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ac4:	ldr	x17, [x16, #240]
  402ac8:	add	x16, x16, #0xf0
  402acc:	br	x17

0000000000402ad0 <getpid@plt>:
  402ad0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ad4:	ldr	x17, [x16, #248]
  402ad8:	add	x16, x16, #0xf8
  402adc:	br	x17

0000000000402ae0 <nl_langinfo@plt>:
  402ae0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ae4:	ldr	x17, [x16, #256]
  402ae8:	add	x16, x16, #0x100
  402aec:	br	x17

0000000000402af0 <fopen@plt>:
  402af0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402af4:	ldr	x17, [x16, #264]
  402af8:	add	x16, x16, #0x108
  402afc:	br	x17

0000000000402b00 <malloc@plt>:
  402b00:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b04:	ldr	x17, [x16, #272]
  402b08:	add	x16, x16, #0x110
  402b0c:	br	x17

0000000000402b10 <futimesat@plt>:
  402b10:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b14:	ldr	x17, [x16, #280]
  402b18:	add	x16, x16, #0x118
  402b1c:	br	x17

0000000000402b20 <chmod@plt>:
  402b20:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b24:	ldr	x17, [x16, #288]
  402b28:	add	x16, x16, #0x120
  402b2c:	br	x17

0000000000402b30 <open@plt>:
  402b30:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b34:	ldr	x17, [x16, #296]
  402b38:	add	x16, x16, #0x128
  402b3c:	br	x17

0000000000402b40 <__vasprintf_chk@plt>:
  402b40:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b44:	ldr	x17, [x16, #304]
  402b48:	add	x16, x16, #0x130
  402b4c:	br	x17

0000000000402b50 <getppid@plt>:
  402b50:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b54:	ldr	x17, [x16, #312]
  402b58:	add	x16, x16, #0x138
  402b5c:	br	x17

0000000000402b60 <futimens@plt>:
  402b60:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b64:	ldr	x17, [x16, #320]
  402b68:	add	x16, x16, #0x140
  402b6c:	br	x17

0000000000402b70 <strncmp@plt>:
  402b70:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b74:	ldr	x17, [x16, #328]
  402b78:	add	x16, x16, #0x148
  402b7c:	br	x17

0000000000402b80 <bindtextdomain@plt>:
  402b80:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b84:	ldr	x17, [x16, #336]
  402b88:	add	x16, x16, #0x150
  402b8c:	br	x17

0000000000402b90 <__libc_start_main@plt>:
  402b90:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402b94:	ldr	x17, [x16, #344]
  402b98:	add	x16, x16, #0x158
  402b9c:	br	x17

0000000000402ba0 <__printf_chk@plt>:
  402ba0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ba4:	ldr	x17, [x16, #352]
  402ba8:	add	x16, x16, #0x160
  402bac:	br	x17

0000000000402bb0 <acl_get_tag_type@plt>:
  402bb0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402bb4:	ldr	x17, [x16, #360]
  402bb8:	add	x16, x16, #0x168
  402bbc:	br	x17

0000000000402bc0 <fstatfs@plt>:
  402bc0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402bc4:	ldr	x17, [x16, #368]
  402bc8:	add	x16, x16, #0x170
  402bcc:	br	x17

0000000000402bd0 <memset@plt>:
  402bd0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402bd4:	ldr	x17, [x16, #376]
  402bd8:	add	x16, x16, #0x178
  402bdc:	br	x17

0000000000402be0 <fdopen@plt>:
  402be0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402be4:	ldr	x17, [x16, #384]
  402be8:	add	x16, x16, #0x180
  402bec:	br	x17

0000000000402bf0 <gettimeofday@plt>:
  402bf0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402bf4:	ldr	x17, [x16, #392]
  402bf8:	add	x16, x16, #0x188
  402bfc:	br	x17

0000000000402c00 <fchmod@plt>:
  402c00:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c04:	ldr	x17, [x16, #400]
  402c08:	add	x16, x16, #0x190
  402c0c:	br	x17

0000000000402c10 <calloc@plt>:
  402c10:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c14:	ldr	x17, [x16, #408]
  402c18:	add	x16, x16, #0x198
  402c1c:	br	x17

0000000000402c20 <readdir@plt>:
  402c20:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c24:	ldr	x17, [x16, #416]
  402c28:	add	x16, x16, #0x1a0
  402c2c:	br	x17

0000000000402c30 <realloc@plt>:
  402c30:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c34:	ldr	x17, [x16, #424]
  402c38:	add	x16, x16, #0x1a8
  402c3c:	br	x17

0000000000402c40 <acl_set_file@plt>:
  402c40:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c44:	ldr	x17, [x16, #432]
  402c48:	add	x16, x16, #0x1b0
  402c4c:	br	x17

0000000000402c50 <getpagesize@plt>:
  402c50:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c54:	ldr	x17, [x16, #440]
  402c58:	add	x16, x16, #0x1b8
  402c5c:	br	x17

0000000000402c60 <acl_from_mode@plt>:
  402c60:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c64:	ldr	x17, [x16, #448]
  402c68:	add	x16, x16, #0x1c0
  402c6c:	br	x17

0000000000402c70 <acl_get_fd@plt>:
  402c70:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c74:	ldr	x17, [x16, #456]
  402c78:	add	x16, x16, #0x1c8
  402c7c:	br	x17

0000000000402c80 <closedir@plt>:
  402c80:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c84:	ldr	x17, [x16, #464]
  402c88:	add	x16, x16, #0x1d0
  402c8c:	br	x17

0000000000402c90 <close@plt>:
  402c90:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402c94:	ldr	x17, [x16, #472]
  402c98:	add	x16, x16, #0x1d8
  402c9c:	br	x17

0000000000402ca0 <strrchr@plt>:
  402ca0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ca4:	ldr	x17, [x16, #480]
  402ca8:	add	x16, x16, #0x1e0
  402cac:	br	x17

0000000000402cb0 <__gmon_start__@plt>:
  402cb0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402cb4:	ldr	x17, [x16, #488]
  402cb8:	add	x16, x16, #0x1e8
  402cbc:	br	x17

0000000000402cc0 <fdopendir@plt>:
  402cc0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402cc4:	ldr	x17, [x16, #496]
  402cc8:	add	x16, x16, #0x1f0
  402ccc:	br	x17

0000000000402cd0 <write@plt>:
  402cd0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402cd4:	ldr	x17, [x16, #504]
  402cd8:	add	x16, x16, #0x1f8
  402cdc:	br	x17

0000000000402ce0 <abort@plt>:
  402ce0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ce4:	ldr	x17, [x16, #512]
  402ce8:	add	x16, x16, #0x200
  402cec:	br	x17

0000000000402cf0 <posix_fadvise@plt>:
  402cf0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402cf4:	ldr	x17, [x16, #520]
  402cf8:	add	x16, x16, #0x208
  402cfc:	br	x17

0000000000402d00 <mbsinit@plt>:
  402d00:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d04:	ldr	x17, [x16, #528]
  402d08:	add	x16, x16, #0x210
  402d0c:	br	x17

0000000000402d10 <__overflow@plt>:
  402d10:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d14:	ldr	x17, [x16, #536]
  402d18:	add	x16, x16, #0x218
  402d1c:	br	x17

0000000000402d20 <fpathconf@plt>:
  402d20:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d24:	ldr	x17, [x16, #544]
  402d28:	add	x16, x16, #0x220
  402d2c:	br	x17

0000000000402d30 <fread_unlocked@plt>:
  402d30:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d34:	ldr	x17, [x16, #552]
  402d38:	add	x16, x16, #0x228
  402d3c:	br	x17

0000000000402d40 <canonicalize_file_name@plt>:
  402d40:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d44:	ldr	x17, [x16, #560]
  402d48:	add	x16, x16, #0x230
  402d4c:	br	x17

0000000000402d50 <memcmp@plt>:
  402d50:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d54:	ldr	x17, [x16, #568]
  402d58:	add	x16, x16, #0x238
  402d5c:	br	x17

0000000000402d60 <textdomain@plt>:
  402d60:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d64:	ldr	x17, [x16, #576]
  402d68:	add	x16, x16, #0x240
  402d6c:	br	x17

0000000000402d70 <getopt_long@plt>:
  402d70:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d74:	ldr	x17, [x16, #584]
  402d78:	add	x16, x16, #0x248
  402d7c:	br	x17

0000000000402d80 <__fprintf_chk@plt>:
  402d80:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d84:	ldr	x17, [x16, #592]
  402d88:	add	x16, x16, #0x250
  402d8c:	br	x17

0000000000402d90 <strcmp@plt>:
  402d90:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402d94:	ldr	x17, [x16, #600]
  402d98:	add	x16, x16, #0x258
  402d9c:	br	x17

0000000000402da0 <__ctype_b_loc@plt>:
  402da0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402da4:	ldr	x17, [x16, #608]
  402da8:	add	x16, x16, #0x260
  402dac:	br	x17

0000000000402db0 <rewinddir@plt>:
  402db0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402db4:	ldr	x17, [x16, #616]
  402db8:	add	x16, x16, #0x268
  402dbc:	br	x17

0000000000402dc0 <rmdir@plt>:
  402dc0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402dc4:	ldr	x17, [x16, #624]
  402dc8:	add	x16, x16, #0x270
  402dcc:	br	x17

0000000000402dd0 <lchown@plt>:
  402dd0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402dd4:	ldr	x17, [x16, #632]
  402dd8:	add	x16, x16, #0x278
  402ddc:	br	x17

0000000000402de0 <acl_get_file@plt>:
  402de0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402de4:	ldr	x17, [x16, #640]
  402de8:	add	x16, x16, #0x280
  402dec:	br	x17

0000000000402df0 <fseeko@plt>:
  402df0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402df4:	ldr	x17, [x16, #648]
  402df8:	add	x16, x16, #0x288
  402dfc:	br	x17

0000000000402e00 <free@plt>:
  402e00:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e04:	ldr	x17, [x16, #656]
  402e08:	add	x16, x16, #0x290
  402e0c:	br	x17

0000000000402e10 <renameat2@plt>:
  402e10:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e14:	ldr	x17, [x16, #664]
  402e18:	add	x16, x16, #0x298
  402e1c:	br	x17

0000000000402e20 <__ctype_get_mb_cur_max@plt>:
  402e20:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e24:	ldr	x17, [x16, #672]
  402e28:	add	x16, x16, #0x2a0
  402e2c:	br	x17

0000000000402e30 <getgid@plt>:
  402e30:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e34:	ldr	x17, [x16, #680]
  402e38:	add	x16, x16, #0x2a8
  402e3c:	br	x17

0000000000402e40 <attr_copy_fd@plt>:
  402e40:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e44:	ldr	x17, [x16, #688]
  402e48:	add	x16, x16, #0x2b0
  402e4c:	br	x17

0000000000402e50 <renameat@plt>:
  402e50:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e54:	ldr	x17, [x16, #696]
  402e58:	add	x16, x16, #0x2b8
  402e5c:	br	x17

0000000000402e60 <mempcpy@plt>:
  402e60:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e64:	ldr	x17, [x16, #704]
  402e68:	add	x16, x16, #0x2c0
  402e6c:	br	x17

0000000000402e70 <acl_get_entry@plt>:
  402e70:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e74:	ldr	x17, [x16, #712]
  402e78:	add	x16, x16, #0x2c8
  402e7c:	br	x17

0000000000402e80 <strspn@plt>:
  402e80:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e84:	ldr	x17, [x16, #720]
  402e88:	add	x16, x16, #0x2d0
  402e8c:	br	x17

0000000000402e90 <utimensat@plt>:
  402e90:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402e94:	ldr	x17, [x16, #728]
  402e98:	add	x16, x16, #0x2d8
  402e9c:	br	x17

0000000000402ea0 <rename@plt>:
  402ea0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ea4:	ldr	x17, [x16, #736]
  402ea8:	add	x16, x16, #0x2e0
  402eac:	br	x17

0000000000402eb0 <fwrite@plt>:
  402eb0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402eb4:	ldr	x17, [x16, #744]
  402eb8:	add	x16, x16, #0x2e8
  402ebc:	br	x17

0000000000402ec0 <__read_chk@plt>:
  402ec0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ec4:	ldr	x17, [x16, #752]
  402ec8:	add	x16, x16, #0x2f0
  402ecc:	br	x17

0000000000402ed0 <fcntl@plt>:
  402ed0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ed4:	ldr	x17, [x16, #760]
  402ed8:	add	x16, x16, #0x2f8
  402edc:	br	x17

0000000000402ee0 <attr_copy_file@plt>:
  402ee0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ee4:	ldr	x17, [x16, #768]
  402ee8:	add	x16, x16, #0x300
  402eec:	br	x17

0000000000402ef0 <fflush@plt>:
  402ef0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ef4:	ldr	x17, [x16, #776]
  402ef8:	add	x16, x16, #0x308
  402efc:	br	x17

0000000000402f00 <attr_copy_check_permissions@plt>:
  402f00:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f04:	ldr	x17, [x16, #784]
  402f08:	add	x16, x16, #0x310
  402f0c:	br	x17

0000000000402f10 <strcpy@plt>:
  402f10:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f14:	ldr	x17, [x16, #792]
  402f18:	add	x16, x16, #0x318
  402f1c:	br	x17

0000000000402f20 <dirfd@plt>:
  402f20:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f24:	ldr	x17, [x16, #800]
  402f28:	add	x16, x16, #0x320
  402f2c:	br	x17

0000000000402f30 <__explicit_bzero_chk@plt>:
  402f30:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f34:	ldr	x17, [x16, #808]
  402f38:	add	x16, x16, #0x328
  402f3c:	br	x17

0000000000402f40 <__lxstat@plt>:
  402f40:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f44:	ldr	x17, [x16, #816]
  402f48:	add	x16, x16, #0x330
  402f4c:	br	x17

0000000000402f50 <read@plt>:
  402f50:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f54:	ldr	x17, [x16, #824]
  402f58:	add	x16, x16, #0x338
  402f5c:	br	x17

0000000000402f60 <isatty@plt>:
  402f60:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f64:	ldr	x17, [x16, #832]
  402f68:	add	x16, x16, #0x340
  402f6c:	br	x17

0000000000402f70 <utimes@plt>:
  402f70:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f74:	ldr	x17, [x16, #840]
  402f78:	add	x16, x16, #0x348
  402f7c:	br	x17

0000000000402f80 <__fxstat@plt>:
  402f80:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f84:	ldr	x17, [x16, #848]
  402f88:	add	x16, x16, #0x350
  402f8c:	br	x17

0000000000402f90 <dcgettext@plt>:
  402f90:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402f94:	ldr	x17, [x16, #856]
  402f98:	add	x16, x16, #0x358
  402f9c:	br	x17

0000000000402fa0 <fputs_unlocked@plt>:
  402fa0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402fa4:	ldr	x17, [x16, #864]
  402fa8:	add	x16, x16, #0x360
  402fac:	br	x17

0000000000402fb0 <__freading@plt>:
  402fb0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402fb4:	ldr	x17, [x16, #872]
  402fb8:	add	x16, x16, #0x368
  402fbc:	br	x17

0000000000402fc0 <ftruncate@plt>:
  402fc0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402fc4:	ldr	x17, [x16, #880]
  402fc8:	add	x16, x16, #0x370
  402fcc:	br	x17

0000000000402fd0 <symlinkat@plt>:
  402fd0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402fd4:	ldr	x17, [x16, #888]
  402fd8:	add	x16, x16, #0x378
  402fdc:	br	x17

0000000000402fe0 <fallocate@plt>:
  402fe0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402fe4:	ldr	x17, [x16, #896]
  402fe8:	add	x16, x16, #0x380
  402fec:	br	x17

0000000000402ff0 <iswprint@plt>:
  402ff0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  402ff4:	ldr	x17, [x16, #904]
  402ff8:	add	x16, x16, #0x388
  402ffc:	br	x17

0000000000403000 <umask@plt>:
  403000:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403004:	ldr	x17, [x16, #912]
  403008:	add	x16, x16, #0x390
  40300c:	br	x17

0000000000403010 <faccessat@plt>:
  403010:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403014:	ldr	x17, [x16, #920]
  403018:	add	x16, x16, #0x398
  40301c:	br	x17

0000000000403020 <openat@plt>:
  403020:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403024:	ldr	x17, [x16, #928]
  403028:	add	x16, x16, #0x3a0
  40302c:	br	x17

0000000000403030 <__assert_fail@plt>:
  403030:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403034:	ldr	x17, [x16, #936]
  403038:	add	x16, x16, #0x3a8
  40303c:	br	x17

0000000000403040 <__errno_location@plt>:
  403040:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403044:	ldr	x17, [x16, #944]
  403048:	add	x16, x16, #0x3b0
  40304c:	br	x17

0000000000403050 <getenv@plt>:
  403050:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403054:	ldr	x17, [x16, #952]
  403058:	add	x16, x16, #0x3b8
  40305c:	br	x17

0000000000403060 <__xstat@plt>:
  403060:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403064:	ldr	x17, [x16, #960]
  403068:	add	x16, x16, #0x3c0
  40306c:	br	x17

0000000000403070 <__getdelim@plt>:
  403070:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403074:	ldr	x17, [x16, #968]
  403078:	add	x16, x16, #0x3c8
  40307c:	br	x17

0000000000403080 <unlink@plt>:
  403080:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403084:	ldr	x17, [x16, #976]
  403088:	add	x16, x16, #0x3d0
  40308c:	br	x17

0000000000403090 <fchown@plt>:
  403090:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  403094:	ldr	x17, [x16, #984]
  403098:	add	x16, x16, #0x3d8
  40309c:	br	x17

00000000004030a0 <mkdir@plt>:
  4030a0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4030a4:	ldr	x17, [x16, #992]
  4030a8:	add	x16, x16, #0x3e0
  4030ac:	br	x17

00000000004030b0 <error_at_line@plt>:
  4030b0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4030b4:	ldr	x17, [x16, #1000]
  4030b8:	add	x16, x16, #0x3e8
  4030bc:	br	x17

00000000004030c0 <ioctl@plt>:
  4030c0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4030c4:	ldr	x17, [x16, #1008]
  4030c8:	add	x16, x16, #0x3f0
  4030cc:	br	x17

00000000004030d0 <setlocale@plt>:
  4030d0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4030d4:	ldr	x17, [x16, #1016]
  4030d8:	add	x16, x16, #0x3f8
  4030dc:	br	x17

00000000004030e0 <acl_free@plt>:
  4030e0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4030e4:	ldr	x17, [x16, #1024]
  4030e8:	add	x16, x16, #0x400
  4030ec:	br	x17

00000000004030f0 <__fxstatat@plt>:
  4030f0:	adrp	x16, 42b000 <__fxstatat@plt+0x27f10>
  4030f4:	ldr	x17, [x16, #1032]
  4030f8:	add	x16, x16, #0x408
  4030fc:	br	x17

Disassembly of section .text:

0000000000403100 <.text>:
  403100:	stp	x29, x30, [sp, #-320]!
  403104:	mov	x29, sp
  403108:	stp	x19, x20, [sp, #16]
  40310c:	mov	w19, w0
  403110:	mov	x20, x1
  403114:	ldr	x0, [x1]
  403118:	stp	x21, x22, [sp, #32]
  40311c:	adrp	x21, 414000 <__fxstatat@plt+0x10f10>
  403120:	stp	x23, x24, [sp, #48]
  403124:	add	x21, x21, #0x1a0
  403128:	mov	w22, #0x1                   	// #1
  40312c:	stp	x25, x26, [sp, #64]
  403130:	adrp	x24, 414000 <__fxstatat@plt+0x10f10>
  403134:	add	x24, x24, #0xda8
  403138:	stp	x27, x28, [sp, #80]
  40313c:	bl	40bec0 <__fxstatat@plt+0x8dd0>
  403140:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  403144:	mov	w0, #0x6                   	// #6
  403148:	add	x1, x1, #0x78
  40314c:	bl	4030d0 <setlocale@plt>
  403150:	mov	w25, #0x0                   	// #0
  403154:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403158:	add	x1, x1, #0xb40
  40315c:	mov	x0, x21
  403160:	bl	402b80 <bindtextdomain@plt>
  403164:	mov	x0, x21
  403168:	adrp	x21, 414000 <__fxstatat@plt+0x10f10>
  40316c:	bl	402d60 <textdomain@plt>
  403170:	add	x21, x21, #0xbe8
  403174:	adrp	x0, 40a000 <__fxstatat@plt+0x6f10>
  403178:	add	x0, x0, #0x498
  40317c:	bl	414150 <__fxstatat@plt+0x11060>
  403180:	mov	x23, #0x0                   	// #0
  403184:	add	x0, sp, #0x70
  403188:	bl	405b98 <__fxstatat@plt+0x2aa8>
  40318c:	mov	x2, #0x100                 	// #256
  403190:	mov	x1, #0x1000000             	// #16777216
  403194:	movk	x2, #0x101, lsl #16
  403198:	mov	x3, #0x4                   	// #4
  40319c:	movk	x1, #0x1, lsl #48
  4031a0:	movk	x2, #0x101, lsl #48
  4031a4:	mov	w4, #0x2                   	// #2
  4031a8:	movk	x3, #0x2, lsl #32
  4031ac:	mov	w0, #0x0                   	// #0
  4031b0:	str	w4, [sp, #116]
  4031b4:	stp	x3, xzr, [sp, #120]
  4031b8:	mov	x27, #0x0                   	// #0
  4031bc:	mov	x28, #0x0                   	// #0
  4031c0:	strh	w22, [sp, #136]
  4031c4:	mov	w26, #0x0                   	// #0
  4031c8:	stur	x2, [sp, #140]
  4031cc:	stur	x1, [sp, #148]
  4031d0:	strb	wzr, [sp, #156]
  4031d4:	str	w22, [sp, #168]
  4031d8:	bl	402f60 <isatty@plt>
  4031dc:	add	x22, x24, #0x78
  4031e0:	cmp	w0, #0x0
  4031e4:	cset	w0, ne  // ne = any
  4031e8:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  4031ec:	add	x1, x1, #0x4e0
  4031f0:	str	x1, [sp, #104]
  4031f4:	sturh	wzr, [sp, #157]
  4031f8:	strb	w0, [sp, #159]
  4031fc:	strb	wzr, [sp, #160]
  403200:	stp	xzr, xzr, [sp, #176]
  403204:	nop
  403208:	mov	x3, x22
  40320c:	mov	x2, x21
  403210:	mov	x1, x20
  403214:	mov	w0, w19
  403218:	mov	x4, #0x0                   	// #0
  40321c:	bl	402d70 <getopt_long@plt>
  403220:	cmn	w0, #0x1
  403224:	b.eq	4032a0 <__fxstatat@plt+0x1b0>  // b.none
  403228:	cmp	w0, #0x66
  40322c:	b.eq	403464 <__fxstatat@plt+0x374>  // b.none
  403230:	b.le	4033b8 <__fxstatat@plt+0x2c8>
  403234:	cmp	w0, #0x75
  403238:	b.eq	40347c <__fxstatat@plt+0x38c>  // b.none
  40323c:	b.gt	403400 <__fxstatat@plt+0x310>
  403240:	cmp	w0, #0x6e
  403244:	b.eq	403470 <__fxstatat@plt+0x380>  // b.none
  403248:	cmp	w0, #0x74
  40324c:	b.ne	4033ec <__fxstatat@plt+0x2fc>  // b.any
  403250:	cbnz	x23, 4036bc <__fxstatat@plt+0x5cc>
  403254:	adrp	x23, 42b000 <__fxstatat@plt+0x27f10>
  403258:	add	x2, sp, #0xc0
  40325c:	mov	w0, #0x0                   	// #0
  403260:	ldr	x1, [x23, #1200]
  403264:	bl	403060 <__xstat@plt>
  403268:	cbnz	w0, 40376c <__fxstatat@plt+0x67c>
  40326c:	ldr	w0, [sp, #208]
  403270:	and	w0, w0, #0xf000
  403274:	cmp	w0, #0x4, lsl #12
  403278:	b.ne	4036e0 <__fxstatat@plt+0x5f0>  // b.any
  40327c:	ldr	x23, [x23, #1200]
  403280:	mov	x3, x22
  403284:	mov	x2, x21
  403288:	mov	x1, x20
  40328c:	mov	w0, w19
  403290:	mov	x4, #0x0                   	// #0
  403294:	bl	402d70 <getopt_long@plt>
  403298:	cmn	w0, #0x1
  40329c:	b.ne	403228 <__fxstatat@plt+0x138>  // b.any
  4032a0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  4032a4:	cmp	x23, #0x0
  4032a8:	cset	w1, eq  // eq = none
  4032ac:	ldr	w0, [x0, #1208]
  4032b0:	sub	w19, w19, w0
  4032b4:	cmp	w1, w19
  4032b8:	sbfiz	x21, x0, #3, #32
  4032bc:	add	x22, x20, w0, sxtw #3
  4032c0:	b.ge	403754 <__fxstatat@plt+0x664>  // b.tcont
  4032c4:	cbz	w25, 403530 <__fxstatat@plt+0x440>
  4032c8:	cbnz	x23, 403744 <__fxstatat@plt+0x654>
  4032cc:	cmp	w19, #0x2
  4032d0:	b.gt	403704 <__fxstatat@plt+0x614>
  4032d4:	ldr	w0, [sp, #120]
  4032d8:	cmp	w0, #0x2
  4032dc:	b.eq	403520 <__fxstatat@plt+0x430>  // b.none
  4032e0:	cbz	w26, 403528 <__fxstatat@plt+0x438>
  4032e4:	mov	w2, #0x5                   	// #5
  4032e8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4032ec:	mov	x0, #0x0                   	// #0
  4032f0:	add	x1, x1, #0xcf0
  4032f4:	bl	402f90 <dcgettext@plt>
  4032f8:	mov	x1, x27
  4032fc:	bl	40a3d0 <__fxstatat@plt+0x72e0>
  403300:	mov	w1, w0
  403304:	mov	x0, x28
  403308:	str	w1, [sp, #112]
  40330c:	bl	409d38 <__fxstatat@plt+0x6c48>
  403310:	bl	409468 <__fxstatat@plt+0x6378>
  403314:	cbz	x23, 4034d0 <__fxstatat@plt+0x3e0>
  403318:	cmp	w19, #0x1
  40331c:	b.eq	403328 <__fxstatat@plt+0x238>  // b.none
  403320:	add	x0, sp, #0x70
  403324:	bl	405b08 <__fxstatat@plt+0x2a18>
  403328:	sub	w26, w19, #0x1
  40332c:	mov	x20, #0x1                   	// #1
  403330:	adrp	x27, 42b000 <__fxstatat@plt+0x27f10>
  403334:	sub	x25, x22, #0x8
  403338:	add	x26, x26, #0x2
  40333c:	mov	w24, w20
  403340:	add	x27, x27, #0x4e0
  403344:	b	403394 <__fxstatat@plt+0x2a4>
  403348:	mov	x0, x22
  40334c:	bl	40a778 <__fxstatat@plt+0x7688>
  403350:	mov	x1, x0
  403354:	mov	x2, #0x0                   	// #0
  403358:	mov	x0, x23
  40335c:	bl	40ac18 <__fxstatat@plt+0x7b28>
  403360:	mov	x21, x0
  403364:	add	x20, x20, #0x1
  403368:	bl	40a810 <__fxstatat@plt+0x7720>
  40336c:	add	x2, sp, #0x70
  403370:	mov	x1, x21
  403374:	mov	x0, x22
  403378:	bl	403900 <__fxstatat@plt+0x810>
  40337c:	and	w22, w0, #0xff
  403380:	mov	x0, x21
  403384:	bl	402e00 <free@plt>
  403388:	and	w24, w22, w24
  40338c:	cmp	x26, x20
  403390:	b.eq	403500 <__fxstatat@plt+0x410>  // b.none
  403394:	ldrb	w0, [x27, #16]
  403398:	cmp	w19, w20
  40339c:	cset	w1, eq  // eq = none
  4033a0:	strb	w1, [sp, #161]
  4033a4:	ldr	x22, [x25, x20, lsl #3]
  4033a8:	cbz	w0, 403348 <__fxstatat@plt+0x258>
  4033ac:	mov	x0, x22
  4033b0:	bl	40a810 <__fxstatat@plt+0x7720>
  4033b4:	b	403348 <__fxstatat@plt+0x258>
  4033b8:	cmp	w0, #0x54
  4033bc:	b.eq	40345c <__fxstatat@plt+0x36c>  // b.none
  4033c0:	b.le	403414 <__fxstatat@plt+0x324>
  4033c4:	cmp	w0, #0x5a
  4033c8:	b.eq	403208 <__fxstatat@plt+0x118>  // b.none
  4033cc:	cmp	w0, #0x62
  4033d0:	b.ne	403454 <__fxstatat@plt+0x364>  // b.any
  4033d4:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  4033d8:	mov	w26, #0x1                   	// #1
  4033dc:	ldr	x0, [x0, #1200]
  4033e0:	cmp	x0, #0x0
  4033e4:	csel	x27, x27, x0, eq  // eq = none
  4033e8:	b	403208 <__fxstatat@plt+0x118>
  4033ec:	cmp	w0, #0x69
  4033f0:	b.ne	403454 <__fxstatat@plt+0x364>  // b.any
  4033f4:	mov	w0, #0x3                   	// #3
  4033f8:	str	w0, [sp, #120]
  4033fc:	b	403208 <__fxstatat@plt+0x118>
  403400:	cmp	w0, #0x76
  403404:	b.ne	403434 <__fxstatat@plt+0x344>  // b.any
  403408:	mov	w0, #0x1                   	// #1
  40340c:	strb	w0, [sp, #158]
  403410:	b	403208 <__fxstatat@plt+0x118>
  403414:	cmn	w0, #0x2
  403418:	b.eq	4035e4 <__fxstatat@plt+0x4f4>  // b.none
  40341c:	cmp	w0, #0x53
  403420:	b.ne	40344c <__fxstatat@plt+0x35c>  // b.any
  403424:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  403428:	mov	w26, #0x1                   	// #1
  40342c:	ldr	x28, [x0, #1200]
  403430:	b	403208 <__fxstatat@plt+0x118>
  403434:	cmp	w0, #0x100
  403438:	b.ne	403454 <__fxstatat@plt+0x364>  // b.any
  40343c:	ldr	x1, [sp, #104]
  403440:	mov	w0, #0x1                   	// #1
  403444:	strb	w0, [x1, #16]
  403448:	b	403208 <__fxstatat@plt+0x118>
  40344c:	cmn	w0, #0x3
  403450:	b.eq	403488 <__fxstatat@plt+0x398>  // b.none
  403454:	mov	w0, #0x1                   	// #1
  403458:	bl	403a40 <__fxstatat@plt+0x950>
  40345c:	mov	w25, #0x1                   	// #1
  403460:	b	403208 <__fxstatat@plt+0x118>
  403464:	mov	w0, #0x1                   	// #1
  403468:	str	w0, [sp, #120]
  40346c:	b	403208 <__fxstatat@plt+0x118>
  403470:	mov	w0, #0x2                   	// #2
  403474:	str	w0, [sp, #120]
  403478:	b	403208 <__fxstatat@plt+0x118>
  40347c:	mov	w0, #0x1                   	// #1
  403480:	strb	w0, [sp, #157]
  403484:	b	403208 <__fxstatat@plt+0x118>
  403488:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40348c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  403490:	adrp	x6, 414000 <__fxstatat@plt+0x10f10>
  403494:	adrp	x5, 414000 <__fxstatat@plt+0x10f10>
  403498:	ldr	x3, [x1, #1072]
  40349c:	add	x6, x6, #0xbb8
  4034a0:	ldr	x0, [x0, #1216]
  4034a4:	add	x5, x5, #0xbc8
  4034a8:	adrp	x4, 414000 <__fxstatat@plt+0x10f10>
  4034ac:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  4034b0:	add	x4, x4, #0xbd8
  4034b4:	add	x2, x2, #0xa88
  4034b8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4034bc:	add	x1, x1, #0x268
  4034c0:	mov	x7, #0x0                   	// #0
  4034c4:	bl	40f880 <__fxstatat@plt+0xc790>
  4034c8:	mov	w0, #0x0                   	// #0
  4034cc:	bl	402940 <exit@plt>
  4034d0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  4034d4:	mov	w1, #0x1                   	// #1
  4034d8:	strb	w1, [sp, #161]
  4034dc:	ldrb	w0, [x0, #1264]
  4034e0:	ldr	x19, [x20, x21]
  4034e4:	ldr	x20, [x22, #8]
  4034e8:	cbnz	w0, 40358c <__fxstatat@plt+0x49c>
  4034ec:	add	x2, sp, #0x70
  4034f0:	mov	x1, x20
  4034f4:	mov	x0, x19
  4034f8:	bl	403900 <__fxstatat@plt+0x810>
  4034fc:	and	w24, w0, #0xff
  403500:	eor	w0, w24, #0x1
  403504:	ldp	x19, x20, [sp, #16]
  403508:	ldp	x21, x22, [sp, #32]
  40350c:	ldp	x23, x24, [sp, #48]
  403510:	ldp	x25, x26, [sp, #64]
  403514:	ldp	x27, x28, [sp, #80]
  403518:	ldp	x29, x30, [sp], #320
  40351c:	ret
  403520:	strb	wzr, [sp, #157]
  403524:	cbnz	w26, 403694 <__fxstatat@plt+0x5a4>
  403528:	mov	w1, #0x0                   	// #0
  40352c:	b	403304 <__fxstatat@plt+0x214>
  403530:	cbnz	x23, 4032d4 <__fxstatat@plt+0x1e4>
  403534:	cmp	w19, #0x1
  403538:	b.eq	403604 <__fxstatat@plt+0x514>  // b.none
  40353c:	cmp	w19, #0x2
  403540:	b.eq	4035bc <__fxstatat@plt+0x4cc>  // b.none
  403544:	ldr	w0, [sp, #164]
  403548:	cbz	w0, 403658 <__fxstatat@plt+0x568>
  40354c:	add	x1, x22, w19, sxtw #3
  403550:	add	x2, sp, #0xc0
  403554:	mov	w0, #0x0                   	// #0
  403558:	ldur	x24, [x1, #-8]
  40355c:	mov	x1, x24
  403560:	bl	403060 <__xstat@plt>
  403564:	cbz	w0, 403598 <__fxstatat@plt+0x4a8>
  403568:	bl	403040 <__errno_location@plt>
  40356c:	ldr	w25, [x0]
  403570:	cbz	w25, 403598 <__fxstatat@plt+0x4a8>
  403574:	cmp	w25, #0x2
  403578:	b.ne	403620 <__fxstatat@plt+0x530>  // b.any
  40357c:	cmp	w19, #0x2
  403580:	b.ne	403658 <__fxstatat@plt+0x568>  // b.any
  403584:	mov	w19, #0x2                   	// #2
  403588:	b	4032d4 <__fxstatat@plt+0x1e4>
  40358c:	mov	x0, x19
  403590:	bl	40a810 <__fxstatat@plt+0x7720>
  403594:	b	4034ec <__fxstatat@plt+0x3fc>
  403598:	ldr	w0, [sp, #208]
  40359c:	and	w0, w0, #0xf000
  4035a0:	cmp	w0, #0x4, lsl #12
  4035a4:	b.ne	40357c <__fxstatat@plt+0x48c>  // b.any
  4035a8:	sub	w19, w19, #0x1
  4035ac:	mov	w0, #0xffffffff            	// #-1
  4035b0:	str	w0, [sp, #164]
  4035b4:	ldr	x23, [x22, w19, sxtw #3]
  4035b8:	b	4032d4 <__fxstatat@plt+0x1e4>
  4035bc:	ldr	x1, [x20, x21]
  4035c0:	mov	w2, #0xffffff9c            	// #-100
  4035c4:	ldr	x3, [x22, #8]
  4035c8:	mov	w0, w2
  4035cc:	mov	w4, #0x1                   	// #1
  4035d0:	bl	40da98 <__fxstatat@plt+0xa9a8>
  4035d4:	cbnz	w0, 4035ec <__fxstatat@plt+0x4fc>
  4035d8:	mov	w19, #0x2                   	// #2
  4035dc:	str	wzr, [sp, #164]
  4035e0:	b	4032d4 <__fxstatat@plt+0x1e4>
  4035e4:	mov	w0, #0x0                   	// #0
  4035e8:	bl	403a40 <__fxstatat@plt+0x950>
  4035ec:	bl	403040 <__errno_location@plt>
  4035f0:	ldr	w0, [x0]
  4035f4:	str	w0, [sp, #164]
  4035f8:	cbnz	w0, 40354c <__fxstatat@plt+0x45c>
  4035fc:	mov	w19, #0x2                   	// #2
  403600:	b	4032d4 <__fxstatat@plt+0x1e4>
  403604:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403608:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  40360c:	add	x3, x24, #0x238
  403610:	add	x1, x1, #0x240
  403614:	add	x0, x0, #0xca0
  403618:	mov	w2, #0x1c9                 	// #457
  40361c:	bl	403030 <__assert_fail@plt>
  403620:	mov	w2, #0x5                   	// #5
  403624:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403628:	mov	x0, #0x0                   	// #0
  40362c:	add	x1, x1, #0xb80
  403630:	bl	402f90 <dcgettext@plt>
  403634:	mov	x19, x0
  403638:	mov	x1, x24
  40363c:	mov	w0, #0x4                   	// #4
  403640:	bl	40d830 <__fxstatat@plt+0xa740>
  403644:	mov	x3, x0
  403648:	mov	x2, x19
  40364c:	mov	w1, w25
  403650:	mov	w0, #0x1                   	// #1
  403654:	bl	402950 <error@plt>
  403658:	add	x22, x22, w19, sxtw #3
  40365c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403660:	mov	w2, #0x5                   	// #5
  403664:	add	x1, x1, #0xb98
  403668:	mov	x0, #0x0                   	// #0
  40366c:	bl	402f90 <dcgettext@plt>
  403670:	ldur	x1, [x22, #-8]
  403674:	mov	x19, x0
  403678:	mov	w0, #0x4                   	// #4
  40367c:	bl	40d830 <__fxstatat@plt+0xa740>
  403680:	mov	x3, x0
  403684:	mov	x2, x19
  403688:	mov	w1, #0x0                   	// #0
  40368c:	mov	w0, #0x1                   	// #1
  403690:	bl	402950 <error@plt>
  403694:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403698:	add	x1, x1, #0xcb0
  40369c:	mov	w2, #0x5                   	// #5
  4036a0:	mov	x0, #0x0                   	// #0
  4036a4:	bl	402f90 <dcgettext@plt>
  4036a8:	mov	w1, #0x0                   	// #0
  4036ac:	mov	x2, x0
  4036b0:	mov	w0, #0x0                   	// #0
  4036b4:	bl	402950 <error@plt>
  4036b8:	b	403454 <__fxstatat@plt+0x364>
  4036bc:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4036c0:	add	x1, x1, #0xb58
  4036c4:	mov	w2, #0x5                   	// #5
  4036c8:	mov	x0, #0x0                   	// #0
  4036cc:	bl	402f90 <dcgettext@plt>
  4036d0:	mov	w1, #0x0                   	// #0
  4036d4:	mov	x2, x0
  4036d8:	mov	w0, #0x1                   	// #1
  4036dc:	bl	402950 <error@plt>
  4036e0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4036e4:	mov	w2, #0x5                   	// #5
  4036e8:	add	x1, x1, #0xb98
  4036ec:	mov	x0, #0x0                   	// #0
  4036f0:	bl	402f90 <dcgettext@plt>
  4036f4:	mov	x19, x0
  4036f8:	ldr	x1, [x23, #1200]
  4036fc:	mov	w0, #0x4                   	// #4
  403700:	b	40367c <__fxstatat@plt+0x58c>
  403704:	mov	w2, #0x5                   	// #5
  403708:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40370c:	mov	x0, #0x0                   	// #0
  403710:	add	x1, x1, #0xc88
  403714:	bl	402f90 <dcgettext@plt>
  403718:	mov	x19, x0
  40371c:	ldr	x1, [x22, #16]
  403720:	mov	w0, #0x4                   	// #4
  403724:	bl	40d830 <__fxstatat@plt+0xa740>
  403728:	mov	x3, x0
  40372c:	mov	x2, x19
  403730:	mov	w1, #0x0                   	// #0
  403734:	mov	w0, #0x0                   	// #0
  403738:	bl	402950 <error@plt>
  40373c:	mov	w0, #0x1                   	// #1
  403740:	bl	403a40 <__fxstatat@plt+0x950>
  403744:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403748:	mov	w2, #0x5                   	// #5
  40374c:	add	x1, x1, #0xc40
  403750:	b	4036c8 <__fxstatat@plt+0x5d8>
  403754:	cmp	w19, #0x1
  403758:	b.eq	4037b4 <__fxstatat@plt+0x6c4>  // b.none
  40375c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403760:	mov	w2, #0x5                   	// #5
  403764:	add	x1, x1, #0xbf8
  403768:	b	4036a0 <__fxstatat@plt+0x5b0>
  40376c:	bl	403040 <__errno_location@plt>
  403770:	mov	x3, x0
  403774:	mov	w2, #0x5                   	// #5
  403778:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40377c:	mov	x0, #0x0                   	// #0
  403780:	add	x1, x1, #0xb80
  403784:	ldr	w20, [x3]
  403788:	bl	402f90 <dcgettext@plt>
  40378c:	add	x1, x23, #0x4b0
  403790:	mov	x19, x0
  403794:	mov	w0, #0x4                   	// #4
  403798:	ldr	x1, [x1]
  40379c:	bl	40d830 <__fxstatat@plt+0xa740>
  4037a0:	mov	x3, x0
  4037a4:	mov	x2, x19
  4037a8:	mov	w1, w20
  4037ac:	mov	w0, #0x1                   	// #1
  4037b0:	bl	402950 <error@plt>
  4037b4:	mov	w2, #0x5                   	// #5
  4037b8:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4037bc:	mov	x0, #0x0                   	// #0
  4037c0:	add	x1, x1, #0xc10
  4037c4:	bl	402f90 <dcgettext@plt>
  4037c8:	mov	x19, x0
  4037cc:	ldr	x1, [x20, x21]
  4037d0:	mov	w0, #0x4                   	// #4
  4037d4:	bl	40d830 <__fxstatat@plt+0xa740>
  4037d8:	mov	x3, x0
  4037dc:	mov	x2, x19
  4037e0:	mov	w1, #0x0                   	// #0
  4037e4:	mov	w0, #0x0                   	// #0
  4037e8:	bl	402950 <error@plt>
  4037ec:	b	403454 <__fxstatat@plt+0x364>
  4037f0:	mov	x29, #0x0                   	// #0
  4037f4:	mov	x30, #0x0                   	// #0
  4037f8:	mov	x5, x0
  4037fc:	ldr	x1, [sp]
  403800:	add	x2, sp, #0x8
  403804:	mov	x6, sp
  403808:	movz	x0, #0x0, lsl #48
  40380c:	movk	x0, #0x0, lsl #32
  403810:	movk	x0, #0x40, lsl #16
  403814:	movk	x0, #0x3100
  403818:	movz	x3, #0x0, lsl #48
  40381c:	movk	x3, #0x0, lsl #32
  403820:	movk	x3, #0x41, lsl #16
  403824:	movk	x3, #0x40c8
  403828:	movz	x4, #0x0, lsl #48
  40382c:	movk	x4, #0x0, lsl #32
  403830:	movk	x4, #0x41, lsl #16
  403834:	movk	x4, #0x4148
  403838:	bl	402b90 <__libc_start_main@plt>
  40383c:	bl	402ce0 <abort@plt>
  403840:	adrp	x0, 42a000 <__fxstatat@plt+0x26f10>
  403844:	ldr	x0, [x0, #4064]
  403848:	cbz	x0, 403850 <__fxstatat@plt+0x760>
  40384c:	b	402cb0 <__gmon_start__@plt>
  403850:	ret
  403854:	nop
  403858:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40385c:	add	x0, x0, #0x4a0
  403860:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  403864:	add	x1, x1, #0x4a0
  403868:	cmp	x1, x0
  40386c:	b.eq	403884 <__fxstatat@plt+0x794>  // b.none
  403870:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403874:	ldr	x1, [x1, #376]
  403878:	cbz	x1, 403884 <__fxstatat@plt+0x794>
  40387c:	mov	x16, x1
  403880:	br	x16
  403884:	ret
  403888:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40388c:	add	x0, x0, #0x4a0
  403890:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  403894:	add	x1, x1, #0x4a0
  403898:	sub	x1, x1, x0
  40389c:	lsr	x2, x1, #63
  4038a0:	add	x1, x2, x1, asr #3
  4038a4:	cmp	xzr, x1, asr #1
  4038a8:	asr	x1, x1, #1
  4038ac:	b.eq	4038c4 <__fxstatat@plt+0x7d4>  // b.none
  4038b0:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  4038b4:	ldr	x2, [x2, #384]
  4038b8:	cbz	x2, 4038c4 <__fxstatat@plt+0x7d4>
  4038bc:	mov	x16, x2
  4038c0:	br	x16
  4038c4:	ret
  4038c8:	stp	x29, x30, [sp, #-32]!
  4038cc:	mov	x29, sp
  4038d0:	str	x19, [sp, #16]
  4038d4:	adrp	x19, 42b000 <__fxstatat@plt+0x27f10>
  4038d8:	ldrb	w0, [x19, #1240]
  4038dc:	cbnz	w0, 4038ec <__fxstatat@plt+0x7fc>
  4038e0:	bl	403858 <__fxstatat@plt+0x768>
  4038e4:	mov	w0, #0x1                   	// #1
  4038e8:	strb	w0, [x19, #1240]
  4038ec:	ldr	x19, [sp, #16]
  4038f0:	ldp	x29, x30, [sp], #32
  4038f4:	ret
  4038f8:	b	403888 <__fxstatat@plt+0x798>
  4038fc:	nop
  403900:	stp	x29, x30, [sp, #-112]!
  403904:	mov	x3, x2
  403908:	mov	x29, sp
  40390c:	add	x5, sp, #0x3f
  403910:	add	x4, sp, #0x3e
  403914:	stp	x19, x20, [sp, #16]
  403918:	mov	x19, x2
  40391c:	mov	x20, x0
  403920:	mov	w2, #0x0                   	// #0
  403924:	bl	409198 <__fxstatat@plt+0x60a8>
  403928:	ands	w0, w0, #0xff
  40392c:	b.eq	40393c <__fxstatat@plt+0x84c>  // b.none
  403930:	ldrb	w1, [sp, #62]
  403934:	cbz	w1, 403948 <__fxstatat@plt+0x858>
  403938:	mov	w0, #0x0                   	// #0
  40393c:	ldp	x19, x20, [sp, #16]
  403940:	ldp	x29, x30, [sp], #112
  403944:	ret
  403948:	ldrb	w1, [sp, #63]
  40394c:	cmp	x20, #0x0
  403950:	cset	w2, ne  // ne = any
  403954:	eor	w1, w1, #0x1
  403958:	tst	w2, w1
  40395c:	b.eq	40393c <__fxstatat@plt+0x84c>  // b.none
  403960:	mov	w1, #0x100                 	// #256
  403964:	mov	w2, #0x1                   	// #1
  403968:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40396c:	add	x0, x0, #0x4e0
  403970:	str	x21, [sp, #32]
  403974:	mov	w21, #0x5                   	// #5
  403978:	strb	wzr, [sp, #80]
  40397c:	str	w21, [sp, #84]
  403980:	strh	w1, [sp, #88]
  403984:	strb	w2, [sp, #90]
  403988:	strb	wzr, [sp, #105]
  40398c:	strh	w1, [sp, #106]
  403990:	bl	40dca0 <__fxstatat@plt+0xabb0>
  403994:	str	x0, [sp, #96]
  403998:	cbz	x0, 4039d4 <__fxstatat@plt+0x8e4>
  40399c:	ldrb	w2, [x19, #46]
  4039a0:	add	x1, sp, #0x50
  4039a4:	add	x0, sp, #0x40
  4039a8:	stp	x20, xzr, [sp, #64]
  4039ac:	strb	wzr, [sp, #104]
  4039b0:	strb	w2, [sp, #106]
  4039b4:	bl	4044b0 <__fxstatat@plt+0x13c0>
  4039b8:	sub	w1, w0, #0x2
  4039bc:	cmp	w1, #0x2
  4039c0:	b.hi	403a1c <__fxstatat@plt+0x92c>  // b.pmore
  4039c4:	cmp	w0, #0x4
  4039c8:	cset	w0, ne  // ne = any
  4039cc:	ldr	x21, [sp, #32]
  4039d0:	b	40393c <__fxstatat@plt+0x84c>
  4039d4:	bl	403040 <__errno_location@plt>
  4039d8:	mov	x3, x0
  4039dc:	mov	w2, w21
  4039e0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4039e4:	mov	x0, #0x0                   	// #0
  4039e8:	add	x1, x1, #0x218
  4039ec:	ldr	w20, [x3]
  4039f0:	bl	402f90 <dcgettext@plt>
  4039f4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  4039f8:	mov	x19, x0
  4039fc:	add	x1, x1, #0x238
  403a00:	mov	w0, #0x4                   	// #4
  403a04:	bl	40d830 <__fxstatat@plt+0xa740>
  403a08:	mov	x3, x0
  403a0c:	mov	x2, x19
  403a10:	mov	w1, w20
  403a14:	mov	w0, #0x1                   	// #1
  403a18:	bl	402950 <error@plt>
  403a1c:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  403a20:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403a24:	adrp	x0, 414000 <__fxstatat@plt+0x10f10>
  403a28:	add	x3, x3, #0xda8
  403a2c:	add	x1, x1, #0x240
  403a30:	add	x0, x0, #0x250
  403a34:	mov	w2, #0xef                  	// #239
  403a38:	bl	403030 <__assert_fail@plt>
  403a3c:	nop
  403a40:	stp	x29, x30, [sp, #-176]!
  403a44:	mov	x29, sp
  403a48:	stp	x19, x20, [sp, #16]
  403a4c:	mov	w20, w0
  403a50:	stp	x21, x22, [sp, #32]
  403a54:	str	x23, [sp, #48]
  403a58:	cbz	w0, 403a98 <__fxstatat@plt+0x9a8>
  403a5c:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  403a60:	mov	w2, #0x5                   	// #5
  403a64:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403a68:	add	x1, x1, #0x280
  403a6c:	ldr	x19, [x0, #1192]
  403a70:	mov	x0, #0x0                   	// #0
  403a74:	bl	402f90 <dcgettext@plt>
  403a78:	mov	x2, x0
  403a7c:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  403a80:	mov	x0, x19
  403a84:	mov	w1, #0x1                   	// #1
  403a88:	ldr	x3, [x3, #2360]
  403a8c:	bl	402d80 <__fprintf_chk@plt>
  403a90:	mov	w0, w20
  403a94:	bl	402940 <exit@plt>
  403a98:	mov	w2, #0x5                   	// #5
  403a9c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403aa0:	mov	x0, #0x0                   	// #0
  403aa4:	add	x1, x1, #0x2a8
  403aa8:	bl	402f90 <dcgettext@plt>
  403aac:	adrp	x19, 42b000 <__fxstatat@plt+0x27f10>
  403ab0:	adrp	x2, 42b000 <__fxstatat@plt+0x27f10>
  403ab4:	mov	x1, x0
  403ab8:	mov	w0, #0x1                   	// #1
  403abc:	ldr	x4, [x2, #2360]
  403ac0:	mov	x3, x4
  403ac4:	mov	x2, x4
  403ac8:	bl	402ba0 <__printf_chk@plt>
  403acc:	mov	w2, #0x5                   	// #5
  403ad0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403ad4:	mov	x0, #0x0                   	// #0
  403ad8:	add	x1, x1, #0x328
  403adc:	bl	402f90 <dcgettext@plt>
  403ae0:	ldr	x1, [x19, #1216]
  403ae4:	bl	402fa0 <fputs_unlocked@plt>
  403ae8:	mov	w2, #0x5                   	// #5
  403aec:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403af0:	mov	x0, #0x0                   	// #0
  403af4:	add	x1, x1, #0x360
  403af8:	bl	402f90 <dcgettext@plt>
  403afc:	ldr	x1, [x19, #1216]
  403b00:	bl	402fa0 <fputs_unlocked@plt>
  403b04:	mov	w2, #0x5                   	// #5
  403b08:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403b0c:	mov	x0, #0x0                   	// #0
  403b10:	add	x1, x1, #0x3b0
  403b14:	bl	402f90 <dcgettext@plt>
  403b18:	ldr	x1, [x19, #1216]
  403b1c:	bl	402fa0 <fputs_unlocked@plt>
  403b20:	mov	w2, #0x5                   	// #5
  403b24:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403b28:	mov	x0, #0x0                   	// #0
  403b2c:	add	x1, x1, #0x558
  403b30:	bl	402f90 <dcgettext@plt>
  403b34:	ldr	x1, [x19, #1216]
  403b38:	bl	402fa0 <fputs_unlocked@plt>
  403b3c:	mov	w2, #0x5                   	// #5
  403b40:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403b44:	mov	x0, #0x0                   	// #0
  403b48:	add	x1, x1, #0x610
  403b4c:	bl	402f90 <dcgettext@plt>
  403b50:	ldr	x1, [x19, #1216]
  403b54:	bl	402fa0 <fputs_unlocked@plt>
  403b58:	mov	w2, #0x5                   	// #5
  403b5c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403b60:	mov	x0, #0x0                   	// #0
  403b64:	add	x1, x1, #0x820
  403b68:	bl	402f90 <dcgettext@plt>
  403b6c:	ldr	x1, [x19, #1216]
  403b70:	bl	402fa0 <fputs_unlocked@plt>
  403b74:	mov	w2, #0x5                   	// #5
  403b78:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403b7c:	mov	x0, #0x0                   	// #0
  403b80:	add	x1, x1, #0x850
  403b84:	bl	402f90 <dcgettext@plt>
  403b88:	ldr	x1, [x19, #1216]
  403b8c:	bl	402fa0 <fputs_unlocked@plt>
  403b90:	mov	w2, #0x5                   	// #5
  403b94:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403b98:	mov	x0, #0x0                   	// #0
  403b9c:	add	x1, x1, #0x888
  403ba0:	bl	402f90 <dcgettext@plt>
  403ba4:	ldr	x1, [x19, #1216]
  403ba8:	bl	402fa0 <fputs_unlocked@plt>
  403bac:	mov	w2, #0x5                   	// #5
  403bb0:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403bb4:	mov	x0, #0x0                   	// #0
  403bb8:	add	x1, x1, #0x968
  403bbc:	bl	402f90 <dcgettext@plt>
  403bc0:	ldr	x1, [x19, #1216]
  403bc4:	bl	402fa0 <fputs_unlocked@plt>
  403bc8:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  403bcc:	add	x3, x3, #0xda8
  403bd0:	add	x0, x3, #0x8
  403bd4:	add	x2, sp, #0x40
  403bd8:	ldp	x4, x5, [x3, #24]
  403bdc:	stp	x4, x5, [sp, #80]
  403be0:	ldp	x4, x5, [x0, #32]
  403be4:	stp	x4, x5, [sp, #96]
  403be8:	ldp	x1, x3, [x3, #8]
  403bec:	stp	x1, x3, [sp, #64]
  403bf0:	ldp	x4, x5, [x0, #48]
  403bf4:	stp	x4, x5, [sp, #112]
  403bf8:	ldp	x4, x5, [x0, #64]
  403bfc:	stp	x4, x5, [sp, #128]
  403c00:	ldp	x4, x5, [x0, #80]
  403c04:	stp	x4, x5, [sp, #144]
  403c08:	ldp	x4, x5, [x0, #96]
  403c0c:	stp	x4, x5, [sp, #160]
  403c10:	cbz	x1, 403c48 <__fxstatat@plt+0xb58>
  403c14:	mov	w4, #0x6d                  	// #109
  403c18:	mov	w3, #0x76                  	// #118
  403c1c:	b	403c28 <__fxstatat@plt+0xb38>
  403c20:	ldr	x1, [x2, #16]!
  403c24:	cbz	x1, 403c48 <__fxstatat@plt+0xb58>
  403c28:	ldrb	w0, [x1]
  403c2c:	cmp	w4, w0
  403c30:	b.ne	403c20 <__fxstatat@plt+0xb30>  // b.any
  403c34:	ldrb	w0, [x1, #1]
  403c38:	cmp	w3, w0
  403c3c:	b.ne	403c20 <__fxstatat@plt+0xb30>  // b.any
  403c40:	ldrb	w0, [x1, #2]
  403c44:	cbnz	w0, 403c20 <__fxstatat@plt+0xb30>
  403c48:	ldr	x21, [x2, #8]
  403c4c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403c50:	mov	x0, #0x0                   	// #0
  403c54:	add	x1, x1, #0xa48
  403c58:	mov	w2, #0x5                   	// #5
  403c5c:	cbz	x21, 403d18 <__fxstatat@plt+0xc28>
  403c60:	bl	402f90 <dcgettext@plt>
  403c64:	adrp	x22, 414000 <__fxstatat@plt+0x10f10>
  403c68:	add	x22, x22, #0xa60
  403c6c:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  403c70:	mov	x3, x22
  403c74:	add	x2, x2, #0xa88
  403c78:	mov	x1, x0
  403c7c:	mov	w0, #0x1                   	// #1
  403c80:	bl	402ba0 <__printf_chk@plt>
  403c84:	mov	x1, #0x0                   	// #0
  403c88:	mov	w0, #0x5                   	// #5
  403c8c:	bl	4030d0 <setlocale@plt>
  403c90:	cbz	x0, 403de0 <__fxstatat@plt+0xcf0>
  403c94:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403c98:	mov	x2, #0x3                   	// #3
  403c9c:	add	x1, x1, #0xa98
  403ca0:	adrp	x23, 414000 <__fxstatat@plt+0x10f10>
  403ca4:	bl	402b70 <strncmp@plt>
  403ca8:	add	x23, x23, #0x268
  403cac:	cbnz	w0, 403dc0 <__fxstatat@plt+0xcd0>
  403cb0:	mov	w2, #0x5                   	// #5
  403cb4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403cb8:	mov	x0, #0x0                   	// #0
  403cbc:	add	x1, x1, #0xae8
  403cc0:	bl	402f90 <dcgettext@plt>
  403cc4:	mov	x1, x0
  403cc8:	mov	x3, x23
  403ccc:	mov	x2, x22
  403cd0:	mov	w0, #0x1                   	// #1
  403cd4:	bl	402ba0 <__printf_chk@plt>
  403cd8:	mov	w2, #0x5                   	// #5
  403cdc:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403ce0:	mov	x0, #0x0                   	// #0
  403ce4:	add	x1, x1, #0xb08
  403ce8:	bl	402f90 <dcgettext@plt>
  403cec:	mov	x1, x0
  403cf0:	cmp	x21, x23
  403cf4:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  403cf8:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  403cfc:	add	x2, x2, #0x78
  403d00:	add	x3, x3, #0x270
  403d04:	csel	x3, x3, x2, eq  // eq = none
  403d08:	mov	x2, x21
  403d0c:	mov	w0, #0x1                   	// #1
  403d10:	bl	402ba0 <__printf_chk@plt>
  403d14:	b	403a90 <__fxstatat@plt+0x9a0>
  403d18:	bl	402f90 <dcgettext@plt>
  403d1c:	adrp	x22, 414000 <__fxstatat@plt+0x10f10>
  403d20:	add	x22, x22, #0xa60
  403d24:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  403d28:	mov	x3, x22
  403d2c:	add	x2, x2, #0xa88
  403d30:	mov	x1, x0
  403d34:	mov	w0, #0x1                   	// #1
  403d38:	bl	402ba0 <__printf_chk@plt>
  403d3c:	mov	x1, #0x0                   	// #0
  403d40:	mov	w0, #0x5                   	// #5
  403d44:	bl	4030d0 <setlocale@plt>
  403d48:	cbz	x0, 403d60 <__fxstatat@plt+0xc70>
  403d4c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403d50:	mov	x2, #0x3                   	// #3
  403d54:	add	x1, x1, #0xa98
  403d58:	bl	402b70 <strncmp@plt>
  403d5c:	cbnz	w0, 403db4 <__fxstatat@plt+0xcc4>
  403d60:	mov	w2, #0x5                   	// #5
  403d64:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403d68:	mov	x0, #0x0                   	// #0
  403d6c:	add	x1, x1, #0xae8
  403d70:	adrp	x21, 414000 <__fxstatat@plt+0x10f10>
  403d74:	bl	402f90 <dcgettext@plt>
  403d78:	add	x21, x21, #0x268
  403d7c:	mov	x1, x0
  403d80:	mov	x3, x21
  403d84:	mov	x2, x22
  403d88:	mov	w0, #0x1                   	// #1
  403d8c:	bl	402ba0 <__printf_chk@plt>
  403d90:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403d94:	mov	w2, #0x5                   	// #5
  403d98:	add	x1, x1, #0xb08
  403d9c:	mov	x0, #0x0                   	// #0
  403da0:	bl	402f90 <dcgettext@plt>
  403da4:	mov	x1, x0
  403da8:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  403dac:	add	x3, x3, #0x270
  403db0:	b	403d08 <__fxstatat@plt+0xc18>
  403db4:	adrp	x23, 414000 <__fxstatat@plt+0x10f10>
  403db8:	add	x23, x23, #0x268
  403dbc:	mov	x21, x23
  403dc0:	mov	w2, #0x5                   	// #5
  403dc4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403dc8:	mov	x0, #0x0                   	// #0
  403dcc:	add	x1, x1, #0xaa0
  403dd0:	bl	402f90 <dcgettext@plt>
  403dd4:	ldr	x1, [x19, #1216]
  403dd8:	bl	402fa0 <fputs_unlocked@plt>
  403ddc:	b	403cb0 <__fxstatat@plt+0xbc0>
  403de0:	adrp	x23, 414000 <__fxstatat@plt+0x10f10>
  403de4:	add	x23, x23, #0x268
  403de8:	b	403cb0 <__fxstatat@plt+0xbc0>
  403dec:	nop
  403df0:	stp	x29, x30, [sp, #-192]!
  403df4:	mov	x29, sp
  403df8:	stp	x19, x20, [sp, #16]
  403dfc:	mov	x20, x0
  403e00:	mov	x19, x1
  403e04:	ldr	w0, [x0]
  403e08:	stp	x21, x22, [sp, #32]
  403e0c:	ands	w21, w3, #0xff
  403e10:	cset	w3, ne  // ne = any
  403e14:	ldr	x1, [x1, #48]
  403e18:	str	x23, [sp, #48]
  403e1c:	mov	x23, x2
  403e20:	lsl	w2, w3, #9
  403e24:	bl	402a00 <unlinkat@plt>
  403e28:	cbz	w0, 403f0c <__fxstatat@plt+0xe1c>
  403e2c:	bl	403040 <__errno_location@plt>
  403e30:	ldr	w21, [x0]
  403e34:	mov	x22, x0
  403e38:	cmp	w21, #0x1e
  403e3c:	b.eq	403f98 <__fxstatat@plt+0xea8>  // b.none
  403e40:	ldrb	w0, [x23]
  403e44:	cbz	w0, 403e68 <__fxstatat@plt+0xd78>
  403e48:	cmp	w21, #0x16
  403e4c:	b.eq	403ffc <__fxstatat@plt+0xf0c>  // b.none
  403e50:	b.gt	403ef0 <__fxstatat@plt+0xe00>
  403e54:	cmp	w21, #0x2
  403e58:	mov	w0, #0x2                   	// #2
  403e5c:	b.eq	403edc <__fxstatat@plt+0xdec>  // b.none
  403e60:	cmp	w21, #0x14
  403e64:	b.eq	403edc <__fxstatat@plt+0xdec>  // b.none
  403e68:	ldrh	w0, [x19, #108]
  403e6c:	cmp	w0, #0x4
  403e70:	b.eq	403f68 <__fxstatat@plt+0xe78>  // b.none
  403e74:	mov	w2, #0x5                   	// #5
  403e78:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  403e7c:	mov	x0, #0x0                   	// #0
  403e80:	add	x1, x1, #0x10
  403e84:	bl	402f90 <dcgettext@plt>
  403e88:	mov	x20, x0
  403e8c:	ldr	x1, [x19, #56]
  403e90:	mov	w0, #0x4                   	// #4
  403e94:	bl	40d830 <__fxstatat@plt+0xa740>
  403e98:	mov	x3, x0
  403e9c:	mov	x2, x20
  403ea0:	mov	w1, w21
  403ea4:	mov	w0, #0x0                   	// #0
  403ea8:	bl	402950 <error@plt>
  403eac:	ldr	x0, [x19, #8]
  403eb0:	mov	x2, #0x1                   	// #1
  403eb4:	ldr	x1, [x0, #88]
  403eb8:	tbz	x1, #63, 403ed0 <__fxstatat@plt+0xde0>
  403ebc:	b	403ed8 <__fxstatat@plt+0xde8>
  403ec0:	str	x2, [x0, #32]
  403ec4:	ldr	x0, [x0, #8]
  403ec8:	ldr	x1, [x0, #88]
  403ecc:	tbnz	x1, #63, 403ed8 <__fxstatat@plt+0xde8>
  403ed0:	ldr	x1, [x0, #32]
  403ed4:	cbz	x1, 403ec0 <__fxstatat@plt+0xdd0>
  403ed8:	mov	w0, #0x4                   	// #4
  403edc:	ldp	x19, x20, [sp, #16]
  403ee0:	ldp	x21, x22, [sp, #32]
  403ee4:	ldr	x23, [sp, #48]
  403ee8:	ldp	x29, x30, [sp], #192
  403eec:	ret
  403ef0:	cmp	w21, #0x54
  403ef4:	mov	w0, #0x2                   	// #2
  403ef8:	b.eq	403edc <__fxstatat@plt+0xdec>  // b.none
  403efc:	ldrh	w0, [x19, #108]
  403f00:	cmp	w0, #0x4
  403f04:	b.ne	403e74 <__fxstatat@plt+0xd84>  // b.any
  403f08:	b	403f68 <__fxstatat@plt+0xe78>
  403f0c:	ldrb	w1, [x23, #26]
  403f10:	mov	w0, #0x2                   	// #2
  403f14:	cbz	w1, 403edc <__fxstatat@plt+0xdec>
  403f18:	cbz	w21, 403fcc <__fxstatat@plt+0xedc>
  403f1c:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  403f20:	mov	w2, #0x5                   	// #5
  403f24:	add	x1, x1, #0xfe8
  403f28:	mov	x0, #0x0                   	// #0
  403f2c:	bl	402f90 <dcgettext@plt>
  403f30:	mov	x20, x0
  403f34:	ldr	x1, [x19, #56]
  403f38:	mov	w0, #0x4                   	// #4
  403f3c:	bl	40d830 <__fxstatat@plt+0xa740>
  403f40:	mov	x2, x0
  403f44:	mov	x1, x20
  403f48:	mov	w0, #0x1                   	// #1
  403f4c:	bl	402ba0 <__printf_chk@plt>
  403f50:	mov	w0, #0x2                   	// #2
  403f54:	ldp	x19, x20, [sp, #16]
  403f58:	ldp	x21, x22, [sp, #32]
  403f5c:	ldr	x23, [sp, #48]
  403f60:	ldp	x29, x30, [sp], #192
  403f64:	ret
  403f68:	cmp	w21, #0x27
  403f6c:	sub	w0, w21, #0x14
  403f70:	ccmp	w21, #0x11, #0x4, ne  // ne = any
  403f74:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  403f78:	b.hi	403e74 <__fxstatat@plt+0xd84>  // b.pmore
  403f7c:	ldr	w0, [x19, #64]
  403f80:	cmp	w0, #0x1
  403f84:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  403f88:	b.ne	403e74 <__fxstatat@plt+0xd84>  // b.any
  403f8c:	mov	w21, w0
  403f90:	str	w0, [x22]
  403f94:	b	403e74 <__fxstatat@plt+0xd84>
  403f98:	ldr	w1, [x20]
  403f9c:	add	x3, sp, #0x40
  403fa0:	ldr	x2, [x19, #48]
  403fa4:	mov	w4, #0x100                 	// #256
  403fa8:	mov	w0, #0x0                   	// #0
  403fac:	bl	4030f0 <__fxstatat@plt>
  403fb0:	cbz	w0, 403fc0 <__fxstatat@plt+0xed0>
  403fb4:	ldr	w1, [x22]
  403fb8:	cmp	w1, #0x2
  403fbc:	b.eq	403fe8 <__fxstatat@plt+0xef8>  // b.none
  403fc0:	mov	w0, #0x1e                  	// #30
  403fc4:	str	w0, [x22]
  403fc8:	b	403e74 <__fxstatat@plt+0xd84>
  403fcc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  403fd0:	mov	w2, #0x5                   	// #5
  403fd4:	add	x1, x1, #0x0
  403fd8:	mov	x0, #0x0                   	// #0
  403fdc:	bl	402f90 <dcgettext@plt>
  403fe0:	mov	x20, x0
  403fe4:	b	403f34 <__fxstatat@plt+0xe44>
  403fe8:	ldrb	w2, [x23]
  403fec:	mov	w0, w1
  403ff0:	mov	w21, w1
  403ff4:	cbz	w2, 403e74 <__fxstatat@plt+0xd84>
  403ff8:	b	403edc <__fxstatat@plt+0xdec>
  403ffc:	mov	w0, #0x2                   	// #2
  404000:	b	403edc <__fxstatat@plt+0xdec>
  404004:	nop
  404008:	stp	x29, x30, [sp, #-32]!
  40400c:	mov	x29, sp
  404010:	str	x19, [sp, #16]
  404014:	mov	x19, x2
  404018:	ldr	x2, [x2, #48]
  40401c:	cmn	x2, #0x1
  404020:	b.eq	404038 <__fxstatat@plt+0xf48>  // b.none
  404024:	mov	w0, #0x0                   	// #0
  404028:	tbnz	x2, #63, 404084 <__fxstatat@plt+0xf94>
  40402c:	ldr	x19, [sp, #16]
  404030:	ldp	x29, x30, [sp], #32
  404034:	ret
  404038:	mov	x2, x1
  40403c:	mov	x3, x19
  404040:	mov	w1, w0
  404044:	mov	w4, #0x100                 	// #256
  404048:	mov	w0, #0x0                   	// #0
  40404c:	bl	4030f0 <__fxstatat@plt>
  404050:	cbz	w0, 40407c <__fxstatat@plt+0xf8c>
  404054:	mov	x0, #0xfffffffffffffffe    	// #-2
  404058:	str	x0, [x19, #48]
  40405c:	bl	403040 <__errno_location@plt>
  404060:	ldr	w2, [x0]
  404064:	mov	x1, x0
  404068:	sxtw	x0, w2
  40406c:	str	x0, [x19, #8]
  404070:	mov	w0, #0xffffffff            	// #-1
  404074:	str	w2, [x1]
  404078:	b	40402c <__fxstatat@plt+0xf3c>
  40407c:	ldr	x2, [x19, #48]
  404080:	b	404024 <__fxstatat@plt+0xf34>
  404084:	bl	403040 <__errno_location@plt>
  404088:	mov	x1, x0
  40408c:	ldr	w2, [x19, #8]
  404090:	b	404070 <__fxstatat@plt+0xf80>
  404094:	nop
  404098:	stp	x29, x30, [sp, #-224]!
  40409c:	mov	x29, sp
  4040a0:	stp	x19, x20, [sp, #16]
  4040a4:	mov	x19, x1
  4040a8:	stp	x21, x22, [sp, #32]
  4040ac:	mov	x21, x3
  4040b0:	mov	w22, w0
  4040b4:	stp	x23, x24, [sp, #48]
  4040b8:	mov	w23, w4
  4040bc:	and	w24, w2, #0xff
  4040c0:	stp	x25, x26, [sp, #64]
  4040c4:	stp	x27, x28, [sp, #80]
  4040c8:	ldp	x26, x27, [x1, #48]
  4040cc:	cbz	x5, 404344 <__fxstatat@plt+0x1254>
  4040d0:	cmp	w24, #0x0
  4040d4:	mov	w1, #0x2                   	// #2
  4040d8:	cset	w25, ne  // ne = any
  4040dc:	mov	x3, #0xffffffffffffffff    	// #-1
  4040e0:	str	w1, [x5]
  4040e4:	mov	x20, x5
  4040e8:	mov	x1, x26
  4040ec:	mov	w2, #0xc900                	// #51456
  4040f0:	lsl	w25, w25, #2
  4040f4:	str	x3, [sp, #144]
  4040f8:	bl	403020 <openat@plt>
  4040fc:	mov	w24, w0
  404100:	tbnz	w0, #31, 404230 <__fxstatat@plt+0x1140>
  404104:	bl	402cc0 <fdopendir@plt>
  404108:	mov	x28, x0
  40410c:	cbz	x0, 404418 <__fxstatat@plt+0x1328>
  404110:	bl	403040 <__errno_location@plt>
  404114:	mov	x24, x0
  404118:	str	wzr, [x0]
  40411c:	mov	x0, x28
  404120:	bl	402c20 <readdir@plt>
  404124:	cbz	x0, 4043e0 <__fxstatat@plt+0x12f0>
  404128:	ldrb	w1, [x0, #19]
  40412c:	cmp	w1, #0x2e
  404130:	b.eq	4043c0 <__fxstatat@plt+0x12d0>  // b.none
  404134:	mov	x0, x28
  404138:	bl	402c80 <closedir@plt>
  40413c:	mov	w24, #0x0                   	// #0
  404140:	mov	w0, #0x3                   	// #3
  404144:	str	w0, [x20]
  404148:	ldr	x0, [x19, #32]
  40414c:	cbnz	x0, 404310 <__fxstatat@plt+0x1220>
  404150:	ldr	w0, [x21, #4]
  404154:	cmp	w0, #0x5
  404158:	b.eq	4042f0 <__fxstatat@plt+0x1200>  // b.none
  40415c:	ldrb	w1, [x21]
  404160:	cbnz	w1, 404334 <__fxstatat@plt+0x1244>
  404164:	cmp	w0, #0x3
  404168:	b.eq	404174 <__fxstatat@plt+0x1084>  // b.none
  40416c:	ldrb	w0, [x21, #25]
  404170:	cbz	w0, 4042f0 <__fxstatat@plt+0x1200>
  404174:	bl	40f9c8 <__fxstatat@plt+0xc8d8>
  404178:	tst	w0, #0xff
  40417c:	b.ne	404330 <__fxstatat@plt+0x1240>  // b.any
  404180:	add	x2, sp, #0x60
  404184:	mov	x1, x26
  404188:	mov	w0, w22
  40418c:	bl	404008 <__fxstatat@plt+0xf18>
  404190:	cbnz	w0, 4043fc <__fxstatat@plt+0x130c>
  404194:	ldr	w0, [sp, #112]
  404198:	and	w0, w0, #0xf000
  40419c:	cmp	w0, #0xa, lsl #12
  4041a0:	b.eq	404330 <__fxstatat@plt+0x1240>  // b.none
  4041a4:	mov	x1, x26
  4041a8:	mov	w0, w22
  4041ac:	mov	w3, #0x200                 	// #512
  4041b0:	mov	w2, #0x2                   	// #2
  4041b4:	bl	403010 <faccessat@plt>
  4041b8:	cbz	w0, 404330 <__fxstatat@plt+0x1240>
  4041bc:	bl	403040 <__errno_location@plt>
  4041c0:	ldr	w19, [x0]
  4041c4:	cmp	w19, #0xd
  4041c8:	b.ne	404404 <__fxstatat@plt+0x1314>  // b.any
  4041cc:	mov	w28, #0x1                   	// #1
  4041d0:	cbz	w25, 40423c <__fxstatat@plt+0x114c>
  4041d4:	ldrb	w0, [x21, #9]
  4041d8:	cbnz	w0, 404360 <__fxstatat@plt+0x1270>
  4041dc:	ldrb	w0, [x21, #10]
  4041e0:	add	x20, sp, #0x60
  4041e4:	tst	w24, w0
  4041e8:	b.ne	40426c <__fxstatat@plt+0x117c>  // b.any
  4041ec:	mov	x1, x27
  4041f0:	mov	w0, #0x4                   	// #4
  4041f4:	bl	40d830 <__fxstatat@plt+0xa740>
  4041f8:	mov	x20, x0
  4041fc:	mov	w19, #0x15                  	// #21
  404200:	mov	w2, #0x5                   	// #5
  404204:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404208:	mov	x0, #0x0                   	// #0
  40420c:	add	x1, x1, #0x10
  404210:	bl	402f90 <dcgettext@plt>
  404214:	mov	x2, x0
  404218:	mov	x3, x20
  40421c:	mov	w0, #0x0                   	// #0
  404220:	mov	w1, w19
  404224:	bl	402950 <error@plt>
  404228:	mov	w0, #0x4                   	// #4
  40422c:	b	4042f4 <__fxstatat@plt+0x1204>
  404230:	mov	w24, #0x0                   	// #0
  404234:	mov	w0, #0x3                   	// #3
  404238:	b	404144 <__fxstatat@plt+0x1054>
  40423c:	add	x20, sp, #0x60
  404240:	mov	x1, x26
  404244:	mov	x2, x20
  404248:	mov	w0, w22
  40424c:	bl	404008 <__fxstatat@plt+0xf18>
  404250:	cbnz	w0, 4043fc <__fxstatat@plt+0x130c>
  404254:	ldr	w0, [sp, #112]
  404258:	and	w0, w0, #0xf000
  40425c:	cmp	w0, #0xa, lsl #12
  404260:	b.eq	404464 <__fxstatat@plt+0x1374>  // b.none
  404264:	cmp	w0, #0x4, lsl #12
  404268:	b.eq	4041d4 <__fxstatat@plt+0x10e4>  // b.none
  40426c:	mov	x1, x27
  404270:	mov	w0, #0x4                   	// #4
  404274:	bl	40d830 <__fxstatat@plt+0xa740>
  404278:	mov	x19, x0
  40427c:	mov	x1, x26
  404280:	mov	w0, w22
  404284:	mov	x2, x20
  404288:	bl	404008 <__fxstatat@plt+0xf18>
  40428c:	cbnz	w0, 404474 <__fxstatat@plt+0x1384>
  404290:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  404294:	ldr	x22, [x0, #1192]
  404298:	cbnz	w28, 40442c <__fxstatat@plt+0x133c>
  40429c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4042a0:	mov	w2, #0x5                   	// #5
  4042a4:	add	x1, x1, #0xa0
  4042a8:	mov	x0, #0x0                   	// #0
  4042ac:	bl	402f90 <dcgettext@plt>
  4042b0:	mov	x21, x0
  4042b4:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  4042b8:	mov	x0, x20
  4042bc:	ldr	x20, [x1, #2360]
  4042c0:	bl	40a9b0 <__fxstatat@plt+0x78c0>
  4042c4:	mov	x5, x19
  4042c8:	mov	x4, x0
  4042cc:	mov	x3, x20
  4042d0:	mov	x2, x21
  4042d4:	mov	x0, x22
  4042d8:	mov	w1, #0x1                   	// #1
  4042dc:	bl	402d80 <__fprintf_chk@plt>
  4042e0:	bl	40ffa8 <__fxstatat@plt+0xceb8>
  4042e4:	tst	w0, #0xff
  4042e8:	b.eq	404310 <__fxstatat@plt+0x1220>  // b.none
  4042ec:	nop
  4042f0:	mov	w0, #0x2                   	// #2
  4042f4:	ldp	x19, x20, [sp, #16]
  4042f8:	ldp	x21, x22, [sp, #32]
  4042fc:	ldp	x23, x24, [sp, #48]
  404300:	ldp	x25, x26, [sp, #64]
  404304:	ldp	x27, x28, [sp, #80]
  404308:	ldp	x29, x30, [sp], #224
  40430c:	ret
  404310:	mov	w0, #0x3                   	// #3
  404314:	ldp	x19, x20, [sp, #16]
  404318:	ldp	x21, x22, [sp, #32]
  40431c:	ldp	x23, x24, [sp, #48]
  404320:	ldp	x25, x26, [sp, #64]
  404324:	ldp	x27, x28, [sp, #80]
  404328:	ldp	x29, x30, [sp], #224
  40432c:	ret
  404330:	ldr	w0, [x21, #4]
  404334:	cmp	w0, #0x3
  404338:	b.ne	4042f0 <__fxstatat@plt+0x1200>  // b.any
  40433c:	mov	w28, #0x0                   	// #0
  404340:	b	4041d0 <__fxstatat@plt+0x10e0>
  404344:	mov	x0, #0xffffffffffffffff    	// #-1
  404348:	str	x0, [sp, #144]
  40434c:	mov	w25, #0x0                   	// #0
  404350:	cbz	w24, 404148 <__fxstatat@plt+0x1058>
  404354:	mov	w25, #0x4                   	// #4
  404358:	mov	w24, #0x0                   	// #0
  40435c:	b	404148 <__fxstatat@plt+0x1058>
  404360:	mov	x1, x27
  404364:	mov	w0, #0x4                   	// #4
  404368:	bl	40d830 <__fxstatat@plt+0xa740>
  40436c:	add	x20, sp, #0x60
  404370:	cmp	w24, #0x0
  404374:	mov	x19, x0
  404378:	ccmp	w23, #0x2, #0x0, eq  // eq = none
  40437c:	b.ne	40427c <__fxstatat@plt+0x118c>  // b.any
  404380:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  404384:	ldr	x20, [x0, #1192]
  404388:	cbnz	w28, 404448 <__fxstatat@plt+0x1358>
  40438c:	mov	w2, #0x5                   	// #5
  404390:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404394:	mov	x0, #0x0                   	// #0
  404398:	add	x1, x1, #0x58
  40439c:	bl	402f90 <dcgettext@plt>
  4043a0:	mov	x2, x0
  4043a4:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  4043a8:	mov	x4, x19
  4043ac:	mov	x0, x20
  4043b0:	ldr	x3, [x1, #2360]
  4043b4:	mov	w1, #0x1                   	// #1
  4043b8:	bl	402d80 <__fprintf_chk@plt>
  4043bc:	b	4042e0 <__fxstatat@plt+0x11f0>
  4043c0:	ldrb	w1, [x0, #20]
  4043c4:	cmp	w1, #0x2e
  4043c8:	cinc	x1, x0, eq  // eq = none
  4043cc:	ldrb	w0, [x1, #20]
  4043d0:	cmp	w0, #0x2f
  4043d4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4043d8:	b.eq	40411c <__fxstatat@plt+0x102c>  // b.none
  4043dc:	b	404134 <__fxstatat@plt+0x1044>
  4043e0:	ldr	w24, [x24]
  4043e4:	mov	x0, x28
  4043e8:	bl	402c80 <closedir@plt>
  4043ec:	cbnz	w24, 404230 <__fxstatat@plt+0x1140>
  4043f0:	mov	w24, #0x1                   	// #1
  4043f4:	mov	w0, #0x4                   	// #4
  4043f8:	b	404144 <__fxstatat@plt+0x1054>
  4043fc:	bl	403040 <__errno_location@plt>
  404400:	ldr	w19, [x0]
  404404:	mov	x1, x27
  404408:	mov	w0, #0x4                   	// #4
  40440c:	bl	40d830 <__fxstatat@plt+0xa740>
  404410:	mov	x20, x0
  404414:	b	404200 <__fxstatat@plt+0x1110>
  404418:	mov	w0, w24
  40441c:	bl	402c90 <close@plt>
  404420:	mov	w24, #0x0                   	// #0
  404424:	mov	w0, #0x3                   	// #3
  404428:	b	404144 <__fxstatat@plt+0x1054>
  40442c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404430:	mov	w2, #0x5                   	// #5
  404434:	add	x1, x1, #0x78
  404438:	mov	x0, #0x0                   	// #0
  40443c:	bl	402f90 <dcgettext@plt>
  404440:	mov	x21, x0
  404444:	b	4042b4 <__fxstatat@plt+0x11c4>
  404448:	mov	w2, #0x5                   	// #5
  40444c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404450:	mov	x0, #0x0                   	// #0
  404454:	add	x1, x1, #0x28
  404458:	bl	402f90 <dcgettext@plt>
  40445c:	mov	x2, x0
  404460:	b	4043a4 <__fxstatat@plt+0x12b4>
  404464:	ldr	w0, [x21, #4]
  404468:	cmp	w0, #0x3
  40446c:	b.ne	4042f0 <__fxstatat@plt+0x1200>  // b.any
  404470:	b	40426c <__fxstatat@plt+0x117c>
  404474:	bl	403040 <__errno_location@plt>
  404478:	mov	x3, x0
  40447c:	mov	w2, #0x5                   	// #5
  404480:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404484:	mov	x0, #0x0                   	// #0
  404488:	add	x1, x1, #0x10
  40448c:	ldr	w20, [x3]
  404490:	bl	402f90 <dcgettext@plt>
  404494:	mov	x3, x19
  404498:	mov	x2, x0
  40449c:	mov	w1, w20
  4044a0:	mov	w0, #0x0                   	// #0
  4044a4:	bl	402950 <error@plt>
  4044a8:	mov	w0, #0x4                   	// #4
  4044ac:	b	4042f4 <__fxstatat@plt+0x1204>
  4044b0:	stp	x29, x30, [sp, #-224]!
  4044b4:	mov	x29, sp
  4044b8:	stp	x23, x24, [sp, #48]
  4044bc:	mov	x23, x1
  4044c0:	ldr	x1, [x0]
  4044c4:	stp	x21, x22, [sp, #32]
  4044c8:	cbz	x1, 404c6c <__fxstatat@plt+0x1b7c>
  4044cc:	ldrb	w4, [x23, #8]
  4044d0:	mov	w3, #0x218                 	// #536
  4044d4:	mov	w1, #0x258                 	// #600
  4044d8:	mov	x2, #0x0                   	// #0
  4044dc:	cmp	w4, #0x0
  4044e0:	adrp	x24, 415000 <__fxstatat@plt+0x11f10>
  4044e4:	csel	w1, w3, w1, eq  // eq = none
  4044e8:	add	x24, x24, #0x138
  4044ec:	stp	x19, x20, [sp, #16]
  4044f0:	mov	w22, #0x2                   	// #2
  4044f4:	mov	x21, #0x1                   	// #1
  4044f8:	stp	x25, x26, [sp, #64]
  4044fc:	str	x27, [sp, #80]
  404500:	bl	40fcb8 <__fxstatat@plt+0xcbc8>
  404504:	mov	x20, x0
  404508:	mov	x0, x20
  40450c:	bl	411b50 <__fxstatat@plt+0xea60>
  404510:	mov	x19, x0
  404514:	cbz	x0, 4045d8 <__fxstatat@plt+0x14e8>
  404518:	ldrh	w2, [x0, #108]
  40451c:	cmp	w2, #0x1
  404520:	b.eq	40466c <__fxstatat@plt+0x157c>  // b.none
  404524:	sub	w0, w2, #0x2
  404528:	and	w0, w0, #0xffff
  40452c:	cmp	w0, #0xb
  404530:	b.hi	40461c <__fxstatat@plt+0x152c>  // b.pmore
  404534:	lsl	x3, x21, x2
  404538:	mov	x0, #0x3d58                	// #15704
  40453c:	tst	x3, x0
  404540:	b.eq	404614 <__fxstatat@plt+0x1524>  // b.none
  404544:	cmp	w2, #0x6
  404548:	b.ne	404570 <__fxstatat@plt+0x1480>  // b.any
  40454c:	ldrb	w0, [x23, #8]
  404550:	cbz	w0, 404570 <__fxstatat@plt+0x1480>
  404554:	ldr	x0, [x19, #88]
  404558:	cmp	x0, #0x0
  40455c:	b.le	404570 <__fxstatat@plt+0x1480>
  404560:	ldr	x0, [x20, #24]
  404564:	ldr	x1, [x19, #120]
  404568:	cmp	x1, x0
  40456c:	b.ne	404c04 <__fxstatat@plt+0x1b14>  // b.any
  404570:	and	w2, w2, #0xfffffffd
  404574:	ldr	w0, [x20, #44]
  404578:	cmp	w2, #0x4
  40457c:	mov	x3, x23
  404580:	cset	w26, eq  // eq = none
  404584:	mov	x1, x19
  404588:	mov	w2, w26
  40458c:	mov	x5, #0x0                   	// #0
  404590:	mov	w4, #0x3                   	// #3
  404594:	bl	404098 <__fxstatat@plt+0xfa8>
  404598:	mov	w25, w0
  40459c:	cmp	w0, #0x2
  4045a0:	b.eq	40483c <__fxstatat@plt+0x174c>  // b.none
  4045a4:	sub	w0, w25, #0x2
  4045a8:	cmp	w0, #0x2
  4045ac:	b.hi	404cec <__fxstatat@plt+0x1bfc>  // b.pmore
  4045b0:	cmp	w25, #0x4
  4045b4:	b.eq	404d0c <__fxstatat@plt+0x1c1c>  // b.none
  4045b8:	cmp	w22, #0x2
  4045bc:	mov	w0, #0x3                   	// #3
  4045c0:	ccmp	w25, w0, #0x0, eq  // eq = none
  4045c4:	csel	w22, w22, w0, ne  // ne = any
  4045c8:	mov	x0, x20
  4045cc:	bl	411b50 <__fxstatat@plt+0xea60>
  4045d0:	mov	x19, x0
  4045d4:	cbnz	x0, 404518 <__fxstatat@plt+0x1428>
  4045d8:	bl	403040 <__errno_location@plt>
  4045dc:	ldr	w21, [x0]
  4045e0:	mov	x19, x0
  4045e4:	cbnz	w21, 404b84 <__fxstatat@plt+0x1a94>
  4045e8:	mov	x0, x20
  4045ec:	bl	4119e0 <__fxstatat@plt+0xe8f0>
  4045f0:	cbnz	w0, 404bb8 <__fxstatat@plt+0x1ac8>
  4045f4:	mov	w0, w22
  4045f8:	ldp	x19, x20, [sp, #16]
  4045fc:	ldp	x21, x22, [sp, #32]
  404600:	ldp	x23, x24, [sp, #48]
  404604:	ldp	x25, x26, [sp, #64]
  404608:	ldr	x27, [sp, #80]
  40460c:	ldp	x29, x30, [sp], #224
  404610:	ret
  404614:	tbnz	w3, #7, 404738 <__fxstatat@plt+0x1648>
  404618:	tbnz	w3, #2, 4046dc <__fxstatat@plt+0x15ec>
  40461c:	mov	w2, #0x5                   	// #5
  404620:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404624:	mov	x0, #0x0                   	// #0
  404628:	add	x1, x1, #0x238
  40462c:	bl	402f90 <dcgettext@plt>
  404630:	mov	x20, x0
  404634:	ldr	x2, [x19, #56]
  404638:	mov	w1, #0x3                   	// #3
  40463c:	ldrh	w19, [x19, #108]
  404640:	mov	w0, #0x0                   	// #0
  404644:	bl	40d900 <__fxstatat@plt+0xa810>
  404648:	mov	x4, x0
  40464c:	mov	x2, x20
  404650:	mov	w3, w19
  404654:	adrp	x5, 415000 <__fxstatat@plt+0x11f10>
  404658:	add	x5, x5, #0x270
  40465c:	mov	w1, #0x0                   	// #0
  404660:	mov	w0, #0x0                   	// #0
  404664:	bl	402950 <error@plt>
  404668:	bl	402ce0 <abort@plt>
  40466c:	ldrb	w0, [x23, #9]
  404670:	cbnz	w0, 404790 <__fxstatat@plt+0x16a0>
  404674:	ldrb	w0, [x23, #10]
  404678:	cbz	w0, 4048a0 <__fxstatat@plt+0x17b0>
  40467c:	ldr	w0, [x20, #44]
  404680:	mov	w2, #0xc900                	// #51456
  404684:	ldr	x1, [x19, #48]
  404688:	bl	403020 <openat@plt>
  40468c:	mov	w25, w0
  404690:	tbnz	w0, #31, 4046cc <__fxstatat@plt+0x15dc>
  404694:	bl	402cc0 <fdopendir@plt>
  404698:	mov	x26, x0
  40469c:	cbz	x0, 404c84 <__fxstatat@plt+0x1b94>
  4046a0:	bl	403040 <__errno_location@plt>
  4046a4:	mov	x25, x0
  4046a8:	str	wzr, [x0]
  4046ac:	mov	x0, x26
  4046b0:	bl	402c20 <readdir@plt>
  4046b4:	cbz	x0, 404780 <__fxstatat@plt+0x1690>
  4046b8:	ldrb	w1, [x0, #19]
  4046bc:	cmp	w1, #0x2e
  4046c0:	b.eq	404a60 <__fxstatat@plt+0x1970>  // b.none
  4046c4:	mov	x0, x26
  4046c8:	bl	402c80 <closedir@plt>
  4046cc:	ldrb	w0, [x23, #10]
  4046d0:	cbz	w0, 4048a0 <__fxstatat@plt+0x17b0>
  4046d4:	mov	w25, #0x27                  	// #39
  4046d8:	b	4048a4 <__fxstatat@plt+0x17b4>
  4046dc:	mov	w2, #0x5                   	// #5
  4046e0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4046e4:	mov	x0, #0x0                   	// #0
  4046e8:	add	x1, x1, #0x160
  4046ec:	bl	402f90 <dcgettext@plt>
  4046f0:	mov	x25, x0
  4046f4:	ldr	x2, [x19, #56]
  4046f8:	mov	w1, #0x3                   	// #3
  4046fc:	mov	w0, #0x0                   	// #0
  404700:	mov	w22, #0x4                   	// #4
  404704:	bl	40d900 <__fxstatat@plt+0xa810>
  404708:	mov	x3, x0
  40470c:	mov	x2, x25
  404710:	mov	w1, #0x0                   	// #0
  404714:	mov	w0, #0x0                   	// #0
  404718:	bl	402950 <error@plt>
  40471c:	mov	x1, x19
  404720:	mov	w2, w22
  404724:	mov	x0, x20
  404728:	bl	412248 <__fxstatat@plt+0xf158>
  40472c:	mov	x0, x20
  404730:	bl	411b50 <__fxstatat@plt+0xea60>
  404734:	b	404508 <__fxstatat@plt+0x1418>
  404738:	ldr	w26, [x19, #64]
  40473c:	mov	w2, #0x5                   	// #5
  404740:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404744:	mov	x0, #0x0                   	// #0
  404748:	add	x1, x1, #0x220
  40474c:	bl	402f90 <dcgettext@plt>
  404750:	ldr	x2, [x19, #56]
  404754:	mov	x25, x0
  404758:	mov	w1, #0x3                   	// #3
  40475c:	mov	w0, #0x0                   	// #0
  404760:	mov	w22, #0x4                   	// #4
  404764:	bl	40d900 <__fxstatat@plt+0xa810>
  404768:	mov	x3, x0
  40476c:	mov	x2, x25
  404770:	mov	w1, w26
  404774:	mov	w0, #0x0                   	// #0
  404778:	bl	402950 <error@plt>
  40477c:	b	40471c <__fxstatat@plt+0x162c>
  404780:	ldr	w25, [x25]
  404784:	mov	x0, x26
  404788:	bl	402c80 <closedir@plt>
  40478c:	cbnz	w25, 4046cc <__fxstatat@plt+0x15dc>
  404790:	ldr	x0, [x19, #88]
  404794:	cbnz	x0, 4047d0 <__fxstatat@plt+0x16e0>
  404798:	ldr	x25, [x19, #48]
  40479c:	mov	x0, x25
  4047a0:	bl	40a778 <__fxstatat@plt+0x7688>
  4047a4:	ldrb	w1, [x0]
  4047a8:	cmp	w1, #0x2e
  4047ac:	b.eq	404924 <__fxstatat@plt+0x1834>  // b.none
  4047b0:	ldr	x0, [x23, #16]
  4047b4:	cbz	x0, 4047c8 <__fxstatat@plt+0x16d8>
  4047b8:	ldr	x1, [x0]
  4047bc:	ldr	x2, [x19, #128]
  4047c0:	cmp	x2, x1
  4047c4:	b.eq	404b14 <__fxstatat@plt+0x1a24>  // b.none
  4047c8:	ldrb	w0, [x23, #24]
  4047cc:	cbnz	w0, 4049b8 <__fxstatat@plt+0x18c8>
  4047d0:	ldr	w0, [x20, #44]
  4047d4:	add	x5, sp, #0x60
  4047d8:	mov	x3, x23
  4047dc:	mov	x1, x19
  4047e0:	mov	w4, #0x2                   	// #2
  4047e4:	mov	w2, #0x1                   	// #1
  4047e8:	bl	404098 <__fxstatat@plt+0xfa8>
  4047ec:	mov	w25, w0
  4047f0:	cmp	w0, #0x2
  4047f4:	b.eq	404858 <__fxstatat@plt+0x1768>  // b.none
  4047f8:	ldr	x2, [x19, #8]
  4047fc:	ldr	x0, [x2, #88]
  404800:	tbz	x0, #63, 404818 <__fxstatat@plt+0x1728>
  404804:	b	404820 <__fxstatat@plt+0x1730>
  404808:	str	x21, [x2, #32]
  40480c:	ldr	x2, [x2, #8]
  404810:	ldr	x0, [x2, #88]
  404814:	tbnz	x0, #63, 404820 <__fxstatat@plt+0x1730>
  404818:	ldr	x0, [x2, #32]
  40481c:	cbz	x0, 404808 <__fxstatat@plt+0x1718>
  404820:	mov	x1, x19
  404824:	mov	w2, #0x4                   	// #4
  404828:	mov	x0, x20
  40482c:	bl	412248 <__fxstatat@plt+0xf158>
  404830:	mov	x0, x20
  404834:	bl	411b50 <__fxstatat@plt+0xea60>
  404838:	b	4045a4 <__fxstatat@plt+0x14b4>
  40483c:	mov	w3, w26
  404840:	mov	x1, x19
  404844:	mov	x2, x23
  404848:	add	x0, x20, #0x2c
  40484c:	bl	403df0 <__fxstatat@plt+0xd00>
  404850:	mov	w25, w0
  404854:	b	4045a4 <__fxstatat@plt+0x14b4>
  404858:	ldr	w25, [sp, #96]
  40485c:	cmp	w25, #0x4
  404860:	b.ne	404508 <__fxstatat@plt+0x1418>  // b.any
  404864:	mov	w3, #0x1                   	// #1
  404868:	mov	x2, x23
  40486c:	mov	x1, x19
  404870:	add	x0, x20, #0x2c
  404874:	bl	403df0 <__fxstatat@plt+0xd00>
  404878:	mov	w2, w25
  40487c:	mov	x1, x19
  404880:	mov	w25, w0
  404884:	mov	x0, x20
  404888:	bl	412248 <__fxstatat@plt+0xf158>
  40488c:	mov	x0, x20
  404890:	bl	411b50 <__fxstatat@plt+0xea60>
  404894:	cmp	w25, #0x2
  404898:	b.eq	404508 <__fxstatat@plt+0x1418>  // b.none
  40489c:	b	4047f8 <__fxstatat@plt+0x1708>
  4048a0:	mov	w25, #0x15                  	// #21
  4048a4:	mov	w2, #0x5                   	// #5
  4048a8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4048ac:	mov	x0, #0x0                   	// #0
  4048b0:	add	x1, x1, #0x10
  4048b4:	bl	402f90 <dcgettext@plt>
  4048b8:	mov	x22, x0
  4048bc:	ldr	x1, [x19, #56]
  4048c0:	mov	w0, #0x4                   	// #4
  4048c4:	bl	40d830 <__fxstatat@plt+0xa740>
  4048c8:	mov	x3, x0
  4048cc:	mov	w1, w25
  4048d0:	mov	w0, #0x0                   	// #0
  4048d4:	mov	x2, x22
  4048d8:	bl	402950 <error@plt>
  4048dc:	ldr	x0, [x19, #8]
  4048e0:	ldr	x1, [x0, #88]
  4048e4:	tbz	x1, #63, 4048fc <__fxstatat@plt+0x180c>
  4048e8:	b	404904 <__fxstatat@plt+0x1814>
  4048ec:	str	x21, [x0, #32]
  4048f0:	ldr	x0, [x0, #8]
  4048f4:	ldr	x1, [x0, #88]
  4048f8:	tbnz	x1, #63, 404904 <__fxstatat@plt+0x1814>
  4048fc:	ldr	x1, [x0, #32]
  404900:	cbz	x1, 4048ec <__fxstatat@plt+0x17fc>
  404904:	mov	x1, x19
  404908:	mov	w2, #0x4                   	// #4
  40490c:	mov	x0, x20
  404910:	mov	w22, w2
  404914:	bl	412248 <__fxstatat@plt+0xf158>
  404918:	mov	x0, x20
  40491c:	bl	411b50 <__fxstatat@plt+0xea60>
  404920:	b	404508 <__fxstatat@plt+0x1418>
  404924:	ldrb	w1, [x0, #1]
  404928:	cmp	w1, #0x2e
  40492c:	cinc	x0, x0, eq  // eq = none
  404930:	ldrb	w0, [x0, #1]
  404934:	cmp	w0, #0x2f
  404938:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40493c:	b.ne	4047b0 <__fxstatat@plt+0x16c0>  // b.any
  404940:	mov	w2, #0x5                   	// #5
  404944:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404948:	mov	x0, #0x0                   	// #0
  40494c:	add	x1, x1, #0x358
  404950:	bl	402f90 <dcgettext@plt>
  404954:	mov	x25, x0
  404958:	mov	w1, #0x4                   	// #4
  40495c:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  404960:	mov	w0, #0x0                   	// #0
  404964:	add	x2, x2, #0x390
  404968:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  40496c:	mov	x26, x0
  404970:	mov	x2, x24
  404974:	mov	w1, #0x4                   	// #4
  404978:	mov	w0, #0x1                   	// #1
  40497c:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  404980:	ldr	x2, [x19, #56]
  404984:	mov	x27, x0
  404988:	mov	w1, #0x4                   	// #4
  40498c:	mov	w0, #0x2                   	// #2
  404990:	mov	w22, w1
  404994:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  404998:	mov	x5, x0
  40499c:	mov	x4, x27
  4049a0:	mov	x3, x26
  4049a4:	mov	x2, x25
  4049a8:	mov	w1, #0x0                   	// #0
  4049ac:	mov	w0, #0x0                   	// #0
  4049b0:	bl	402950 <error@plt>
  4049b4:	b	40471c <__fxstatat@plt+0x162c>
  4049b8:	mov	x0, x25
  4049bc:	mov	x1, x24
  4049c0:	mov	x2, #0x0                   	// #0
  4049c4:	bl	40ac18 <__fxstatat@plt+0x7b28>
  4049c8:	mov	x25, x0
  4049cc:	cbz	x0, 4049e4 <__fxstatat@plt+0x18f4>
  4049d0:	mov	x1, x0
  4049d4:	add	x2, sp, #0x60
  4049d8:	mov	w0, #0x0                   	// #0
  4049dc:	bl	402f40 <__lxstat@plt>
  4049e0:	cbz	w0, 404a80 <__fxstatat@plt+0x1990>
  4049e4:	mov	w2, #0x5                   	// #5
  4049e8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4049ec:	mov	x0, #0x0                   	// #0
  4049f0:	add	x1, x1, #0x140
  4049f4:	bl	402f90 <dcgettext@plt>
  4049f8:	mov	x22, x0
  4049fc:	mov	x2, x25
  404a00:	mov	w1, #0x4                   	// #4
  404a04:	mov	w0, #0x0                   	// #0
  404a08:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  404a0c:	ldr	x2, [x19, #48]
  404a10:	mov	x26, x0
  404a14:	mov	w1, #0x4                   	// #4
  404a18:	mov	w0, #0x1                   	// #1
  404a1c:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  404a20:	mov	x4, x0
  404a24:	mov	x3, x26
  404a28:	mov	x2, x22
  404a2c:	mov	w1, #0x0                   	// #0
  404a30:	mov	w0, #0x0                   	// #0
  404a34:	bl	402950 <error@plt>
  404a38:	mov	x0, x25
  404a3c:	bl	402e00 <free@plt>
  404a40:	mov	x1, x19
  404a44:	mov	w2, #0x4                   	// #4
  404a48:	mov	x0, x20
  404a4c:	mov	w22, w2
  404a50:	bl	412248 <__fxstatat@plt+0xf158>
  404a54:	mov	x0, x20
  404a58:	bl	411b50 <__fxstatat@plt+0xea60>
  404a5c:	b	404508 <__fxstatat@plt+0x1418>
  404a60:	ldrb	w1, [x0, #20]
  404a64:	cmp	w1, #0x2e
  404a68:	cinc	x1, x0, eq  // eq = none
  404a6c:	ldrb	w0, [x1, #20]
  404a70:	cmp	w0, #0x2f
  404a74:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404a78:	b.eq	4046ac <__fxstatat@plt+0x15bc>  // b.none
  404a7c:	b	4046c4 <__fxstatat@plt+0x15d4>
  404a80:	mov	x0, x25
  404a84:	bl	402e00 <free@plt>
  404a88:	ldr	x1, [x20, #24]
  404a8c:	ldr	x0, [sp, #96]
  404a90:	cmp	x1, x0
  404a94:	b.eq	4047d0 <__fxstatat@plt+0x16e0>  // b.none
  404a98:	mov	w2, #0x5                   	// #5
  404a9c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404aa0:	mov	x0, #0x0                   	// #0
  404aa4:	add	x1, x1, #0x300
  404aa8:	bl	402f90 <dcgettext@plt>
  404aac:	mov	x22, x0
  404ab0:	ldr	x1, [x19, #56]
  404ab4:	mov	w0, #0x4                   	// #4
  404ab8:	bl	40d830 <__fxstatat@plt+0xa740>
  404abc:	mov	x3, x0
  404ac0:	mov	x2, x22
  404ac4:	mov	w1, #0x0                   	// #0
  404ac8:	mov	w0, #0x0                   	// #0
  404acc:	bl	402950 <error@plt>
  404ad0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404ad4:	add	x1, x1, #0x330
  404ad8:	mov	w2, #0x5                   	// #5
  404adc:	mov	x0, #0x0                   	// #0
  404ae0:	bl	402f90 <dcgettext@plt>
  404ae4:	mov	w1, #0x0                   	// #0
  404ae8:	mov	x2, x0
  404aec:	mov	w0, #0x0                   	// #0
  404af0:	bl	402950 <error@plt>
  404af4:	mov	x1, x19
  404af8:	mov	w2, #0x4                   	// #4
  404afc:	mov	x0, x20
  404b00:	mov	w22, w2
  404b04:	bl	412248 <__fxstatat@plt+0xf158>
  404b08:	mov	x0, x20
  404b0c:	bl	411b50 <__fxstatat@plt+0xea60>
  404b10:	b	404508 <__fxstatat@plt+0x1418>
  404b14:	ldr	x0, [x0, #8]
  404b18:	ldr	x1, [x19, #120]
  404b1c:	cmp	x1, x0
  404b20:	b.ne	4047c8 <__fxstatat@plt+0x16d8>  // b.any
  404b24:	ldr	x0, [x19, #56]
  404b28:	ldrb	w1, [x0]
  404b2c:	cmp	w1, #0x2f
  404b30:	b.ne	404c90 <__fxstatat@plt+0x1ba0>  // b.any
  404b34:	ldrb	w0, [x0, #1]
  404b38:	cbnz	w0, 404c90 <__fxstatat@plt+0x1ba0>
  404b3c:	mov	w2, #0x5                   	// #5
  404b40:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404b44:	mov	x0, #0x0                   	// #0
  404b48:	add	x1, x1, #0xc8
  404b4c:	bl	402f90 <dcgettext@plt>
  404b50:	mov	x22, x0
  404b54:	ldr	x1, [x19, #56]
  404b58:	mov	w0, #0x4                   	// #4
  404b5c:	bl	40d830 <__fxstatat@plt+0xa740>
  404b60:	mov	x3, x0
  404b64:	mov	x2, x22
  404b68:	mov	w1, #0x0                   	// #0
  404b6c:	mov	w0, #0x0                   	// #0
  404b70:	bl	402950 <error@plt>
  404b74:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404b78:	mov	w2, #0x5                   	// #5
  404b7c:	add	x1, x1, #0x2c8
  404b80:	b	404adc <__fxstatat@plt+0x19ec>
  404b84:	mov	w2, #0x5                   	// #5
  404b88:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404b8c:	mov	x0, #0x0                   	// #0
  404b90:	add	x1, x1, #0xb8
  404b94:	bl	402f90 <dcgettext@plt>
  404b98:	mov	x2, x0
  404b9c:	mov	w1, w21
  404ba0:	mov	w0, #0x0                   	// #0
  404ba4:	bl	402950 <error@plt>
  404ba8:	mov	w22, #0x4                   	// #4
  404bac:	mov	x0, x20
  404bb0:	bl	4119e0 <__fxstatat@plt+0xe8f0>
  404bb4:	cbz	w0, 4045f4 <__fxstatat@plt+0x1504>
  404bb8:	ldr	w19, [x19]
  404bbc:	mov	w2, #0x5                   	// #5
  404bc0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404bc4:	mov	x0, #0x0                   	// #0
  404bc8:	add	x1, x1, #0x2b0
  404bcc:	bl	402f90 <dcgettext@plt>
  404bd0:	mov	w1, w19
  404bd4:	mov	x2, x0
  404bd8:	mov	w22, #0x4                   	// #4
  404bdc:	mov	w0, #0x0                   	// #0
  404be0:	bl	402950 <error@plt>
  404be4:	mov	w0, w22
  404be8:	ldp	x19, x20, [sp, #16]
  404bec:	ldp	x21, x22, [sp, #32]
  404bf0:	ldp	x23, x24, [sp, #48]
  404bf4:	ldp	x25, x26, [sp, #64]
  404bf8:	ldr	x27, [sp, #80]
  404bfc:	ldp	x29, x30, [sp], #224
  404c00:	ret
  404c04:	ldr	x0, [x19, #8]
  404c08:	ldr	x1, [x0, #88]
  404c0c:	tbz	x1, #63, 404c24 <__fxstatat@plt+0x1b34>
  404c10:	b	404c2c <__fxstatat@plt+0x1b3c>
  404c14:	str	x21, [x0, #32]
  404c18:	ldr	x0, [x0, #8]
  404c1c:	ldr	x1, [x0, #88]
  404c20:	tbnz	x1, #63, 404c2c <__fxstatat@plt+0x1b3c>
  404c24:	ldr	x1, [x0, #32]
  404c28:	cbz	x1, 404c14 <__fxstatat@plt+0x1b24>
  404c2c:	mov	w2, #0x5                   	// #5
  404c30:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404c34:	mov	x0, #0x0                   	// #0
  404c38:	add	x1, x1, #0x300
  404c3c:	bl	402f90 <dcgettext@plt>
  404c40:	ldr	x1, [x19, #56]
  404c44:	mov	x19, x0
  404c48:	mov	w0, #0x4                   	// #4
  404c4c:	mov	w22, w0
  404c50:	bl	40d830 <__fxstatat@plt+0xa740>
  404c54:	mov	x3, x0
  404c58:	mov	x2, x19
  404c5c:	mov	w1, #0x0                   	// #0
  404c60:	mov	w0, #0x0                   	// #0
  404c64:	bl	402950 <error@plt>
  404c68:	b	404508 <__fxstatat@plt+0x1418>
  404c6c:	mov	w22, #0x2                   	// #2
  404c70:	mov	w0, w22
  404c74:	ldp	x21, x22, [sp, #32]
  404c78:	ldp	x23, x24, [sp, #48]
  404c7c:	ldp	x29, x30, [sp], #224
  404c80:	ret
  404c84:	mov	w0, w25
  404c88:	bl	402c90 <close@plt>
  404c8c:	b	4046cc <__fxstatat@plt+0x15dc>
  404c90:	mov	w2, #0x5                   	// #5
  404c94:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404c98:	mov	x0, #0x0                   	// #0
  404c9c:	add	x1, x1, #0xf8
  404ca0:	bl	402f90 <dcgettext@plt>
  404ca4:	mov	x22, x0
  404ca8:	ldr	x2, [x19, #56]
  404cac:	mov	w1, #0x4                   	// #4
  404cb0:	mov	w0, #0x0                   	// #0
  404cb4:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  404cb8:	mov	x25, x0
  404cbc:	mov	w1, #0x4                   	// #4
  404cc0:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  404cc4:	mov	w0, #0x1                   	// #1
  404cc8:	add	x2, x2, #0x238
  404ccc:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  404cd0:	mov	x4, x0
  404cd4:	mov	x3, x25
  404cd8:	mov	x2, x22
  404cdc:	mov	w1, #0x0                   	// #0
  404ce0:	mov	w0, #0x0                   	// #0
  404ce4:	bl	402950 <error@plt>
  404ce8:	b	404b74 <__fxstatat@plt+0x1a84>
  404cec:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  404cf0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  404cf4:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  404cf8:	add	x3, x3, #0x398
  404cfc:	add	x1, x1, #0x288
  404d00:	add	x0, x0, #0x298
  404d04:	mov	w2, #0x261                 	// #609
  404d08:	bl	403030 <__assert_fail@plt>
  404d0c:	mov	w22, w25
  404d10:	b	404508 <__fxstatat@plt+0x1418>
  404d14:	nop
  404d18:	ret
  404d1c:	nop
  404d20:	mov	w0, #0x4                   	// #4
  404d24:	b	40d830 <__fxstatat@plt+0xa740>
  404d28:	and	w1, w1, #0xf000
  404d2c:	cmp	w1, #0xa, lsl #12
  404d30:	b.ne	404d3c <__fxstatat@plt+0x1c4c>  // b.any
  404d34:	mov	w0, #0x1                   	// #1
  404d38:	ret
  404d3c:	stp	x29, x30, [sp, #-32]!
  404d40:	mov	x29, sp
  404d44:	str	x19, [sp, #16]
  404d48:	mov	x19, x0
  404d4c:	bl	40f9c8 <__fxstatat@plt+0xc8d8>
  404d50:	tst	w0, #0xff
  404d54:	b.eq	404d68 <__fxstatat@plt+0x1c78>  // b.none
  404d58:	mov	w0, #0x1                   	// #1
  404d5c:	ldr	x19, [sp, #16]
  404d60:	ldp	x29, x30, [sp], #32
  404d64:	ret
  404d68:	mov	x0, x19
  404d6c:	mov	w1, #0x2                   	// #2
  404d70:	bl	402a50 <euidaccess@plt>
  404d74:	cmp	w0, #0x0
  404d78:	cset	w0, eq  // eq = none
  404d7c:	ldr	x19, [sp, #16]
  404d80:	ldp	x29, x30, [sp], #32
  404d84:	ret
  404d88:	stp	x29, x30, [sp, #-64]!
  404d8c:	mov	x29, sp
  404d90:	stp	x19, x20, [sp, #16]
  404d94:	adrp	x19, 42b000 <__fxstatat@plt+0x27f10>
  404d98:	mov	x20, x1
  404d9c:	stp	x21, x22, [sp, #32]
  404da0:	mov	w21, w0
  404da4:	ldr	x0, [x19, #1272]
  404da8:	str	x23, [sp, #48]
  404dac:	add	x23, x19, #0x4f8
  404db0:	cbz	x0, 404e20 <__fxstatat@plt+0x1d30>
  404db4:	cbz	x20, 404e08 <__fxstatat@plt+0x1d18>
  404db8:	adrp	x22, 42b000 <__fxstatat@plt+0x27f10>
  404dbc:	add	x22, x22, #0x420
  404dc0:	b	404dcc <__fxstatat@plt+0x1cdc>
  404dc4:	subs	x20, x20, x0
  404dc8:	b.eq	404e08 <__fxstatat@plt+0x1d18>  // b.none
  404dcc:	ldr	x19, [x22]
  404dd0:	mov	w0, w21
  404dd4:	ldr	x1, [x23]
  404dd8:	cmp	x19, x20
  404ddc:	csel	x19, x19, x20, ls  // ls = plast
  404de0:	mov	x2, x19
  404de4:	bl	40ad40 <__fxstatat@plt+0x7c50>
  404de8:	cmp	x0, x19
  404dec:	b.eq	404dc4 <__fxstatat@plt+0x1cd4>  // b.none
  404df0:	mov	w0, #0x0                   	// #0
  404df4:	ldp	x19, x20, [sp, #16]
  404df8:	ldp	x21, x22, [sp, #32]
  404dfc:	ldr	x23, [sp, #48]
  404e00:	ldp	x29, x30, [sp], #64
  404e04:	ret
  404e08:	mov	w0, #0x1                   	// #1
  404e0c:	ldp	x19, x20, [sp, #16]
  404e10:	ldp	x21, x22, [sp, #32]
  404e14:	ldr	x23, [sp, #48]
  404e18:	ldp	x29, x30, [sp], #64
  404e1c:	ret
  404e20:	adrp	x22, 42b000 <__fxstatat@plt+0x27f10>
  404e24:	mov	x1, #0x1                   	// #1
  404e28:	ldr	x0, [x22, #1056]
  404e2c:	bl	402c10 <calloc@plt>
  404e30:	str	x0, [x19, #1272]
  404e34:	cbnz	x0, 404db4 <__fxstatat@plt+0x1cc4>
  404e38:	add	x0, x23, #0x8
  404e3c:	mov	x1, #0x400                 	// #1024
  404e40:	str	x0, [x19, #1272]
  404e44:	str	x1, [x22, #1056]
  404e48:	b	404db4 <__fxstatat@plt+0x1cc4>
  404e4c:	nop
  404e50:	stp	x29, x30, [sp, #-32]!
  404e54:	mov	x3, x2
  404e58:	mov	x2, x1
  404e5c:	mov	x29, sp
  404e60:	mov	w1, #0x3                   	// #3
  404e64:	str	x19, [sp, #16]
  404e68:	bl	402fe0 <fallocate@plt>
  404e6c:	mov	w19, w0
  404e70:	tbz	w0, #31, 404e8c <__fxstatat@plt+0x1d9c>
  404e74:	bl	403040 <__errno_location@plt>
  404e78:	ldr	w0, [x0]
  404e7c:	mov	w1, #0x5f                  	// #95
  404e80:	cmp	w0, #0x26
  404e84:	ccmp	w0, w1, #0x4, ne  // ne = any
  404e88:	csel	w19, w19, wzr, ne  // ne = any
  404e8c:	mov	w0, w19
  404e90:	ldr	x19, [sp, #16]
  404e94:	ldp	x29, x30, [sp], #32
  404e98:	ret
  404e9c:	nop
  404ea0:	mov	x3, x1
  404ea4:	mov	w1, w2
  404ea8:	tbz	w0, #31, 404eb4 <__fxstatat@plt+0x1dc4>
  404eac:	mov	x0, x3
  404eb0:	b	402b20 <chmod@plt>
  404eb4:	b	402c00 <fchmod@plt>
  404eb8:	stp	x29, x30, [sp, #-48]!
  404ebc:	mov	x29, sp
  404ec0:	ldrb	w6, [x4, #35]
  404ec4:	ldr	x5, [x4, #32]
  404ec8:	and	x5, x5, #0xff000000ff00
  404ecc:	cbz	w6, 404f3c <__fxstatat@plt+0x1e4c>
  404ed0:	ldrb	w6, [x4, #40]
  404ed4:	cbnz	w6, 404f84 <__fxstatat@plt+0x1e94>
  404ed8:	ldrb	w8, [x4, #41]
  404edc:	adrp	x4, 404000 <__fxstatat@plt+0xf10>
  404ee0:	add	x4, x4, #0xf98
  404ee4:	eor	w8, w8, #0x1
  404ee8:	adrp	x7, 404000 <__fxstatat@plt+0xf10>
  404eec:	adrp	x6, 404000 <__fxstatat@plt+0xf10>
  404ef0:	add	x7, x7, #0xd20
  404ef4:	add	x6, x6, #0xd18
  404ef8:	stp	x4, x7, [sp, #24]
  404efc:	cmp	w1, #0x0
  404f00:	ccmp	w3, #0x0, #0x1, ge  // ge = tcont
  404f04:	str	x6, [sp, #40]
  404f08:	b.lt	404f4c <__fxstatat@plt+0x1e5c>  // b.tstop
  404f0c:	cmp	x5, #0x0
  404f10:	adrp	x4, 405000 <__fxstatat@plt+0x1f10>
  404f14:	add	x4, x4, #0x930
  404f18:	add	x5, sp, #0x18
  404f1c:	csel	x4, x4, xzr, ne  // ne = any
  404f20:	cmp	w8, #0x0
  404f24:	csel	x5, x5, xzr, ne  // ne = any
  404f28:	bl	402e40 <attr_copy_fd@plt>
  404f2c:	cmp	w0, #0x0
  404f30:	cset	w0, eq  // eq = none
  404f34:	ldp	x29, x30, [sp], #48
  404f38:	ret
  404f3c:	adrp	x4, 405000 <__fxstatat@plt+0x1f10>
  404f40:	mov	w8, #0x1                   	// #1
  404f44:	add	x4, x4, #0x40
  404f48:	b	404ee8 <__fxstatat@plt+0x1df8>
  404f4c:	cmp	x5, #0x0
  404f50:	adrp	x4, 405000 <__fxstatat@plt+0x1f10>
  404f54:	add	x4, x4, #0x930
  404f58:	add	x3, sp, #0x18
  404f5c:	csel	x4, x4, xzr, ne  // ne = any
  404f60:	cmp	w8, #0x0
  404f64:	mov	x1, x2
  404f68:	csel	x3, x3, xzr, ne  // ne = any
  404f6c:	mov	x2, x4
  404f70:	bl	402ee0 <attr_copy_file@plt>
  404f74:	cmp	w0, #0x0
  404f78:	cset	w0, eq  // eq = none
  404f7c:	ldp	x29, x30, [sp], #48
  404f80:	ret
  404f84:	adrp	x4, 405000 <__fxstatat@plt+0x1f10>
  404f88:	mov	w8, #0x1                   	// #1
  404f8c:	add	x4, x4, #0x40
  404f90:	b	404ee8 <__fxstatat@plt+0x1df8>
  404f94:	nop
  404f98:	stp	x29, x30, [sp, #-272]!
  404f9c:	mov	x29, sp
  404fa0:	str	x19, [sp, #16]
  404fa4:	mov	x19, x1
  404fa8:	str	q0, [sp, #96]
  404fac:	str	q1, [sp, #112]
  404fb0:	str	q2, [sp, #128]
  404fb4:	str	q3, [sp, #144]
  404fb8:	str	q4, [sp, #160]
  404fbc:	str	q5, [sp, #176]
  404fc0:	str	q6, [sp, #192]
  404fc4:	str	q7, [sp, #208]
  404fc8:	stp	x2, x3, [sp, #224]
  404fcc:	stp	x4, x5, [sp, #240]
  404fd0:	stp	x6, x7, [sp, #256]
  404fd4:	bl	403040 <__errno_location@plt>
  404fd8:	ldr	w1, [x0]
  404fdc:	mov	w2, #0x3d                  	// #61
  404fe0:	cmp	w1, #0x5f
  404fe4:	ccmp	w1, w2, #0x4, ne  // ne = any
  404fe8:	b.ne	404ff8 <__fxstatat@plt+0x1f08>  // b.any
  404fec:	ldr	x19, [sp, #16]
  404ff0:	ldp	x29, x30, [sp], #272
  404ff4:	ret
  404ff8:	add	x2, sp, #0x110
  404ffc:	stp	x2, x2, [sp, #64]
  405000:	add	x4, sp, #0xe0
  405004:	mov	w3, #0xffffffd0            	// #-48
  405008:	mov	w0, #0xffffff80            	// #-128
  40500c:	str	x4, [sp, #80]
  405010:	mov	x2, x19
  405014:	stp	w3, w0, [sp, #88]
  405018:	add	x3, sp, #0x20
  40501c:	ldp	x4, x5, [sp, #64]
  405020:	stp	x4, x5, [sp, #32]
  405024:	mov	w0, #0x0                   	// #0
  405028:	ldp	x4, x5, [sp, #80]
  40502c:	stp	x4, x5, [sp, #48]
  405030:	bl	40f440 <__fxstatat@plt+0xc350>
  405034:	ldr	x19, [sp, #16]
  405038:	ldp	x29, x30, [sp], #272
  40503c:	ret
  405040:	stp	x29, x30, [sp, #-272]!
  405044:	mov	x29, sp
  405048:	str	x19, [sp, #16]
  40504c:	mov	x19, x1
  405050:	str	q0, [sp, #96]
  405054:	str	q1, [sp, #112]
  405058:	str	q2, [sp, #128]
  40505c:	str	q3, [sp, #144]
  405060:	str	q4, [sp, #160]
  405064:	str	q5, [sp, #176]
  405068:	str	q6, [sp, #192]
  40506c:	str	q7, [sp, #208]
  405070:	stp	x2, x3, [sp, #224]
  405074:	stp	x4, x5, [sp, #240]
  405078:	stp	x6, x7, [sp, #256]
  40507c:	bl	403040 <__errno_location@plt>
  405080:	add	x2, sp, #0x110
  405084:	add	x3, sp, #0x110
  405088:	mov	x1, x0
  40508c:	mov	w5, #0xffffffd0            	// #-48
  405090:	add	x0, sp, #0xe0
  405094:	mov	w4, #0xffffff80            	// #-128
  405098:	stp	x2, x3, [sp, #64]
  40509c:	ldr	w1, [x1]
  4050a0:	str	x0, [sp, #80]
  4050a4:	mov	x2, x19
  4050a8:	stp	w5, w4, [sp, #88]
  4050ac:	add	x3, sp, #0x20
  4050b0:	ldp	x6, x7, [sp, #64]
  4050b4:	mov	w0, #0x0                   	// #0
  4050b8:	ldp	x4, x5, [sp, #80]
  4050bc:	stp	x6, x7, [sp, #32]
  4050c0:	stp	x4, x5, [sp, #48]
  4050c4:	bl	40f440 <__fxstatat@plt+0xc350>
  4050c8:	ldr	x19, [sp, #16]
  4050cc:	ldp	x29, x30, [sp], #272
  4050d0:	ret
  4050d4:	nop
  4050d8:	stp	x29, x30, [sp, #-32]!
  4050dc:	mov	x29, sp
  4050e0:	str	x19, [sp, #16]
  4050e4:	bl	403040 <__errno_location@plt>
  4050e8:	mov	w19, #0x5f                  	// #95
  4050ec:	str	w19, [x0]
  4050f0:	mov	w2, #0x5                   	// #5
  4050f4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4050f8:	mov	x0, #0x0                   	// #0
  4050fc:	add	x1, x1, #0x3a0
  405100:	bl	402f90 <dcgettext@plt>
  405104:	mov	x2, x0
  405108:	mov	w1, w19
  40510c:	mov	w0, #0x1                   	// #1
  405110:	bl	402950 <error@plt>
  405114:	nop
  405118:	stp	x29, x30, [sp, #-32]!
  40511c:	mov	x29, sp
  405120:	stp	x19, x20, [sp, #16]
  405124:	mov	x20, x1
  405128:	mov	x19, x2
  40512c:	mov	w1, #0x4                   	// #4
  405130:	mov	x2, x0
  405134:	mov	w0, #0x0                   	// #0
  405138:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  40513c:	mov	x2, x20
  405140:	mov	w1, #0x4                   	// #4
  405144:	mov	x20, x0
  405148:	mov	w0, #0x1                   	// #1
  40514c:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  405150:	mov	x3, x0
  405154:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405158:	mov	x2, x20
  40515c:	add	x1, x1, #0x3d8
  405160:	mov	w0, #0x1                   	// #1
  405164:	bl	402ba0 <__printf_chk@plt>
  405168:	cbz	x19, 4051a0 <__fxstatat@plt+0x20b0>
  40516c:	mov	w2, #0x5                   	// #5
  405170:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405174:	mov	x0, #0x0                   	// #0
  405178:	add	x1, x1, #0x3e8
  40517c:	bl	402f90 <dcgettext@plt>
  405180:	mov	x20, x0
  405184:	mov	x1, x19
  405188:	mov	w0, #0x4                   	// #4
  40518c:	bl	40d830 <__fxstatat@plt+0xa740>
  405190:	mov	x2, x0
  405194:	mov	x1, x20
  405198:	mov	w0, #0x1                   	// #1
  40519c:	bl	402ba0 <__printf_chk@plt>
  4051a0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  4051a4:	ldr	x0, [x0, #1216]
  4051a8:	ldp	x1, x2, [x0, #40]
  4051ac:	cmp	x1, x2
  4051b0:	b.cs	4051d0 <__fxstatat@plt+0x20e0>  // b.hs, b.nlast
  4051b4:	add	x2, x1, #0x1
  4051b8:	str	x2, [x0, #40]
  4051bc:	mov	w0, #0xa                   	// #10
  4051c0:	strb	w0, [x1]
  4051c4:	ldp	x19, x20, [sp, #16]
  4051c8:	ldp	x29, x30, [sp], #32
  4051cc:	ret
  4051d0:	ldp	x19, x20, [sp, #16]
  4051d4:	mov	w1, #0xa                   	// #10
  4051d8:	ldp	x29, x30, [sp], #32
  4051dc:	b	402d10 <__overflow@plt>
  4051e0:	stp	x29, x30, [sp, #-48]!
  4051e4:	tst	w4, #0xff
  4051e8:	cset	w4, ne  // ne = any
  4051ec:	mov	x29, sp
  4051f0:	stp	x19, x20, [sp, #16]
  4051f4:	mov	x20, x1
  4051f8:	mov	w5, w2
  4051fc:	mov	x1, x0
  405200:	mov	w2, #0xffffff9c            	// #-100
  405204:	lsl	w4, w4, #10
  405208:	mov	w6, #0xffffffff            	// #-1
  40520c:	stp	x21, x22, [sp, #32]
  405210:	mov	x21, x0
  405214:	and	w22, w3, #0xff
  405218:	mov	w0, w2
  40521c:	mov	x3, x20
  405220:	bl	409860 <__fxstatat@plt+0x6770>
  405224:	mov	w19, w0
  405228:	cmp	w0, #0x0
  40522c:	b.gt	405298 <__fxstatat@plt+0x21a8>
  405230:	ands	w19, w22, w0, lsr #31
  405234:	b.ne	405250 <__fxstatat@plt+0x2160>  // b.any
  405238:	mov	w19, #0x1                   	// #1
  40523c:	mov	w0, w19
  405240:	ldp	x19, x20, [sp, #16]
  405244:	ldp	x21, x22, [sp, #32]
  405248:	ldp	x29, x30, [sp], #48
  40524c:	ret
  405250:	mov	w2, #0x5                   	// #5
  405254:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405258:	mov	x0, #0x0                   	// #0
  40525c:	add	x1, x1, #0x0
  405260:	bl	402f90 <dcgettext@plt>
  405264:	mov	x21, x0
  405268:	mov	x1, x20
  40526c:	mov	w0, #0x4                   	// #4
  405270:	bl	40d830 <__fxstatat@plt+0xa740>
  405274:	mov	x2, x0
  405278:	mov	x1, x21
  40527c:	mov	w0, #0x1                   	// #1
  405280:	bl	402ba0 <__printf_chk@plt>
  405284:	mov	w0, w19
  405288:	ldp	x19, x20, [sp, #16]
  40528c:	ldp	x21, x22, [sp, #32]
  405290:	ldp	x29, x30, [sp], #48
  405294:	ret
  405298:	mov	w2, #0x5                   	// #5
  40529c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4052a0:	mov	x0, #0x0                   	// #0
  4052a4:	add	x1, x1, #0x3f8
  4052a8:	bl	402f90 <dcgettext@plt>
  4052ac:	mov	x22, x0
  4052b0:	mov	x2, x20
  4052b4:	mov	w1, #0x4                   	// #4
  4052b8:	mov	w0, #0x0                   	// #0
  4052bc:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  4052c0:	mov	x2, x21
  4052c4:	mov	x20, x0
  4052c8:	mov	w1, #0x4                   	// #4
  4052cc:	mov	w0, #0x1                   	// #1
  4052d0:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  4052d4:	mov	x4, x0
  4052d8:	mov	x3, x20
  4052dc:	mov	x2, x22
  4052e0:	mov	w1, w19
  4052e4:	mov	w0, #0x0                   	// #0
  4052e8:	mov	w19, #0x0                   	// #0
  4052ec:	bl	402950 <error@plt>
  4052f0:	mov	w0, w19
  4052f4:	ldp	x19, x20, [sp, #16]
  4052f8:	ldp	x21, x22, [sp, #32]
  4052fc:	ldp	x29, x30, [sp], #48
  405300:	ret
  405304:	nop
  405308:	stp	x29, x30, [sp, #-64]!
  40530c:	mov	x29, sp
  405310:	stp	x19, x20, [sp, #16]
  405314:	mov	x19, x1
  405318:	mov	x20, x2
  40531c:	stp	x21, x22, [sp, #32]
  405320:	mov	x21, x0
  405324:	mov	x0, x1
  405328:	ldr	w1, [x2]
  40532c:	bl	404d28 <__fxstatat@plt+0x1c38>
  405330:	tst	w0, #0xff
  405334:	b.ne	4053c8 <__fxstatat@plt+0x22d8>  // b.any
  405338:	ldr	w0, [x20]
  40533c:	add	x1, sp, #0x30
  405340:	bl	40aaa8 <__fxstatat@plt+0x79b8>
  405344:	strb	wzr, [sp, #58]
  405348:	ldrb	w0, [x21, #24]
  40534c:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  405350:	ldr	x22, [x1, #1192]
  405354:	cbnz	w0, 405364 <__fxstatat@plt+0x2274>
  405358:	ldr	w0, [x21, #20]
  40535c:	tst	w0, #0xffff00
  405360:	b.eq	405428 <__fxstatat@plt+0x2338>  // b.none
  405364:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405368:	mov	w2, #0x5                   	// #5
  40536c:	add	x1, x1, #0x420
  405370:	mov	x0, #0x0                   	// #0
  405374:	bl	402f90 <dcgettext@plt>
  405378:	mov	x21, x0
  40537c:	adrp	x2, 42b000 <__fxstatat@plt+0x27f10>
  405380:	mov	x1, x19
  405384:	mov	w0, #0x4                   	// #4
  405388:	ldr	x19, [x2, #2360]
  40538c:	bl	40d830 <__fxstatat@plt+0xa740>
  405390:	ldr	w5, [x20]
  405394:	mov	x4, x0
  405398:	mov	x3, x19
  40539c:	add	x6, sp, #0x31
  4053a0:	mov	x2, x21
  4053a4:	and	x5, x5, #0xfff
  4053a8:	mov	w1, #0x1                   	// #1
  4053ac:	mov	x0, x22
  4053b0:	bl	402d80 <__fprintf_chk@plt>
  4053b4:	bl	40ffa8 <__fxstatat@plt+0xceb8>
  4053b8:	ldp	x19, x20, [sp, #16]
  4053bc:	ldp	x21, x22, [sp, #32]
  4053c0:	ldp	x29, x30, [sp], #64
  4053c4:	ret
  4053c8:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  4053cc:	mov	w2, #0x5                   	// #5
  4053d0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4053d4:	add	x1, x1, #0x488
  4053d8:	ldr	x21, [x0, #1192]
  4053dc:	mov	x0, #0x0                   	// #0
  4053e0:	bl	402f90 <dcgettext@plt>
  4053e4:	mov	x20, x0
  4053e8:	adrp	x2, 42b000 <__fxstatat@plt+0x27f10>
  4053ec:	mov	x1, x19
  4053f0:	mov	w0, #0x4                   	// #4
  4053f4:	ldr	x19, [x2, #2360]
  4053f8:	bl	40d830 <__fxstatat@plt+0xa740>
  4053fc:	mov	x2, x20
  405400:	mov	x4, x0
  405404:	mov	x3, x19
  405408:	mov	w1, #0x1                   	// #1
  40540c:	mov	x0, x21
  405410:	bl	402d80 <__fprintf_chk@plt>
  405414:	bl	40ffa8 <__fxstatat@plt+0xceb8>
  405418:	ldp	x19, x20, [sp, #16]
  40541c:	ldp	x21, x22, [sp, #32]
  405420:	ldp	x29, x30, [sp], #64
  405424:	ret
  405428:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40542c:	mov	w2, #0x5                   	// #5
  405430:	add	x1, x1, #0x450
  405434:	mov	x0, #0x0                   	// #0
  405438:	bl	402f90 <dcgettext@plt>
  40543c:	mov	x21, x0
  405440:	b	40537c <__fxstatat@plt+0x228c>
  405444:	nop
  405448:	stp	x29, x30, [sp, #-48]!
  40544c:	mov	x29, sp
  405450:	stp	x19, x20, [sp, #16]
  405454:	mov	x19, x3
  405458:	mov	w20, w0
  40545c:	stp	x21, x22, [sp, #32]
  405460:	mov	x21, x1
  405464:	and	w22, w2, #0xff
  405468:	mov	x1, x3
  40546c:	mov	w2, #0x1                   	// #1
  405470:	bl	402a60 <lseek@plt>
  405474:	tbnz	x0, #63, 4054c0 <__fxstatat@plt+0x23d0>
  405478:	cbnz	w22, 405490 <__fxstatat@plt+0x23a0>
  40547c:	mov	w0, #0x1                   	// #1
  405480:	ldp	x19, x20, [sp, #16]
  405484:	ldp	x21, x22, [sp, #32]
  405488:	ldp	x29, x30, [sp], #48
  40548c:	ret
  405490:	sub	x1, x0, x19
  405494:	mov	x2, x19
  405498:	mov	w0, w20
  40549c:	bl	404e50 <__fxstatat@plt+0x1d60>
  4054a0:	tbz	w0, #31, 40547c <__fxstatat@plt+0x238c>
  4054a4:	bl	403040 <__errno_location@plt>
  4054a8:	mov	x3, x0
  4054ac:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4054b0:	mov	w2, #0x5                   	// #5
  4054b4:	add	x1, x1, #0x4b0
  4054b8:	mov	x0, #0x0                   	// #0
  4054bc:	b	4054d8 <__fxstatat@plt+0x23e8>
  4054c0:	bl	403040 <__errno_location@plt>
  4054c4:	mov	x3, x0
  4054c8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4054cc:	add	x1, x1, #0x4a0
  4054d0:	mov	w2, #0x5                   	// #5
  4054d4:	mov	x0, #0x0                   	// #0
  4054d8:	ldr	w20, [x3]
  4054dc:	bl	402f90 <dcgettext@plt>
  4054e0:	mov	x1, x21
  4054e4:	mov	x19, x0
  4054e8:	mov	w0, #0x4                   	// #4
  4054ec:	bl	40d830 <__fxstatat@plt+0xa740>
  4054f0:	mov	x2, x19
  4054f4:	mov	x3, x0
  4054f8:	mov	w1, w20
  4054fc:	mov	w0, #0x0                   	// #0
  405500:	bl	402950 <error@plt>
  405504:	mov	w0, #0x0                   	// #0
  405508:	ldp	x19, x20, [sp, #16]
  40550c:	ldp	x21, x22, [sp, #32]
  405510:	ldp	x29, x30, [sp], #48
  405514:	ret
  405518:	stp	x29, x30, [sp, #-208]!
  40551c:	mov	x29, sp
  405520:	ldp	x10, x9, [sp, #208]
  405524:	stp	x21, x22, [sp, #32]
  405528:	ldr	x8, [sp, #224]
  40552c:	str	w1, [sp, #116]
  405530:	stp	x7, x3, [sp, #120]
  405534:	strb	wzr, [x8]
  405538:	str	xzr, [x9]
  40553c:	stp	x2, x10, [sp, #136]
  405540:	str	w0, [sp, #156]
  405544:	and	w0, w5, #0xff
  405548:	str	w0, [sp, #152]
  40554c:	stp	x4, x6, [sp, #168]
  405550:	str	x9, [sp, #184]
  405554:	str	x8, [sp, #200]
  405558:	cbz	x10, 4058e0 <__fxstatat@plt+0x27f0>
  40555c:	ldr	x0, [sp, #168]
  405560:	mov	w22, #0x0                   	// #0
  405564:	ldr	x1, [sp, #128]
  405568:	cmp	x0, #0x0
  40556c:	stp	x19, x20, [sp, #16]
  405570:	csel	x0, x1, x0, eq  // eq = none
  405574:	stp	x27, x28, [sp, #80]
  405578:	mov	x27, #0x0                   	// #0
  40557c:	str	x0, [sp, #192]
  405580:	ldp	x2, x1, [sp, #128]
  405584:	ldr	x0, [sp, #144]
  405588:	cmp	x0, x2
  40558c:	csel	x2, x0, x2, ls  // ls = plast
  405590:	ldr	w0, [sp, #156]
  405594:	bl	402f50 <read@plt>
  405598:	str	x0, [sp, #160]
  40559c:	cmp	x0, #0x0
  4055a0:	b.ge	405608 <__fxstatat@plt+0x2518>  // b.tcont
  4055a4:	bl	403040 <__errno_location@plt>
  4055a8:	ldr	w19, [x0]
  4055ac:	cmp	w19, #0x4
  4055b0:	b.eq	405580 <__fxstatat@plt+0x2490>  // b.none
  4055b4:	mov	w2, #0x5                   	// #5
  4055b8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4055bc:	mov	x0, #0x0                   	// #0
  4055c0:	add	x1, x1, #0x4c8
  4055c4:	bl	402f90 <dcgettext@plt>
  4055c8:	mov	x20, x0
  4055cc:	ldr	x1, [sp, #176]
  4055d0:	mov	w0, #0x4                   	// #4
  4055d4:	mov	w22, #0x0                   	// #0
  4055d8:	bl	40d830 <__fxstatat@plt+0xa740>
  4055dc:	mov	x3, x0
  4055e0:	mov	x2, x20
  4055e4:	mov	w1, w19
  4055e8:	mov	w0, #0x0                   	// #0
  4055ec:	bl	402950 <error@plt>
  4055f0:	ldp	x19, x20, [sp, #16]
  4055f4:	ldp	x27, x28, [sp, #80]
  4055f8:	mov	w0, w22
  4055fc:	ldp	x21, x22, [sp, #32]
  405600:	ldp	x29, x30, [sp], #208
  405604:	ret
  405608:	stp	x23, x24, [sp, #48]
  40560c:	b.eq	405918 <__fxstatat@plt+0x2828>  // b.none
  405610:	stp	x25, x26, [sp, #64]
  405614:	ldp	x1, x26, [sp, #184]
  405618:	ldr	x2, [sp, #168]
  40561c:	ldr	x25, [sp, #136]
  405620:	cmp	x2, #0x0
  405624:	ldr	x2, [sp, #160]
  405628:	cset	w20, ne  // ne = any
  40562c:	ldr	x0, [x1]
  405630:	mov	x10, x25
  405634:	mov	x28, x2
  405638:	add	x0, x0, x2
  40563c:	str	x0, [x1]
  405640:	cmp	x26, x28
  405644:	mov	x19, x28
  405648:	csel	x26, x26, x28, ls  // ls = plast
  40564c:	cmp	x26, #0x0
  405650:	csel	w24, w20, wzr, ne  // ne = any
  405654:	cbz	w24, 405718 <__fxstatat@plt+0x2628>
  405658:	mov	x1, x25
  40565c:	mov	x2, x26
  405660:	ldrb	w0, [x1]
  405664:	subs	x2, x2, #0x1
  405668:	add	x1, x1, #0x1
  40566c:	cbnz	w0, 4058c4 <__fxstatat@plt+0x27d4>
  405670:	b.eq	405780 <__fxstatat@plt+0x2690>  // b.none
  405674:	tst	x2, #0xf
  405678:	b.ne	405660 <__fxstatat@plt+0x2570>  // b.any
  40567c:	mov	x0, x25
  405680:	str	x10, [sp, #104]
  405684:	bl	402d50 <memcmp@plt>
  405688:	cmp	w0, #0x0
  40568c:	cset	w24, eq  // eq = none
  405690:	cset	w1, ne  // ne = any
  405694:	eor	w8, w24, w22
  405698:	ldr	x10, [sp, #104]
  40569c:	and	w8, w8, #0xff
  4056a0:	cmp	x27, #0x0
  4056a4:	cset	w0, ne  // ne = any
  4056a8:	cmp	w1, #0x0
  4056ac:	and	w23, w8, w0
  4056b0:	ccmp	x26, x28, #0x0, ne  // ne = any
  4056b4:	b.ne	405790 <__fxstatat@plt+0x26a0>  // b.any
  4056b8:	cbz	w23, 405920 <__fxstatat@plt+0x2830>
  4056bc:	mov	w21, #0x1                   	// #1
  4056c0:	mov	w24, #0x0                   	// #0
  4056c4:	cbnz	w22, 405744 <__fxstatat@plt+0x2654>
  4056c8:	ldr	w0, [sp, #116]
  4056cc:	mov	x1, x10
  4056d0:	mov	x2, x27
  4056d4:	bl	40ad40 <__fxstatat@plt+0x7c50>
  4056d8:	cmp	x27, x0
  4056dc:	b.ne	40582c <__fxstatat@plt+0x273c>  // b.any
  4056e0:	cbz	w21, 4057e4 <__fxstatat@plt+0x26f4>
  4056e4:	cbz	x26, 405800 <__fxstatat@plt+0x2710>
  4056e8:	cbz	w23, 405808 <__fxstatat@plt+0x2718>
  4056ec:	mov	x27, x26
  4056f0:	mov	x26, #0x0                   	// #0
  4056f4:	cmp	x26, x28
  4056f8:	mov	w22, w24
  4056fc:	csel	x26, x26, x28, ls  // ls = plast
  405700:	mov	x10, x25
  405704:	cmp	x26, #0x0
  405708:	mov	x19, x28
  40570c:	csel	w24, w20, wzr, ne  // ne = any
  405710:	cbnz	w24, 405658 <__fxstatat@plt+0x2568>
  405714:	nop
  405718:	cmp	x26, x28
  40571c:	eor	w0, w22, #0x1
  405720:	cset	w1, eq  // eq = none
  405724:	tst	w1, w0
  405728:	b.ne	405734 <__fxstatat@plt+0x2644>  // b.any
  40572c:	mov	w24, w22
  405730:	cbnz	x26, 405794 <__fxstatat@plt+0x26a4>
  405734:	add	x27, x27, x26
  405738:	mov	w21, #0x1                   	// #1
  40573c:	mov	w23, #0x0                   	// #0
  405740:	cbz	w22, 4056c8 <__fxstatat@plt+0x25d8>
  405744:	ldrb	w2, [sp, #152]
  405748:	mov	x3, x27
  40574c:	ldr	w0, [sp, #116]
  405750:	ldr	x1, [sp, #120]
  405754:	bl	405448 <__fxstatat@plt+0x2358>
  405758:	ands	w22, w0, #0xff
  40575c:	b.ne	4056e0 <__fxstatat@plt+0x25f0>  // b.any
  405760:	ldp	x19, x20, [sp, #16]
  405764:	ldp	x23, x24, [sp, #48]
  405768:	ldp	x25, x26, [sp, #64]
  40576c:	ldp	x27, x28, [sp, #80]
  405770:	mov	w0, w22
  405774:	ldp	x21, x22, [sp, #32]
  405778:	ldp	x29, x30, [sp], #208
  40577c:	ret
  405780:	cmp	x27, #0x0
  405784:	eor	w8, w22, #0x1
  405788:	cset	w0, ne  // ne = any
  40578c:	and	w23, w0, w8
  405790:	cbnz	w23, 405928 <__fxstatat@plt+0x2838>
  405794:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  405798:	sub	x0, x0, x26
  40579c:	cmp	x0, x27
  4057a0:	b.cc	405884 <__fxstatat@plt+0x2794>  // b.lo, b.ul, b.last
  4057a4:	add	x27, x27, x26
  4057a8:	sub	x28, x28, x26
  4057ac:	add	x25, x25, x26
  4057b0:	mov	w22, w24
  4057b4:	cbnz	x28, 405640 <__fxstatat@plt+0x2550>
  4057b8:	ldr	x0, [sp, #200]
  4057bc:	ldr	x1, [sp, #160]
  4057c0:	strb	w24, [x0]
  4057c4:	ldr	x0, [sp, #144]
  4057c8:	subs	x0, x0, x1
  4057cc:	str	x0, [sp, #144]
  4057d0:	b.eq	4058e8 <__fxstatat@plt+0x27f8>  // b.none
  4057d4:	mov	w22, w24
  4057d8:	ldp	x23, x24, [sp, #48]
  4057dc:	ldp	x25, x26, [sp, #64]
  4057e0:	b	405580 <__fxstatat@plt+0x2490>
  4057e4:	mov	x10, x25
  4057e8:	sub	x28, x28, x26
  4057ec:	mov	w22, w24
  4057f0:	add	x25, x25, x26
  4057f4:	mov	x27, x26
  4057f8:	cbnz	x28, 405640 <__fxstatat@plt+0x2550>
  4057fc:	b	4057b8 <__fxstatat@plt+0x26c8>
  405800:	cbnz	w23, 405824 <__fxstatat@plt+0x2734>
  405804:	mov	x19, #0x0                   	// #0
  405808:	mov	x10, x25
  40580c:	sub	x28, x19, x26
  405810:	mov	w22, w24
  405814:	add	x25, x25, x26
  405818:	mov	x27, #0x0                   	// #0
  40581c:	cbnz	x28, 405640 <__fxstatat@plt+0x2550>
  405820:	b	4057b8 <__fxstatat@plt+0x26c8>
  405824:	mov	x27, #0x0                   	// #0
  405828:	b	4057b8 <__fxstatat@plt+0x26c8>
  40582c:	bl	403040 <__errno_location@plt>
  405830:	mov	x3, x0
  405834:	mov	w2, #0x5                   	// #5
  405838:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40583c:	mov	x0, #0x0                   	// #0
  405840:	add	x1, x1, #0x4e0
  405844:	ldr	w20, [x3]
  405848:	bl	402f90 <dcgettext@plt>
  40584c:	ldr	x1, [sp, #120]
  405850:	mov	x19, x0
  405854:	mov	w0, #0x4                   	// #4
  405858:	bl	40d830 <__fxstatat@plt+0xa740>
  40585c:	mov	x3, x0
  405860:	mov	x2, x19
  405864:	mov	w1, w20
  405868:	mov	w0, #0x0                   	// #0
  40586c:	bl	402950 <error@plt>
  405870:	ldp	x19, x20, [sp, #16]
  405874:	ldp	x23, x24, [sp, #48]
  405878:	ldp	x25, x26, [sp, #64]
  40587c:	ldp	x27, x28, [sp, #80]
  405880:	b	405770 <__fxstatat@plt+0x2680>
  405884:	mov	w2, #0x5                   	// #5
  405888:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40588c:	mov	x0, #0x0                   	// #0
  405890:	add	x1, x1, #0x4f8
  405894:	bl	402f90 <dcgettext@plt>
  405898:	mov	x19, x0
  40589c:	ldr	x1, [sp, #176]
  4058a0:	mov	w0, #0x4                   	// #4
  4058a4:	mov	w22, #0x0                   	// #0
  4058a8:	bl	40d830 <__fxstatat@plt+0xa740>
  4058ac:	mov	x3, x0
  4058b0:	mov	x2, x19
  4058b4:	mov	w1, #0x0                   	// #0
  4058b8:	mov	w0, #0x0                   	// #0
  4058bc:	bl	402950 <error@plt>
  4058c0:	b	405870 <__fxstatat@plt+0x2780>
  4058c4:	mov	w1, w24
  4058c8:	mov	w8, w22
  4058cc:	mov	w24, #0x0                   	// #0
  4058d0:	b	4056a0 <__fxstatat@plt+0x25b0>
  4058d4:	ldp	x19, x20, [sp, #16]
  4058d8:	ldp	x23, x24, [sp, #48]
  4058dc:	ldp	x27, x28, [sp, #80]
  4058e0:	mov	w22, #0x1                   	// #1
  4058e4:	b	4055f8 <__fxstatat@plt+0x2508>
  4058e8:	ldp	x25, x26, [sp, #64]
  4058ec:	cbz	w24, 4058d4 <__fxstatat@plt+0x27e4>
  4058f0:	ldrb	w2, [sp, #152]
  4058f4:	mov	x3, x27
  4058f8:	ldr	w0, [sp, #116]
  4058fc:	ldp	x19, x20, [sp, #16]
  405900:	ldp	x21, x22, [sp, #32]
  405904:	ldp	x23, x24, [sp, #48]
  405908:	ldp	x27, x28, [sp, #80]
  40590c:	ldr	x1, [sp, #120]
  405910:	ldp	x29, x30, [sp], #208
  405914:	b	405448 <__fxstatat@plt+0x2358>
  405918:	mov	w24, w22
  40591c:	b	4058ec <__fxstatat@plt+0x27fc>
  405920:	mov	w24, #0x0                   	// #0
  405924:	b	405734 <__fxstatat@plt+0x2644>
  405928:	mov	w21, #0x0                   	// #0
  40592c:	b	4056c4 <__fxstatat@plt+0x25d4>
  405930:	stp	x29, x30, [sp, #-32]!
  405934:	mov	x2, #0x10                  	// #16
  405938:	mov	x29, sp
  40593c:	stp	x19, x20, [sp, #16]
  405940:	mov	x20, x1
  405944:	mov	x19, x0
  405948:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40594c:	add	x1, x1, #0x510
  405950:	bl	402b70 <strncmp@plt>
  405954:	cbnz	w0, 405964 <__fxstatat@plt+0x2874>
  405958:	ldp	x19, x20, [sp, #16]
  40595c:	ldp	x29, x30, [sp], #32
  405960:	ret
  405964:	mov	x1, x20
  405968:	mov	x0, x19
  40596c:	bl	402f00 <attr_copy_check_permissions@plt>
  405970:	cmp	w0, #0x0
  405974:	cset	w0, ne  // ne = any
  405978:	ldp	x19, x20, [sp, #16]
  40597c:	ldp	x29, x30, [sp], #32
  405980:	ret
  405984:	nop
  405988:	stp	x29, x30, [sp, #-48]!
  40598c:	mov	x29, sp
  405990:	ldrb	w1, [x4, #37]
  405994:	stp	x19, x20, [sp, #16]
  405998:	mov	x20, x4
  40599c:	cbz	w1, 405a10 <__fxstatat@plt+0x2920>
  4059a0:	stp	x21, x22, [sp, #32]
  4059a4:	mov	x21, x0
  4059a8:	bl	403040 <__errno_location@plt>
  4059ac:	ldrb	w1, [x20, #35]
  4059b0:	cbnz	w1, 405a34 <__fxstatat@plt+0x2944>
  4059b4:	mov	w22, #0x5f                  	// #95
  4059b8:	str	w22, [x0]
  4059bc:	mov	w2, #0x5                   	// #5
  4059c0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4059c4:	mov	x0, #0x0                   	// #0
  4059c8:	add	x1, x1, #0x528
  4059cc:	bl	402f90 <dcgettext@plt>
  4059d0:	mov	x19, x0
  4059d4:	mov	x1, x21
  4059d8:	mov	w0, #0x4                   	// #4
  4059dc:	bl	40d830 <__fxstatat@plt+0xa740>
  4059e0:	mov	x3, x0
  4059e4:	mov	x2, x19
  4059e8:	mov	w1, w22
  4059ec:	mov	w0, #0x0                   	// #0
  4059f0:	bl	402950 <error@plt>
  4059f4:	ldrb	w19, [x20, #38]
  4059f8:	eor	w19, w19, #0x1
  4059fc:	mov	w0, w19
  405a00:	ldp	x19, x20, [sp, #16]
  405a04:	ldp	x21, x22, [sp, #32]
  405a08:	ldp	x29, x30, [sp], #48
  405a0c:	ret
  405a10:	ldrb	w19, [x4, #33]
  405a14:	and	w3, w3, #0xff
  405a18:	ands	w19, w3, w19
  405a1c:	b.ne	405a48 <__fxstatat@plt+0x2958>  // b.any
  405a20:	mov	w19, #0x1                   	// #1
  405a24:	mov	w0, w19
  405a28:	ldp	x19, x20, [sp, #16]
  405a2c:	ldp	x29, x30, [sp], #48
  405a30:	ret
  405a34:	ldrb	w19, [x20, #38]
  405a38:	cbnz	w19, 4059b4 <__fxstatat@plt+0x28c4>
  405a3c:	mov	w1, #0x5f                  	// #95
  405a40:	str	w1, [x0]
  405a44:	b	4059f8 <__fxstatat@plt+0x2908>
  405a48:	bl	403040 <__errno_location@plt>
  405a4c:	mov	w1, #0x5f                  	// #95
  405a50:	str	w1, [x0]
  405a54:	mov	w0, w19
  405a58:	ldp	x19, x20, [sp, #16]
  405a5c:	ldp	x29, x30, [sp], #48
  405a60:	ret
  405a64:	nop
  405a68:	stp	x29, x30, [sp, #-48]!
  405a6c:	mov	x29, sp
  405a70:	stp	x19, x20, [sp, #16]
  405a74:	mov	x19, x3
  405a78:	mov	x20, x0
  405a7c:	bl	403040 <__errno_location@plt>
  405a80:	ldrb	w1, [x19, #35]
  405a84:	cbnz	w1, 405ae4 <__fxstatat@plt+0x29f4>
  405a88:	str	x21, [sp, #32]
  405a8c:	mov	w21, #0x5f                  	// #95
  405a90:	str	w21, [x0]
  405a94:	mov	w2, #0x5                   	// #5
  405a98:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405a9c:	mov	x0, #0x0                   	// #0
  405aa0:	add	x1, x1, #0x550
  405aa4:	bl	402f90 <dcgettext@plt>
  405aa8:	mov	x2, x20
  405aac:	mov	x19, x0
  405ab0:	mov	w1, #0x4                   	// #4
  405ab4:	mov	w0, #0x0                   	// #0
  405ab8:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  405abc:	mov	x3, x0
  405ac0:	mov	x2, x19
  405ac4:	mov	w1, w21
  405ac8:	mov	w0, #0x0                   	// #0
  405acc:	bl	402950 <error@plt>
  405ad0:	mov	w0, #0x0                   	// #0
  405ad4:	ldp	x19, x20, [sp, #16]
  405ad8:	ldr	x21, [sp, #32]
  405adc:	ldp	x29, x30, [sp], #48
  405ae0:	ret
  405ae4:	ldrb	w1, [x19, #38]
  405ae8:	cbnz	w1, 405a88 <__fxstatat@plt+0x2998>
  405aec:	mov	w1, #0x5f                  	// #95
  405af0:	str	w1, [x0]
  405af4:	mov	w0, #0x0                   	// #0
  405af8:	ldp	x19, x20, [sp, #16]
  405afc:	ldp	x29, x30, [sp], #48
  405b00:	ret
  405b04:	nop
  405b08:	stp	x29, x30, [sp, #-32]!
  405b0c:	mov	x1, #0x0                   	// #0
  405b10:	adrp	x4, 40b000 <__fxstatat@plt+0x7f10>
  405b14:	mov	x29, sp
  405b18:	str	x19, [sp, #16]
  405b1c:	mov	x19, x0
  405b20:	add	x4, x4, #0xe28
  405b24:	adrp	x3, 40b000 <__fxstatat@plt+0x7f10>
  405b28:	adrp	x2, 40b000 <__fxstatat@plt+0x7f10>
  405b2c:	add	x3, x3, #0xd90
  405b30:	add	x2, x2, #0xd48
  405b34:	mov	x0, #0x3d                  	// #61
  405b38:	bl	40b6a8 <__fxstatat@plt+0x85b8>
  405b3c:	str	x0, [x19, #64]
  405b40:	ldr	x19, [sp, #16]
  405b44:	ldp	x29, x30, [sp], #32
  405b48:	ret
  405b4c:	nop
  405b50:	stp	x29, x30, [sp, #-32]!
  405b54:	mov	x1, #0x0                   	// #0
  405b58:	adrp	x4, 40b000 <__fxstatat@plt+0x7f10>
  405b5c:	mov	x29, sp
  405b60:	str	x19, [sp, #16]
  405b64:	mov	x19, x0
  405b68:	add	x4, x4, #0xe28
  405b6c:	adrp	x3, 40b000 <__fxstatat@plt+0x7f10>
  405b70:	adrp	x2, 40b000 <__fxstatat@plt+0x7f10>
  405b74:	add	x3, x3, #0xd90
  405b78:	add	x2, x2, #0xd80
  405b7c:	mov	x0, #0x3d                  	// #61
  405b80:	bl	40b6a8 <__fxstatat@plt+0x85b8>
  405b84:	str	x0, [x19, #72]
  405b88:	ldr	x19, [sp, #16]
  405b8c:	ldp	x29, x30, [sp], #32
  405b90:	ret
  405b94:	nop
  405b98:	stp	x29, x30, [sp, #-32]!
  405b9c:	mov	x29, sp
  405ba0:	str	x19, [sp, #16]
  405ba4:	mov	x19, x0
  405ba8:	stp	xzr, xzr, [x0]
  405bac:	stp	xzr, xzr, [x0, #16]
  405bb0:	stp	xzr, xzr, [x0, #32]
  405bb4:	stp	xzr, xzr, [x0, #48]
  405bb8:	stp	xzr, xzr, [x0, #64]
  405bbc:	bl	402990 <geteuid@plt>
  405bc0:	cmp	w0, #0x0
  405bc4:	cset	w0, eq  // eq = none
  405bc8:	mov	w1, #0xffffffff            	// #-1
  405bcc:	strb	w0, [x19, #26]
  405bd0:	strb	w0, [x19, #27]
  405bd4:	str	w1, [x19, #52]
  405bd8:	ldr	x19, [sp, #16]
  405bdc:	ldp	x29, x30, [sp], #32
  405be0:	ret
  405be4:	nop
  405be8:	stp	x29, x30, [sp, #-32]!
  405bec:	mov	x29, sp
  405bf0:	str	x19, [sp, #16]
  405bf4:	mov	x19, x0
  405bf8:	bl	403040 <__errno_location@plt>
  405bfc:	ldr	w0, [x0]
  405c00:	cmp	w0, #0x1
  405c04:	cset	w1, eq  // eq = none
  405c08:	cmp	w0, #0x16
  405c0c:	csinc	w0, w1, wzr, ne  // ne = any
  405c10:	cbz	w0, 405c1c <__fxstatat@plt+0x2b2c>
  405c14:	ldrb	w0, [x19, #26]
  405c18:	eor	w0, w0, #0x1
  405c1c:	ldr	x19, [sp, #16]
  405c20:	ldp	x29, x30, [sp], #32
  405c24:	ret
  405c28:	stp	x29, x30, [sp, #-64]!
  405c2c:	tst	w4, #0xff
  405c30:	mov	x29, sp
  405c34:	stp	x19, x20, [sp, #16]
  405c38:	mov	x20, x0
  405c3c:	mov	w19, w2
  405c40:	stp	x21, x22, [sp, #32]
  405c44:	mov	x21, x1
  405c48:	stp	x23, x24, [sp, #48]
  405c4c:	ldp	w23, w22, [x3, #24]
  405c50:	b.ne	405cf8 <__fxstatat@plt+0x2c08>  // b.any
  405c54:	ldr	x0, [x0, #24]
  405c58:	and	x0, x0, #0xffffffffffffff
  405c5c:	and	x0, x0, #0xffff0000000000ff
  405c60:	cbz	x0, 405cec <__fxstatat@plt+0x2bfc>
  405c64:	ldr	w2, [x3, #16]
  405c68:	ldr	w0, [x5]
  405c6c:	and	w2, w2, w0
  405c70:	mov	w1, w19
  405c74:	and	w2, w2, #0x1c0
  405c78:	mov	x0, x21
  405c7c:	bl	40c020 <__fxstatat@plt+0x8f30>
  405c80:	cbz	w0, 405cf8 <__fxstatat@plt+0x2c08>
  405c84:	bl	403040 <__errno_location@plt>
  405c88:	ldr	w19, [x0]
  405c8c:	cmp	w19, #0x1
  405c90:	ccmp	w19, #0x16, #0x4, ne  // ne = any
  405c94:	b.eq	405e18 <__fxstatat@plt+0x2d28>  // b.none
  405c98:	mov	w2, #0x5                   	// #5
  405c9c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405ca0:	mov	x0, #0x0                   	// #0
  405ca4:	add	x1, x1, #0x5a8
  405ca8:	bl	402f90 <dcgettext@plt>
  405cac:	mov	x22, x0
  405cb0:	mov	x1, x21
  405cb4:	mov	w0, #0x4                   	// #4
  405cb8:	bl	40d830 <__fxstatat@plt+0xa740>
  405cbc:	mov	x3, x0
  405cc0:	mov	x2, x22
  405cc4:	mov	w1, w19
  405cc8:	mov	w0, #0x0                   	// #0
  405ccc:	bl	402950 <error@plt>
  405cd0:	ldrb	w0, [x20, #36]
  405cd4:	ldp	x19, x20, [sp, #16]
  405cd8:	neg	w0, w0
  405cdc:	ldp	x21, x22, [sp, #32]
  405ce0:	ldp	x23, x24, [sp, #48]
  405ce4:	ldp	x29, x30, [sp], #64
  405ce8:	ret
  405cec:	ldrb	w0, [x20, #43]
  405cf0:	cbnz	w0, 405dac <__fxstatat@plt+0x2cbc>
  405cf4:	nop
  405cf8:	mov	w1, w23
  405cfc:	mov	w2, w22
  405d00:	cmn	w19, #0x1
  405d04:	b.eq	405d58 <__fxstatat@plt+0x2c68>  // b.none
  405d08:	mov	w0, w19
  405d0c:	bl	403090 <fchown@plt>
  405d10:	cbz	w0, 405d64 <__fxstatat@plt+0x2c74>
  405d14:	bl	403040 <__errno_location@plt>
  405d18:	ldr	w24, [x0]
  405d1c:	mov	x23, x0
  405d20:	cmp	w24, #0x1
  405d24:	ccmp	w24, #0x16, #0x4, ne  // ne = any
  405d28:	b.eq	405e00 <__fxstatat@plt+0x2d10>  // b.none
  405d2c:	mov	x0, x20
  405d30:	bl	405be8 <__fxstatat@plt+0x2af8>
  405d34:	mov	w1, w0
  405d38:	mov	w0, #0x0                   	// #0
  405d3c:	tst	w1, #0xff
  405d40:	b.eq	405db8 <__fxstatat@plt+0x2cc8>  // b.none
  405d44:	ldp	x19, x20, [sp, #16]
  405d48:	ldp	x21, x22, [sp, #32]
  405d4c:	ldp	x23, x24, [sp, #48]
  405d50:	ldp	x29, x30, [sp], #64
  405d54:	ret
  405d58:	mov	x0, x21
  405d5c:	bl	402dd0 <lchown@plt>
  405d60:	cbnz	w0, 405d7c <__fxstatat@plt+0x2c8c>
  405d64:	mov	w0, #0x1                   	// #1
  405d68:	ldp	x19, x20, [sp, #16]
  405d6c:	ldp	x21, x22, [sp, #32]
  405d70:	ldp	x23, x24, [sp, #48]
  405d74:	ldp	x29, x30, [sp], #64
  405d78:	ret
  405d7c:	bl	403040 <__errno_location@plt>
  405d80:	ldr	w24, [x0]
  405d84:	mov	x23, x0
  405d88:	cmp	w24, #0x1
  405d8c:	ccmp	w24, #0x16, #0x4, ne  // ne = any
  405d90:	b.ne	405d2c <__fxstatat@plt+0x2c3c>  // b.any
  405d94:	mov	w2, w22
  405d98:	mov	w1, w19
  405d9c:	mov	x0, x21
  405da0:	bl	402dd0 <lchown@plt>
  405da4:	str	w24, [x23]
  405da8:	b	405d2c <__fxstatat@plt+0x2c3c>
  405dac:	ldr	w0, [x5]
  405db0:	ldr	w2, [x20, #16]
  405db4:	b	405c6c <__fxstatat@plt+0x2b7c>
  405db8:	bl	403040 <__errno_location@plt>
  405dbc:	mov	x3, x0
  405dc0:	mov	w2, #0x5                   	// #5
  405dc4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  405dc8:	mov	x0, #0x0                   	// #0
  405dcc:	add	x1, x1, #0x580
  405dd0:	ldr	w22, [x3]
  405dd4:	bl	402f90 <dcgettext@plt>
  405dd8:	mov	x1, x21
  405ddc:	mov	x19, x0
  405de0:	mov	w0, #0x4                   	// #4
  405de4:	bl	40d830 <__fxstatat@plt+0xa740>
  405de8:	mov	x2, x19
  405dec:	mov	x3, x0
  405df0:	mov	w1, w22
  405df4:	mov	w0, #0x0                   	// #0
  405df8:	bl	402950 <error@plt>
  405dfc:	b	405cd0 <__fxstatat@plt+0x2be0>
  405e00:	mov	w2, w22
  405e04:	mov	w0, w19
  405e08:	mov	w1, #0xffffffff            	// #-1
  405e0c:	bl	403090 <fchown@plt>
  405e10:	str	w24, [x23]
  405e14:	b	405d2c <__fxstatat@plt+0x2c3c>
  405e18:	ldrb	w0, [x20, #27]
  405e1c:	cbnz	w0, 405c98 <__fxstatat@plt+0x2ba8>
  405e20:	b	405cd0 <__fxstatat@plt+0x2be0>
  405e24:	nop
  405e28:	stp	x29, x30, [sp, #-32]!
  405e2c:	mov	x29, sp
  405e30:	stp	x19, x20, [sp, #16]
  405e34:	adrp	x19, 42b000 <__fxstatat@plt+0x27f10>
  405e38:	add	x19, x19, #0x420
  405e3c:	ldr	w20, [x19, #8]
  405e40:	cmn	w20, #0x1
  405e44:	b.eq	405e58 <__fxstatat@plt+0x2d68>  // b.none
  405e48:	mov	w0, w20
  405e4c:	ldp	x19, x20, [sp, #16]
  405e50:	ldp	x29, x30, [sp], #32
  405e54:	ret
  405e58:	mov	w0, #0x0                   	// #0
  405e5c:	bl	403000 <umask@plt>
  405e60:	mov	w20, w0
  405e64:	str	w0, [x19, #8]
  405e68:	bl	403000 <umask@plt>
  405e6c:	mov	w0, w20
  405e70:	ldp	x19, x20, [sp, #16]
  405e74:	ldp	x29, x30, [sp], #32
  405e78:	ret
  405e7c:	nop
  405e80:	sub	sp, sp, #0x360
  405e84:	stp	x29, x30, [sp, #32]
  405e88:	add	x29, sp, #0x20
  405e8c:	stp	x21, x22, [sp, #64]
  405e90:	mov	x22, x5
  405e94:	and	w21, w2, #0xff
  405e98:	stp	x23, x24, [sp, #80]
  405e9c:	and	w24, w6, #0xff
  405ea0:	ldr	w23, [x5, #52]
  405ea4:	ldr	x5, [x29, #832]
  405ea8:	stp	x19, x20, [sp, #48]
  405eac:	mov	x20, x0
  405eb0:	stp	x25, x26, [sp, #96]
  405eb4:	mov	x19, x1
  405eb8:	stp	x27, x28, [sp, #112]
  405ebc:	strb	wzr, [x5]
  405ec0:	stp	x3, x7, [x29, #232]
  405ec4:	ldrb	w25, [x22, #24]
  405ec8:	str	x4, [x29, #248]
  405ecc:	cbz	w25, 405ee8 <__fxstatat@plt+0x2df8>
  405ed0:	tbnz	w23, #31, 4060dc <__fxstatat@plt+0x2fec>
  405ed4:	ldr	x0, [x29, #840]
  405ed8:	cmp	w23, #0x0
  405edc:	cset	w21, eq  // eq = none
  405ee0:	cbz	x0, 405ee8 <__fxstatat@plt+0x2df8>
  405ee4:	strb	w21, [x0]
  405ee8:	cbz	w23, 406110 <__fxstatat@plt+0x3020>
  405eec:	cmp	w23, #0x11
  405ef0:	mov	x25, x20
  405ef4:	b.eq	406144 <__fxstatat@plt+0x3054>  // b.none
  405ef8:	ldr	w0, [x22, #4]
  405efc:	add	x2, x29, #0x140
  405f00:	mov	x1, x25
  405f04:	cmp	w0, #0x2
  405f08:	mov	w0, #0x0                   	// #0
  405f0c:	b.eq	406780 <__fxstatat@plt+0x3690>  // b.none
  405f10:	bl	403060 <__xstat@plt>
  405f14:	cmp	w0, #0x0
  405f18:	cset	w0, ne  // ne = any
  405f1c:	cbnz	w0, 406790 <__fxstatat@plt+0x36a0>
  405f20:	ldr	w26, [x29, #336]
  405f24:	and	w0, w26, #0xf000
  405f28:	cmp	w0, #0x4, lsl #12
  405f2c:	b.eq	4067dc <__fxstatat@plt+0x36ec>  // b.none
  405f30:	cbz	w24, 405f64 <__fxstatat@plt+0x2e74>
  405f34:	ldr	x0, [x22, #72]
  405f38:	cbz	x0, 405f64 <__fxstatat@plt+0x2e74>
  405f3c:	and	w1, w26, #0xf000
  405f40:	add	x28, x29, #0x140
  405f44:	cmp	w1, #0x4, lsl #12
  405f48:	b.eq	405f58 <__fxstatat@plt+0x2e68>  // b.none
  405f4c:	ldr	w1, [x22]
  405f50:	add	x28, x29, #0x140
  405f54:	cbz	w1, 406850 <__fxstatat@plt+0x3760>
  405f58:	mov	x2, x28
  405f5c:	mov	x1, x20
  405f60:	bl	40a8e8 <__fxstatat@plt+0x77f8>
  405f64:	ldr	w0, [x22, #4]
  405f68:	mov	w25, #0x1                   	// #1
  405f6c:	cmp	w0, #0x4
  405f70:	b.eq	405f80 <__fxstatat@plt+0x2e90>  // b.none
  405f74:	cmp	w0, #0x3
  405f78:	cset	w25, eq  // eq = none
  405f7c:	and	w25, w24, w25
  405f80:	cbnz	w21, 406180 <__fxstatat@plt+0x3090>
  405f84:	cmp	w23, #0x11
  405f88:	b.eq	4068a8 <__fxstatat@plt+0x37b8>  // b.none
  405f8c:	and	w0, w26, #0xf000
  405f90:	cmp	w0, #0x8, lsl #12
  405f94:	b.eq	40686c <__fxstatat@plt+0x377c>  // b.none
  405f98:	cmp	w0, #0xa, lsl #12
  405f9c:	ldrb	w1, [x22, #20]
  405fa0:	mov	w2, #0x4000                	// #16384
  405fa4:	ccmp	w0, w2, #0x4, ne  // ne = any
  405fa8:	cset	w5, eq  // eq = none
  405fac:	eor	w0, w1, #0x1
  405fb0:	orr	w5, w5, w0
  405fb4:	mov	w4, #0x100                 	// #256
  405fb8:	ands	w5, w5, #0xff
  405fbc:	b.eq	40686c <__fxstatat@plt+0x377c>  // b.none
  405fc0:	add	x3, x29, #0x1c0
  405fc4:	mov	x2, x19
  405fc8:	mov	w1, #0xffffff9c            	// #-100
  405fcc:	mov	w0, #0x0                   	// #0
  405fd0:	str	w5, [x29, #224]
  405fd4:	bl	4030f0 <__fxstatat@plt>
  405fd8:	ldr	w5, [x29, #224]
  405fdc:	cbnz	w0, 406154 <__fxstatat@plt+0x3064>
  405fe0:	mov	w4, #0x0                   	// #0
  405fe4:	ldr	w0, [x22, #8]
  405fe8:	cmp	w0, #0x2
  405fec:	b.eq	406010 <__fxstatat@plt+0x2f20>  // b.none
  405ff0:	ldr	x1, [x29, #328]
  405ff4:	ldr	x0, [x29, #456]
  405ff8:	cmp	x1, x0
  405ffc:	b.eq	4073cc <__fxstatat@plt+0x42dc>  // b.none
  406000:	ldr	w0, [x22, #4]
  406004:	cmp	w0, #0x2
  406008:	b.eq	406ed8 <__fxstatat@plt+0x3de8>  // b.none
  40600c:	nop
  406010:	ldrb	w0, [x22, #45]
  406014:	cbz	w0, 4068c0 <__fxstatat@plt+0x37d0>
  406018:	and	w0, w26, #0xf000
  40601c:	cmp	w0, #0x4, lsl #12
  406020:	b.eq	4074a0 <__fxstatat@plt+0x43b0>  // b.none
  406024:	ldrb	w0, [x22, #31]
  406028:	mov	w3, #0x0                   	// #0
  40602c:	cbz	w0, 40604c <__fxstatat@plt+0x2f5c>
  406030:	ldrb	w0, [x22, #24]
  406034:	mov	w3, #0x1                   	// #1
  406038:	cbz	w0, 40604c <__fxstatat@plt+0x2f5c>
  40603c:	ldr	x0, [x29, #320]
  406040:	ldr	x1, [x29, #448]
  406044:	cmp	x1, x0
  406048:	cset	w3, ne  // ne = any
  40604c:	add	x2, x29, #0x140
  406050:	add	x1, x29, #0x1c0
  406054:	mov	x0, x19
  406058:	stp	w4, w5, [x29, #220]
  40605c:	bl	40ebe8 <__fxstatat@plt+0xbaf8>
  406060:	ldp	w4, w5, [x29, #220]
  406064:	tbnz	w0, #31, 406da8 <__fxstatat@plt+0x3cb8>
  406068:	ldr	x0, [x29, #840]
  40606c:	cbz	x0, 40607c <__fxstatat@plt+0x2f8c>
  406070:	ldr	x1, [x29, #840]
  406074:	mov	w0, #0x1                   	// #1
  406078:	strb	w0, [x1]
  40607c:	ldp	x2, x1, [x29, #320]
  406080:	mov	x0, x19
  406084:	bl	4093e0 <__fxstatat@plt+0x62f0>
  406088:	cbz	x0, 406430 <__fxstatat@plt+0x3340>
  40608c:	ldrb	w3, [x22, #46]
  406090:	mov	w4, w25
  406094:	mov	x1, x19
  406098:	mov	w2, #0x1                   	// #1
  40609c:	bl	4051e0 <__fxstatat@plt+0x20f0>
  4060a0:	tst	w0, #0xff
  4060a4:	b.ne	406430 <__fxstatat@plt+0x3340>  // b.any
  4060a8:	ldrb	w0, [x22, #37]
  4060ac:	cbnz	w0, 408b64 <__fxstatat@plt+0x5a74>
  4060b0:	mov	w27, #0x0                   	// #0
  4060b4:	sub	sp, x29, #0x20
  4060b8:	mov	w0, w27
  4060bc:	ldp	x29, x30, [sp, #32]
  4060c0:	ldp	x19, x20, [sp, #48]
  4060c4:	ldp	x21, x22, [sp, #64]
  4060c8:	ldp	x23, x24, [sp, #80]
  4060cc:	ldp	x25, x26, [sp, #96]
  4060d0:	ldp	x27, x28, [sp, #112]
  4060d4:	add	sp, sp, #0x360
  4060d8:	ret
  4060dc:	mov	x3, x1
  4060e0:	mov	w2, #0xffffff9c            	// #-100
  4060e4:	mov	x1, x20
  4060e8:	mov	w0, w2
  4060ec:	mov	w4, #0x1                   	// #1
  4060f0:	bl	40da98 <__fxstatat@plt+0xa9a8>
  4060f4:	cbnz	w0, 406adc <__fxstatat@plt+0x39ec>
  4060f8:	ldr	x0, [x29, #840]
  4060fc:	mov	w21, w25
  406100:	cbz	x0, 406110 <__fxstatat@plt+0x3020>
  406104:	ldr	x1, [x29, #840]
  406108:	mov	w0, #0x1                   	// #1
  40610c:	strb	w0, [x1]
  406110:	ldrb	w0, [x22, #49]
  406114:	cbnz	w0, 40613c <__fxstatat@plt+0x304c>
  406118:	ldr	w0, [x22, #4]
  40611c:	mov	x25, x19
  406120:	add	x2, x29, #0x140
  406124:	mov	x1, x25
  406128:	cmp	w0, #0x2
  40612c:	mov	w23, #0x0                   	// #0
  406130:	mov	w0, #0x0                   	// #0
  406134:	b.ne	405f10 <__fxstatat@plt+0x2e20>  // b.any
  406138:	b	406780 <__fxstatat@plt+0x3690>
  40613c:	mov	w23, #0x0                   	// #0
  406140:	b	405f30 <__fxstatat@plt+0x2e40>
  406144:	ldr	w0, [x22, #8]
  406148:	cmp	w0, #0x2
  40614c:	b.eq	405f30 <__fxstatat@plt+0x2e40>  // b.none
  406150:	b	405ef8 <__fxstatat@plt+0x2e08>
  406154:	bl	403040 <__errno_location@plt>
  406158:	ldr	w28, [x0]
  40615c:	cmp	w28, #0x28
  406160:	b.eq	406ae8 <__fxstatat@plt+0x39f8>  // b.none
  406164:	cmp	w28, #0x2
  406168:	mov	w4, #0x1                   	// #1
  40616c:	b.ne	406af8 <__fxstatat@plt+0x3a08>  // b.any
  406170:	cmp	w23, #0x11
  406174:	mov	w5, #0x0                   	// #0
  406178:	b.eq	405fe4 <__fxstatat@plt+0x2ef4>  // b.none
  40617c:	mov	w21, w4
  406180:	mov	w5, #0x0                   	// #0
  406184:	mov	x28, #0x0                   	// #0
  406188:	cbz	w24, 406228 <__fxstatat@plt+0x3138>
  40618c:	ldr	x0, [x22, #64]
  406190:	cbz	x0, 406228 <__fxstatat@plt+0x3138>
  406194:	ldrb	w27, [x22, #24]
  406198:	cbnz	w27, 406228 <__fxstatat@plt+0x3138>
  40619c:	ldr	w0, [x22]
  4061a0:	cbnz	w0, 406828 <__fxstatat@plt+0x3738>
  4061a4:	add	x2, x29, #0x1c0
  4061a8:	cbz	w5, 407198 <__fxstatat@plt+0x40a8>
  4061ac:	ldr	w0, [x2, #16]
  4061b0:	and	w0, w0, #0xf000
  4061b4:	cmp	w0, #0xa, lsl #12
  4061b8:	b.ne	406228 <__fxstatat@plt+0x3138>  // b.any
  4061bc:	ldr	x0, [x22, #64]
  4061c0:	mov	x1, x19
  4061c4:	bl	40a970 <__fxstatat@plt+0x7880>
  4061c8:	tst	w0, #0xff
  4061cc:	b.eq	406228 <__fxstatat@plt+0x3138>  // b.none
  4061d0:	mov	w2, #0x5                   	// #5
  4061d4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4061d8:	mov	x0, #0x0                   	// #0
  4061dc:	add	x1, x1, #0x7d0
  4061e0:	bl	402f90 <dcgettext@plt>
  4061e4:	mov	x21, x0
  4061e8:	mov	x2, x20
  4061ec:	mov	w1, #0x4                   	// #4
  4061f0:	mov	w0, #0x0                   	// #0
  4061f4:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  4061f8:	mov	x2, x19
  4061fc:	mov	x20, x0
  406200:	mov	w1, #0x4                   	// #4
  406204:	mov	w0, #0x1                   	// #1
  406208:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  40620c:	mov	x4, x0
  406210:	mov	x3, x20
  406214:	mov	x2, x21
  406218:	mov	w1, #0x0                   	// #0
  40621c:	mov	w0, #0x0                   	// #0
  406220:	bl	402950 <error@plt>
  406224:	b	4060b4 <__fxstatat@plt+0x2fc4>
  406228:	ldrb	w0, [x22, #46]
  40622c:	cbz	w0, 406238 <__fxstatat@plt+0x3148>
  406230:	ldrb	w0, [x22, #24]
  406234:	cbz	w0, 406830 <__fxstatat@plt+0x3740>
  406238:	cbz	w23, 4063f8 <__fxstatat@plt+0x3308>
  40623c:	ldrb	w0, [x22, #42]
  406240:	cbz	w0, 40637c <__fxstatat@plt+0x328c>
  406244:	and	w0, w26, #0xf000
  406248:	cmp	w0, #0x4, lsl #12
  40624c:	b.ne	40637c <__fxstatat@plt+0x328c>  // b.any
  406250:	ldp	x1, x0, [x29, #320]
  406254:	cbnz	w24, 406fa0 <__fxstatat@plt+0x3eb0>
  406258:	bl	4093a8 <__fxstatat@plt+0x62b8>
  40625c:	str	x0, [x29, #224]
  406260:	ldr	x0, [x29, #224]
  406264:	cbz	x0, 4073c0 <__fxstatat@plt+0x42d0>
  406268:	ldr	x1, [x29, #224]
  40626c:	mov	x0, x20
  406270:	bl	40dee0 <__fxstatat@plt+0xadf0>
  406274:	tst	w0, #0xff
  406278:	b.ne	407c30 <__fxstatat@plt+0x4b40>  // b.any
  40627c:	ldr	x1, [x29, #224]
  406280:	mov	x0, x19
  406284:	bl	40dee0 <__fxstatat@plt+0xadf0>
  406288:	tst	w0, #0xff
  40628c:	b.ne	408004 <__fxstatat@plt+0x4f14>  // b.any
  406290:	ldr	w0, [x22, #4]
  406294:	cmp	w0, #0x4
  406298:	b.eq	4073c0 <__fxstatat@plt+0x42d0>  // b.none
  40629c:	cmp	w24, #0x0
  4062a0:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  4062a4:	b.eq	4073c0 <__fxstatat@plt+0x42d0>  // b.none
  4062a8:	mov	w2, #0x5                   	// #5
  4062ac:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4062b0:	mov	x0, #0x0                   	// #0
  4062b4:	add	x1, x1, #0x870
  4062b8:	bl	402f90 <dcgettext@plt>
  4062bc:	mov	x20, x0
  4062c0:	mov	x2, x19
  4062c4:	mov	w1, #0x4                   	// #4
  4062c8:	mov	w0, #0x0                   	// #0
  4062cc:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  4062d0:	ldr	x2, [x29, #224]
  4062d4:	mov	x21, x0
  4062d8:	mov	w1, #0x4                   	// #4
  4062dc:	mov	w0, #0x1                   	// #1
  4062e0:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  4062e4:	mov	x4, x0
  4062e8:	mov	x3, x21
  4062ec:	mov	x2, x20
  4062f0:	mov	w1, #0x0                   	// #0
  4062f4:	mov	w0, #0x0                   	// #0
  4062f8:	bl	402950 <error@plt>
  4062fc:	nop
  406300:	ldrb	w0, [x22, #37]
  406304:	cbnz	w0, 408b64 <__fxstatat@plt+0x5a74>
  406308:	cbz	x28, 4060b0 <__fxstatat@plt+0x2fc0>
  40630c:	mov	x1, x19
  406310:	mov	x0, x28
  406314:	bl	402ea0 <rename@plt>
  406318:	cbnz	w0, 4075b8 <__fxstatat@plt+0x44c8>
  40631c:	ldrb	w0, [x22, #46]
  406320:	cbz	w0, 4060b0 <__fxstatat@plt+0x2fc0>
  406324:	mov	w2, #0x5                   	// #5
  406328:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40632c:	mov	x0, #0x0                   	// #0
  406330:	add	x1, x1, #0xbd8
  406334:	bl	402f90 <dcgettext@plt>
  406338:	mov	x20, x0
  40633c:	mov	x2, x28
  406340:	mov	w1, #0x4                   	// #4
  406344:	mov	w0, #0x0                   	// #0
  406348:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  40634c:	mov	x2, x19
  406350:	mov	x21, x0
  406354:	mov	w1, #0x4                   	// #4
  406358:	mov	w0, #0x1                   	// #1
  40635c:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  406360:	mov	w27, #0x0                   	// #0
  406364:	mov	x3, x0
  406368:	mov	x2, x21
  40636c:	mov	x1, x20
  406370:	mov	w0, #0x1                   	// #1
  406374:	bl	402ba0 <__printf_chk@plt>
  406378:	b	4060b4 <__fxstatat@plt+0x2fc4>
  40637c:	ldrb	w0, [x22, #24]
  406380:	cbz	w0, 406438 <__fxstatat@plt+0x3348>
  406384:	ldr	w1, [x29, #340]
  406388:	cmp	w1, #0x1
  40638c:	b.eq	4075e0 <__fxstatat@plt+0x44f0>  // b.none
  406390:	ldrb	w2, [x22, #34]
  406394:	cbnz	w2, 406e2c <__fxstatat@plt+0x3d3c>
  406398:	str	xzr, [x29, #224]
  40639c:	cmp	w23, #0x11
  4063a0:	b.eq	40733c <__fxstatat@plt+0x424c>  // b.none
  4063a4:	cmp	w23, #0x16
  4063a8:	b.eq	4077cc <__fxstatat@plt+0x46dc>  // b.none
  4063ac:	cmp	w23, #0x12
  4063b0:	b.ne	40735c <__fxstatat@plt+0x426c>  // b.any
  4063b4:	and	w21, w26, #0xf000
  4063b8:	mov	x0, x19
  4063bc:	cmp	w21, #0x4, lsl #12
  4063c0:	b.eq	4074f8 <__fxstatat@plt+0x4408>  // b.none
  4063c4:	bl	403080 <unlink@plt>
  4063c8:	cbz	w0, 4063dc <__fxstatat@plt+0x32ec>
  4063cc:	bl	403040 <__errno_location@plt>
  4063d0:	ldr	w27, [x0]
  4063d4:	cmp	w27, #0x2
  4063d8:	b.ne	407510 <__fxstatat@plt+0x4420>  // b.any
  4063dc:	cmp	w21, #0x4, lsl #12
  4063e0:	ldrb	w0, [x22, #46]
  4063e4:	cset	w21, ne  // ne = any
  4063e8:	ands	w21, w21, w0
  4063ec:	b.ne	407164 <__fxstatat@plt+0x4074>  // b.any
  4063f0:	mov	w21, #0x1                   	// #1
  4063f4:	b	40644c <__fxstatat@plt+0x335c>
  4063f8:	ldrb	w0, [x22, #24]
  4063fc:	cbz	w0, 406448 <__fxstatat@plt+0x3358>
  406400:	ldrb	w0, [x22, #46]
  406404:	cbnz	w0, 4074c4 <__fxstatat@plt+0x43d4>
  406408:	ldrb	w0, [x22, #33]
  40640c:	cbnz	w0, 4074ac <__fxstatat@plt+0x43bc>
  406410:	ldr	x0, [x29, #840]
  406414:	cbz	x0, 406424 <__fxstatat@plt+0x3334>
  406418:	ldr	x1, [x29, #840]
  40641c:	mov	w0, #0x1                   	// #1
  406420:	strb	w0, [x1]
  406424:	cbz	w24, 406430 <__fxstatat@plt+0x3340>
  406428:	ldrb	w0, [x22, #49]
  40642c:	cbz	w0, 407214 <__fxstatat@plt+0x4124>
  406430:	mov	w27, #0x1                   	// #1
  406434:	b	4060b4 <__fxstatat@plt+0x2fc4>
  406438:	ldrb	w1, [x22, #34]
  40643c:	cbz	w1, 406448 <__fxstatat@plt+0x3358>
  406440:	ldrb	w1, [x22, #23]
  406444:	cbz	w1, 406e9c <__fxstatat@plt+0x3dac>
  406448:	str	xzr, [x29, #224]
  40644c:	ldrb	w0, [x22, #43]
  406450:	and	w23, w26, #0xfff
  406454:	cbz	w0, 406460 <__fxstatat@plt+0x3370>
  406458:	ldr	w27, [x22, #16]
  40645c:	and	w23, w27, #0xfff
  406460:	ldrb	w0, [x22, #29]
  406464:	cbz	w0, 40674c <__fxstatat@plt+0x365c>
  406468:	mov	x4, x22
  40646c:	mov	w3, w21
  406470:	mov	w2, w26
  406474:	mov	x1, x19
  406478:	mov	x0, x20
  40647c:	bl	405988 <__fxstatat@plt+0x2898>
  406480:	tst	w0, #0xff
  406484:	b.eq	4060b0 <__fxstatat@plt+0x2fc0>  // b.none
  406488:	and	w0, w23, #0x3f
  40648c:	str	w0, [x29, #220]
  406490:	and	w27, w26, #0xf000
  406494:	cmp	w27, #0x4, lsl #12
  406498:	b.eq	4069b4 <__fxstatat@plt+0x38c4>  // b.none
  40649c:	ldrb	w0, [x22, #44]
  4064a0:	str	w0, [x29, #248]
  4064a4:	cbz	w0, 406a20 <__fxstatat@plt+0x3930>
  4064a8:	ldrb	w0, [x20]
  4064ac:	cmp	w0, #0x2f
  4064b0:	b.eq	4064ec <__fxstatat@plt+0x33fc>  // b.none
  4064b4:	mov	x0, x19
  4064b8:	bl	40a698 <__fxstatat@plt+0x75a8>
  4064bc:	mov	x23, x0
  4064c0:	ldrb	w0, [x0]
  4064c4:	cmp	w0, #0x2e
  4064c8:	b.eq	4075f0 <__fxstatat@plt+0x4500>  // b.none
  4064cc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4064d0:	add	x2, x29, #0x240
  4064d4:	add	x1, x1, #0x390
  4064d8:	mov	w0, #0x0                   	// #0
  4064dc:	bl	403060 <__xstat@plt>
  4064e0:	cbz	w0, 407ec0 <__fxstatat@plt+0x4dd0>
  4064e4:	mov	x0, x23
  4064e8:	bl	402e00 <free@plt>
  4064ec:	ldrb	w3, [x22, #22]
  4064f0:	mov	x2, x19
  4064f4:	mov	x0, x20
  4064f8:	mov	w4, #0xffffffff            	// #-1
  4064fc:	mov	w1, #0xffffff9c            	// #-100
  406500:	mov	w25, #0x0                   	// #0
  406504:	bl	409998 <__fxstatat@plt+0x68a8>
  406508:	mov	w23, w0
  40650c:	cmp	w0, #0x0
  406510:	b.gt	4071bc <__fxstatat@plt+0x40cc>
  406514:	cmp	w27, #0x4, lsl #12
  406518:	cset	w23, ne  // ne = any
  40651c:	cbnz	w21, 406568 <__fxstatat@plt+0x3478>
  406520:	ldrb	w0, [x22, #20]
  406524:	eor	w0, w0, #0x1
  406528:	ands	w27, w23, w0
  40652c:	b.eq	406568 <__fxstatat@plt+0x3478>  // b.none
  406530:	ldr	x0, [x22, #32]
  406534:	mov	w23, w27
  406538:	tst	x0, #0xff000000ff00
  40653c:	b.eq	406568 <__fxstatat@plt+0x3478>  // b.none
  406540:	ldrb	w1, [x22, #37]
  406544:	mov	x3, x22
  406548:	mov	x0, x19
  40654c:	mov	w2, #0x0                   	// #0
  406550:	bl	405a68 <__fxstatat@plt+0x2978>
  406554:	ands	w23, w0, #0xff
  406558:	b.ne	406568 <__fxstatat@plt+0x3478>  // b.any
  40655c:	ldrb	w21, [x22, #38]
  406560:	cbnz	w21, 406ac0 <__fxstatat@plt+0x39d0>
  406564:	mov	w23, w27
  406568:	mov	w27, #0x1                   	// #1
  40656c:	cbz	w24, 4065a8 <__fxstatat@plt+0x34b8>
  406570:	mov	w27, w24
  406574:	mov	w24, #0x0                   	// #0
  406578:	ldr	x0, [x22, #64]
  40657c:	cbz	x0, 4065a8 <__fxstatat@plt+0x34b8>
  406580:	mov	x1, x19
  406584:	add	x2, x29, #0x2c0
  406588:	mov	w0, #0x0                   	// #0
  40658c:	bl	402f40 <__lxstat@plt>
  406590:	cbnz	w0, 4065a8 <__fxstatat@plt+0x34b8>
  406594:	ldr	x0, [x22, #64]
  406598:	add	x2, x29, #0x2c0
  40659c:	mov	x1, x19
  4065a0:	bl	40a8e8 <__fxstatat@plt+0x77f8>
  4065a4:	nop
  4065a8:	ldrb	w0, [x22, #23]
  4065ac:	tst	w23, w0
  4065b0:	b.ne	4060b4 <__fxstatat@plt+0x2fc4>  // b.any
  4065b4:	cbnz	w25, 4060b4 <__fxstatat@plt+0x2fc4>
  4065b8:	ldrb	w0, [x22, #31]
  4065bc:	cbz	w0, 406658 <__fxstatat@plt+0x3568>
  4065c0:	ldr	x0, [x29, #392]
  4065c4:	str	x0, [x29, #704]
  4065c8:	ldr	x0, [x29, #400]
  4065cc:	str	x0, [x29, #712]
  4065d0:	ldr	x0, [x29, #408]
  4065d4:	str	x0, [x29, #720]
  4065d8:	ldr	x0, [x29, #416]
  4065dc:	str	x0, [x29, #728]
  4065e0:	ldr	w0, [x29, #248]
  4065e4:	add	x1, x29, #0x2c0
  4065e8:	cbz	w0, 4079ec <__fxstatat@plt+0x48fc>
  4065ec:	mov	x0, x19
  4065f0:	bl	40f150 <__fxstatat@plt+0xc060>
  4065f4:	cbz	w0, 406658 <__fxstatat@plt+0x3568>
  4065f8:	bl	403040 <__errno_location@plt>
  4065fc:	ldr	w0, [x0]
  406600:	cmp	w0, #0x26
  406604:	b.eq	406658 <__fxstatat@plt+0x3568>  // b.none
  406608:	bl	403040 <__errno_location@plt>
  40660c:	mov	x3, x0
  406610:	mov	w2, #0x5                   	// #5
  406614:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406618:	mov	x0, #0x0                   	// #0
  40661c:	add	x1, x1, #0xaf8
  406620:	ldr	w25, [x3]
  406624:	bl	402f90 <dcgettext@plt>
  406628:	mov	x1, x19
  40662c:	mov	x23, x0
  406630:	mov	w0, #0x4                   	// #4
  406634:	bl	40d830 <__fxstatat@plt+0xa740>
  406638:	mov	x2, x23
  40663c:	mov	x3, x0
  406640:	mov	w1, w25
  406644:	mov	w0, #0x0                   	// #0
  406648:	bl	402950 <error@plt>
  40664c:	ldrb	w0, [x22, #36]
  406650:	cbnz	w0, 4060b0 <__fxstatat@plt+0x2fc0>
  406654:	nop
  406658:	ldr	w0, [x29, #248]
  40665c:	cbnz	w0, 406ea4 <__fxstatat@plt+0x3db4>
  406660:	ldrb	w0, [x22, #29]
  406664:	cbz	w0, 4066a8 <__fxstatat@plt+0x35b8>
  406668:	cbnz	w21, 40667c <__fxstatat@plt+0x358c>
  40666c:	ldr	x1, [x29, #344]
  406670:	ldr	x0, [x29, #472]
  406674:	cmp	x1, x0
  406678:	b.eq	4066a8 <__fxstatat@plt+0x35b8>  // b.none
  40667c:	add	x5, x29, #0x1d0
  406680:	mov	w4, w21
  406684:	add	x3, x29, #0x140
  406688:	mov	x1, x19
  40668c:	mov	x0, x22
  406690:	mov	w2, #0xffffffff            	// #-1
  406694:	bl	405c28 <__fxstatat@plt+0x2b38>
  406698:	cmn	w0, #0x1
  40669c:	b.eq	4060b0 <__fxstatat@plt+0x2fc0>  // b.none
  4066a0:	cbnz	w0, 4066a8 <__fxstatat@plt+0x35b8>
  4066a4:	and	w26, w26, #0xfffff1ff
  4066a8:	ldrb	w0, [x22, #39]
  4066ac:	cbnz	w0, 407e30 <__fxstatat@plt+0x4d40>
  4066b0:	ldr	x0, [x22, #24]
  4066b4:	and	x0, x0, #0xffffffffffffff
  4066b8:	and	x0, x0, #0xffff0000000000ff
  4066bc:	cbnz	x0, 407b8c <__fxstatat@plt+0x4a9c>
  4066c0:	ldrb	w0, [x22, #43]
  4066c4:	cbnz	w0, 407cf8 <__fxstatat@plt+0x4c08>
  4066c8:	ldrb	w0, [x22, #32]
  4066cc:	and	w0, w21, w0
  4066d0:	tst	w0, #0xff
  4066d4:	b.ne	407f80 <__fxstatat@plt+0x4e90>  // b.any
  4066d8:	ldr	w0, [x29, #220]
  4066dc:	cbnz	w0, 4072a0 <__fxstatat@plt+0x41b0>
  4066e0:	cbz	w24, 4060b4 <__fxstatat@plt+0x2fc4>
  4066e4:	ldr	w0, [x29, #168]
  4066e8:	ldr	w1, [x29, #220]
  4066ec:	orr	w1, w0, w1
  4066f0:	mov	x0, x19
  4066f4:	bl	402b20 <chmod@plt>
  4066f8:	cbz	w0, 4060b4 <__fxstatat@plt+0x2fc4>
  4066fc:	bl	403040 <__errno_location@plt>
  406700:	mov	x3, x0
  406704:	mov	w2, #0x5                   	// #5
  406708:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40670c:	mov	x0, #0x0                   	// #0
  406710:	add	x1, x1, #0xb10
  406714:	ldr	w20, [x3]
  406718:	bl	402f90 <dcgettext@plt>
  40671c:	mov	x1, x19
  406720:	mov	x19, x0
  406724:	mov	w0, #0x4                   	// #4
  406728:	bl	40d830 <__fxstatat@plt+0xa740>
  40672c:	mov	x2, x19
  406730:	mov	x3, x0
  406734:	mov	w1, w20
  406738:	mov	w0, #0x0                   	// #0
  40673c:	bl	402950 <error@plt>
  406740:	ldrb	w0, [x22, #36]
  406744:	cbz	w0, 4060b4 <__fxstatat@plt+0x2fc4>
  406748:	b	4060b0 <__fxstatat@plt+0x2fc0>
  40674c:	and	w27, w26, #0xf000
  406750:	cmp	w27, #0x4, lsl #12
  406754:	b.eq	406988 <__fxstatat@plt+0x3898>  // b.none
  406758:	mov	x4, x22
  40675c:	mov	w3, w21
  406760:	mov	w2, w26
  406764:	mov	x1, x19
  406768:	mov	x0, x20
  40676c:	bl	405988 <__fxstatat@plt+0x2898>
  406770:	str	wzr, [x29, #220]
  406774:	tst	w0, #0xff
  406778:	b.ne	40649c <__fxstatat@plt+0x33ac>  // b.any
  40677c:	b	4060b0 <__fxstatat@plt+0x2fc0>
  406780:	bl	402f40 <__lxstat@plt>
  406784:	cmp	w0, #0x0
  406788:	cset	w0, ne  // ne = any
  40678c:	cbz	w0, 405f20 <__fxstatat@plt+0x2e30>
  406790:	bl	403040 <__errno_location@plt>
  406794:	mov	x3, x0
  406798:	mov	w2, #0x5                   	// #5
  40679c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4067a0:	mov	x0, #0x0                   	// #0
  4067a4:	add	x1, x1, #0x5c8
  4067a8:	ldr	w20, [x3]
  4067ac:	bl	402f90 <dcgettext@plt>
  4067b0:	mov	x1, x25
  4067b4:	mov	x19, x0
  4067b8:	mov	w0, #0x4                   	// #4
  4067bc:	bl	40d830 <__fxstatat@plt+0xa740>
  4067c0:	mov	w27, #0x0                   	// #0
  4067c4:	mov	x3, x0
  4067c8:	mov	x2, x19
  4067cc:	mov	w1, w20
  4067d0:	mov	w0, #0x0                   	// #0
  4067d4:	bl	402950 <error@plt>
  4067d8:	b	4060b4 <__fxstatat@plt+0x2fc4>
  4067dc:	ldrb	w27, [x22, #42]
  4067e0:	cbnz	w27, 405f30 <__fxstatat@plt+0x2e40>
  4067e4:	ldrb	w0, [x22, #25]
  4067e8:	cbnz	w0, 4075fc <__fxstatat@plt+0x450c>
  4067ec:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4067f0:	mov	w2, #0x5                   	// #5
  4067f4:	add	x1, x1, #0x5d8
  4067f8:	mov	x0, #0x0                   	// #0
  4067fc:	bl	402f90 <dcgettext@plt>
  406800:	mov	x19, x0
  406804:	mov	x1, x20
  406808:	mov	w0, #0x4                   	// #4
  40680c:	bl	40d830 <__fxstatat@plt+0xa740>
  406810:	mov	x3, x0
  406814:	mov	x2, x19
  406818:	mov	w1, #0x0                   	// #0
  40681c:	mov	w0, #0x0                   	// #0
  406820:	bl	402950 <error@plt>
  406824:	b	4060b4 <__fxstatat@plt+0x2fc4>
  406828:	ldrb	w0, [x22, #46]
  40682c:	cbz	w0, 406f94 <__fxstatat@plt+0x3ea4>
  406830:	and	w0, w26, #0xf000
  406834:	cmp	w0, #0x4, lsl #12
  406838:	b.eq	406238 <__fxstatat@plt+0x3148>  // b.none
  40683c:	mov	x2, x28
  406840:	mov	x1, x19
  406844:	mov	x0, x20
  406848:	bl	405118 <__fxstatat@plt+0x2028>
  40684c:	b	406238 <__fxstatat@plt+0x3148>
  406850:	mov	x2, x28
  406854:	mov	x1, x20
  406858:	bl	40a970 <__fxstatat@plt+0x7880>
  40685c:	ands	w27, w0, #0xff
  406860:	b.ne	407a24 <__fxstatat@plt+0x4934>  // b.any
  406864:	ldr	x0, [x22, #72]
  406868:	b	405f58 <__fxstatat@plt+0x2e68>
  40686c:	ldrb	w5, [x22, #24]
  406870:	mov	w4, #0x100                 	// #256
  406874:	cbnz	w5, 405fc0 <__fxstatat@plt+0x2ed0>
  406878:	ldrb	w5, [x22, #44]
  40687c:	cbnz	w5, 405fc0 <__fxstatat@plt+0x2ed0>
  406880:	ldrb	w5, [x22, #23]
  406884:	cbnz	w5, 405fc0 <__fxstatat@plt+0x2ed0>
  406888:	ldr	w0, [x22]
  40688c:	mov	w5, #0x1                   	// #1
  406890:	cbnz	w0, 405fc0 <__fxstatat@plt+0x2ed0>
  406894:	ldrb	w5, [x22, #21]
  406898:	cmp	w5, #0x0
  40689c:	cset	w4, ne  // ne = any
  4068a0:	lsl	w4, w4, #8
  4068a4:	b	405fc0 <__fxstatat@plt+0x2ed0>
  4068a8:	ldr	w0, [x22, #8]
  4068ac:	cmp	w0, #0x2
  4068b0:	b.ne	405f8c <__fxstatat@plt+0x2e9c>  // b.any
  4068b4:	mov	w4, #0x0                   	// #0
  4068b8:	mov	w5, #0x0                   	// #0
  4068bc:	b	406010 <__fxstatat@plt+0x2f20>
  4068c0:	ldrb	w0, [x22, #24]
  4068c4:	cbnz	w0, 406db0 <__fxstatat@plt+0x3cc0>
  4068c8:	and	w0, w26, #0xf000
  4068cc:	cmp	w0, #0x4, lsl #12
  4068d0:	b.eq	4068e8 <__fxstatat@plt+0x37f8>  // b.none
  4068d4:	ldr	w0, [x22, #8]
  4068d8:	cmp	w0, #0x2
  4068dc:	b.eq	406430 <__fxstatat@plt+0x3340>  // b.none
  4068e0:	cmp	w0, #0x3
  4068e4:	b.eq	40722c <__fxstatat@plt+0x413c>  // b.none
  4068e8:	cbnz	w21, 406430 <__fxstatat@plt+0x3340>
  4068ec:	ldr	w0, [x29, #464]
  4068f0:	and	w21, w26, #0xf000
  4068f4:	and	w1, w0, #0xf000
  4068f8:	cmp	w1, #0x4, lsl #12
  4068fc:	b.eq	407560 <__fxstatat@plt+0x4470>  // b.none
  406900:	cmp	w21, #0x4, lsl #12
  406904:	b.eq	406fb8 <__fxstatat@plt+0x3ec8>  // b.none
  406908:	ldr	w28, [x22]
  40690c:	cbz	w24, 406954 <__fxstatat@plt+0x3864>
  406910:	cmp	w28, #0x3
  406914:	b.eq	407a38 <__fxstatat@plt+0x4948>  // b.none
  406918:	ldr	x0, [x22, #64]
  40691c:	add	x2, x29, #0x1c0
  406920:	mov	x1, x19
  406924:	stp	w4, w5, [x29, #220]
  406928:	bl	40a970 <__fxstatat@plt+0x7880>
  40692c:	tst	w0, #0xff
  406930:	ldp	w4, w5, [x29, #220]
  406934:	b.ne	4081c8 <__fxstatat@plt+0x50d8>  // b.any
  406938:	cmp	w21, #0x4, lsl #12
  40693c:	b.eq	406950 <__fxstatat@plt+0x3860>  // b.none
  406940:	ldr	w0, [x29, #464]
  406944:	and	w1, w0, #0xf000
  406948:	cmp	w1, #0x4, lsl #12
  40694c:	b.eq	407568 <__fxstatat@plt+0x4478>  // b.none
  406950:	ldr	w28, [x22]
  406954:	ldrb	w9, [x22, #24]
  406958:	cbnz	w9, 407a74 <__fxstatat@plt+0x4984>
  40695c:	cbnz	w28, 407a40 <__fxstatat@plt+0x4950>
  406960:	ldr	w0, [x29, #464]
  406964:	and	w0, w0, #0xf000
  406968:	cmp	w0, #0x4, lsl #12
  40696c:	cset	w0, eq  // eq = none
  406970:	orr	w27, w9, w0
  406974:	cbz	w27, 407ae8 <__fxstatat@plt+0x49f8>
  406978:	mov	w21, w4
  40697c:	mov	w23, #0x11                  	// #17
  406980:	mov	x28, #0x0                   	// #0
  406984:	b	406188 <__fxstatat@plt+0x3098>
  406988:	mov	x4, x22
  40698c:	mov	w3, w21
  406990:	mov	w2, w26
  406994:	mov	x1, x19
  406998:	mov	x0, x20
  40699c:	bl	405988 <__fxstatat@plt+0x2898>
  4069a0:	tst	w0, #0xff
  4069a4:	b.eq	4060b0 <__fxstatat@plt+0x2fc0>  // b.none
  4069a8:	mov	w0, #0x12                  	// #18
  4069ac:	and	w0, w23, w0
  4069b0:	str	w0, [x29, #220]
  4069b4:	ldr	x0, [x29, #248]
  4069b8:	ldp	x3, x2, [x29, #320]
  4069bc:	cbnz	x0, 4069cc <__fxstatat@plt+0x38dc>
  4069c0:	b	406b38 <__fxstatat@plt+0x3a48>
  4069c4:	ldr	x0, [x0]
  4069c8:	cbz	x0, 406b38 <__fxstatat@plt+0x3a48>
  4069cc:	ldr	x1, [x0, #8]
  4069d0:	cmp	x1, x2
  4069d4:	b.ne	4069c4 <__fxstatat@plt+0x38d4>  // b.any
  4069d8:	ldr	x1, [x0, #16]
  4069dc:	cmp	x1, x3
  4069e0:	b.ne	4069c4 <__fxstatat@plt+0x38d4>  // b.any
  4069e4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4069e8:	add	x1, x1, #0xbf0
  4069ec:	mov	w2, #0x5                   	// #5
  4069f0:	mov	x0, #0x0                   	// #0
  4069f4:	bl	402f90 <dcgettext@plt>
  4069f8:	mov	x21, x0
  4069fc:	mov	x1, x20
  406a00:	mov	w0, #0x4                   	// #4
  406a04:	bl	40d830 <__fxstatat@plt+0xa740>
  406a08:	mov	x3, x0
  406a0c:	mov	x2, x21
  406a10:	mov	w1, #0x0                   	// #0
  406a14:	mov	w0, #0x0                   	// #0
  406a18:	bl	402950 <error@plt>
  406a1c:	b	406ac0 <__fxstatat@plt+0x39d0>
  406a20:	ldrb	w0, [x22, #23]
  406a24:	cbnz	w0, 406e64 <__fxstatat@plt+0x3d74>
  406a28:	cmp	w27, #0x8, lsl #12
  406a2c:	b.eq	407850 <__fxstatat@plt+0x4760>  // b.none
  406a30:	cmp	w27, #0xa, lsl #12
  406a34:	ldrb	w0, [x22, #20]
  406a38:	cset	w1, ne  // ne = any
  406a3c:	ands	w25, w1, w0
  406a40:	b.ne	407850 <__fxstatat@plt+0x4760>  // b.any
  406a44:	cmp	w27, #0x1, lsl #12
  406a48:	b.eq	407fb0 <__fxstatat@plt+0x4ec0>  // b.none
  406a4c:	and	w0, w27, #0xffffbfff
  406a50:	mov	w1, #0xc000                	// #49152
  406a54:	cmp	w0, #0x2, lsl #12
  406a58:	ccmp	w27, w1, #0x4, ne  // ne = any
  406a5c:	b.ne	407d58 <__fxstatat@plt+0x4c68>  // b.any
  406a60:	ldr	x2, [x29, #352]
  406a64:	ldr	w0, [x29, #220]
  406a68:	bic	w1, w26, w0
  406a6c:	mov	x0, x19
  406a70:	bl	412488 <__fxstatat@plt+0xf398>
  406a74:	cbz	w0, 406514 <__fxstatat@plt+0x3424>
  406a78:	bl	403040 <__errno_location@plt>
  406a7c:	mov	x3, x0
  406a80:	mov	w2, #0x5                   	// #5
  406a84:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406a88:	mov	x0, #0x0                   	// #0
  406a8c:	add	x1, x1, #0xb60
  406a90:	ldr	w21, [x3]
  406a94:	bl	402f90 <dcgettext@plt>
  406a98:	mov	x1, x19
  406a9c:	nop
  406aa0:	mov	x20, x0
  406aa4:	mov	w0, #0x4                   	// #4
  406aa8:	bl	40d830 <__fxstatat@plt+0xa740>
  406aac:	mov	x3, x0
  406ab0:	mov	x2, x20
  406ab4:	mov	w1, w21
  406ab8:	mov	w0, #0x0                   	// #0
  406abc:	bl	402950 <error@plt>
  406ac0:	ldrb	w0, [x22, #37]
  406ac4:	cbnz	w0, 408b64 <__fxstatat@plt+0x5a74>
  406ac8:	ldr	x0, [x29, #224]
  406acc:	cbnz	x0, 406308 <__fxstatat@plt+0x3218>
  406ad0:	ldp	x1, x0, [x29, #320]
  406ad4:	bl	409358 <__fxstatat@plt+0x6268>
  406ad8:	b	406308 <__fxstatat@plt+0x3218>
  406adc:	bl	403040 <__errno_location@plt>
  406ae0:	ldr	w23, [x0]
  406ae4:	b	405ed4 <__fxstatat@plt+0x2de4>
  406ae8:	ldrb	w0, [x22, #22]
  406aec:	cbz	w0, 406af8 <__fxstatat@plt+0x3a08>
  406af0:	mov	w4, #0x0                   	// #0
  406af4:	b	406170 <__fxstatat@plt+0x3080>
  406af8:	mov	w2, #0x5                   	// #5
  406afc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406b00:	mov	x0, #0x0                   	// #0
  406b04:	add	x1, x1, #0x5c8
  406b08:	bl	402f90 <dcgettext@plt>
  406b0c:	mov	x20, x0
  406b10:	mov	x1, x19
  406b14:	mov	w0, #0x4                   	// #4
  406b18:	bl	40d830 <__fxstatat@plt+0xa740>
  406b1c:	mov	w27, #0x0                   	// #0
  406b20:	mov	x3, x0
  406b24:	mov	x2, x20
  406b28:	mov	w1, w28
  406b2c:	mov	w0, #0x0                   	// #0
  406b30:	bl	402950 <error@plt>
  406b34:	b	4060b4 <__fxstatat@plt+0x2fc4>
  406b38:	sub	sp, sp, #0x20
  406b3c:	ldr	x1, [x29, #248]
  406b40:	add	x0, sp, #0x20
  406b44:	stp	x1, x2, [sp, #32]
  406b48:	str	x3, [sp, #48]
  406b4c:	str	x0, [x29, #200]
  406b50:	cbnz	w21, 406b64 <__fxstatat@plt+0x3a74>
  406b54:	ldr	w0, [x29, #464]
  406b58:	and	w0, w0, #0xf000
  406b5c:	cmp	w0, #0x4, lsl #12
  406b60:	b.eq	407b4c <__fxstatat@plt+0x4a5c>  // b.none
  406b64:	ldr	w0, [x29, #220]
  406b68:	bic	w1, w23, w0
  406b6c:	mov	x0, x19
  406b70:	bl	4030a0 <mkdir@plt>
  406b74:	cbnz	w0, 4079fc <__fxstatat@plt+0x490c>
  406b78:	add	x2, x29, #0x1c0
  406b7c:	mov	x1, x19
  406b80:	bl	402f40 <__lxstat@plt>
  406b84:	cbnz	w0, 407e84 <__fxstatat@plt+0x4d94>
  406b88:	ldr	w0, [x29, #464]
  406b8c:	str	wzr, [x29, #216]
  406b90:	and	w1, w0, #0x1c0
  406b94:	cmp	w1, #0x1c0
  406b98:	b.eq	406bb8 <__fxstatat@plt+0x3ac8>  // b.none
  406b9c:	mov	w2, #0x1                   	// #1
  406ba0:	orr	w1, w0, #0x1c0
  406ba4:	str	w0, [x29, #168]
  406ba8:	mov	x0, x19
  406bac:	str	w2, [x29, #216]
  406bb0:	bl	402b20 <chmod@plt>
  406bb4:	cbnz	w0, 4081d8 <__fxstatat@plt+0x50e8>
  406bb8:	ldr	x0, [x29, #240]
  406bbc:	ldrb	w0, [x0]
  406bc0:	cbz	w0, 407d1c <__fxstatat@plt+0x4c2c>
  406bc4:	ldrb	w0, [x22, #46]
  406bc8:	cbz	w0, 406c08 <__fxstatat@plt+0x3b18>
  406bcc:	ldrb	w0, [x22, #24]
  406bd0:	cbz	w0, 407eac <__fxstatat@plt+0x4dbc>
  406bd4:	mov	w2, #0x5                   	// #5
  406bd8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406bdc:	mov	x0, #0x0                   	// #0
  406be0:	add	x1, x1, #0x980
  406be4:	bl	402f90 <dcgettext@plt>
  406be8:	mov	x23, x0
  406bec:	mov	x1, x19
  406bf0:	mov	w0, #0x4                   	// #4
  406bf4:	bl	40d830 <__fxstatat@plt+0xa740>
  406bf8:	mov	x2, x0
  406bfc:	mov	x1, x23
  406c00:	mov	w0, #0x1                   	// #1
  406c04:	bl	402ba0 <__printf_chk@plt>
  406c08:	ldr	x1, [x29, #232]
  406c0c:	ldrb	w0, [x22, #28]
  406c10:	cmp	x1, #0x0
  406c14:	cset	w9, ne  // ne = any
  406c18:	ands	w27, w9, w0
  406c1c:	b.ne	4079d8 <__fxstatat@plt+0x48e8>  // b.any
  406c20:	add	x8, x29, #0x2a0
  406c24:	mov	x0, x20
  406c28:	ldp	x4, x5, [x22]
  406c2c:	mov	w1, #0x2                   	// #2
  406c30:	ldp	x2, x3, [x22, #16]
  406c34:	stp	x4, x5, [x8, #32]
  406c38:	stp	x2, x3, [x8, #48]
  406c3c:	ldp	x6, x7, [x22, #32]
  406c40:	stp	x6, x7, [x8, #64]
  406c44:	ldp	x4, x5, [x22, #48]
  406c48:	stp	x4, x5, [x8, #80]
  406c4c:	ldp	x2, x3, [x22, #64]
  406c50:	stp	x2, x3, [x8, #96]
  406c54:	bl	40e220 <__fxstatat@plt+0xb130>
  406c58:	str	x0, [x29, #192]
  406c5c:	cbz	x0, 408200 <__fxstatat@plt+0x5110>
  406c60:	ldr	w0, [x22, #4]
  406c64:	cmp	w0, #0x3
  406c68:	b.ne	406c74 <__fxstatat@plt+0x3b84>  // b.any
  406c6c:	mov	w0, #0x2                   	// #2
  406c70:	str	w0, [x29, #708]
  406c74:	ldr	x0, [x29, #192]
  406c78:	mov	w23, #0x0                   	// #0
  406c7c:	mov	w27, #0x1                   	// #1
  406c80:	ldrb	w0, [x0]
  406c84:	cbz	w0, 406d88 <__fxstatat@plt+0x3c98>
  406c88:	add	x0, x29, #0x240
  406c8c:	str	x0, [x29, #224]
  406c90:	add	x0, x29, #0x2c0
  406c94:	str	x0, [x29, #208]
  406c98:	add	x0, x29, #0x110
  406c9c:	add	x28, x29, #0x140
  406ca0:	mov	w27, #0x1                   	// #1
  406ca4:	str	w24, [x29, #172]
  406ca8:	str	x22, [x29, #176]
  406cac:	str	w26, [x29, #184]
  406cb0:	str	x0, [x29, #232]
  406cb4:	mov	w0, #0x0                   	// #0
  406cb8:	mov	w22, w0
  406cbc:	str	w21, [x29, #248]
  406cc0:	ldr	x23, [x29, #192]
  406cc4:	ldr	x25, [x29, #240]
  406cc8:	ldr	x21, [x29, #832]
  406ccc:	b	406cf0 <__fxstatat@plt+0x3c00>
  406cd0:	ldrb	w1, [x29, #576]
  406cd4:	mov	x0, x23
  406cd8:	orr	w22, w1, w22
  406cdc:	bl	402920 <strlen@plt>
  406ce0:	add	x0, x0, #0x1
  406ce4:	add	x23, x23, x0
  406ce8:	ldrb	w0, [x23]
  406cec:	cbz	w0, 406d74 <__fxstatat@plt+0x3c84>
  406cf0:	mov	x1, x23
  406cf4:	mov	x2, #0x0                   	// #0
  406cf8:	mov	x0, x20
  406cfc:	bl	40ac18 <__fxstatat@plt+0x7b28>
  406d00:	mov	x1, x23
  406d04:	mov	x24, x0
  406d08:	mov	x2, #0x0                   	// #0
  406d0c:	mov	x0, x19
  406d10:	bl	40ac18 <__fxstatat@plt+0x7b28>
  406d14:	mov	x26, x0
  406d18:	ldp	x7, x1, [x29, #224]
  406d1c:	stp	x1, xzr, [sp]
  406d20:	mov	w6, #0x0                   	// #0
  406d24:	ldp	x4, x5, [x29, #200]
  406d28:	mov	x1, x26
  406d2c:	ldrb	w2, [x25]
  406d30:	mov	x3, x28
  406d34:	strb	w2, [x29, #576]
  406d38:	mov	x0, x24
  406d3c:	ldrb	w2, [x29, #248]
  406d40:	bl	405e80 <__fxstatat@plt+0x2d90>
  406d44:	and	w3, w0, #0xff
  406d48:	ldrb	w4, [x29, #272]
  406d4c:	mov	x0, x26
  406d50:	ldrb	w2, [x21]
  406d54:	and	w27, w27, w3
  406d58:	orr	w2, w2, w4
  406d5c:	strb	w2, [x21]
  406d60:	bl	402e00 <free@plt>
  406d64:	mov	x0, x24
  406d68:	bl	402e00 <free@plt>
  406d6c:	ldrb	w0, [x29, #272]
  406d70:	cbz	w0, 406cd0 <__fxstatat@plt+0x3be0>
  406d74:	mov	w23, w22
  406d78:	ldr	w24, [x29, #172]
  406d7c:	ldr	w26, [x29, #184]
  406d80:	ldr	w21, [x29, #248]
  406d84:	ldr	x22, [x29, #176]
  406d88:	ldr	x0, [x29, #192]
  406d8c:	bl	402e00 <free@plt>
  406d90:	ldr	x0, [x29, #240]
  406d94:	strb	w23, [x0]
  406d98:	cbnz	w24, 40783c <__fxstatat@plt+0x474c>
  406d9c:	ldr	w24, [x29, #216]
  406da0:	str	wzr, [x29, #248]
  406da4:	b	4065b8 <__fxstatat@plt+0x34c8>
  406da8:	ldrb	w0, [x22, #24]
  406dac:	cbz	w0, 4068d4 <__fxstatat@plt+0x37e4>
  406db0:	ldr	w0, [x22, #8]
  406db4:	cmp	w0, #0x2
  406db8:	b.eq	406e10 <__fxstatat@plt+0x3d20>  // b.none
  406dbc:	cmp	w0, #0x3
  406dc0:	b.eq	406df0 <__fxstatat@plt+0x3d00>  // b.none
  406dc4:	cmp	w0, #0x4
  406dc8:	b.ne	4068e8 <__fxstatat@plt+0x37f8>  // b.any
  406dcc:	ldrb	w0, [x22, #47]
  406dd0:	cbz	w0, 4068e8 <__fxstatat@plt+0x37f8>
  406dd4:	ldr	w1, [x29, #464]
  406dd8:	mov	x0, x19
  406ddc:	stp	w4, w5, [x29, #220]
  406de0:	bl	404d28 <__fxstatat@plt+0x1c38>
  406de4:	tst	w0, #0xff
  406de8:	ldp	w4, w5, [x29, #220]
  406dec:	b.ne	4068e8 <__fxstatat@plt+0x37f8>  // b.any
  406df0:	add	x2, x29, #0x1d0
  406df4:	mov	x1, x19
  406df8:	mov	x0, x22
  406dfc:	stp	w4, w5, [x29, #220]
  406e00:	bl	405308 <__fxstatat@plt+0x2218>
  406e04:	tst	w0, #0xff
  406e08:	ldp	w4, w5, [x29, #220]
  406e0c:	b.ne	4068e8 <__fxstatat@plt+0x37f8>  // b.any
  406e10:	ldr	x0, [x29, #840]
  406e14:	cbz	x0, 406430 <__fxstatat@plt+0x3340>
  406e18:	ldr	x1, [x29, #840]
  406e1c:	mov	w0, #0x1                   	// #1
  406e20:	mov	w27, #0x1                   	// #1
  406e24:	strb	w0, [x1]
  406e28:	b	4060b4 <__fxstatat@plt+0x2fc4>
  406e2c:	ldrb	w2, [x22, #23]
  406e30:	str	xzr, [x29, #224]
  406e34:	cbnz	w2, 40639c <__fxstatat@plt+0x32ac>
  406e38:	cmp	w1, #0x1
  406e3c:	b.hi	407254 <__fxstatat@plt+0x4164>  // b.pmore
  406e40:	ldr	w1, [x22, #4]
  406e44:	cbz	w24, 406e50 <__fxstatat@plt+0x3d60>
  406e48:	cmp	w1, #0x3
  406e4c:	b.eq	407254 <__fxstatat@plt+0x4164>  // b.none
  406e50:	str	xzr, [x29, #224]
  406e54:	cmp	w1, #0x4
  406e58:	b.eq	407254 <__fxstatat@plt+0x4164>  // b.none
  406e5c:	cbnz	w0, 40639c <__fxstatat@plt+0x32ac>
  406e60:	b	40644c <__fxstatat@plt+0x335c>
  406e64:	ldrb	w2, [x22, #22]
  406e68:	cbnz	w2, 406e78 <__fxstatat@plt+0x3d88>
  406e6c:	ldr	w0, [x22, #8]
  406e70:	cmp	w0, #0x3
  406e74:	cset	w2, eq  // eq = none
  406e78:	mov	w4, w25
  406e7c:	mov	x1, x19
  406e80:	mov	x0, x20
  406e84:	mov	w3, #0x0                   	// #0
  406e88:	mov	w25, #0x0                   	// #0
  406e8c:	bl	4051e0 <__fxstatat@plt+0x20f0>
  406e90:	tst	w0, #0xff
  406e94:	b.ne	406514 <__fxstatat@plt+0x3424>  // b.any
  406e98:	b	406ac0 <__fxstatat@plt+0x39d0>
  406e9c:	ldr	w1, [x29, #340]
  406ea0:	b	406e38 <__fxstatat@plt+0x3d48>
  406ea4:	ldrb	w0, [x22, #39]
  406ea8:	cbz	w0, 4060b4 <__fxstatat@plt+0x2fc4>
  406eac:	mov	w3, #0xffffffff            	// #-1
  406eb0:	mov	x2, x19
  406eb4:	mov	x0, x20
  406eb8:	mov	x4, x22
  406ebc:	mov	w1, w3
  406ec0:	bl	404eb8 <__fxstatat@plt+0x1dc8>
  406ec4:	tst	w0, #0xff
  406ec8:	b.ne	4060b4 <__fxstatat@plt+0x2fc4>  // b.any
  406ecc:	ldrb	w0, [x22, #40]
  406ed0:	cbnz	w0, 4060b0 <__fxstatat@plt+0x2fc0>
  406ed4:	b	4060b4 <__fxstatat@plt+0x2fc4>
  406ed8:	mov	w1, #0x0                   	// #0
  406edc:	mov	w28, #0x0                   	// #0
  406ee0:	ldr	w0, [x29, #336]
  406ee4:	and	w0, w0, #0xf000
  406ee8:	cmp	w0, #0xa, lsl #12
  406eec:	b.eq	407bac <__fxstatat@plt+0x4abc>  // b.none
  406ef0:	add	x28, x29, #0x1c0
  406ef4:	add	x23, x29, #0x140
  406ef8:	ldr	w0, [x22]
  406efc:	cbz	w0, 407678 <__fxstatat@plt+0x4588>
  406f00:	cbnz	w1, 407f58 <__fxstatat@plt+0x4e68>
  406f04:	ldrb	w0, [x22, #24]
  406f08:	cbnz	w0, 407498 <__fxstatat@plt+0x43a8>
  406f0c:	ldr	w0, [x22, #4]
  406f10:	cmp	w0, #0x2
  406f14:	b.eq	407498 <__fxstatat@plt+0x43a8>  // b.none
  406f18:	ldr	w0, [x23, #16]
  406f1c:	and	w0, w0, #0xf000
  406f20:	cmp	w0, #0xa, lsl #12
  406f24:	b.ne	407498 <__fxstatat@plt+0x43a8>  // b.any
  406f28:	ldr	w0, [x28, #16]
  406f2c:	and	w0, w0, #0xf000
  406f30:	cmp	w0, #0xa, lsl #12
  406f34:	b.eq	407498 <__fxstatat@plt+0x43a8>  // b.none
  406f38:	mov	w2, #0x5                   	// #5
  406f3c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  406f40:	mov	x0, #0x0                   	// #0
  406f44:	add	x1, x1, #0x650
  406f48:	bl	402f90 <dcgettext@plt>
  406f4c:	mov	x21, x0
  406f50:	mov	x2, x20
  406f54:	mov	w1, #0x4                   	// #4
  406f58:	mov	w0, #0x0                   	// #0
  406f5c:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  406f60:	mov	x2, x19
  406f64:	mov	x20, x0
  406f68:	mov	w1, #0x4                   	// #4
  406f6c:	mov	w0, #0x1                   	// #1
  406f70:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  406f74:	mov	x4, x0
  406f78:	mov	x3, x20
  406f7c:	mov	x2, x21
  406f80:	mov	w1, #0x0                   	// #0
  406f84:	mov	w0, #0x0                   	// #0
  406f88:	mov	w27, #0x0                   	// #0
  406f8c:	bl	402950 <error@plt>
  406f90:	b	4060b4 <__fxstatat@plt+0x2fc4>
  406f94:	str	xzr, [x29, #224]
  406f98:	cbz	w23, 40644c <__fxstatat@plt+0x335c>
  406f9c:	b	40623c <__fxstatat@plt+0x314c>
  406fa0:	mov	x2, x1
  406fa4:	mov	x1, x0
  406fa8:	mov	x0, x19
  406fac:	bl	4093e0 <__fxstatat@plt+0x62f0>
  406fb0:	str	x0, [x29, #224]
  406fb4:	b	406260 <__fxstatat@plt+0x3170>
  406fb8:	ldrb	w1, [x22, #24]
  406fbc:	cbz	w1, 407bfc <__fxstatat@plt+0x4b0c>
  406fc0:	ldr	w28, [x22]
  406fc4:	cbz	w28, 407bfc <__fxstatat@plt+0x4b0c>
  406fc8:	cbnz	w24, 406910 <__fxstatat@plt+0x3820>
  406fcc:	ldr	w1, [x29, #336]
  406fd0:	and	w1, w1, #0xf000
  406fd4:	cmp	w1, #0x4, lsl #12
  406fd8:	b.eq	407a90 <__fxstatat@plt+0x49a0>  // b.none
  406fdc:	mov	x0, x20
  406fe0:	stp	w4, w5, [x29, #220]
  406fe4:	bl	40a778 <__fxstatat@plt+0x7688>
  406fe8:	mov	x27, x0
  406fec:	ldrb	w0, [x0]
  406ff0:	ldp	w4, w5, [x29, #220]
  406ff4:	cmp	w0, #0x2e
  406ff8:	b.eq	407e5c <__fxstatat@plt+0x4d6c>  // b.none
  406ffc:	cmp	w28, #0x3
  407000:	b.eq	407100 <__fxstatat@plt+0x4010>  // b.none
  407004:	mov	x0, x27
  407008:	str	w5, [x29, #220]
  40700c:	bl	402920 <strlen@plt>
  407010:	mov	x6, x0
  407014:	mov	x0, x19
  407018:	str	x6, [x29, #224]
  40701c:	bl	40a778 <__fxstatat@plt+0x7688>
  407020:	str	x0, [x29, #208]
  407024:	bl	402920 <strlen@plt>
  407028:	mov	x21, x0
  40702c:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  407030:	ldr	x23, [x1, #2328]
  407034:	mov	x0, x23
  407038:	bl	402920 <strlen@plt>
  40703c:	ldr	x6, [x29, #224]
  407040:	mov	x3, x0
  407044:	str	x3, [x29, #200]
  407048:	add	x0, x21, x0
  40704c:	ldr	w5, [x29, #220]
  407050:	cmp	x6, x0
  407054:	b.ne	407100 <__fxstatat@plt+0x4010>  // b.any
  407058:	ldr	x1, [x29, #208]
  40705c:	mov	x2, x21
  407060:	mov	x0, x27
  407064:	str	w5, [x29, #224]
  407068:	bl	402d50 <memcmp@plt>
  40706c:	ldr	w5, [x29, #224]
  407070:	cbnz	w0, 407100 <__fxstatat@plt+0x4010>
  407074:	mov	x1, x23
  407078:	add	x0, x27, x21
  40707c:	str	w5, [x29, #224]
  407080:	bl	402d90 <strcmp@plt>
  407084:	ldr	w5, [x29, #224]
  407088:	cbnz	w0, 407100 <__fxstatat@plt+0x4010>
  40708c:	mov	x0, x19
  407090:	str	w5, [x29, #224]
  407094:	bl	402920 <strlen@plt>
  407098:	mov	x28, x0
  40709c:	ldr	x3, [x29, #200]
  4070a0:	add	x4, x3, #0x1
  4070a4:	add	x0, x4, x0
  4070a8:	bl	40fa18 <__fxstatat@plt+0xc928>
  4070ac:	mov	x2, x28
  4070b0:	mov	x1, x19
  4070b4:	mov	x28, x0
  4070b8:	bl	402e60 <mempcpy@plt>
  4070bc:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  4070c0:	ldr	x1, [x1, #2328]
  4070c4:	bl	402f10 <strcpy@plt>
  4070c8:	mov	x1, x28
  4070cc:	add	x2, x29, #0x2c0
  4070d0:	mov	w0, #0x0                   	// #0
  4070d4:	bl	403060 <__xstat@plt>
  4070d8:	mov	w21, w0
  4070dc:	mov	x0, x28
  4070e0:	bl	402e00 <free@plt>
  4070e4:	ldr	w5, [x29, #224]
  4070e8:	cbnz	w21, 4070fc <__fxstatat@plt+0x400c>
  4070ec:	ldr	x1, [x29, #328]
  4070f0:	ldr	x0, [x29, #712]
  4070f4:	cmp	x1, x0
  4070f8:	b.eq	4072dc <__fxstatat@plt+0x41ec>  // b.none
  4070fc:	ldr	w28, [x22]
  407100:	mov	w2, w28
  407104:	mov	x1, x19
  407108:	mov	w0, #0xffffff9c            	// #-100
  40710c:	str	w5, [x29, #224]
  407110:	bl	40a350 <__fxstatat@plt+0x7260>
  407114:	mov	x28, x0
  407118:	ldr	w5, [x29, #224]
  40711c:	str	w5, [x29, #224]
  407120:	cbz	x0, 407c9c <__fxstatat@plt+0x4bac>
  407124:	bl	402920 <strlen@plt>
  407128:	add	x3, x0, #0x10
  40712c:	and	x3, x3, #0xfffffffffffffff0
  407130:	mov	x1, x28
  407134:	sub	sp, sp, x3
  407138:	add	x2, x0, #0x1
  40713c:	add	x0, sp, #0x20
  407140:	mov	w21, #0x1                   	// #1
  407144:	bl	4028f0 <memcpy@plt>
  407148:	mov	x1, x0
  40714c:	mov	x0, x28
  407150:	mov	x28, x1
  407154:	mov	w23, #0x11                  	// #17
  407158:	bl	402e00 <free@plt>
  40715c:	ldr	w5, [x29, #224]
  407160:	b	406188 <__fxstatat@plt+0x3098>
  407164:	mov	w2, #0x5                   	// #5
  407168:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40716c:	mov	x0, #0x0                   	// #0
  407170:	add	x1, x1, #0x938
  407174:	bl	402f90 <dcgettext@plt>
  407178:	mov	x1, x0
  40717c:	mov	w0, #0x1                   	// #1
  407180:	bl	402ba0 <__printf_chk@plt>
  407184:	mov	x2, x28
  407188:	mov	x1, x19
  40718c:	mov	x0, x20
  407190:	bl	405118 <__fxstatat@plt+0x2028>
  407194:	b	40644c <__fxstatat@plt+0x335c>
  407198:	add	x0, x29, #0x2c0
  40719c:	mov	x1, x19
  4071a0:	mov	x2, x0
  4071a4:	str	x0, [x29, #208]
  4071a8:	mov	w0, #0x0                   	// #0
  4071ac:	bl	402f40 <__lxstat@plt>
  4071b0:	cbnz	w0, 406228 <__fxstatat@plt+0x3138>
  4071b4:	ldr	x2, [x29, #208]
  4071b8:	b	4061ac <__fxstatat@plt+0x30bc>
  4071bc:	mov	w2, #0x5                   	// #5
  4071c0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4071c4:	mov	x0, #0x0                   	// #0
  4071c8:	add	x1, x1, #0x9b0
  4071cc:	bl	402f90 <dcgettext@plt>
  4071d0:	mov	x21, x0
  4071d4:	mov	x2, x19
  4071d8:	mov	w1, #0x4                   	// #4
  4071dc:	mov	w0, #0x0                   	// #0
  4071e0:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  4071e4:	mov	x2, x20
  4071e8:	mov	x24, x0
  4071ec:	mov	w1, #0x4                   	// #4
  4071f0:	mov	w0, #0x1                   	// #1
  4071f4:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  4071f8:	mov	x4, x0
  4071fc:	mov	x3, x24
  407200:	mov	x2, x21
  407204:	mov	w1, w23
  407208:	mov	w0, #0x0                   	// #0
  40720c:	bl	402950 <error@plt>
  407210:	b	406ac0 <__fxstatat@plt+0x39d0>
  407214:	ldr	x0, [x22, #64]
  407218:	mov	x1, x19
  40721c:	mov	w27, w24
  407220:	add	x2, x29, #0x140
  407224:	bl	40a8e8 <__fxstatat@plt+0x77f8>
  407228:	b	4060b4 <__fxstatat@plt+0x2fc4>
  40722c:	add	x2, x29, #0x1d0
  407230:	mov	x1, x19
  407234:	mov	x0, x22
  407238:	stp	w4, w5, [x29, #220]
  40723c:	bl	405308 <__fxstatat@plt+0x2218>
  407240:	tst	w0, #0xff
  407244:	ldp	w4, w5, [x29, #220]
  407248:	b.ne	4068e8 <__fxstatat@plt+0x37f8>  // b.any
  40724c:	mov	w27, #0x1                   	// #1
  407250:	b	4060b4 <__fxstatat@plt+0x2fc4>
  407254:	ldp	x2, x1, [x29, #320]
  407258:	mov	x0, x19
  40725c:	bl	4093e0 <__fxstatat@plt+0x62f0>
  407260:	str	x0, [x29, #224]
  407264:	ldr	x0, [x29, #224]
  407268:	cbz	x0, 4073c0 <__fxstatat@plt+0x42d0>
  40726c:	and	w0, w26, #0xf000
  407270:	cmp	w0, #0x4, lsl #12
  407274:	b.eq	406268 <__fxstatat@plt+0x3178>  // b.none
  407278:	ldrb	w3, [x22, #46]
  40727c:	mov	w4, w25
  407280:	ldr	x0, [x29, #224]
  407284:	mov	x1, x19
  407288:	mov	w2, #0x1                   	// #1
  40728c:	bl	4051e0 <__fxstatat@plt+0x20f0>
  407290:	tst	w0, #0xff
  407294:	b.eq	406300 <__fxstatat@plt+0x3210>  // b.none
  407298:	mov	w27, #0x1                   	// #1
  40729c:	b	4060b4 <__fxstatat@plt+0x2fc4>
  4072a0:	bl	405e28 <__fxstatat@plt+0x2d38>
  4072a4:	ldr	w1, [x29, #220]
  4072a8:	bics	w0, w1, w0
  4072ac:	str	w0, [x29, #220]
  4072b0:	cset	w1, ne  // ne = any
  4072b4:	eor	w0, w24, #0x1
  4072b8:	tst	w1, w0
  4072bc:	b.eq	4066e0 <__fxstatat@plt+0x35f0>  // b.none
  4072c0:	cbnz	w21, 408698 <__fxstatat@plt+0x55a8>
  4072c4:	ldr	w0, [x29, #464]
  4072c8:	ldr	w1, [x29, #220]
  4072cc:	str	w0, [x29, #168]
  4072d0:	bics	wzr, w1, w0
  4072d4:	b.ne	4066e4 <__fxstatat@plt+0x35f4>  // b.any
  4072d8:	b	4060b4 <__fxstatat@plt+0x2fc4>
  4072dc:	ldr	x1, [x29, #320]
  4072e0:	ldr	x0, [x29, #704]
  4072e4:	cmp	x1, x0
  4072e8:	b.ne	4070fc <__fxstatat@plt+0x400c>  // b.any
  4072ec:	ldrb	w0, [x22, #24]
  4072f0:	cbz	w0, 408128 <__fxstatat@plt+0x5038>
  4072f4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4072f8:	mov	w2, #0x5                   	// #5
  4072fc:	add	x1, x1, #0x748
  407300:	mov	x0, #0x0                   	// #0
  407304:	bl	402f90 <dcgettext@plt>
  407308:	mov	x21, x0
  40730c:	mov	x2, x19
  407310:	mov	w1, #0x4                   	// #4
  407314:	mov	w0, #0x0                   	// #0
  407318:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  40731c:	mov	x2, x20
  407320:	mov	x19, x0
  407324:	mov	w1, #0x4                   	// #4
  407328:	mov	w0, #0x1                   	// #1
  40732c:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  407330:	mov	x4, x0
  407334:	mov	x3, x19
  407338:	b	406f7c <__fxstatat@plt+0x3e8c>
  40733c:	mov	x1, x19
  407340:	mov	x0, x20
  407344:	bl	402ea0 <rename@plt>
  407348:	cbz	w0, 406400 <__fxstatat@plt+0x3310>
  40734c:	bl	403040 <__errno_location@plt>
  407350:	ldr	w23, [x0]
  407354:	cbnz	w23, 4063a4 <__fxstatat@plt+0x32b4>
  407358:	b	406400 <__fxstatat@plt+0x3310>
  40735c:	mov	w2, #0x5                   	// #5
  407360:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407364:	mov	x0, #0x0                   	// #0
  407368:	add	x1, x1, #0x8e0
  40736c:	bl	402f90 <dcgettext@plt>
  407370:	mov	x21, x0
  407374:	mov	x2, x20
  407378:	mov	w1, #0x4                   	// #4
  40737c:	mov	w0, #0x0                   	// #0
  407380:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  407384:	mov	x2, x19
  407388:	mov	x20, x0
  40738c:	mov	w1, #0x4                   	// #4
  407390:	mov	w0, #0x1                   	// #1
  407394:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  407398:	mov	x4, x0
  40739c:	mov	x3, x20
  4073a0:	mov	x2, x21
  4073a4:	mov	w1, w23
  4073a8:	mov	w0, #0x0                   	// #0
  4073ac:	bl	402950 <error@plt>
  4073b0:	ldp	x1, x0, [x29, #320]
  4073b4:	mov	w27, #0x0                   	// #0
  4073b8:	bl	409358 <__fxstatat@plt+0x6268>
  4073bc:	b	4060b4 <__fxstatat@plt+0x2fc4>
  4073c0:	ldrb	w0, [x22, #24]
  4073c4:	cbnz	w0, 40639c <__fxstatat@plt+0x32ac>
  4073c8:	b	40644c <__fxstatat@plt+0x335c>
  4073cc:	ldr	x1, [x29, #320]
  4073d0:	ldr	x0, [x29, #448]
  4073d4:	cmp	x1, x0
  4073d8:	b.ne	406000 <__fxstatat@plt+0x2f10>  // b.any
  4073dc:	ldrb	w0, [x22, #23]
  4073e0:	cbnz	w0, 407670 <__fxstatat@plt+0x4580>
  4073e4:	ldr	w0, [x22, #4]
  4073e8:	cmp	w0, #0x2
  4073ec:	b.eq	407d10 <__fxstatat@plt+0x4c20>  // b.none
  4073f0:	add	x0, x29, #0x240
  4073f4:	mov	x1, x19
  4073f8:	mov	x2, x0
  4073fc:	str	w4, [x29, #208]
  407400:	str	w5, [x29, #220]
  407404:	str	x0, [x29, #224]
  407408:	mov	w0, #0x0                   	// #0
  40740c:	bl	402f40 <__lxstat@plt>
  407410:	ldr	w4, [x29, #208]
  407414:	ldr	w5, [x29, #220]
  407418:	cbnz	w0, 407498 <__fxstatat@plt+0x43a8>
  40741c:	add	x1, x29, #0x2c0
  407420:	str	w4, [x29, #200]
  407424:	mov	x2, x1
  407428:	mov	x1, x20
  40742c:	str	x2, [x29, #208]
  407430:	str	w5, [x29, #220]
  407434:	bl	402f40 <__lxstat@plt>
  407438:	ldr	w4, [x29, #200]
  40743c:	ldr	w5, [x29, #220]
  407440:	cbnz	w0, 407498 <__fxstatat@plt+0x43a8>
  407444:	ldr	x0, [x29, #584]
  407448:	mov	w1, #0x0                   	// #0
  40744c:	ldr	x2, [x29, #712]
  407450:	cmp	x2, x0
  407454:	b.ne	407468 <__fxstatat@plt+0x4378>  // b.any
  407458:	ldr	x0, [x29, #576]
  40745c:	ldr	x1, [x29, #704]
  407460:	cmp	x1, x0
  407464:	cset	w1, eq  // eq = none
  407468:	ldr	w0, [x29, #720]
  40746c:	ldr	x23, [x29, #208]
  407470:	and	w0, w0, #0xf000
  407474:	cmp	w0, #0xa, lsl #12
  407478:	ldr	x28, [x29, #224]
  40747c:	b.ne	406ef8 <__fxstatat@plt+0x3e08>  // b.any
  407480:	ldr	w0, [x29, #592]
  407484:	and	w0, w0, #0xf000
  407488:	cmp	w0, #0xa, lsl #12
  40748c:	b.ne	406ef8 <__fxstatat@plt+0x3e08>  // b.any
  407490:	ldrb	w0, [x22, #21]
  407494:	cbz	w0, 406ef8 <__fxstatat@plt+0x3e08>
  407498:	mov	w21, #0x0                   	// #0
  40749c:	b	406010 <__fxstatat@plt+0x2f20>
  4074a0:	ldrb	w0, [x22, #24]
  4074a4:	cbz	w0, 4068e8 <__fxstatat@plt+0x37f8>
  4074a8:	b	406db0 <__fxstatat@plt+0x3cc0>
  4074ac:	mov	x3, x22
  4074b0:	mov	x0, x19
  4074b4:	mov	w2, #0x1                   	// #1
  4074b8:	mov	w1, #0x0                   	// #0
  4074bc:	bl	405a68 <__fxstatat@plt+0x2978>
  4074c0:	b	406410 <__fxstatat@plt+0x3320>
  4074c4:	mov	w2, #0x5                   	// #5
  4074c8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4074cc:	mov	x0, #0x0                   	// #0
  4074d0:	add	x1, x1, #0x8a0
  4074d4:	bl	402f90 <dcgettext@plt>
  4074d8:	mov	x1, x0
  4074dc:	mov	w0, #0x1                   	// #1
  4074e0:	bl	402ba0 <__printf_chk@plt>
  4074e4:	mov	x2, x28
  4074e8:	mov	x1, x19
  4074ec:	mov	x0, x20
  4074f0:	bl	405118 <__fxstatat@plt+0x2028>
  4074f4:	b	406408 <__fxstatat@plt+0x3318>
  4074f8:	bl	402dc0 <rmdir@plt>
  4074fc:	cbz	w0, 4063f0 <__fxstatat@plt+0x3300>
  407500:	bl	403040 <__errno_location@plt>
  407504:	ldr	w27, [x0]
  407508:	cmp	w27, #0x2
  40750c:	b.eq	4063f0 <__fxstatat@plt+0x3300>  // b.none
  407510:	mov	w2, #0x5                   	// #5
  407514:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407518:	mov	x0, #0x0                   	// #0
  40751c:	add	x1, x1, #0x8f8
  407520:	bl	402f90 <dcgettext@plt>
  407524:	mov	x21, x0
  407528:	mov	x2, x20
  40752c:	mov	w1, #0x4                   	// #4
  407530:	mov	w0, #0x0                   	// #0
  407534:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  407538:	mov	x2, x19
  40753c:	mov	x20, x0
  407540:	mov	w1, #0x4                   	// #4
  407544:	mov	w0, #0x1                   	// #1
  407548:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  40754c:	mov	x4, x0
  407550:	mov	x3, x20
  407554:	mov	x2, x21
  407558:	mov	w1, w27
  40755c:	b	4073a8 <__fxstatat@plt+0x42b8>
  407560:	cmp	w21, #0x4, lsl #12
  407564:	b.eq	406950 <__fxstatat@plt+0x3860>  // b.none
  407568:	ldrb	w1, [x22, #24]
  40756c:	cbz	w1, 407578 <__fxstatat@plt+0x4488>
  407570:	ldr	w28, [x22]
  407574:	cbnz	w28, 406fcc <__fxstatat@plt+0x3edc>
  407578:	mov	w2, #0x5                   	// #5
  40757c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407580:	mov	x0, #0x0                   	// #0
  407584:	add	x1, x1, #0x6d8
  407588:	bl	402f90 <dcgettext@plt>
  40758c:	mov	x20, x0
  407590:	mov	x1, x19
  407594:	mov	w0, #0x4                   	// #4
  407598:	bl	40d830 <__fxstatat@plt+0xa740>
  40759c:	mov	w27, #0x0                   	// #0
  4075a0:	mov	x3, x0
  4075a4:	mov	x2, x20
  4075a8:	mov	w1, #0x0                   	// #0
  4075ac:	mov	w0, #0x0                   	// #0
  4075b0:	bl	402950 <error@plt>
  4075b4:	b	4060b4 <__fxstatat@plt+0x2fc4>
  4075b8:	bl	403040 <__errno_location@plt>
  4075bc:	mov	x3, x0
  4075c0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4075c4:	add	x1, x1, #0xbc0
  4075c8:	mov	w2, #0x5                   	// #5
  4075cc:	mov	x0, #0x0                   	// #0
  4075d0:	ldr	w20, [x3]
  4075d4:	bl	402f90 <dcgettext@plt>
  4075d8:	mov	x1, x19
  4075dc:	b	4067b4 <__fxstatat@plt+0x36c4>
  4075e0:	ldp	x1, x0, [x29, #320]
  4075e4:	bl	4093a8 <__fxstatat@plt+0x62b8>
  4075e8:	str	x0, [x29, #224]
  4075ec:	b	407264 <__fxstatat@plt+0x4174>
  4075f0:	ldrb	w0, [x23, #1]
  4075f4:	cbz	w0, 4064e4 <__fxstatat@plt+0x33f4>
  4075f8:	b	4064cc <__fxstatat@plt+0x33dc>
  4075fc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407600:	add	x1, x1, #0x600
  407604:	mov	w2, #0x5                   	// #5
  407608:	mov	x0, #0x0                   	// #0
  40760c:	bl	402f90 <dcgettext@plt>
  407610:	mov	x19, x0
  407614:	b	406804 <__fxstatat@plt+0x3714>
  407618:	ldr	w0, [x28, #16]
  40761c:	and	w0, w0, #0xf000
  407620:	cmp	w0, #0xa, lsl #12
  407624:	b.eq	406010 <__fxstatat@plt+0x2f20>  // b.none
  407628:	cbz	w1, 407638 <__fxstatat@plt+0x4548>
  40762c:	ldr	w0, [x28, #20]
  407630:	cmp	w0, #0x1
  407634:	b.hi	408144 <__fxstatat@plt+0x5054>  // b.pmore
  407638:	ldr	w0, [x23, #16]
  40763c:	and	w0, w0, #0xf000
  407640:	cmp	w0, #0xa, lsl #12
  407644:	b.eq	4076ac <__fxstatat@plt+0x45bc>  // b.none
  407648:	ldr	x1, [x23, #8]
  40764c:	ldr	x0, [x28, #8]
  407650:	cmp	x1, x0
  407654:	b.ne	406010 <__fxstatat@plt+0x2f20>  // b.any
  407658:	ldr	x1, [x23]
  40765c:	ldr	x0, [x28]
  407660:	cmp	x1, x0
  407664:	b.ne	406010 <__fxstatat@plt+0x2f20>  // b.any
  407668:	ldrb	w0, [x22, #23]
  40766c:	cbz	w0, 4076a8 <__fxstatat@plt+0x45b8>
  407670:	mov	w21, w0
  407674:	b	406010 <__fxstatat@plt+0x2f20>
  407678:	ldrb	w3, [x22, #24]
  40767c:	cbnz	w3, 407618 <__fxstatat@plt+0x4528>
  407680:	ldrb	w0, [x22, #21]
  407684:	cbnz	w0, 407618 <__fxstatat@plt+0x4528>
  407688:	ldr	w0, [x23, #16]
  40768c:	and	w0, w0, #0xf000
  407690:	cmp	w0, #0xa, lsl #12
  407694:	b.eq	4076c0 <__fxstatat@plt+0x45d0>  // b.none
  407698:	ldr	w0, [x28, #16]
  40769c:	and	w0, w0, #0xf000
  4076a0:	cmp	w0, #0xa, lsl #12
  4076a4:	b.ne	407648 <__fxstatat@plt+0x4558>  // b.any
  4076a8:	ldrb	w3, [x22, #24]
  4076ac:	cbz	w3, 4076c0 <__fxstatat@plt+0x45d0>
  4076b0:	ldr	w0, [x29, #336]
  4076b4:	and	w0, w0, #0xf000
  4076b8:	cmp	w0, #0xa, lsl #12
  4076bc:	b.eq	40824c <__fxstatat@plt+0x515c>  // b.none
  4076c0:	ldrb	w0, [x22, #44]
  4076c4:	cbz	w0, 4076d8 <__fxstatat@plt+0x45e8>
  4076c8:	ldr	w0, [x28, #16]
  4076cc:	and	w0, w0, #0xf000
  4076d0:	cmp	w0, #0xa, lsl #12
  4076d4:	b.eq	406010 <__fxstatat@plt+0x2f20>  // b.none
  4076d8:	ldr	w0, [x22, #4]
  4076dc:	cmp	w0, #0x2
  4076e0:	b.ne	406f38 <__fxstatat@plt+0x3e48>  // b.any
  4076e4:	ldr	w0, [x23, #16]
  4076e8:	and	w0, w0, #0xf000
  4076ec:	cmp	w0, #0xa, lsl #12
  4076f0:	b.eq	4086e8 <__fxstatat@plt+0x55f8>  // b.none
  4076f4:	add	x2, x29, #0x2a0
  4076f8:	ldp	x0, x1, [x23]
  4076fc:	stp	x0, x1, [x2, #32]
  407700:	ldp	x0, x1, [x23, #16]
  407704:	stp	x0, x1, [x2, #48]
  407708:	ldp	x0, x1, [x23, #32]
  40770c:	stp	x0, x1, [x2, #64]
  407710:	ldp	x0, x1, [x23, #48]
  407714:	stp	x0, x1, [x2, #80]
  407718:	ldp	x0, x1, [x23, #64]
  40771c:	stp	x0, x1, [x2, #96]
  407720:	ldp	x0, x1, [x23, #80]
  407724:	stp	x0, x1, [x2, #112]
  407728:	ldp	x0, x1, [x23, #96]
  40772c:	stp	x0, x1, [x2, #128]
  407730:	ldp	x0, x1, [x23, #112]
  407734:	stp	x0, x1, [x2, #144]
  407738:	ldr	w0, [x28, #16]
  40773c:	and	w0, w0, #0xf000
  407740:	cmp	w0, #0xa, lsl #12
  407744:	b.eq	4086c8 <__fxstatat@plt+0x55d8>  // b.none
  407748:	add	x2, x29, #0x200
  40774c:	ldp	x0, x1, [x28]
  407750:	stp	x0, x1, [x2, #64]
  407754:	ldp	x0, x1, [x28, #16]
  407758:	stp	x0, x1, [x2, #80]
  40775c:	ldp	x0, x1, [x28, #32]
  407760:	stp	x0, x1, [x2, #96]
  407764:	ldp	x0, x1, [x28, #48]
  407768:	stp	x0, x1, [x2, #112]
  40776c:	ldp	x0, x1, [x28, #64]
  407770:	stp	x0, x1, [x2, #128]
  407774:	ldp	x0, x1, [x28, #80]
  407778:	stp	x0, x1, [x2, #144]
  40777c:	add	x2, x29, #0x2a0
  407780:	ldp	x0, x1, [x28, #96]
  407784:	stp	x0, x1, [x2]
  407788:	ldp	x0, x1, [x28, #112]
  40778c:	stp	x0, x1, [x2, #16]
  407790:	ldr	x0, [x29, #584]
  407794:	ldr	x1, [x29, #712]
  407798:	cmp	x1, x0
  40779c:	b.ne	406010 <__fxstatat@plt+0x2f20>  // b.any
  4077a0:	ldr	x0, [x29, #576]
  4077a4:	ldr	x1, [x29, #704]
  4077a8:	cmp	x1, x0
  4077ac:	b.ne	406010 <__fxstatat@plt+0x2f20>  // b.any
  4077b0:	ldrb	w0, [x22, #23]
  4077b4:	cbz	w0, 406f38 <__fxstatat@plt+0x3e48>
  4077b8:	ldr	w0, [x28, #16]
  4077bc:	and	w0, w0, #0xf000
  4077c0:	cmp	w0, #0xa, lsl #12
  4077c4:	cset	w21, ne  // ne = any
  4077c8:	b	406010 <__fxstatat@plt+0x2f20>
  4077cc:	adrp	x19, 42b000 <__fxstatat@plt+0x27f10>
  4077d0:	add	x19, x19, #0x4f8
  4077d4:	mov	w2, #0x5                   	// #5
  4077d8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4077dc:	mov	x0, #0x0                   	// #0
  4077e0:	add	x1, x1, #0x8b0
  4077e4:	bl	402f90 <dcgettext@plt>
  4077e8:	mov	x20, x0
  4077ec:	ldr	x2, [x19, #1032]
  4077f0:	mov	w1, #0x4                   	// #4
  4077f4:	mov	w0, #0x0                   	// #0
  4077f8:	mov	w27, #0x1                   	// #1
  4077fc:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  407800:	ldr	x2, [x19, #1040]
  407804:	mov	w1, #0x4                   	// #4
  407808:	mov	x19, x0
  40780c:	mov	w0, w27
  407810:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  407814:	mov	x4, x0
  407818:	mov	w1, #0x0                   	// #0
  40781c:	mov	w0, #0x0                   	// #0
  407820:	mov	x3, x19
  407824:	mov	x2, x20
  407828:	bl	402950 <error@plt>
  40782c:	ldr	x1, [x29, #832]
  407830:	mov	w0, #0x1                   	// #1
  407834:	strb	w0, [x1]
  407838:	b	4060b4 <__fxstatat@plt+0x2fc4>
  40783c:	ldr	w24, [x29, #216]
  407840:	mov	w25, #0x0                   	// #0
  407844:	mov	w23, #0x0                   	// #0
  407848:	str	wzr, [x29, #248]
  40784c:	b	406578 <__fxstatat@plt+0x3488>
  407850:	ldr	w1, [x22, #4]
  407854:	mov	x0, x20
  407858:	ldrb	w2, [x22, #35]
  40785c:	cmp	w1, #0x2
  407860:	ldr	w1, [x29, #336]
  407864:	str	w1, [x29, #216]
  407868:	cset	w1, eq  // eq = none
  40786c:	str	w2, [x29, #192]
  407870:	lsl	w1, w1, #15
  407874:	bl	40a898 <__fxstatat@plt+0x77a8>
  407878:	str	w0, [x29, #248]
  40787c:	tbnz	w0, #31, 407f30 <__fxstatat@plt+0x4e40>
  407880:	ldr	w1, [x29, #248]
  407884:	add	x2, x29, #0x240
  407888:	mov	w0, #0x0                   	// #0
  40788c:	bl	402f80 <__fxstat@plt>
  407890:	cbnz	w0, 408178 <__fxstatat@plt+0x5088>
  407894:	ldr	x1, [x29, #328]
  407898:	ldr	x0, [x29, #584]
  40789c:	cmp	x1, x0
  4078a0:	b.ne	407dec <__fxstatat@plt+0x4cfc>  // b.any
  4078a4:	ldr	x1, [x29, #320]
  4078a8:	ldr	x0, [x29, #576]
  4078ac:	cmp	x1, x0
  4078b0:	b.ne	407dec <__fxstatat@plt+0x4cfc>  // b.any
  4078b4:	and	w0, w23, #0x1ff
  4078b8:	str	w0, [x29, #148]
  4078bc:	cbnz	w21, 407918 <__fxstatat@plt+0x4828>
  4078c0:	ldrb	w2, [x22, #35]
  4078c4:	mov	x0, x19
  4078c8:	mov	w1, #0x201                 	// #513
  4078cc:	cmp	w2, #0x0
  4078d0:	csinc	w1, w1, wzr, ne  // ne = any
  4078d4:	bl	40a898 <__fxstatat@plt+0x77a8>
  4078d8:	str	w0, [x29, #200]
  4078dc:	ldr	x1, [x22, #32]
  4078e0:	tst	x1, #0xff000000ff00
  4078e4:	b.eq	40834c <__fxstatat@plt+0x525c>  // b.none
  4078e8:	tbz	w0, #31, 408888 <__fxstatat@plt+0x5798>
  4078ec:	bl	403040 <__errno_location@plt>
  4078f0:	mov	x23, x0
  4078f4:	ldrb	w1, [x22, #22]
  4078f8:	cbz	w1, 4088b8 <__fxstatat@plt+0x57c8>
  4078fc:	mov	x0, x19
  407900:	bl	403080 <unlink@plt>
  407904:	cbnz	w0, 409170 <__fxstatat@plt+0x6080>
  407908:	ldrb	w0, [x22, #46]
  40790c:	cbnz	w0, 408f48 <__fxstatat@plt+0x5e58>
  407910:	ldrb	w21, [x22, #33]
  407914:	cbnz	w21, 408f20 <__fxstatat@plt+0x5e30>
  407918:	ldr	w0, [x29, #220]
  40791c:	str	w0, [x29, #176]
  407920:	ldr	w1, [x29, #148]
  407924:	ldr	w0, [x29, #176]
  407928:	bic	w3, w1, w0
  40792c:	mov	w1, #0xc1                  	// #193
  407930:	mov	w2, w3
  407934:	mov	x0, x19
  407938:	str	w3, [x29, #208]
  40793c:	bl	40a898 <__fxstatat@plt+0x77a8>
  407940:	lsr	w25, w0, #31
  407944:	str	w0, [x29, #200]
  407948:	bl	403040 <__errno_location@plt>
  40794c:	ldr	w23, [x0]
  407950:	str	x0, [x29, #240]
  407954:	cmp	w23, #0x11
  407958:	csel	w0, w25, wzr, eq  // eq = none
  40795c:	str	w0, [x29, #232]
  407960:	cbz	w0, 408640 <__fxstatat@plt+0x5550>
  407964:	ldrb	w21, [x22, #24]
  407968:	ldr	w3, [x29, #208]
  40796c:	cbz	w21, 4085ec <__fxstatat@plt+0x54fc>
  407970:	mov	w23, #0x11                  	// #17
  407974:	mov	w2, #0x5                   	// #5
  407978:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40797c:	mov	x0, #0x0                   	// #0
  407980:	add	x1, x1, #0xa68
  407984:	bl	402f90 <dcgettext@plt>
  407988:	mov	x25, x0
  40798c:	mov	x1, x19
  407990:	mov	w0, #0x4                   	// #4
  407994:	bl	40d830 <__fxstatat@plt+0xa740>
  407998:	mov	x2, x25
  40799c:	mov	x3, x0
  4079a0:	mov	w1, w23
  4079a4:	mov	w0, #0x0                   	// #0
  4079a8:	mov	w25, #0x0                   	// #0
  4079ac:	bl	402950 <error@plt>
  4079b0:	str	xzr, [x29, #240]
  4079b4:	nop
  4079b8:	ldr	w0, [x29, #248]
  4079bc:	bl	402c90 <close@plt>
  4079c0:	tbnz	w0, #31, 408074 <__fxstatat@plt+0x4f84>
  4079c4:	ldr	x0, [x29, #240]
  4079c8:	str	wzr, [x29, #248]
  4079cc:	bl	402e00 <free@plt>
  4079d0:	cbnz	w25, 406514 <__fxstatat@plt+0x3424>
  4079d4:	b	406ac0 <__fxstatat@plt+0x39d0>
  4079d8:	ldr	x1, [x1]
  4079dc:	ldr	x0, [x29, #320]
  4079e0:	cmp	x1, x0
  4079e4:	b.ne	406d98 <__fxstatat@plt+0x3ca8>  // b.any
  4079e8:	b	406c20 <__fxstatat@plt+0x3b30>
  4079ec:	mov	x0, x19
  4079f0:	bl	40f140 <__fxstatat@plt+0xc050>
  4079f4:	cbz	w0, 406660 <__fxstatat@plt+0x3570>
  4079f8:	b	406608 <__fxstatat@plt+0x3518>
  4079fc:	bl	403040 <__errno_location@plt>
  407a00:	mov	x3, x0
  407a04:	mov	w2, #0x5                   	// #5
  407a08:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407a0c:	mov	x0, #0x0                   	// #0
  407a10:	add	x1, x1, #0x940
  407a14:	ldr	w21, [x3]
  407a18:	bl	402f90 <dcgettext@plt>
  407a1c:	mov	x1, x19
  407a20:	b	406aa0 <__fxstatat@plt+0x39b0>
  407a24:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407a28:	mov	w2, #0x5                   	// #5
  407a2c:	add	x1, x1, #0x618
  407a30:	mov	x0, #0x0                   	// #0
  407a34:	b	40760c <__fxstatat@plt+0x451c>
  407a38:	ldrb	w1, [x22, #24]
  407a3c:	cbnz	w1, 406fcc <__fxstatat@plt+0x3edc>
  407a40:	mov	x0, x20
  407a44:	stp	w4, w5, [x29, #220]
  407a48:	bl	40a778 <__fxstatat@plt+0x7688>
  407a4c:	mov	x27, x0
  407a50:	ldrb	w0, [x0]
  407a54:	ldp	w4, w5, [x29, #220]
  407a58:	cmp	w0, #0x2e
  407a5c:	b.eq	407f28 <__fxstatat@plt+0x4e38>  // b.none
  407a60:	ldr	w0, [x29, #464]
  407a64:	and	w0, w0, #0xf000
  407a68:	cmp	w0, #0x4, lsl #12
  407a6c:	b.ne	406ffc <__fxstatat@plt+0x3f0c>  // b.any
  407a70:	b	406978 <__fxstatat@plt+0x3888>
  407a74:	ldr	w0, [x29, #336]
  407a78:	and	w0, w0, #0xf000
  407a7c:	cmp	w0, #0x4, lsl #12
  407a80:	b.eq	407a8c <__fxstatat@plt+0x499c>  // b.none
  407a84:	cbz	w28, 406978 <__fxstatat@plt+0x3888>
  407a88:	b	406fdc <__fxstatat@plt+0x3eec>
  407a8c:	ldr	w0, [x29, #464]
  407a90:	and	w0, w0, #0xf000
  407a94:	cmp	w0, #0x4, lsl #12
  407a98:	b.eq	407a84 <__fxstatat@plt+0x4994>  // b.none
  407a9c:	cbnz	w28, 406fdc <__fxstatat@plt+0x3eec>
  407aa0:	mov	w2, #0x5                   	// #5
  407aa4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407aa8:	mov	x0, #0x0                   	// #0
  407aac:	add	x1, x1, #0x710
  407ab0:	bl	402f90 <dcgettext@plt>
  407ab4:	mov	x21, x0
  407ab8:	mov	x2, x20
  407abc:	mov	w1, #0x3                   	// #3
  407ac0:	mov	w0, #0x0                   	// #0
  407ac4:	bl	40d900 <__fxstatat@plt+0xa810>
  407ac8:	mov	x2, x19
  407acc:	mov	x20, x0
  407ad0:	mov	w1, #0x3                   	// #3
  407ad4:	mov	w0, #0x0                   	// #0
  407ad8:	bl	40d900 <__fxstatat@plt+0xa810>
  407adc:	mov	x4, x0
  407ae0:	mov	x3, x20
  407ae4:	b	406f7c <__fxstatat@plt+0x3e8c>
  407ae8:	ldrb	w0, [x22, #21]
  407aec:	cbnz	w0, 407b04 <__fxstatat@plt+0x4a14>
  407af0:	ldrb	w0, [x22, #34]
  407af4:	cbz	w0, 407d38 <__fxstatat@plt+0x4c48>
  407af8:	ldr	w0, [x29, #468]
  407afc:	cmp	w0, #0x1
  407b00:	b.ls	407d38 <__fxstatat@plt+0x4c48>  // b.plast
  407b04:	mov	x0, x19
  407b08:	str	w5, [x29, #224]
  407b0c:	bl	403080 <unlink@plt>
  407b10:	ldr	w5, [x29, #224]
  407b14:	cbz	w0, 407b30 <__fxstatat@plt+0x4a40>
  407b18:	str	w5, [x29, #224]
  407b1c:	bl	403040 <__errno_location@plt>
  407b20:	ldr	w21, [x0]
  407b24:	ldr	w5, [x29, #224]
  407b28:	cmp	w21, #0x2
  407b2c:	b.ne	40829c <__fxstatat@plt+0x51ac>  // b.any
  407b30:	ldrb	w21, [x22, #46]
  407b34:	cbnz	w21, 4080e0 <__fxstatat@plt+0x4ff0>
  407b38:	cbnz	w24, 4080c4 <__fxstatat@plt+0x4fd4>
  407b3c:	mov	w23, #0x11                  	// #17
  407b40:	mov	w21, #0x1                   	// #1
  407b44:	mov	x28, #0x0                   	// #0
  407b48:	b	40623c <__fxstatat@plt+0x314c>
  407b4c:	ldr	x0, [x22, #32]
  407b50:	tst	x0, #0xff000000ff00
  407b54:	b.ne	407b60 <__fxstatat@plt+0x4a70>  // b.any
  407b58:	stp	wzr, wzr, [x29, #216]
  407b5c:	b	406c08 <__fxstatat@plt+0x3b18>
  407b60:	ldrb	w1, [x22, #37]
  407b64:	mov	x3, x22
  407b68:	mov	x0, x19
  407b6c:	mov	w2, #0x0                   	// #0
  407b70:	bl	405a68 <__fxstatat@plt+0x2978>
  407b74:	tst	w0, #0xff
  407b78:	b.ne	407b58 <__fxstatat@plt+0x4a68>  // b.any
  407b7c:	ldrb	w0, [x22, #38]
  407b80:	cbnz	w0, 406ac0 <__fxstatat@plt+0x39d0>
  407b84:	stp	wzr, wzr, [x29, #216]
  407b88:	b	406c08 <__fxstatat@plt+0x3b18>
  407b8c:	mov	w3, #0xffffffff            	// #-1
  407b90:	mov	w4, w26
  407b94:	mov	x2, x19
  407b98:	mov	x0, x20
  407b9c:	mov	w1, w3
  407ba0:	bl	409ab8 <__fxstatat@plt+0x69c8>
  407ba4:	cbz	w0, 4060b4 <__fxstatat@plt+0x2fc4>
  407ba8:	b	406740 <__fxstatat@plt+0x3650>
  407bac:	ldr	w0, [x29, #464]
  407bb0:	and	w0, w0, #0xf000
  407bb4:	cmp	w0, #0xa, lsl #12
  407bb8:	b.ne	406ef0 <__fxstatat@plt+0x3e00>  // b.any
  407bbc:	mov	x1, x19
  407bc0:	mov	x0, x20
  407bc4:	stp	w4, w5, [x29, #220]
  407bc8:	bl	40dee0 <__fxstatat@plt+0xadf0>
  407bcc:	tst	w0, #0xff
  407bd0:	b.ne	406f38 <__fxstatat@plt+0x3e48>  // b.any
  407bd4:	ldr	w0, [x22]
  407bd8:	ldp	w4, w5, [x29, #220]
  407bdc:	cbnz	w0, 407498 <__fxstatat@plt+0x43a8>
  407be0:	cbz	w28, 407498 <__fxstatat@plt+0x43a8>
  407be4:	ldrb	w21, [x22, #24]
  407be8:	mov	w0, #0x1                   	// #1
  407bec:	eor	w21, w21, w0
  407bf0:	cbz	w21, 406f38 <__fxstatat@plt+0x3e48>
  407bf4:	mov	w21, w0
  407bf8:	b	406010 <__fxstatat@plt+0x2f20>
  407bfc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407c00:	add	x1, x1, #0x670
  407c04:	mov	w2, #0x5                   	// #5
  407c08:	mov	x0, #0x0                   	// #0
  407c0c:	bl	402f90 <dcgettext@plt>
  407c10:	mov	x2, x19
  407c14:	mov	x21, x0
  407c18:	mov	w1, #0x4                   	// #4
  407c1c:	mov	w0, #0x0                   	// #0
  407c20:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  407c24:	mov	x19, x0
  407c28:	mov	x2, x20
  407c2c:	b	407324 <__fxstatat@plt+0x4234>
  407c30:	adrp	x20, 42b000 <__fxstatat@plt+0x27f10>
  407c34:	add	x20, x20, #0x4f8
  407c38:	mov	w2, #0x5                   	// #5
  407c3c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407c40:	mov	x0, #0x0                   	// #0
  407c44:	add	x1, x1, #0x808
  407c48:	bl	402f90 <dcgettext@plt>
  407c4c:	mov	x21, x0
  407c50:	ldr	x2, [x20, #1032]
  407c54:	mov	w1, #0x4                   	// #4
  407c58:	mov	w0, #0x0                   	// #0
  407c5c:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  407c60:	ldr	x2, [x20, #1040]
  407c64:	mov	w1, #0x4                   	// #4
  407c68:	mov	x20, x0
  407c6c:	mov	w0, #0x1                   	// #1
  407c70:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  407c74:	mov	x4, x0
  407c78:	mov	w1, #0x0                   	// #0
  407c7c:	mov	w0, #0x0                   	// #0
  407c80:	mov	x3, x20
  407c84:	mov	x2, x21
  407c88:	bl	402950 <error@plt>
  407c8c:	ldr	x1, [x29, #832]
  407c90:	mov	w0, #0x1                   	// #1
  407c94:	strb	w0, [x1]
  407c98:	b	406300 <__fxstatat@plt+0x3210>
  407c9c:	bl	403040 <__errno_location@plt>
  407ca0:	ldr	w27, [x0]
  407ca4:	ldr	w5, [x29, #224]
  407ca8:	mov	w21, #0x1                   	// #1
  407cac:	cmp	w27, #0x2
  407cb0:	mov	w23, #0x11                  	// #17
  407cb4:	b.eq	406188 <__fxstatat@plt+0x3098>  // b.none
  407cb8:	mov	w2, #0x5                   	// #5
  407cbc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407cc0:	mov	x0, #0x0                   	// #0
  407cc4:	add	x1, x1, #0x7b8
  407cc8:	bl	402f90 <dcgettext@plt>
  407ccc:	mov	x20, x0
  407cd0:	mov	x1, x19
  407cd4:	mov	w0, #0x4                   	// #4
  407cd8:	bl	40d830 <__fxstatat@plt+0xa740>
  407cdc:	mov	x3, x0
  407ce0:	mov	w1, w27
  407ce4:	mov	x2, x20
  407ce8:	mov	w0, #0x0                   	// #0
  407cec:	mov	w27, #0x0                   	// #0
  407cf0:	bl	402950 <error@plt>
  407cf4:	b	4060b4 <__fxstatat@plt+0x2fc4>
  407cf8:	ldr	w2, [x22, #16]
  407cfc:	mov	x0, x19
  407d00:	mov	w1, #0xffffffff            	// #-1
  407d04:	bl	409b80 <__fxstatat@plt+0x6a90>
  407d08:	cbz	w0, 4060b4 <__fxstatat@plt+0x2fc4>
  407d0c:	b	4060b0 <__fxstatat@plt+0x2fc0>
  407d10:	mov	w1, #0x1                   	// #1
  407d14:	mov	w28, w1
  407d18:	b	406ee0 <__fxstatat@plt+0x3df0>
  407d1c:	ldp	x2, x1, [x29, #448]
  407d20:	mov	x0, x19
  407d24:	bl	4093e0 <__fxstatat@plt+0x62f0>
  407d28:	ldr	x1, [x29, #240]
  407d2c:	mov	w0, #0x1                   	// #1
  407d30:	strb	w0, [x1]
  407d34:	b	406bc4 <__fxstatat@plt+0x3ad4>
  407d38:	ldr	w0, [x22, #4]
  407d3c:	cmp	w0, #0x2
  407d40:	b.ne	406978 <__fxstatat@plt+0x3888>  // b.any
  407d44:	ldr	w0, [x29, #336]
  407d48:	and	w0, w0, #0xf000
  407d4c:	cmp	w0, #0x8, lsl #12
  407d50:	b.ne	407b04 <__fxstatat@plt+0x4a14>  // b.any
  407d54:	b	406978 <__fxstatat@plt+0x3888>
  407d58:	cmp	w27, #0xa, lsl #12
  407d5c:	b.ne	408060 <__fxstatat@plt+0x4f70>  // b.any
  407d60:	ldr	x1, [x29, #368]
  407d64:	mov	x0, x20
  407d68:	bl	409c08 <__fxstatat@plt+0x6b18>
  407d6c:	mov	x23, x0
  407d70:	cbz	x0, 408674 <__fxstatat@plt+0x5584>
  407d74:	ldrb	w3, [x22, #22]
  407d78:	mov	x2, x19
  407d7c:	mov	w4, #0xffffffff            	// #-1
  407d80:	mov	w1, #0xffffff9c            	// #-100
  407d84:	bl	409998 <__fxstatat@plt+0x68a8>
  407d88:	mov	w25, w0
  407d8c:	cmp	w0, #0x0
  407d90:	b.le	4082d8 <__fxstatat@plt+0x51e8>
  407d94:	ldrb	w0, [x22, #45]
  407d98:	eor	w0, w0, #0x1
  407d9c:	orr	w0, w21, w0
  407da0:	tst	w0, #0xff
  407da4:	b.eq	408710 <__fxstatat@plt+0x5620>  // b.none
  407da8:	mov	x0, x23
  407dac:	bl	402e00 <free@plt>
  407db0:	mov	w2, #0x5                   	// #5
  407db4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407db8:	mov	x0, #0x0                   	// #0
  407dbc:	add	x1, x1, #0xc58
  407dc0:	bl	402f90 <dcgettext@plt>
  407dc4:	mov	x20, x0
  407dc8:	mov	x1, x19
  407dcc:	mov	w0, #0x4                   	// #4
  407dd0:	bl	40d830 <__fxstatat@plt+0xa740>
  407dd4:	mov	x3, x0
  407dd8:	mov	x2, x20
  407ddc:	mov	w1, w25
  407de0:	mov	w0, #0x0                   	// #0
  407de4:	bl	402950 <error@plt>
  407de8:	b	406ac0 <__fxstatat@plt+0x39d0>
  407dec:	mov	w2, #0x5                   	// #5
  407df0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407df4:	mov	x0, #0x0                   	// #0
  407df8:	add	x1, x1, #0xa08
  407dfc:	bl	402f90 <dcgettext@plt>
  407e00:	mov	x23, x0
  407e04:	mov	x1, x20
  407e08:	mov	w0, #0x4                   	// #4
  407e0c:	bl	40d830 <__fxstatat@plt+0xa740>
  407e10:	mov	w25, #0x0                   	// #0
  407e14:	mov	x3, x0
  407e18:	mov	x2, x23
  407e1c:	mov	w1, #0x0                   	// #0
  407e20:	mov	w0, #0x0                   	// #0
  407e24:	bl	402950 <error@plt>
  407e28:	str	xzr, [x29, #240]
  407e2c:	b	4079b8 <__fxstatat@plt+0x48c8>
  407e30:	mov	w3, #0xffffffff            	// #-1
  407e34:	mov	x4, x22
  407e38:	mov	w1, w3
  407e3c:	mov	x2, x19
  407e40:	mov	x0, x20
  407e44:	bl	404eb8 <__fxstatat@plt+0x1dc8>
  407e48:	tst	w0, #0xff
  407e4c:	b.ne	4066b0 <__fxstatat@plt+0x35c0>  // b.any
  407e50:	ldrb	w0, [x22, #40]
  407e54:	cbz	w0, 4066b0 <__fxstatat@plt+0x35c0>
  407e58:	b	4060b0 <__fxstatat@plt+0x2fc0>
  407e5c:	mov	w9, #0x1                   	// #1
  407e60:	ldrb	w0, [x27, #1]
  407e64:	cmp	w0, #0x2e
  407e68:	cinc	x0, x27, eq  // eq = none
  407e6c:	ldrb	w0, [x0, #1]
  407e70:	cmp	w0, #0x2f
  407e74:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  407e78:	b.eq	406960 <__fxstatat@plt+0x3870>  // b.none
  407e7c:	cbz	w9, 407a60 <__fxstatat@plt+0x4970>
  407e80:	b	406ffc <__fxstatat@plt+0x3f0c>
  407e84:	bl	403040 <__errno_location@plt>
  407e88:	mov	x3, x0
  407e8c:	mov	w2, #0x5                   	// #5
  407e90:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407e94:	mov	x0, #0x0                   	// #0
  407e98:	add	x1, x1, #0x5c8
  407e9c:	ldr	w21, [x3]
  407ea0:	bl	402f90 <dcgettext@plt>
  407ea4:	mov	x1, x19
  407ea8:	b	406aa0 <__fxstatat@plt+0x39b0>
  407eac:	mov	x1, x19
  407eb0:	mov	x0, x20
  407eb4:	mov	x2, #0x0                   	// #0
  407eb8:	bl	405118 <__fxstatat@plt+0x2028>
  407ebc:	b	406c08 <__fxstatat@plt+0x3b18>
  407ec0:	add	x2, x29, #0x2c0
  407ec4:	mov	x1, x23
  407ec8:	bl	403060 <__xstat@plt>
  407ecc:	cbnz	w0, 4064e4 <__fxstatat@plt+0x33f4>
  407ed0:	ldr	x1, [x29, #584]
  407ed4:	ldr	x0, [x29, #712]
  407ed8:	cmp	x1, x0
  407edc:	b.eq	408328 <__fxstatat@plt+0x5238>  // b.none
  407ee0:	mov	x0, x23
  407ee4:	bl	402e00 <free@plt>
  407ee8:	mov	w2, #0x5                   	// #5
  407eec:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407ef0:	mov	x0, #0x0                   	// #0
  407ef4:	add	x1, x1, #0xc18
  407ef8:	bl	402f90 <dcgettext@plt>
  407efc:	mov	x20, x0
  407f00:	mov	x2, x19
  407f04:	mov	w1, #0x3                   	// #3
  407f08:	mov	w0, #0x0                   	// #0
  407f0c:	bl	40d900 <__fxstatat@plt+0xa810>
  407f10:	mov	x2, x20
  407f14:	mov	x3, x0
  407f18:	mov	w1, #0x0                   	// #0
  407f1c:	mov	w0, #0x0                   	// #0
  407f20:	bl	402950 <error@plt>
  407f24:	b	406ac0 <__fxstatat@plt+0x39d0>
  407f28:	mov	w9, #0x0                   	// #0
  407f2c:	b	407e60 <__fxstatat@plt+0x4d70>
  407f30:	bl	403040 <__errno_location@plt>
  407f34:	mov	x3, x0
  407f38:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407f3c:	add	x1, x1, #0x9d8
  407f40:	mov	w2, #0x5                   	// #5
  407f44:	mov	x0, #0x0                   	// #0
  407f48:	ldr	w21, [x3]
  407f4c:	bl	402f90 <dcgettext@plt>
  407f50:	mov	x1, x20
  407f54:	b	406aa0 <__fxstatat@plt+0x39b0>
  407f58:	mov	x1, x19
  407f5c:	mov	x0, x20
  407f60:	stp	w4, w5, [x29, #220]
  407f64:	bl	40dee0 <__fxstatat@plt+0xadf0>
  407f68:	and	w21, w0, #0xff
  407f6c:	mov	w0, #0x0                   	// #0
  407f70:	ldp	w4, w5, [x29, #220]
  407f74:	eor	w21, w21, #0x1
  407f78:	cbz	w21, 406f38 <__fxstatat@plt+0x3e48>
  407f7c:	b	407bf4 <__fxstatat@plt+0x4b04>
  407f80:	and	w0, w26, #0x7000
  407f84:	mov	w20, #0x1ff                 	// #511
  407f88:	cmp	w0, #0x4, lsl #12
  407f8c:	mov	w0, #0x1b6                 	// #438
  407f90:	csel	w20, w20, w0, eq  // eq = none
  407f94:	bl	405e28 <__fxstatat@plt+0x2d38>
  407f98:	bic	w2, w20, w0
  407f9c:	mov	w1, #0xffffffff            	// #-1
  407fa0:	mov	x0, x19
  407fa4:	bl	409b80 <__fxstatat@plt+0x6a90>
  407fa8:	cbz	w0, 4060b4 <__fxstatat@plt+0x2fc4>
  407fac:	b	4060b0 <__fxstatat@plt+0x2fc0>
  407fb0:	ldr	w0, [x29, #220]
  407fb4:	mov	x2, #0x0                   	// #0
  407fb8:	bic	w23, w26, w0
  407fbc:	mov	x0, x19
  407fc0:	mov	w1, w23
  407fc4:	bl	412488 <__fxstatat@plt+0xf398>
  407fc8:	cbz	w0, 406514 <__fxstatat@plt+0x3424>
  407fcc:	and	w1, w23, #0xffffefff
  407fd0:	mov	x0, x19
  407fd4:	bl	402a70 <mkfifo@plt>
  407fd8:	cbz	w0, 406514 <__fxstatat@plt+0x3424>
  407fdc:	bl	403040 <__errno_location@plt>
  407fe0:	mov	x3, x0
  407fe4:	mov	w2, #0x5                   	// #5
  407fe8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  407fec:	mov	x0, #0x0                   	// #0
  407ff0:	add	x1, x1, #0xb48
  407ff4:	ldr	w21, [x3]
  407ff8:	bl	402f90 <dcgettext@plt>
  407ffc:	mov	x1, x19
  408000:	b	406aa0 <__fxstatat@plt+0x39b0>
  408004:	mov	w2, #0x5                   	// #5
  408008:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40800c:	mov	x0, #0x0                   	// #0
  408010:	add	x1, x1, #0x838
  408014:	bl	402f90 <dcgettext@plt>
  408018:	mov	x19, x0
  40801c:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  408020:	mov	w0, #0x4                   	// #4
  408024:	ldr	x1, [x1, #2304]
  408028:	bl	40d830 <__fxstatat@plt+0xa740>
  40802c:	mov	x3, x0
  408030:	mov	w1, #0x0                   	// #0
  408034:	mov	w0, #0x0                   	// #0
  408038:	mov	x2, x19
  40803c:	bl	402950 <error@plt>
  408040:	ldr	x1, [x29, #840]
  408044:	ldrb	w0, [x22, #24]
  408048:	cmp	x1, #0x0
  40804c:	cset	w1, ne  // ne = any
  408050:	tst	w1, w0
  408054:	b.ne	406e18 <__fxstatat@plt+0x3d28>  // b.any
  408058:	mov	w27, #0x1                   	// #1
  40805c:	b	4060b4 <__fxstatat@plt+0x2fc4>
  408060:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408064:	mov	w2, #0x5                   	// #5
  408068:	add	x1, x1, #0xba0
  40806c:	mov	x0, #0x0                   	// #0
  408070:	b	4069f4 <__fxstatat@plt+0x3904>
  408074:	bl	403040 <__errno_location@plt>
  408078:	mov	x3, x0
  40807c:	mov	w2, #0x5                   	// #5
  408080:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408084:	mov	x0, #0x0                   	// #0
  408088:	add	x1, x1, #0xb30
  40808c:	ldr	w21, [x3]
  408090:	bl	402f90 <dcgettext@plt>
  408094:	mov	x1, x20
  408098:	mov	x20, x0
  40809c:	mov	w0, #0x4                   	// #4
  4080a0:	bl	40d830 <__fxstatat@plt+0xa740>
  4080a4:	mov	x2, x20
  4080a8:	mov	x3, x0
  4080ac:	mov	w1, w21
  4080b0:	mov	w0, #0x0                   	// #0
  4080b4:	bl	402950 <error@plt>
  4080b8:	ldr	x0, [x29, #240]
  4080bc:	bl	402e00 <free@plt>
  4080c0:	b	406ac0 <__fxstatat@plt+0x39d0>
  4080c4:	ldr	x28, [x22, #64]
  4080c8:	mov	w21, w24
  4080cc:	mov	w23, #0x11                  	// #17
  4080d0:	cbz	x28, 40623c <__fxstatat@plt+0x314c>
  4080d4:	mov	x28, #0x0                   	// #0
  4080d8:	mov	w23, #0x11                  	// #17
  4080dc:	b	406194 <__fxstatat@plt+0x30a4>
  4080e0:	mov	w2, #0x5                   	// #5
  4080e4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4080e8:	mov	x0, #0x0                   	// #0
  4080ec:	add	x1, x1, #0x0
  4080f0:	str	w5, [x29, #224]
  4080f4:	bl	402f90 <dcgettext@plt>
  4080f8:	mov	x1, x19
  4080fc:	mov	x28, x0
  408100:	mov	w0, #0x4                   	// #4
  408104:	bl	40d830 <__fxstatat@plt+0xa740>
  408108:	mov	x1, x28
  40810c:	mov	x2, x0
  408110:	mov	w0, #0x1                   	// #1
  408114:	bl	402ba0 <__printf_chk@plt>
  408118:	ldr	w5, [x29, #224]
  40811c:	mov	w23, #0x11                  	// #17
  408120:	mov	x28, #0x0                   	// #0
  408124:	b	406188 <__fxstatat@plt+0x3098>
  408128:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40812c:	mov	w2, #0x5                   	// #5
  408130:	add	x1, x1, #0x780
  408134:	mov	x0, #0x0                   	// #0
  408138:	bl	402f90 <dcgettext@plt>
  40813c:	mov	x21, x0
  408140:	b	40730c <__fxstatat@plt+0x421c>
  408144:	mov	x1, x19
  408148:	mov	x0, x20
  40814c:	stp	w4, w5, [x29, #220]
  408150:	bl	40dee0 <__fxstatat@plt+0xadf0>
  408154:	ldp	w4, w5, [x29, #220]
  408158:	ands	w0, w0, #0xff
  40815c:	b.eq	40833c <__fxstatat@plt+0x524c>  // b.none
  408160:	ldr	w0, [x23, #16]
  408164:	and	w0, w0, #0xf000
  408168:	cmp	w0, #0xa, lsl #12
  40816c:	b.ne	407698 <__fxstatat@plt+0x45a8>  // b.any
  408170:	ldrb	w3, [x22, #24]
  408174:	b	4076ac <__fxstatat@plt+0x45bc>
  408178:	bl	403040 <__errno_location@plt>
  40817c:	mov	x3, x0
  408180:	mov	w2, #0x5                   	// #5
  408184:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408188:	mov	x0, #0x0                   	// #0
  40818c:	add	x1, x1, #0x9f8
  408190:	ldr	w23, [x3]
  408194:	bl	402f90 <dcgettext@plt>
  408198:	mov	x1, x20
  40819c:	mov	x2, x0
  4081a0:	mov	w25, #0x0                   	// #0
  4081a4:	mov	w0, #0x4                   	// #4
  4081a8:	stp	x2, xzr, [x29, #232]
  4081ac:	bl	40d830 <__fxstatat@plt+0xa740>
  4081b0:	ldr	x2, [x29, #232]
  4081b4:	mov	x3, x0
  4081b8:	mov	w1, w23
  4081bc:	mov	w0, #0x0                   	// #0
  4081c0:	bl	402950 <error@plt>
  4081c4:	b	4079b8 <__fxstatat@plt+0x48c8>
  4081c8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4081cc:	mov	w2, #0x5                   	// #5
  4081d0:	add	x1, x1, #0x6a8
  4081d4:	b	407c08 <__fxstatat@plt+0x4b18>
  4081d8:	bl	403040 <__errno_location@plt>
  4081dc:	mov	x3, x0
  4081e0:	mov	w2, #0x5                   	// #5
  4081e4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4081e8:	mov	x0, #0x0                   	// #0
  4081ec:	add	x1, x1, #0x960
  4081f0:	ldr	w21, [x3]
  4081f4:	bl	402f90 <dcgettext@plt>
  4081f8:	mov	x1, x19
  4081fc:	b	406aa0 <__fxstatat@plt+0x39b0>
  408200:	bl	403040 <__errno_location@plt>
  408204:	mov	x3, x0
  408208:	mov	w2, #0x5                   	// #5
  40820c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408210:	mov	x0, #0x0                   	// #0
  408214:	add	x1, x1, #0x998
  408218:	ldr	w23, [x3]
  40821c:	bl	402f90 <dcgettext@plt>
  408220:	mov	x1, x20
  408224:	mov	x25, x0
  408228:	mov	w0, #0x4                   	// #4
  40822c:	bl	40d830 <__fxstatat@plt+0xa740>
  408230:	mov	x2, x25
  408234:	mov	x3, x0
  408238:	mov	w1, w23
  40823c:	mov	w27, #0x0                   	// #0
  408240:	mov	w0, #0x0                   	// #0
  408244:	bl	402950 <error@plt>
  408248:	b	406d98 <__fxstatat@plt+0x3ca8>
  40824c:	ldr	w0, [x28, #20]
  408250:	cmp	w0, #0x1
  408254:	b.ls	4076c0 <__fxstatat@plt+0x45d0>  // b.plast
  408258:	mov	x0, x20
  40825c:	stp	w4, w5, [x29, #220]
  408260:	bl	402d40 <canonicalize_file_name@plt>
  408264:	mov	x27, x0
  408268:	ldp	w4, w5, [x29, #220]
  40826c:	cbz	x0, 4076c0 <__fxstatat@plt+0x45d0>
  408270:	mov	x1, x19
  408274:	stp	w4, w5, [x29, #220]
  408278:	bl	40dee0 <__fxstatat@plt+0xadf0>
  40827c:	and	w21, w0, #0xff
  408280:	mov	x0, x27
  408284:	eor	w21, w21, #0x1
  408288:	bl	402e00 <free@plt>
  40828c:	ldp	w4, w5, [x29, #220]
  408290:	mov	w0, #0x0                   	// #0
  408294:	cbz	w21, 406f38 <__fxstatat@plt+0x3e48>
  408298:	b	407bf4 <__fxstatat@plt+0x4b04>
  40829c:	mov	w2, #0x5                   	// #5
  4082a0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4082a4:	mov	x0, #0x0                   	// #0
  4082a8:	add	x1, x1, #0x10
  4082ac:	bl	402f90 <dcgettext@plt>
  4082b0:	mov	x20, x0
  4082b4:	mov	x1, x19
  4082b8:	mov	w0, #0x4                   	// #4
  4082bc:	bl	40d830 <__fxstatat@plt+0xa740>
  4082c0:	mov	x3, x0
  4082c4:	mov	x2, x20
  4082c8:	mov	w1, w21
  4082cc:	mov	w0, #0x0                   	// #0
  4082d0:	bl	402950 <error@plt>
  4082d4:	b	4060b4 <__fxstatat@plt+0x2fc4>
  4082d8:	mov	x0, x23
  4082dc:	bl	402e00 <free@plt>
  4082e0:	ldrb	w0, [x22, #37]
  4082e4:	cbnz	w0, 408b64 <__fxstatat@plt+0x5a74>
  4082e8:	ldrb	w25, [x22, #29]
  4082ec:	mov	w0, #0x1                   	// #1
  4082f0:	str	w0, [x29, #248]
  4082f4:	cbz	w25, 406514 <__fxstatat@plt+0x3424>
  4082f8:	ldr	w1, [x29, #344]
  4082fc:	mov	x0, x19
  408300:	ldr	w2, [x29, #348]
  408304:	bl	402dd0 <lchown@plt>
  408308:	cbz	w0, 4087ac <__fxstatat@plt+0x56bc>
  40830c:	mov	x0, x22
  408310:	bl	405be8 <__fxstatat@plt+0x2af8>
  408314:	ands	w0, w0, #0xff
  408318:	str	w0, [x29, #248]
  40831c:	b.eq	408770 <__fxstatat@plt+0x5680>  // b.none
  408320:	mov	w25, #0x0                   	// #0
  408324:	b	406514 <__fxstatat@plt+0x3424>
  408328:	ldr	x1, [x29, #576]
  40832c:	ldr	x0, [x29, #704]
  408330:	cmp	x1, x0
  408334:	b.ne	407ee0 <__fxstatat@plt+0x4df0>  // b.any
  408338:	b	4064e4 <__fxstatat@plt+0x33f4>
  40833c:	ldrb	w21, [x22, #24]
  408340:	eor	w21, w21, #0x1
  408344:	cbz	w21, 406f38 <__fxstatat@plt+0x3e48>
  408348:	b	407bf4 <__fxstatat@plt+0x4b04>
  40834c:	ldr	w0, [x29, #200]
  408350:	tbnz	w0, #31, 4078ec <__fxstatat@plt+0x47fc>
  408354:	str	wzr, [x29, #176]
  408358:	ldr	w1, [x29, #200]
  40835c:	add	x0, x29, #0x2c0
  408360:	mov	x2, x0
  408364:	str	x0, [x29, #208]
  408368:	mov	w0, #0x0                   	// #0
  40836c:	bl	402f80 <__fxstat@plt>
  408370:	mov	w25, w0
  408374:	cbnz	w0, 4087b8 <__fxstatat@plt+0x56c8>
  408378:	ldr	w0, [x29, #192]
  40837c:	cbz	w0, 408690 <__fxstatat@plt+0x55a0>
  408380:	ldr	w0, [x22, #56]
  408384:	cbnz	w0, 408960 <__fxstatat@plt+0x5870>
  408388:	bl	402c50 <getpagesize@plt>
  40838c:	sxtw	x23, w0
  408390:	ldr	w4, [x29, #760]
  408394:	mov	w5, #0x20000               	// #131072
  408398:	mov	w1, #0x200                 	// #512
  40839c:	mov	w3, #0x2                   	// #2
  4083a0:	cmp	w4, w5
  4083a4:	mov	x2, #0x0                   	// #0
  4083a8:	csel	w0, w4, w5, ge  // ge = tcont
  4083ac:	cmp	w4, #0x0
  4083b0:	csel	w4, w4, w1, gt
  4083b4:	mov	x1, #0x0                   	// #0
  4083b8:	sxtw	x0, w0
  4083bc:	str	x0, [x29, #184]
  4083c0:	sxtw	x0, w4
  4083c4:	str	x0, [x29, #152]
  4083c8:	ldr	w0, [x29, #248]
  4083cc:	bl	40a858 <__fxstatat@plt+0x7768>
  4083d0:	ldr	w3, [x29, #592]
  4083d4:	sub	x0, x23, #0x1
  4083d8:	str	x0, [x29, #240]
  4083dc:	mov	w5, #0x20000               	// #131072
  4083e0:	and	w3, w3, #0xf000
  4083e4:	cmp	w3, #0x8, lsl #12
  4083e8:	b.eq	4088ec <__fxstatat@plt+0x57fc>  // b.none
  4083ec:	ldr	w0, [x29, #720]
  4083f0:	and	w0, w0, #0xf000
  4083f4:	cmp	w0, #0x8, lsl #12
  4083f8:	b.eq	408e9c <__fxstatat@plt+0x5dac>  // b.none
  4083fc:	ldr	w0, [x29, #632]
  408400:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  408404:	ldr	x1, [x29, #184]
  408408:	cmp	w0, #0x20, lsl #12
  40840c:	csel	w0, w0, w5, ge  // ge = tcont
  408410:	sub	x2, x2, x23
  408414:	str	x2, [x29, #240]
  408418:	sxtw	x0, w0
  40841c:	bl	40a420 <__fxstatat@plt+0x7330>
  408420:	ldr	x2, [x29, #240]
  408424:	ldr	x1, [x29, #184]
  408428:	add	x1, x1, x0
  40842c:	sub	x1, x1, #0x1
  408430:	udiv	x3, x1, x0
  408434:	msub	x3, x3, x0, x1
  408438:	subs	x1, x1, x3
  40843c:	ccmp	x1, x2, #0x2, ne  // ne = any
  408440:	csel	x0, x1, x0, ls  // ls = plast
  408444:	str	x0, [x29, #184]
  408448:	add	x0, x23, x0
  40844c:	bl	40fa18 <__fxstatat@plt+0xc928>
  408450:	str	x0, [x29, #240]
  408454:	sub	x1, x23, #0x1
  408458:	add	x1, x0, x1
  40845c:	udiv	x0, x1, x23
  408460:	msub	x0, x0, x23, x1
  408464:	sub	x0, x1, x0
  408468:	str	x0, [x29, #160]
  40846c:	cbnz	w25, 408bc4 <__fxstatat@plt+0x5ad4>
  408470:	add	x0, x29, #0x110
  408474:	str	xzr, [x29, #152]
  408478:	str	x0, [x29, #232]
  40847c:	ldr	w1, [x22, #12]
  408480:	add	x0, x29, #0x108
  408484:	mov	x2, #0xffffffffffffffff    	// #-1
  408488:	str	x0, [sp, #16]
  40848c:	cmp	w1, #0x3
  408490:	ldr	w0, [x29, #248]
  408494:	ldr	x1, [x29, #232]
  408498:	stp	x2, x1, [sp]
  40849c:	ldr	w1, [x29, #200]
  4084a0:	ldr	x4, [x29, #152]
  4084a4:	cset	w5, eq  // eq = none
  4084a8:	ldr	x2, [x29, #160]
  4084ac:	mov	x7, x19
  4084b0:	ldr	x3, [x29, #184]
  4084b4:	mov	x6, x20
  4084b8:	bl	405518 <__fxstatat@plt+0x2428>
  4084bc:	tst	w0, #0xff
  4084c0:	b.eq	408878 <__fxstatat@plt+0x5788>  // b.none
  4084c4:	ldrb	w0, [x29, #264]
  4084c8:	cbnz	w0, 408b68 <__fxstatat@plt+0x5a78>
  4084cc:	ldrb	w0, [x22, #31]
  4084d0:	cbnz	w0, 408808 <__fxstatat@plt+0x5718>
  4084d4:	ldrb	w0, [x22, #29]
  4084d8:	cbz	w0, 408524 <__fxstatat@plt+0x5434>
  4084dc:	ldr	x1, [x29, #344]
  4084e0:	ldr	x0, [x29, #728]
  4084e4:	cmp	x1, x0
  4084e8:	b.eq	408524 <__fxstatat@plt+0x5434>  // b.none
  4084ec:	ldr	w2, [x29, #200]
  4084f0:	mov	w4, w21
  4084f4:	ldr	x0, [x29, #208]
  4084f8:	add	x3, x29, #0x140
  4084fc:	mov	x1, x19
  408500:	add	x5, x0, #0x10
  408504:	mov	x0, x22
  408508:	bl	405c28 <__fxstatat@plt+0x2b38>
  40850c:	cmn	w0, #0x1
  408510:	b.eq	408878 <__fxstatat@plt+0x5788>  // b.none
  408514:	cbnz	w0, 408524 <__fxstatat@plt+0x5434>
  408518:	ldr	w0, [x29, #216]
  40851c:	and	w0, w0, #0xfffff1ff
  408520:	str	w0, [x29, #216]
  408524:	ldrb	w0, [x22, #39]
  408528:	cbz	w0, 408708 <__fxstatat@plt+0x5618>
  40852c:	ldr	w0, [x29, #720]
  408530:	tbz	w0, #7, 408a48 <__fxstatat@plt+0x5958>
  408534:	ldr	w3, [x29, #200]
  408538:	mov	x4, x22
  40853c:	ldr	w1, [x29, #248]
  408540:	mov	x2, x19
  408544:	mov	x0, x20
  408548:	bl	404eb8 <__fxstatat@plt+0x1dc8>
  40854c:	ands	w5, w0, #0xff
  408550:	b.ne	408708 <__fxstatat@plt+0x5618>  // b.any
  408554:	ldrb	w23, [x22, #40]
  408558:	eor	w25, w23, #0x1
  40855c:	cbz	w5, 408578 <__fxstatat@plt+0x5488>
  408560:	ldr	w1, [x29, #148]
  408564:	ldr	w0, [x29, #176]
  408568:	bic	w2, w1, w0
  40856c:	ldr	w0, [x29, #200]
  408570:	mov	x1, x19
  408574:	bl	404ea0 <__fxstatat@plt+0x1db0>
  408578:	ldr	x0, [x22, #24]
  40857c:	and	x0, x0, #0xffffffffffffff
  408580:	and	x0, x0, #0xffff0000000000ff
  408584:	cbnz	x0, 408a1c <__fxstatat@plt+0x592c>
  408588:	ldrb	w0, [x22, #43]
  40858c:	cbnz	w0, 408a00 <__fxstatat@plt+0x5910>
  408590:	ldrb	w0, [x22, #32]
  408594:	and	w0, w21, w0
  408598:	ands	w23, w0, #0xff
  40859c:	b.ne	408b08 <__fxstatat@plt+0x5a18>  // b.any
  4085a0:	ldr	w0, [x29, #176]
  4085a4:	cbnz	w0, 408a98 <__fxstatat@plt+0x59a8>
  4085a8:	ldr	w0, [x29, #200]
  4085ac:	bl	402c90 <close@plt>
  4085b0:	tbz	w0, #31, 4079b8 <__fxstatat@plt+0x48c8>
  4085b4:	bl	403040 <__errno_location@plt>
  4085b8:	mov	x3, x0
  4085bc:	mov	w2, #0x5                   	// #5
  4085c0:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4085c4:	mov	x0, #0x0                   	// #0
  4085c8:	add	x1, x1, #0xb30
  4085cc:	ldr	w23, [x3]
  4085d0:	bl	402f90 <dcgettext@plt>
  4085d4:	mov	x1, x19
  4085d8:	mov	x2, x0
  4085dc:	mov	w25, #0x0                   	// #0
  4085e0:	mov	w0, #0x4                   	// #4
  4085e4:	str	x2, [x29, #232]
  4085e8:	b	4081ac <__fxstatat@plt+0x50bc>
  4085ec:	add	x2, x29, #0x2c0
  4085f0:	mov	x1, x19
  4085f4:	mov	w0, #0x0                   	// #0
  4085f8:	str	w3, [x29, #208]
  4085fc:	bl	402f40 <__lxstat@plt>
  408600:	cbnz	w0, 4089f8 <__fxstatat@plt+0x5908>
  408604:	ldr	w0, [x29, #720]
  408608:	ldr	w3, [x29, #208]
  40860c:	and	w0, w0, #0xf000
  408610:	cmp	w0, #0xa, lsl #12
  408614:	b.ne	4089f8 <__fxstatat@plt+0x5908>  // b.any
  408618:	ldrb	w25, [x22, #48]
  40861c:	cbz	w25, 40912c <__fxstatat@plt+0x603c>
  408620:	mov	w1, #0x41                  	// #65
  408624:	mov	w2, w3
  408628:	mov	x0, x19
  40862c:	bl	40a898 <__fxstatat@plt+0x77a8>
  408630:	ldr	x1, [x29, #240]
  408634:	lsr	w25, w0, #31
  408638:	str	w0, [x29, #200]
  40863c:	ldr	w23, [x1]
  408640:	cmp	w23, #0x15
  408644:	csel	w21, w25, wzr, eq  // eq = none
  408648:	cbz	w21, 4088dc <__fxstatat@plt+0x57ec>
  40864c:	ldrb	w0, [x19]
  408650:	cbz	w0, 408880 <__fxstatat@plt+0x5790>
  408654:	mov	x0, x19
  408658:	bl	402920 <strlen@plt>
  40865c:	add	x0, x19, x0
  408660:	ldurb	w0, [x0, #-1]
  408664:	cmp	w0, #0x2f
  408668:	cset	w23, ne  // ne = any
  40866c:	add	w23, w23, #0x14
  408670:	b	407974 <__fxstatat@plt+0x4884>
  408674:	bl	403040 <__errno_location@plt>
  408678:	mov	x3, x0
  40867c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408680:	mov	w2, #0x5                   	// #5
  408684:	add	x1, x1, #0xb80
  408688:	mov	x0, #0x0                   	// #0
  40868c:	b	407f48 <__fxstatat@plt+0x4e58>
  408690:	str	xzr, [x29, #240]
  408694:	b	4084cc <__fxstatat@plt+0x53dc>
  408698:	add	x2, x29, #0x1c0
  40869c:	mov	x1, x19
  4086a0:	mov	w0, #0x0                   	// #0
  4086a4:	bl	402f40 <__lxstat@plt>
  4086a8:	cbz	w0, 4072c4 <__fxstatat@plt+0x41d4>
  4086ac:	bl	403040 <__errno_location@plt>
  4086b0:	mov	x3, x0
  4086b4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4086b8:	mov	w2, #0x5                   	// #5
  4086bc:	add	x1, x1, #0x5c8
  4086c0:	mov	x0, #0x0                   	// #0
  4086c4:	b	4075d0 <__fxstatat@plt+0x44e0>
  4086c8:	add	x2, x29, #0x240
  4086cc:	mov	x1, x19
  4086d0:	mov	w0, #0x0                   	// #0
  4086d4:	stp	w4, w5, [x29, #220]
  4086d8:	bl	403060 <__xstat@plt>
  4086dc:	ldp	w4, w5, [x29, #220]
  4086e0:	cbz	w0, 407790 <__fxstatat@plt+0x46a0>
  4086e4:	b	406010 <__fxstatat@plt+0x2f20>
  4086e8:	add	x2, x29, #0x2c0
  4086ec:	mov	x1, x20
  4086f0:	mov	w0, #0x0                   	// #0
  4086f4:	stp	w4, w5, [x29, #220]
  4086f8:	bl	403060 <__xstat@plt>
  4086fc:	ldp	w4, w5, [x29, #220]
  408700:	cbz	w0, 407738 <__fxstatat@plt+0x4648>
  408704:	b	406010 <__fxstatat@plt+0x2f20>
  408708:	mov	w25, #0x1                   	// #1
  40870c:	b	408578 <__fxstatat@plt+0x5488>
  408710:	ldr	w0, [x29, #464]
  408714:	and	w0, w0, #0xf000
  408718:	cmp	w0, #0xa, lsl #12
  40871c:	b.ne	407da8 <__fxstatat@plt+0x4cb8>  // b.any
  408720:	ldr	x1, [x29, #496]
  408724:	mov	x0, x23
  408728:	str	x1, [x29, #248]
  40872c:	bl	402920 <strlen@plt>
  408730:	ldr	x1, [x29, #248]
  408734:	cmp	x1, x0
  408738:	b.ne	407da8 <__fxstatat@plt+0x4cb8>  // b.any
  40873c:	mov	x0, x19
  408740:	bl	409c08 <__fxstatat@plt+0x6b18>
  408744:	str	x0, [x29, #248]
  408748:	cbz	x0, 407da8 <__fxstatat@plt+0x4cb8>
  40874c:	mov	x1, x23
  408750:	bl	402d90 <strcmp@plt>
  408754:	ldr	x2, [x29, #248]
  408758:	cbnz	w0, 408f80 <__fxstatat@plt+0x5e90>
  40875c:	mov	x0, x2
  408760:	bl	402e00 <free@plt>
  408764:	mov	x0, x23
  408768:	bl	402e00 <free@plt>
  40876c:	b	4082e0 <__fxstatat@plt+0x51f0>
  408770:	bl	403040 <__errno_location@plt>
  408774:	mov	x3, x0
  408778:	mov	w2, #0x5                   	// #5
  40877c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408780:	mov	x0, #0x0                   	// #0
  408784:	add	x1, x1, #0x580
  408788:	ldr	w23, [x3]
  40878c:	bl	402f90 <dcgettext@plt>
  408790:	mov	x3, x19
  408794:	mov	x2, x0
  408798:	mov	w1, w23
  40879c:	mov	w0, #0x0                   	// #0
  4087a0:	bl	402950 <error@plt>
  4087a4:	ldrb	w0, [x22, #36]
  4087a8:	cbnz	w0, 406ac0 <__fxstatat@plt+0x39d0>
  4087ac:	str	w25, [x29, #248]
  4087b0:	mov	w25, #0x0                   	// #0
  4087b4:	b	406514 <__fxstatat@plt+0x3424>
  4087b8:	bl	403040 <__errno_location@plt>
  4087bc:	mov	x3, x0
  4087c0:	mov	w2, #0x5                   	// #5
  4087c4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4087c8:	mov	x0, #0x0                   	// #0
  4087cc:	add	x1, x1, #0x9f8
  4087d0:	ldr	w23, [x3]
  4087d4:	bl	402f90 <dcgettext@plt>
  4087d8:	mov	x2, x0
  4087dc:	mov	x1, x19
  4087e0:	mov	w0, #0x4                   	// #4
  4087e4:	stp	x2, xzr, [x29, #232]
  4087e8:	mov	w25, #0x0                   	// #0
  4087ec:	bl	40d830 <__fxstatat@plt+0xa740>
  4087f0:	mov	x3, x0
  4087f4:	ldr	x2, [x29, #232]
  4087f8:	mov	w1, w23
  4087fc:	mov	w0, #0x0                   	// #0
  408800:	bl	402950 <error@plt>
  408804:	b	4085a8 <__fxstatat@plt+0x54b8>
  408808:	ldp	x1, x0, [x29, #392]
  40880c:	stp	x1, x0, [x29, #272]
  408810:	add	x2, x29, #0x110
  408814:	ldp	x1, x0, [x29, #408]
  408818:	stp	x1, x0, [x29, #288]
  40881c:	ldr	w0, [x29, #200]
  408820:	mov	x1, x19
  408824:	bl	40ed98 <__fxstatat@plt+0xbca8>
  408828:	cbz	w0, 4084d4 <__fxstatat@plt+0x53e4>
  40882c:	bl	403040 <__errno_location@plt>
  408830:	mov	x3, x0
  408834:	mov	w2, #0x5                   	// #5
  408838:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40883c:	mov	x0, #0x0                   	// #0
  408840:	add	x1, x1, #0xaf8
  408844:	ldr	w23, [x3]
  408848:	bl	402f90 <dcgettext@plt>
  40884c:	mov	x1, x19
  408850:	mov	x25, x0
  408854:	mov	w0, #0x4                   	// #4
  408858:	bl	40d830 <__fxstatat@plt+0xa740>
  40885c:	mov	x2, x25
  408860:	mov	x3, x0
  408864:	mov	w1, w23
  408868:	mov	w0, #0x0                   	// #0
  40886c:	bl	402950 <error@plt>
  408870:	ldrb	w0, [x22, #36]
  408874:	cbz	w0, 4084d4 <__fxstatat@plt+0x53e4>
  408878:	mov	w25, #0x0                   	// #0
  40887c:	b	4085a8 <__fxstatat@plt+0x54b8>
  408880:	mov	w23, #0x15                  	// #21
  408884:	b	407974 <__fxstatat@plt+0x4884>
  408888:	ldrb	w1, [x22, #37]
  40888c:	mov	x3, x22
  408890:	mov	x0, x19
  408894:	mov	w2, #0x0                   	// #0
  408898:	bl	405a68 <__fxstatat@plt+0x2978>
  40889c:	ands	w25, w0, #0xff
  4088a0:	b.ne	408354 <__fxstatat@plt+0x5264>  // b.any
  4088a4:	ldrb	w21, [x22, #38]
  4088a8:	cbz	w21, 408354 <__fxstatat@plt+0x5264>
  4088ac:	mov	w21, #0x0                   	// #0
  4088b0:	str	xzr, [x29, #240]
  4088b4:	b	4085a8 <__fxstatat@plt+0x54b8>
  4088b8:	ldr	w23, [x23]
  4088bc:	cmp	w23, #0x2
  4088c0:	b.ne	4088d4 <__fxstatat@plt+0x57e4>  // b.any
  4088c4:	ldrb	w0, [x22, #24]
  4088c8:	cbnz	w0, 4088d4 <__fxstatat@plt+0x57e4>
  4088cc:	str	wzr, [x29, #176]
  4088d0:	b	407920 <__fxstatat@plt+0x4830>
  4088d4:	mov	w21, #0x0                   	// #0
  4088d8:	b	407974 <__fxstatat@plt+0x4884>
  4088dc:	ldr	w0, [x29, #200]
  4088e0:	mov	w21, #0x1                   	// #1
  4088e4:	tbnz	w0, #31, 407974 <__fxstatat@plt+0x4884>
  4088e8:	b	408358 <__fxstatat@plt+0x5268>
  4088ec:	ldr	x0, [x29, #624]
  4088f0:	mov	x1, #0x200                 	// #512
  4088f4:	ldr	x2, [x29, #640]
  4088f8:	str	x0, [x29, #240]
  4088fc:	sdiv	x1, x0, x1
  408900:	ldr	w0, [x29, #720]
  408904:	and	w0, w0, #0xf000
  408908:	cmp	x2, x1
  40890c:	b.ge	408b30 <__fxstatat@plt+0x5a40>  // b.tcont
  408910:	cmp	w0, #0x8, lsl #12
  408914:	b.eq	4090d8 <__fxstatat@plt+0x5fe8>  // b.none
  408918:	ldr	w0, [x29, #632]
  40891c:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  408920:	ldr	x1, [x29, #184]
  408924:	cmp	w0, #0x20, lsl #12
  408928:	csel	w0, w0, w5, ge  // ge = tcont
  40892c:	sub	x2, x2, x23
  408930:	str	x2, [x29, #232]
  408934:	mov	w25, #0x1                   	// #1
  408938:	sxtw	x0, w0
  40893c:	bl	40a420 <__fxstatat@plt+0x7330>
  408940:	ldr	x2, [x29, #232]
  408944:	ldr	x3, [x29, #184]
  408948:	ldr	x1, [x29, #240]
  40894c:	cmp	x3, x1
  408950:	b.ls	408424 <__fxstatat@plt+0x5334>  // b.plast
  408954:	add	x1, x1, #0x1
  408958:	str	x1, [x29, #184]
  40895c:	b	408424 <__fxstatat@plt+0x5334>
  408960:	ldr	w0, [x29, #200]
  408964:	mov	x1, #0x9409                	// #37897
  408968:	ldr	w2, [x29, #248]
  40896c:	movk	x1, #0x4004, lsl #16
  408970:	bl	4030c0 <ioctl@plt>
  408974:	cbz	w0, 408690 <__fxstatat@plt+0x55a0>
  408978:	ldr	w0, [x22, #56]
  40897c:	cmp	w0, #0x2
  408980:	b.ne	408388 <__fxstatat@plt+0x5298>  // b.any
  408984:	bl	403040 <__errno_location@plt>
  408988:	mov	x3, x0
  40898c:	mov	w2, #0x5                   	// #5
  408990:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408994:	mov	x0, #0x0                   	// #0
  408998:	add	x1, x1, #0xa88
  40899c:	ldr	w25, [x3]
  4089a0:	bl	402f90 <dcgettext@plt>
  4089a4:	mov	x5, x0
  4089a8:	mov	x2, x19
  4089ac:	mov	w1, #0x4                   	// #4
  4089b0:	mov	w0, #0x0                   	// #0
  4089b4:	str	x5, [x29, #240]
  4089b8:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  4089bc:	mov	x23, x0
  4089c0:	mov	x2, x20
  4089c4:	mov	w1, #0x4                   	// #4
  4089c8:	mov	w0, #0x1                   	// #1
  4089cc:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  4089d0:	ldr	x5, [x29, #240]
  4089d4:	mov	x4, x0
  4089d8:	mov	w1, w25
  4089dc:	mov	x3, x23
  4089e0:	mov	x2, x5
  4089e4:	mov	w0, #0x0                   	// #0
  4089e8:	mov	w25, #0x0                   	// #0
  4089ec:	bl	402950 <error@plt>
  4089f0:	str	xzr, [x29, #240]
  4089f4:	b	4085a8 <__fxstatat@plt+0x54b8>
  4089f8:	mov	w23, #0x11                  	// #17
  4089fc:	b	408640 <__fxstatat@plt+0x5550>
  408a00:	ldr	w2, [x22, #16]
  408a04:	mov	x0, x19
  408a08:	ldr	w1, [x29, #200]
  408a0c:	bl	409b80 <__fxstatat@plt+0x6a90>
  408a10:	cmp	w0, #0x0
  408a14:	csel	w25, w25, wzr, eq  // eq = none
  408a18:	b	4085a8 <__fxstatat@plt+0x54b8>
  408a1c:	ldr	w3, [x29, #200]
  408a20:	mov	x2, x19
  408a24:	ldr	w4, [x29, #216]
  408a28:	mov	x0, x20
  408a2c:	ldr	w1, [x29, #248]
  408a30:	bl	409ab8 <__fxstatat@plt+0x69c8>
  408a34:	cbz	w0, 4085a8 <__fxstatat@plt+0x54b8>
  408a38:	ldrb	w0, [x22, #36]
  408a3c:	cmp	w0, #0x0
  408a40:	csel	w25, w25, wzr, eq  // eq = none
  408a44:	b	4085a8 <__fxstatat@plt+0x54b8>
  408a48:	bl	402990 <geteuid@plt>
  408a4c:	cbz	w0, 408534 <__fxstatat@plt+0x5444>
  408a50:	ldr	w23, [x29, #200]
  408a54:	mov	x1, x19
  408a58:	mov	w2, #0x180                 	// #384
  408a5c:	mov	w0, w23
  408a60:	bl	404ea0 <__fxstatat@plt+0x1db0>
  408a64:	ldr	w1, [x29, #248]
  408a68:	cmp	w0, #0x0
  408a6c:	cset	w5, eq  // eq = none
  408a70:	mov	x4, x22
  408a74:	mov	w3, w23
  408a78:	mov	x2, x19
  408a7c:	mov	x0, x20
  408a80:	str	w5, [x29, #232]
  408a84:	bl	404eb8 <__fxstatat@plt+0x1dc8>
  408a88:	ands	w25, w0, #0xff
  408a8c:	ldr	w5, [x29, #232]
  408a90:	b.ne	40855c <__fxstatat@plt+0x546c>  // b.any
  408a94:	b	408554 <__fxstatat@plt+0x5464>
  408a98:	bl	405e28 <__fxstatat@plt+0x2d38>
  408a9c:	ldr	w1, [x29, #176]
  408aa0:	bics	wzr, w1, w0
  408aa4:	b.eq	4085a8 <__fxstatat@plt+0x54b8>  // b.none
  408aa8:	ldr	w2, [x29, #148]
  408aac:	mov	x1, x19
  408ab0:	ldr	w0, [x29, #200]
  408ab4:	bl	404ea0 <__fxstatat@plt+0x1db0>
  408ab8:	cbz	w0, 4085a8 <__fxstatat@plt+0x54b8>
  408abc:	bl	403040 <__errno_location@plt>
  408ac0:	mov	x3, x0
  408ac4:	mov	w2, #0x5                   	// #5
  408ac8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408acc:	mov	x0, #0x0                   	// #0
  408ad0:	add	x1, x1, #0xb10
  408ad4:	ldr	w23, [x3]
  408ad8:	bl	402f90 <dcgettext@plt>
  408adc:	mov	x2, x0
  408ae0:	mov	x1, x19
  408ae4:	mov	w0, #0x4                   	// #4
  408ae8:	str	x2, [x29, #232]
  408aec:	bl	40d830 <__fxstatat@plt+0xa740>
  408af0:	mov	x3, x0
  408af4:	ldr	x2, [x29, #232]
  408af8:	mov	w1, w23
  408afc:	mov	w0, #0x0                   	// #0
  408b00:	bl	402950 <error@plt>
  408b04:	b	408a38 <__fxstatat@plt+0x5948>
  408b08:	bl	405e28 <__fxstatat@plt+0x2d38>
  408b0c:	mov	w21, w23
  408b10:	ldr	w1, [x29, #200]
  408b14:	mov	w2, #0x1b6                 	// #438
  408b18:	bic	w2, w2, w0
  408b1c:	mov	x0, x19
  408b20:	bl	409b80 <__fxstatat@plt+0x6a90>
  408b24:	cmp	w0, #0x0
  408b28:	csel	w25, w25, wzr, eq  // eq = none
  408b2c:	b	4085a8 <__fxstatat@plt+0x54b8>
  408b30:	cmp	w0, #0x8, lsl #12
  408b34:	b.eq	408e9c <__fxstatat@plt+0x5dac>  // b.none
  408b38:	ldr	w0, [x29, #632]
  408b3c:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  408b40:	ldr	x1, [x29, #184]
  408b44:	cmp	w0, #0x20, lsl #12
  408b48:	csel	w0, w0, w5, ge  // ge = tcont
  408b4c:	sub	x2, x2, x23
  408b50:	str	x2, [x29, #232]
  408b54:	sxtw	x0, w0
  408b58:	bl	40a420 <__fxstatat@plt+0x7330>
  408b5c:	ldr	x2, [x29, #232]
  408b60:	b	408944 <__fxstatat@plt+0x5854>
  408b64:	bl	4050d8 <__fxstatat@plt+0x1fe8>
  408b68:	ldr	w0, [x29, #200]
  408b6c:	ldr	x1, [x29, #272]
  408b70:	bl	402fc0 <ftruncate@plt>
  408b74:	tbz	w0, #31, 4084cc <__fxstatat@plt+0x53dc>
  408b78:	bl	403040 <__errno_location@plt>
  408b7c:	mov	x3, x0
  408b80:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408b84:	add	x1, x1, #0xae0
  408b88:	mov	w2, #0x5                   	// #5
  408b8c:	mov	x0, #0x0                   	// #0
  408b90:	ldr	w23, [x3]
  408b94:	bl	402f90 <dcgettext@plt>
  408b98:	mov	x1, x19
  408b9c:	mov	x25, x0
  408ba0:	mov	w0, #0x4                   	// #4
  408ba4:	bl	40d830 <__fxstatat@plt+0xa740>
  408ba8:	mov	x3, x0
  408bac:	mov	x2, x25
  408bb0:	mov	w1, w23
  408bb4:	mov	w0, #0x0                   	// #0
  408bb8:	mov	w25, #0x0                   	// #0
  408bbc:	bl	402950 <error@plt>
  408bc0:	b	4085a8 <__fxstatat@plt+0x54b8>
  408bc4:	ldr	x10, [x29, #624]
  408bc8:	mov	w0, #0x1                   	// #1
  408bcc:	str	wzr, [x29, #108]
  408bd0:	str	w0, [x29, #172]
  408bd4:	add	x0, x29, #0x110
  408bd8:	str	x0, [x29, #232]
  408bdc:	mov	x1, x0
  408be0:	ldr	w0, [x29, #248]
  408be4:	mov	x3, #0x0                   	// #0
  408be8:	stp	x10, x3, [x29, #120]
  408bec:	mov	x23, #0x0                   	// #0
  408bf0:	mov	x25, #0x0                   	// #0
  408bf4:	bl	4094c0 <__fxstatat@plt+0x63d0>
  408bf8:	str	x22, [x29, #112]
  408bfc:	ldp	x10, x3, [x29, #120]
  408c00:	str	x28, [x29, #128]
  408c04:	ldr	w28, [x29, #200]
  408c08:	str	w27, [x29, #144]
  408c0c:	ldr	w27, [x29, #248]
  408c10:	ldr	x22, [x29, #184]
  408c14:	stp	w24, w26, [x29, #136]
  408c18:	mov	x24, x23
  408c1c:	mov	x26, x10
  408c20:	mov	x23, x20
  408c24:	str	w21, [x29, #120]
  408c28:	ldr	x0, [x29, #232]
  408c2c:	str	x3, [x29, #96]
  408c30:	bl	4094e0 <__fxstatat@plt+0x63f0>
  408c34:	tst	w0, #0xff
  408c38:	ldr	x3, [x29, #96]
  408c3c:	b.eq	408f8c <__fxstatat@plt+0x5e9c>  // b.none
  408c40:	ldr	x0, [x29, #296]
  408c44:	cbz	x0, 408dc0 <__fxstatat@plt+0x5cd0>
  408c48:	mov	w20, #0x0                   	// #0
  408c4c:	mov	x3, x25
  408c50:	mov	x0, x24
  408c54:	mov	w25, w20
  408c58:	mov	x1, #0x0                   	// #0
  408c5c:	mov	x20, x19
  408c60:	mov	x19, x26
  408c64:	b	408ce8 <__fxstatat@plt+0x5bf8>
  408c68:	ldr	w0, [x29, #172]
  408c6c:	cmp	w0, #0x3
  408c70:	ldr	x0, [x29, #152]
  408c74:	csel	x4, x0, xzr, eq  // eq = none
  408c78:	ldr	x2, [x29, #160]
  408c7c:	add	x0, x29, #0x108
  408c80:	stp	x21, x0, [sp]
  408c84:	add	x0, x29, #0x107
  408c88:	mov	x7, x20
  408c8c:	str	x0, [sp, #16]
  408c90:	mov	x6, x23
  408c94:	mov	x3, x22
  408c98:	mov	w1, w28
  408c9c:	mov	w0, w27
  408ca0:	mov	w5, #0x1                   	// #1
  408ca4:	bl	405518 <__fxstatat@plt+0x2428>
  408ca8:	tst	w0, #0xff
  408cac:	b.eq	408d68 <__fxstatat@plt+0x5c78>  // b.none
  408cb0:	ldr	x0, [x29, #264]
  408cb4:	ldrb	w1, [x29, #263]
  408cb8:	cmp	x0, #0x0
  408cbc:	add	x3, x24, x0
  408cc0:	csel	w26, w1, w26, ne  // ne = any
  408cc4:	cmp	x3, x19
  408cc8:	b.eq	408e80 <__fxstatat@plt+0x5d90>  // b.none
  408ccc:	ldr	x0, [x29, #296]
  408cd0:	add	w1, w25, #0x1
  408cd4:	mov	x25, x1
  408cd8:	cmp	x0, w1, uxtw
  408cdc:	b.ls	408db0 <__fxstatat@plt+0x5cc0>  // b.plast
  408ce0:	mov	x3, x21
  408ce4:	mov	x0, x24
  408ce8:	ldr	x2, [x29, #312]
  408cec:	add	x1, x1, x1, lsl #1
  408cf0:	add	x4, x2, x1, lsl #3
  408cf4:	ldr	x24, [x2, x1, lsl #3]
  408cf8:	ldr	x21, [x4, #8]
  408cfc:	add	x1, x24, x21
  408d00:	cmp	x1, x19
  408d04:	b.le	408d14 <__fxstatat@plt+0x5c24>
  408d08:	cmp	x24, x19
  408d0c:	csel	x24, x24, x19, le
  408d10:	sub	x21, x19, x24
  408d14:	sub	x0, x24, x0
  408d18:	mov	w26, #0x0                   	// #0
  408d1c:	subs	x3, x0, x3
  408d20:	b.eq	408c68 <__fxstatat@plt+0x5b78>  // b.none
  408d24:	mov	x1, x24
  408d28:	mov	w0, w27
  408d2c:	mov	w2, #0x0                   	// #0
  408d30:	str	x3, [x29, #192]
  408d34:	bl	402a60 <lseek@plt>
  408d38:	ldr	x3, [x29, #192]
  408d3c:	tbnz	x0, #63, 409070 <__fxstatat@plt+0x5f80>
  408d40:	ldr	w0, [x29, #172]
  408d44:	cmp	w0, #0x1
  408d48:	b.eq	408d94 <__fxstatat@plt+0x5ca4>  // b.none
  408d4c:	cmp	w0, #0x3
  408d50:	mov	x1, x20
  408d54:	cset	w2, eq  // eq = none
  408d58:	mov	w0, w28
  408d5c:	bl	405448 <__fxstatat@plt+0x2358>
  408d60:	ands	w26, w0, #0xff
  408d64:	b.ne	408c68 <__fxstatat@plt+0x5b78>  // b.any
  408d68:	ldr	w21, [x29, #120]
  408d6c:	mov	x19, x20
  408d70:	ldp	w24, w26, [x29, #136]
  408d74:	mov	x20, x23
  408d78:	ldr	w27, [x29, #144]
  408d7c:	ldr	x22, [x29, #112]
  408d80:	ldr	x28, [x29, #128]
  408d84:	mov	w25, #0x0                   	// #0
  408d88:	ldr	x0, [x29, #312]
  408d8c:	bl	402e00 <free@plt>
  408d90:	b	4085a8 <__fxstatat@plt+0x54b8>
  408d94:	mov	x1, x3
  408d98:	mov	w0, w28
  408d9c:	bl	404d88 <__fxstatat@plt+0x1c98>
  408da0:	tst	w0, #0xff
  408da4:	b.eq	408fd0 <__fxstatat@plt+0x5ee0>  // b.none
  408da8:	mov	x4, #0x0                   	// #0
  408dac:	b	408c78 <__fxstatat@plt+0x5b88>
  408db0:	mov	x25, x21
  408db4:	str	w26, [x29, #192]
  408db8:	mov	x26, x19
  408dbc:	mov	x19, x20
  408dc0:	ldr	x0, [x29, #312]
  408dc4:	str	x3, [x29, #96]
  408dc8:	bl	402e00 <free@plt>
  408dcc:	str	xzr, [x29, #296]
  408dd0:	ldrb	w0, [x29, #305]
  408dd4:	str	xzr, [x29, #312]
  408dd8:	ldr	x3, [x29, #96]
  408ddc:	cbz	w0, 408c28 <__fxstatat@plt+0x5b38>
  408de0:	mov	x10, x26
  408de4:	ldr	w21, [x29, #120]
  408de8:	ldp	w24, w26, [x29, #136]
  408dec:	mov	x20, x23
  408df0:	ldr	w27, [x29, #144]
  408df4:	ldr	x22, [x29, #112]
  408df8:	ldr	x28, [x29, #128]
  408dfc:	cmp	x3, x10
  408e00:	ldr	w0, [x29, #192]
  408e04:	cset	w23, lt  // lt = tstop
  408e08:	cmp	w23, #0x0
  408e0c:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  408e10:	b.eq	4084cc <__fxstatat@plt+0x53dc>  // b.none
  408e14:	ldr	w0, [x29, #172]
  408e18:	cmp	w0, #0x1
  408e1c:	b.eq	4090c0 <__fxstatat@plt+0x5fd0>  // b.none
  408e20:	ldr	w0, [x29, #200]
  408e24:	mov	x1, x10
  408e28:	str	x3, [x29, #192]
  408e2c:	str	x10, [x29, #232]
  408e30:	bl	402fc0 <ftruncate@plt>
  408e34:	ldr	x3, [x29, #192]
  408e38:	ldr	x10, [x29, #232]
  408e3c:	cbnz	w0, 408b78 <__fxstatat@plt+0x5a88>
  408e40:	ldr	w0, [x29, #172]
  408e44:	cmp	w23, #0x0
  408e48:	ccmp	w0, #0x3, #0x0, ne  // ne = any
  408e4c:	b.ne	4084cc <__fxstatat@plt+0x53dc>  // b.any
  408e50:	ldr	w0, [x29, #200]
  408e54:	sub	x2, x10, x3
  408e58:	mov	x1, x3
  408e5c:	bl	404e50 <__fxstatat@plt+0x1d60>
  408e60:	tbz	w0, #31, 4084cc <__fxstatat@plt+0x53dc>
  408e64:	bl	403040 <__errno_location@plt>
  408e68:	mov	x3, x0
  408e6c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408e70:	mov	w2, #0x5                   	// #5
  408e74:	add	x1, x1, #0x4b0
  408e78:	mov	x0, #0x0                   	// #0
  408e7c:	b	408b90 <__fxstatat@plt+0x5aa0>
  408e80:	mov	w0, #0x1                   	// #1
  408e84:	mov	x25, x21
  408e88:	str	w26, [x29, #192]
  408e8c:	mov	x26, x19
  408e90:	mov	x19, x20
  408e94:	strb	w0, [x29, #305]
  408e98:	b	408dc0 <__fxstatat@plt+0x5cd0>
  408e9c:	ldr	w0, [x22, #12]
  408ea0:	cmp	w0, #0x3
  408ea4:	b.eq	408ef0 <__fxstatat@plt+0x5e00>  // b.none
  408ea8:	ldr	w0, [x29, #632]
  408eac:	mov	w1, #0x20000               	// #131072
  408eb0:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  408eb4:	sub	x2, x2, x23
  408eb8:	cmp	w0, w1
  408ebc:	str	w3, [x29, #232]
  408ec0:	csel	w0, w0, w1, ge  // ge = tcont
  408ec4:	str	x2, [x29, #240]
  408ec8:	ldr	x1, [x29, #184]
  408ecc:	sxtw	x0, w0
  408ed0:	bl	40a420 <__fxstatat@plt+0x7330>
  408ed4:	ldr	w3, [x29, #232]
  408ed8:	ldr	x2, [x29, #240]
  408edc:	cmp	w3, #0x8, lsl #12
  408ee0:	b.ne	408424 <__fxstatat@plt+0x5334>  // b.any
  408ee4:	ldr	x1, [x29, #624]
  408ee8:	str	x1, [x29, #240]
  408eec:	b	408944 <__fxstatat@plt+0x5854>
  408ef0:	ldr	x0, [x29, #184]
  408ef4:	add	x0, x23, x0
  408ef8:	bl	40fa18 <__fxstatat@plt+0xc928>
  408efc:	add	x1, x29, #0x110
  408f00:	stp	x1, x0, [x29, #232]
  408f04:	sub	x1, x23, #0x1
  408f08:	add	x1, x0, x1
  408f0c:	udiv	x0, x1, x23
  408f10:	msub	x0, x0, x23, x1
  408f14:	sub	x0, x1, x0
  408f18:	str	x0, [x29, #160]
  408f1c:	b	40847c <__fxstatat@plt+0x538c>
  408f20:	ldr	w2, [x29, #148]
  408f24:	mov	x4, x22
  408f28:	mov	x1, x19
  408f2c:	mov	x0, x20
  408f30:	mov	w3, #0x1                   	// #1
  408f34:	bl	405988 <__fxstatat@plt+0x2898>
  408f38:	ands	w25, w0, #0xff
  408f3c:	b.ne	407918 <__fxstatat@plt+0x4828>  // b.any
  408f40:	str	xzr, [x29, #240]
  408f44:	b	4079b8 <__fxstatat@plt+0x48c8>
  408f48:	mov	w2, #0x5                   	// #5
  408f4c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408f50:	mov	x0, #0x0                   	// #0
  408f54:	add	x1, x1, #0x0
  408f58:	bl	402f90 <dcgettext@plt>
  408f5c:	mov	x21, x0
  408f60:	mov	x1, x19
  408f64:	mov	w0, #0x4                   	// #4
  408f68:	bl	40d830 <__fxstatat@plt+0xa740>
  408f6c:	mov	x2, x0
  408f70:	mov	x1, x21
  408f74:	mov	w0, #0x1                   	// #1
  408f78:	bl	402ba0 <__printf_chk@plt>
  408f7c:	b	407910 <__fxstatat@plt+0x4820>
  408f80:	mov	x0, x2
  408f84:	bl	402e00 <free@plt>
  408f88:	b	407da8 <__fxstatat@plt+0x4cb8>
  408f8c:	ldrb	w0, [x29, #305]
  408f90:	mov	x10, x26
  408f94:	ldr	w21, [x29, #120]
  408f98:	mov	x20, x23
  408f9c:	ldp	w24, w26, [x29, #136]
  408fa0:	ldr	w27, [x29, #144]
  408fa4:	ldr	x22, [x29, #112]
  408fa8:	ldr	x28, [x29, #128]
  408fac:	cbnz	w0, 408dfc <__fxstatat@plt+0x5d0c>
  408fb0:	ldrb	w0, [x29, #304]
  408fb4:	cbz	w0, 409038 <__fxstatat@plt+0x5f48>
  408fb8:	ldr	w0, [x29, #108]
  408fbc:	cmp	w0, #0x0
  408fc0:	ldr	x0, [x29, #152]
  408fc4:	csel	x0, x0, xzr, ne  // ne = any
  408fc8:	str	x0, [x29, #152]
  408fcc:	b	40847c <__fxstatat@plt+0x538c>
  408fd0:	bl	403040 <__errno_location@plt>
  408fd4:	mov	x3, x0
  408fd8:	mov	x19, x20
  408fdc:	mov	w2, #0x5                   	// #5
  408fe0:	ldr	w21, [x29, #120]
  408fe4:	mov	x20, x23
  408fe8:	ldp	w24, w26, [x29, #136]
  408fec:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  408ff0:	ldr	w23, [x3]
  408ff4:	add	x1, x1, #0xac8
  408ff8:	ldr	w27, [x29, #144]
  408ffc:	mov	x0, #0x0                   	// #0
  409000:	ldr	x22, [x29, #112]
  409004:	ldr	x28, [x29, #128]
  409008:	bl	402f90 <dcgettext@plt>
  40900c:	mov	x2, x19
  409010:	mov	x25, x0
  409014:	mov	w1, #0x3                   	// #3
  409018:	mov	w0, #0x0                   	// #0
  40901c:	bl	40d900 <__fxstatat@plt+0xa810>
  409020:	mov	x3, x0
  409024:	mov	x2, x25
  409028:	mov	w1, w23
  40902c:	mov	w0, #0x0                   	// #0
  409030:	bl	402950 <error@plt>
  409034:	b	408d84 <__fxstatat@plt+0x5c94>
  409038:	bl	403040 <__errno_location@plt>
  40903c:	mov	x3, x0
  409040:	mov	w2, #0x5                   	// #5
  409044:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409048:	mov	x0, #0x0                   	// #0
  40904c:	add	x1, x1, #0xaa8
  409050:	ldr	w23, [x3]
  409054:	bl	402f90 <dcgettext@plt>
  409058:	mov	x2, x20
  40905c:	mov	x25, x0
  409060:	mov	w1, #0x3                   	// #3
  409064:	mov	w0, #0x0                   	// #0
  409068:	bl	40d900 <__fxstatat@plt+0xa810>
  40906c:	b	408ba8 <__fxstatat@plt+0x5ab8>
  409070:	bl	403040 <__errno_location@plt>
  409074:	mov	x3, x0
  409078:	mov	w2, #0x5                   	// #5
  40907c:	ldr	w21, [x29, #120]
  409080:	ldp	w24, w26, [x29, #136]
  409084:	mov	x19, x20
  409088:	ldr	w27, [x29, #144]
  40908c:	mov	x20, x23
  409090:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409094:	ldr	w23, [x3]
  409098:	add	x1, x1, #0x4a0
  40909c:	mov	x0, #0x0                   	// #0
  4090a0:	ldr	x22, [x29, #112]
  4090a4:	ldr	x28, [x29, #128]
  4090a8:	bl	402f90 <dcgettext@plt>
  4090ac:	mov	x1, x20
  4090b0:	mov	x25, x0
  4090b4:	mov	w0, #0x4                   	// #4
  4090b8:	bl	40d830 <__fxstatat@plt+0xa740>
  4090bc:	b	409020 <__fxstatat@plt+0x5f30>
  4090c0:	ldr	w0, [x29, #200]
  4090c4:	sub	x1, x10, x3
  4090c8:	bl	404d88 <__fxstatat@plt+0x1c98>
  4090cc:	tst	w0, #0xff
  4090d0:	b.ne	4084cc <__fxstatat@plt+0x53dc>  // b.any
  4090d4:	b	408b78 <__fxstatat@plt+0x5a88>
  4090d8:	ldr	w0, [x22, #12]
  4090dc:	cmp	w0, #0x3
  4090e0:	b.eq	4090ec <__fxstatat@plt+0x5ffc>  // b.none
  4090e4:	cmp	w0, #0x2
  4090e8:	b.ne	408918 <__fxstatat@plt+0x5828>  // b.any
  4090ec:	ldr	x0, [x29, #184]
  4090f0:	add	x0, x23, x0
  4090f4:	bl	40fa18 <__fxstatat@plt+0xc928>
  4090f8:	sub	x1, x23, #0x1
  4090fc:	str	x0, [x29, #240]
  409100:	add	x1, x0, x1
  409104:	ldr	x10, [x29, #624]
  409108:	udiv	x0, x1, x23
  40910c:	msub	x0, x0, x23, x1
  409110:	sub	x0, x1, x0
  409114:	str	x0, [x29, #160]
  409118:	ldr	w0, [x22, #12]
  40911c:	str	w0, [x29, #172]
  409120:	ldr	w0, [x29, #192]
  409124:	str	w0, [x29, #108]
  409128:	b	408bd4 <__fxstatat@plt+0x5ae4>
  40912c:	mov	w2, #0x5                   	// #5
  409130:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409134:	mov	x0, #0x0                   	// #0
  409138:	add	x1, x1, #0xa40
  40913c:	bl	402f90 <dcgettext@plt>
  409140:	mov	x21, x0
  409144:	mov	x1, x19
  409148:	mov	w0, #0x4                   	// #4
  40914c:	bl	40d830 <__fxstatat@plt+0xa740>
  409150:	mov	x3, x0
  409154:	mov	x2, x21
  409158:	mov	w1, #0x0                   	// #0
  40915c:	ldr	w21, [x29, #232]
  409160:	mov	w0, #0x0                   	// #0
  409164:	str	xzr, [x29, #240]
  409168:	bl	402950 <error@plt>
  40916c:	b	4079b8 <__fxstatat@plt+0x48c8>
  409170:	ldr	w23, [x23]
  409174:	mov	w2, #0x5                   	// #5
  409178:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40917c:	mov	x0, #0x0                   	// #0
  409180:	add	x1, x1, #0x10
  409184:	bl	402f90 <dcgettext@plt>
  409188:	mov	x1, x19
  40918c:	mov	x25, x0
  409190:	b	407990 <__fxstatat@plt+0x48a0>
  409194:	nop
  409198:	sub	sp, sp, #0x30
  40919c:	stp	x29, x30, [sp, #16]
  4091a0:	add	x29, sp, #0x10
  4091a4:	cbz	x3, 4092b0 <__fxstatat@plt+0x61c0>
  4091a8:	mov	x6, x5
  4091ac:	ldr	w5, [x3]
  4091b0:	cmp	w5, #0x3
  4091b4:	b.hi	409290 <__fxstatat@plt+0x61a0>  // b.pmore
  4091b8:	ldr	w5, [x3, #12]
  4091bc:	sub	w7, w5, #0x1
  4091c0:	cmp	w7, #0x2
  4091c4:	b.hi	409270 <__fxstatat@plt+0x6180>  // b.pmore
  4091c8:	ldr	w7, [x3, #56]
  4091cc:	cmp	w7, #0x2
  4091d0:	b.hi	409250 <__fxstatat@plt+0x6160>  // b.pmore
  4091d4:	ldrb	w8, [x3, #23]
  4091d8:	and	w2, w2, #0xff
  4091dc:	cbnz	w8, 409228 <__fxstatat@plt+0x6138>
  4091e0:	cmp	w5, #0x2
  4091e4:	ccmp	w7, #0x2, #0x0, ne  // ne = any
  4091e8:	b.eq	4092d0 <__fxstatat@plt+0x61e0>  // b.none
  4091ec:	adrp	x8, 42b000 <__fxstatat@plt+0x27f10>
  4091f0:	add	x8, x8, #0x4f8
  4091f4:	stp	x4, x6, [sp]
  4091f8:	mov	x5, x3
  4091fc:	add	x7, sp, #0x2f
  409200:	str	x0, [x8, #1032]
  409204:	mov	x3, #0x0                   	// #0
  409208:	str	x1, [x8, #1040]
  40920c:	mov	w6, #0x1                   	// #1
  409210:	mov	x4, #0x0                   	// #0
  409214:	strb	wzr, [sp, #47]
  409218:	bl	405e80 <__fxstatat@plt+0x2d90>
  40921c:	ldp	x29, x30, [sp, #16]
  409220:	add	sp, sp, #0x30
  409224:	ret
  409228:	ldrb	w8, [x3, #44]
  40922c:	cbz	w8, 4091e0 <__fxstatat@plt+0x60f0>
  409230:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  409234:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409238:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40923c:	add	x3, x3, #0xd88
  409240:	add	x1, x1, #0xc78
  409244:	add	x0, x0, #0xd10
  409248:	mov	w2, #0xb8a                 	// #2954
  40924c:	bl	403030 <__assert_fail@plt>
  409250:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  409254:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409258:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40925c:	add	x3, x3, #0xd88
  409260:	add	x1, x1, #0xc78
  409264:	add	x0, x0, #0xce8
  409268:	mov	w2, #0xb89                 	// #2953
  40926c:	bl	403030 <__assert_fail@plt>
  409270:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  409274:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409278:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40927c:	add	x3, x3, #0xd88
  409280:	add	x1, x1, #0xc78
  409284:	add	x0, x0, #0xcc0
  409288:	mov	w2, #0xb88                 	// #2952
  40928c:	bl	403030 <__assert_fail@plt>
  409290:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  409294:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409298:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40929c:	add	x3, x3, #0xd88
  4092a0:	add	x1, x1, #0xc78
  4092a4:	add	x0, x0, #0xc98
  4092a8:	mov	w2, #0xb87                 	// #2951
  4092ac:	bl	403030 <__assert_fail@plt>
  4092b0:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  4092b4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4092b8:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  4092bc:	add	x3, x3, #0xd88
  4092c0:	add	x1, x1, #0xc78
  4092c4:	add	x0, x0, #0xc88
  4092c8:	mov	w2, #0xb86                 	// #2950
  4092cc:	bl	403030 <__assert_fail@plt>
  4092d0:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  4092d4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  4092d8:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  4092dc:	add	x3, x3, #0xd88
  4092e0:	add	x1, x1, #0xc78
  4092e4:	add	x0, x0, #0xd38
  4092e8:	mov	w2, #0xb8b                 	// #2955
  4092ec:	bl	403030 <__assert_fail@plt>
  4092f0:	ldr	x0, [x0]
  4092f4:	udiv	x2, x0, x1
  4092f8:	msub	x0, x2, x1, x0
  4092fc:	ret
  409300:	ldr	x3, [x0]
  409304:	ldr	x2, [x1]
  409308:	cmp	x3, x2
  40930c:	b.eq	409318 <__fxstatat@plt+0x6228>  // b.none
  409310:	mov	w0, #0x0                   	// #0
  409314:	ret
  409318:	ldr	x2, [x0, #8]
  40931c:	ldr	x0, [x1, #8]
  409320:	cmp	x2, x0
  409324:	cset	w0, eq  // eq = none
  409328:	ret
  40932c:	nop
  409330:	stp	x29, x30, [sp, #-32]!
  409334:	mov	x29, sp
  409338:	str	x19, [sp, #16]
  40933c:	mov	x19, x0
  409340:	ldr	x0, [x0, #16]
  409344:	bl	402e00 <free@plt>
  409348:	mov	x0, x19
  40934c:	ldr	x19, [sp, #16]
  409350:	ldp	x29, x30, [sp], #32
  409354:	b	402e00 <free@plt>
  409358:	stp	x29, x30, [sp, #-64]!
  40935c:	adrp	x4, 42b000 <__fxstatat@plt+0x27f10>
  409360:	mov	x3, x0
  409364:	mov	x29, sp
  409368:	ldr	x0, [x4, #2320]
  40936c:	mov	x2, x1
  409370:	add	x1, sp, #0x28
  409374:	stp	x3, x2, [sp, #40]
  409378:	str	xzr, [sp, #56]
  40937c:	bl	40bc48 <__fxstatat@plt+0x8b58>
  409380:	cbz	x0, 4093a0 <__fxstatat@plt+0x62b0>
  409384:	str	x19, [sp, #16]
  409388:	mov	x19, x0
  40938c:	ldr	x0, [x0, #16]
  409390:	bl	402e00 <free@plt>
  409394:	mov	x0, x19
  409398:	bl	402e00 <free@plt>
  40939c:	ldr	x19, [sp, #16]
  4093a0:	ldp	x29, x30, [sp], #64
  4093a4:	ret
  4093a8:	stp	x29, x30, [sp, #-48]!
  4093ac:	adrp	x4, 42b000 <__fxstatat@plt+0x27f10>
  4093b0:	mov	x3, x0
  4093b4:	mov	x29, sp
  4093b8:	ldr	x0, [x4, #2320]
  4093bc:	mov	x2, x1
  4093c0:	add	x1, sp, #0x18
  4093c4:	stp	x3, x2, [sp, #24]
  4093c8:	bl	40b410 <__fxstatat@plt+0x8320>
  4093cc:	cbz	x0, 4093d4 <__fxstatat@plt+0x62e4>
  4093d0:	ldr	x0, [x0, #16]
  4093d4:	ldp	x29, x30, [sp], #48
  4093d8:	ret
  4093dc:	nop
  4093e0:	stp	x29, x30, [sp, #-48]!
  4093e4:	mov	x29, sp
  4093e8:	stp	x19, x20, [sp, #16]
  4093ec:	mov	x20, x2
  4093f0:	stp	x21, x22, [sp, #32]
  4093f4:	mov	x21, x1
  4093f8:	mov	x22, x0
  4093fc:	mov	x0, #0x18                  	// #24
  409400:	bl	40fa18 <__fxstatat@plt+0xc928>
  409404:	mov	x19, x0
  409408:	mov	x0, x22
  40940c:	bl	40fc40 <__fxstatat@plt+0xcb50>
  409410:	mov	x2, x0
  409414:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  409418:	mov	x1, x19
  40941c:	stp	x21, x20, [x19]
  409420:	ldr	x0, [x0, #2320]
  409424:	str	x2, [x19, #16]
  409428:	bl	40bc00 <__fxstatat@plt+0x8b10>
  40942c:	cbz	x0, 409464 <__fxstatat@plt+0x6374>
  409430:	mov	x20, x0
  409434:	cmp	x19, x0
  409438:	mov	x0, #0x0                   	// #0
  40943c:	b.eq	409454 <__fxstatat@plt+0x6364>  // b.none
  409440:	ldr	x0, [x19, #16]
  409444:	bl	402e00 <free@plt>
  409448:	mov	x0, x19
  40944c:	bl	402e00 <free@plt>
  409450:	ldr	x0, [x20, #16]
  409454:	ldp	x19, x20, [sp, #16]
  409458:	ldp	x21, x22, [sp, #32]
  40945c:	ldp	x29, x30, [sp], #48
  409460:	ret
  409464:	bl	40fc70 <__fxstatat@plt+0xcb80>
  409468:	stp	x29, x30, [sp, #-16]!
  40946c:	mov	x1, #0x0                   	// #0
  409470:	adrp	x4, 409000 <__fxstatat@plt+0x5f10>
  409474:	mov	x29, sp
  409478:	add	x4, x4, #0x330
  40947c:	adrp	x3, 409000 <__fxstatat@plt+0x5f10>
  409480:	adrp	x2, 409000 <__fxstatat@plt+0x5f10>
  409484:	add	x3, x3, #0x300
  409488:	add	x2, x2, #0x2f0
  40948c:	mov	x0, #0x67                  	// #103
  409490:	bl	40b6a8 <__fxstatat@plt+0x85b8>
  409494:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  409498:	str	x0, [x1, #2320]
  40949c:	cbz	x0, 4094a8 <__fxstatat@plt+0x63b8>
  4094a0:	ldp	x29, x30, [sp], #16
  4094a4:	ret
  4094a8:	bl	40fc70 <__fxstatat@plt+0xcb80>
  4094ac:	nop
  4094b0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  4094b4:	ldr	x0, [x0, #2320]
  4094b8:	b	40b840 <__fxstatat@plt+0x8750>
  4094bc:	nop
  4094c0:	mov	w2, #0x1                   	// #1
  4094c4:	str	w0, [x1]
  4094c8:	str	xzr, [x1, #8]
  4094cc:	str	w2, [x1, #16]
  4094d0:	str	xzr, [x1, #24]
  4094d4:	strh	wzr, [x1, #32]
  4094d8:	str	xzr, [x1, #40]
  4094dc:	ret
  4094e0:	mov	x12, #0x1040                	// #4160
  4094e4:	sub	sp, sp, x12
  4094e8:	stp	x29, x30, [sp]
  4094ec:	mov	x29, sp
  4094f0:	stp	x19, x20, [sp, #16]
  4094f4:	mov	w20, #0x18                  	// #24
  4094f8:	ldr	x19, [x0, #40]
  4094fc:	stp	x21, x22, [sp, #32]
  409500:	mov	x21, #0x660b                	// #26123
  409504:	stp	x23, x24, [sp, #48]
  409508:	mov	x23, x0
  40950c:	mov	x24, #0x0                   	// #0
  409510:	mov	w22, #0x48                  	// #72
  409514:	movk	x21, #0xc020, lsl #16
  409518:	mov	x2, #0x1000                	// #4096
  40951c:	mov	w1, #0x0                   	// #0
  409520:	add	x0, sp, #0x40
  409524:	bl	402bd0 <memset@plt>
  409528:	ldr	x3, [x23, #8]
  40952c:	str	x3, [sp, #64]
  409530:	ldr	w4, [x23, #16]
  409534:	add	x2, sp, #0x40
  409538:	ldr	w0, [x23]
  40953c:	mvn	x3, x3
  409540:	mov	x1, x21
  409544:	str	x3, [sp, #72]
  409548:	str	w4, [sp, #80]
  40954c:	str	w22, [sp, #88]
  409550:	bl	4030c0 <ioctl@plt>
  409554:	tbnz	w0, #31, 4096ac <__fxstatat@plt+0x65bc>
  409558:	ldr	w0, [sp, #84]
  40955c:	cbz	w0, 409750 <__fxstatat@plt+0x6660>
  409560:	ldr	x1, [x23, #24]
  409564:	mov	w0, w0
  409568:	mvn	x2, x0
  40956c:	cmp	x1, x2
  409570:	b.hi	40978c <__fxstatat@plt+0x669c>  // b.pmore
  409574:	add	x1, x1, x0
  409578:	mov	x2, #0x18                  	// #24
  40957c:	ldr	x0, [x23, #40]
  409580:	str	x1, [x23, #24]
  409584:	umulh	x3, x1, x2
  409588:	mul	x2, x1, x2
  40958c:	sub	x19, x19, x0
  409590:	cmp	x3, #0x0
  409594:	cset	x3, ne  // ne = any
  409598:	tbnz	x2, #63, 409788 <__fxstatat@plt+0x6698>
  40959c:	cbnz	x3, 409788 <__fxstatat@plt+0x6698>
  4095a0:	add	x1, x1, x1, lsl #1
  4095a4:	lsl	x1, x1, #3
  4095a8:	bl	40fa78 <__fxstatat@plt+0xc988>
  4095ac:	ldr	w9, [sp, #84]
  4095b0:	add	x19, x0, x19
  4095b4:	str	x0, [x23, #40]
  4095b8:	cbz	w9, 409634 <__fxstatat@plt+0x6544>
  4095bc:	add	x7, sp, #0x60
  4095c0:	mov	w3, #0x0                   	// #0
  4095c4:	mov	w11, #0x38                  	// #56
  4095c8:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  4095cc:	umull	x4, w3, w11
  4095d0:	add	x6, x7, x4
  4095d4:	ldr	x1, [x7, x4]
  4095d8:	ldr	x5, [x6, #16]
  4095dc:	sub	x2, x10, x5
  4095e0:	cmp	x1, x2
  4095e4:	b.hi	409768 <__fxstatat@plt+0x6678>  // b.pmore
  4095e8:	cbz	w24, 40967c <__fxstatat@plt+0x658c>
  4095ec:	ldp	x2, x12, [x19]
  4095f0:	ldr	w8, [x6, #40]
  4095f4:	ldr	w14, [x19, #16]
  4095f8:	and	w13, w8, #0xfffffffe
  4095fc:	cmp	w14, w13
  409600:	add	x2, x12, x2
  409604:	b.eq	4096d4 <__fxstatat@plt+0x65e4>  // b.none
  409608:	cmp	x1, x2
  40960c:	b.cs	40968c <__fxstatat@plt+0x659c>  // b.hs, b.nlast
  409610:	sub	x8, x2, x1
  409614:	cmp	x5, x8
  409618:	b.hi	4096ac <__fxstatat@plt+0x65bc>  // b.pmore
  40961c:	add	x1, x1, x5
  409620:	str	x2, [x7, x4]
  409624:	sub	x1, x1, x2
  409628:	str	x1, [x6, #16]
  40962c:	cmp	w3, w9
  409630:	b.cc	4095cc <__fxstatat@plt+0x64dc>  // b.lo, b.ul, b.last
  409634:	ldr	w1, [x19, #16]
  409638:	tbnz	w1, #0, 40973c <__fxstatat@plt+0x664c>
  40963c:	ldrb	w1, [x23, #33]
  409640:	cmp	w24, #0x48
  409644:	b.ls	409718 <__fxstatat@plt+0x6628>  // b.plast
  409648:	cbnz	w1, 409744 <__fxstatat@plt+0x6654>
  40964c:	sub	w4, w24, #0x1
  409650:	mov	x2, #0xffffffffffffffe8    	// #-24
  409654:	mov	w3, #0x18                  	// #24
  409658:	umaddl	x1, w4, w3, x2
  40965c:	add	x2, x0, x1
  409660:	ldr	x1, [x0, x1]
  409664:	ldr	x0, [x2, #8]
  409668:	str	x4, [x23, #24]
  40966c:	add	x0, x0, x1
  409670:	str	x0, [x23, #8]
  409674:	mov	w0, #0x1                   	// #1
  409678:	b	4096b8 <__fxstatat@plt+0x65c8>
  40967c:	ldr	x2, [x23, #8]
  409680:	cmp	x1, x2
  409684:	b.cc	409610 <__fxstatat@plt+0x6520>  // b.lo, b.ul, b.last
  409688:	ldr	w8, [x6, #40]
  40968c:	umull	x2, w24, w20
  409690:	add	w3, w3, #0x1
  409694:	add	w24, w24, #0x1
  409698:	add	x19, x0, x2
  40969c:	str	x1, [x0, x2]
  4096a0:	str	x5, [x19, #8]
  4096a4:	str	w8, [x19, #16]
  4096a8:	b	40962c <__fxstatat@plt+0x653c>
  4096ac:	ldr	x0, [x23, #8]
  4096b0:	cbz	x0, 4096f0 <__fxstatat@plt+0x6600>
  4096b4:	mov	w0, #0x0                   	// #0
  4096b8:	mov	x12, #0x1040                	// #4160
  4096bc:	ldp	x29, x30, [sp]
  4096c0:	ldp	x19, x20, [sp, #16]
  4096c4:	ldp	x21, x22, [sp, #32]
  4096c8:	ldp	x23, x24, [sp, #48]
  4096cc:	add	sp, sp, x12
  4096d0:	ret
  4096d4:	cmp	x1, x2
  4096d8:	b.ne	409608 <__fxstatat@plt+0x6518>  // b.any
  4096dc:	add	x1, x12, x5
  4096e0:	add	w3, w3, #0x1
  4096e4:	str	x1, [x19, #8]
  4096e8:	str	w8, [x19, #16]
  4096ec:	b	40962c <__fxstatat@plt+0x653c>
  4096f0:	mov	w1, #0x1                   	// #1
  4096f4:	strb	w1, [x23, #32]
  4096f8:	mov	w0, #0x0                   	// #0
  4096fc:	mov	x12, #0x1040                	// #4160
  409700:	ldp	x29, x30, [sp]
  409704:	ldp	x19, x20, [sp, #16]
  409708:	ldp	x21, x22, [sp, #32]
  40970c:	ldp	x23, x24, [sp, #48]
  409710:	add	sp, sp, x12
  409714:	ret
  409718:	mov	w0, w24
  40971c:	str	x0, [x23, #24]
  409720:	cbnz	w1, 409674 <__fxstatat@plt+0x6584>
  409724:	ldp	x0, x1, [x19]
  409728:	add	x0, x0, x1
  40972c:	str	x0, [x23, #8]
  409730:	b.ne	409518 <__fxstatat@plt+0x6428>  // b.any
  409734:	mov	w0, #0x1                   	// #1
  409738:	b	4096b8 <__fxstatat@plt+0x65c8>
  40973c:	mov	w0, #0x1                   	// #1
  409740:	strb	w0, [x23, #33]
  409744:	mov	w0, #0x1                   	// #1
  409748:	str	x24, [x23, #24]
  40974c:	b	4096b8 <__fxstatat@plt+0x65c8>
  409750:	ldr	x0, [x23, #8]
  409754:	mov	w1, #0x1                   	// #1
  409758:	strb	w1, [x23, #33]
  40975c:	cmp	x0, #0x0
  409760:	cset	w0, ne  // ne = any
  409764:	b	4096b8 <__fxstatat@plt+0x65c8>
  409768:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  40976c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409770:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409774:	add	x3, x3, #0xe28
  409778:	add	x1, x1, #0xd98
  40977c:	add	x0, x0, #0xde8
  409780:	mov	w2, #0x8c                  	// #140
  409784:	bl	403030 <__assert_fail@plt>
  409788:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40978c:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  409790:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409794:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409798:	add	x3, x3, #0xe28
  40979c:	add	x1, x1, #0xd98
  4097a0:	add	x0, x0, #0xdb0
  4097a4:	mov	w2, #0x7e                  	// #126
  4097a8:	bl	403030 <__assert_fail@plt>
  4097ac:	nop
  4097b0:	mov	x4, x1
  4097b4:	ldr	w2, [x1, #16]
  4097b8:	mov	x3, x0
  4097bc:	ldr	w0, [x1]
  4097c0:	ldr	x1, [x1, #8]
  4097c4:	ldr	w4, [x4, #20]
  4097c8:	b	4029b0 <linkat@plt>
  4097cc:	nop
  4097d0:	stp	x29, x30, [sp, #-48]!
  4097d4:	mov	x29, sp
  4097d8:	stp	x19, x20, [sp, #16]
  4097dc:	mov	x20, x0
  4097e0:	mov	x19, x1
  4097e4:	str	x21, [sp, #32]
  4097e8:	bl	40a778 <__fxstatat@plt+0x7688>
  4097ec:	sub	x21, x0, x20
  4097f0:	add	x0, x21, #0x9
  4097f4:	cmp	x0, #0x100
  4097f8:	b.ls	409808 <__fxstatat@plt+0x6718>  // b.plast
  4097fc:	bl	402b00 <malloc@plt>
  409800:	mov	x19, x0
  409804:	cbz	x0, 409848 <__fxstatat@plt+0x6758>
  409808:	mov	x2, x21
  40980c:	mov	x1, x20
  409810:	mov	x0, x19
  409814:	bl	402e60 <mempcpy@plt>
  409818:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40981c:	add	x2, x2, #0xe40
  409820:	mov	x1, x0
  409824:	mov	x0, x19
  409828:	ldr	x3, [x2]
  40982c:	str	x3, [x1]
  409830:	ldrb	w2, [x2, #8]
  409834:	strb	w2, [x1, #8]
  409838:	ldp	x19, x20, [sp, #16]
  40983c:	ldr	x21, [sp, #32]
  409840:	ldp	x29, x30, [sp], #48
  409844:	ret
  409848:	mov	x0, #0x0                   	// #0
  40984c:	b	409838 <__fxstatat@plt+0x6748>
  409850:	mov	x2, x0
  409854:	ldr	x0, [x1]
  409858:	ldr	w1, [x1, #8]
  40985c:	b	402fd0 <symlinkat@plt>
  409860:	stp	x29, x30, [sp, #-368]!
  409864:	mov	x29, sp
  409868:	stp	x19, x20, [sp, #16]
  40986c:	mov	w20, w2
  409870:	stp	x21, x22, [sp, #32]
  409874:	and	w21, w5, #0xff
  409878:	mov	x22, x3
  40987c:	stp	x23, x24, [sp, #48]
  409880:	mov	x24, x1
  409884:	mov	w23, w4
  409888:	stp	x25, x26, [sp, #64]
  40988c:	mov	w25, w0
  409890:	tbnz	w6, #31, 409920 <__fxstatat@plt+0x6830>
  409894:	cmp	w6, #0x11
  409898:	eor	w21, w21, #0x1
  40989c:	cset	w5, ne  // ne = any
  4098a0:	mov	w19, w6
  4098a4:	orr	w21, w5, w21
  4098a8:	cbnz	w21, 409904 <__fxstatat@plt+0x6814>
  4098ac:	add	x26, sp, #0x70
  4098b0:	mov	x0, x22
  4098b4:	mov	x1, x26
  4098b8:	bl	4097d0 <__fxstatat@plt+0x66e0>
  4098bc:	mov	x21, x0
  4098c0:	cbz	x0, 409938 <__fxstatat@plt+0x6848>
  4098c4:	adrp	x3, 409000 <__fxstatat@plt+0x5f10>
  4098c8:	add	x2, sp, #0x58
  4098cc:	add	x3, x3, #0x7b0
  4098d0:	mov	x4, #0x6                   	// #6
  4098d4:	mov	w1, #0x0                   	// #0
  4098d8:	str	w25, [sp, #88]
  4098dc:	str	x24, [sp, #96]
  4098e0:	stp	w20, w23, [sp, #104]
  4098e4:	bl	40e368 <__fxstatat@plt+0xb278>
  4098e8:	cbz	w0, 40995c <__fxstatat@plt+0x686c>
  4098ec:	bl	403040 <__errno_location@plt>
  4098f0:	ldr	w19, [x0]
  4098f4:	cmp	x21, x26
  4098f8:	b.eq	409904 <__fxstatat@plt+0x6814>  // b.none
  4098fc:	mov	x0, x21
  409900:	bl	402e00 <free@plt>
  409904:	mov	w0, w19
  409908:	ldp	x19, x20, [sp, #16]
  40990c:	ldp	x21, x22, [sp, #32]
  409910:	ldp	x23, x24, [sp, #48]
  409914:	ldp	x25, x26, [sp, #64]
  409918:	ldp	x29, x30, [sp], #368
  40991c:	ret
  409920:	bl	4029b0 <linkat@plt>
  409924:	mov	w19, w0
  409928:	cbz	w0, 409904 <__fxstatat@plt+0x6814>
  40992c:	bl	403040 <__errno_location@plt>
  409930:	ldr	w6, [x0]
  409934:	b	409894 <__fxstatat@plt+0x67a4>
  409938:	bl	403040 <__errno_location@plt>
  40993c:	ldr	w19, [x0]
  409940:	ldp	x21, x22, [sp, #32]
  409944:	mov	w0, w19
  409948:	ldp	x19, x20, [sp, #16]
  40994c:	ldp	x23, x24, [sp, #48]
  409950:	ldp	x25, x26, [sp, #64]
  409954:	ldp	x29, x30, [sp], #368
  409958:	ret
  40995c:	mov	x3, x22
  409960:	mov	w2, w20
  409964:	mov	x1, x21
  409968:	mov	w0, w20
  40996c:	mov	w19, #0xffffffff            	// #-1
  409970:	bl	402e50 <renameat@plt>
  409974:	cbz	w0, 409980 <__fxstatat@plt+0x6890>
  409978:	bl	403040 <__errno_location@plt>
  40997c:	ldr	w19, [x0]
  409980:	mov	w0, w20
  409984:	mov	x1, x21
  409988:	mov	w2, #0x0                   	// #0
  40998c:	bl	402a00 <unlinkat@plt>
  409990:	b	4098f4 <__fxstatat@plt+0x6804>
  409994:	nop
  409998:	stp	x29, x30, [sp, #-336]!
  40999c:	mov	x29, sp
  4099a0:	stp	x19, x20, [sp, #16]
  4099a4:	and	w20, w3, #0xff
  4099a8:	stp	x21, x22, [sp, #32]
  4099ac:	mov	w22, w1
  4099b0:	mov	x21, x2
  4099b4:	stp	x23, x24, [sp, #48]
  4099b8:	mov	x23, x0
  4099bc:	tbnz	w4, #31, 409a44 <__fxstatat@plt+0x6954>
  4099c0:	cmp	w4, #0x11
  4099c4:	eor	w20, w20, #0x1
  4099c8:	cset	w3, ne  // ne = any
  4099cc:	mov	w19, w4
  4099d0:	orr	w20, w3, w20
  4099d4:	cbnz	w20, 409a2c <__fxstatat@plt+0x693c>
  4099d8:	add	x24, sp, #0x50
  4099dc:	mov	x0, x21
  4099e0:	mov	x1, x24
  4099e4:	bl	4097d0 <__fxstatat@plt+0x66e0>
  4099e8:	mov	x20, x0
  4099ec:	cbz	x0, 409a5c <__fxstatat@plt+0x696c>
  4099f0:	adrp	x3, 409000 <__fxstatat@plt+0x5f10>
  4099f4:	add	x2, sp, #0x40
  4099f8:	add	x3, x3, #0x850
  4099fc:	mov	x4, #0x6                   	// #6
  409a00:	mov	w1, #0x0                   	// #0
  409a04:	str	x23, [sp, #64]
  409a08:	str	w22, [sp, #72]
  409a0c:	bl	40e368 <__fxstatat@plt+0xb278>
  409a10:	cbz	w0, 409a7c <__fxstatat@plt+0x698c>
  409a14:	bl	403040 <__errno_location@plt>
  409a18:	ldr	w19, [x0]
  409a1c:	cmp	x20, x24
  409a20:	b.eq	409a2c <__fxstatat@plt+0x693c>  // b.none
  409a24:	mov	x0, x20
  409a28:	bl	402e00 <free@plt>
  409a2c:	mov	w0, w19
  409a30:	ldp	x19, x20, [sp, #16]
  409a34:	ldp	x21, x22, [sp, #32]
  409a38:	ldp	x23, x24, [sp, #48]
  409a3c:	ldp	x29, x30, [sp], #336
  409a40:	ret
  409a44:	bl	402fd0 <symlinkat@plt>
  409a48:	mov	w19, w0
  409a4c:	cbz	w0, 409a2c <__fxstatat@plt+0x693c>
  409a50:	bl	403040 <__errno_location@plt>
  409a54:	ldr	w4, [x0]
  409a58:	b	4099c0 <__fxstatat@plt+0x68d0>
  409a5c:	bl	403040 <__errno_location@plt>
  409a60:	ldr	w19, [x0]
  409a64:	ldp	x21, x22, [sp, #32]
  409a68:	mov	w0, w19
  409a6c:	ldp	x19, x20, [sp, #16]
  409a70:	ldp	x23, x24, [sp, #48]
  409a74:	ldp	x29, x30, [sp], #336
  409a78:	ret
  409a7c:	mov	x3, x21
  409a80:	mov	w2, w22
  409a84:	mov	x1, x20
  409a88:	mov	w0, w22
  409a8c:	mov	w19, #0xffffffff            	// #-1
  409a90:	bl	402e50 <renameat@plt>
  409a94:	cbz	w0, 409a1c <__fxstatat@plt+0x692c>
  409a98:	bl	403040 <__errno_location@plt>
  409a9c:	mov	x3, x0
  409aa0:	mov	x1, x20
  409aa4:	mov	w0, w22
  409aa8:	mov	w2, #0x0                   	// #0
  409aac:	ldr	w19, [x3]
  409ab0:	bl	402a00 <unlinkat@plt>
  409ab4:	b	409a1c <__fxstatat@plt+0x692c>
  409ab8:	stp	x29, x30, [sp, #-48]!
  409abc:	mov	x29, sp
  409ac0:	stp	x19, x20, [sp, #16]
  409ac4:	mov	x20, x2
  409ac8:	str	x21, [sp, #32]
  409acc:	mov	x21, x0
  409ad0:	bl	40bfc8 <__fxstatat@plt+0x8ed8>
  409ad4:	mov	w19, w0
  409ad8:	cmn	w0, #0x2
  409adc:	b.eq	409b40 <__fxstatat@plt+0x6a50>  // b.none
  409ae0:	cmn	w0, #0x1
  409ae4:	b.ne	409b2c <__fxstatat@plt+0x6a3c>  // b.any
  409ae8:	bl	403040 <__errno_location@plt>
  409aec:	mov	x3, x0
  409af0:	mov	w2, #0x5                   	// #5
  409af4:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409af8:	mov	x0, #0x0                   	// #0
  409afc:	add	x1, x1, #0xb10
  409b00:	ldr	w21, [x3]
  409b04:	bl	402f90 <dcgettext@plt>
  409b08:	mov	x2, x0
  409b0c:	mov	x0, x20
  409b10:	mov	x20, x2
  409b14:	bl	40da78 <__fxstatat@plt+0xa988>
  409b18:	mov	x3, x0
  409b1c:	mov	x2, x20
  409b20:	mov	w1, w21
  409b24:	mov	w0, #0x0                   	// #0
  409b28:	bl	402950 <error@plt>
  409b2c:	mov	w0, w19
  409b30:	ldp	x19, x20, [sp, #16]
  409b34:	ldr	x21, [sp, #32]
  409b38:	ldp	x29, x30, [sp], #48
  409b3c:	ret
  409b40:	bl	403040 <__errno_location@plt>
  409b44:	mov	x1, x0
  409b48:	mov	x0, x21
  409b4c:	ldr	w20, [x1]
  409b50:	bl	40da78 <__fxstatat@plt+0xa988>
  409b54:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  409b58:	mov	x3, x0
  409b5c:	mov	w1, w20
  409b60:	add	x2, x2, #0x740
  409b64:	mov	w0, #0x0                   	// #0
  409b68:	bl	402950 <error@plt>
  409b6c:	mov	w0, w19
  409b70:	ldp	x19, x20, [sp, #16]
  409b74:	ldr	x21, [sp, #32]
  409b78:	ldp	x29, x30, [sp], #48
  409b7c:	ret
  409b80:	stp	x29, x30, [sp, #-48]!
  409b84:	mov	x29, sp
  409b88:	stp	x19, x20, [sp, #16]
  409b8c:	mov	x20, x0
  409b90:	bl	40c020 <__fxstatat@plt+0x8f30>
  409b94:	mov	w19, w0
  409b98:	cbnz	w0, 409bac <__fxstatat@plt+0x6abc>
  409b9c:	mov	w0, w19
  409ba0:	ldp	x19, x20, [sp, #16]
  409ba4:	ldp	x29, x30, [sp], #48
  409ba8:	ret
  409bac:	str	x21, [sp, #32]
  409bb0:	bl	403040 <__errno_location@plt>
  409bb4:	mov	x3, x0
  409bb8:	mov	w2, #0x5                   	// #5
  409bbc:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  409bc0:	mov	x0, #0x0                   	// #0
  409bc4:	add	x1, x1, #0x960
  409bc8:	ldr	w21, [x3]
  409bcc:	bl	402f90 <dcgettext@plt>
  409bd0:	mov	x2, x0
  409bd4:	mov	x0, x20
  409bd8:	mov	x20, x2
  409bdc:	bl	40da78 <__fxstatat@plt+0xa988>
  409be0:	mov	x3, x0
  409be4:	mov	x2, x20
  409be8:	mov	w1, w21
  409bec:	mov	w0, #0x0                   	// #0
  409bf0:	bl	402950 <error@plt>
  409bf4:	mov	w0, w19
  409bf8:	ldp	x19, x20, [sp, #16]
  409bfc:	ldr	x21, [sp, #32]
  409c00:	ldp	x29, x30, [sp], #48
  409c04:	ret
  409c08:	stp	x29, x30, [sp, #-64]!
  409c0c:	cmp	x1, #0x401
  409c10:	mov	x29, sp
  409c14:	stp	x19, x20, [sp, #16]
  409c18:	mov	x19, #0x401                 	// #1025
  409c1c:	csinc	x19, x19, x1, cs  // cs = hs, nlast
  409c20:	stp	x21, x22, [sp, #32]
  409c24:	mov	x22, x0
  409c28:	stp	x23, x24, [sp, #48]
  409c2c:	mov	x23, #0x3fffffffffffffff    	// #4611686018427387903
  409c30:	mov	x24, #0x7ffffffffffffffe    	// #9223372036854775806
  409c34:	nop
  409c38:	mov	x0, x19
  409c3c:	bl	402b00 <malloc@plt>
  409c40:	mov	x20, x0
  409c44:	mov	x2, x19
  409c48:	mov	x0, x22
  409c4c:	mov	x1, x20
  409c50:	cbz	x20, 409c98 <__fxstatat@plt+0x6ba8>
  409c54:	bl	4029c0 <readlink@plt>
  409c58:	mov	x21, x0
  409c5c:	tbnz	x0, #63, 409ce4 <__fxstatat@plt+0x6bf4>
  409c60:	mov	x0, x20
  409c64:	cmp	x19, x21
  409c68:	b.hi	409d18 <__fxstatat@plt+0x6c28>  // b.pmore
  409c6c:	bl	402e00 <free@plt>
  409c70:	cmp	x19, x23
  409c74:	b.hi	409cb0 <__fxstatat@plt+0x6bc0>  // b.pmore
  409c78:	lsl	x19, x19, #1
  409c7c:	mov	x0, x19
  409c80:	bl	402b00 <malloc@plt>
  409c84:	mov	x20, x0
  409c88:	mov	x2, x19
  409c8c:	mov	x0, x22
  409c90:	mov	x1, x20
  409c94:	cbnz	x20, 409c54 <__fxstatat@plt+0x6b64>
  409c98:	mov	x0, x20
  409c9c:	ldp	x19, x20, [sp, #16]
  409ca0:	ldp	x21, x22, [sp, #32]
  409ca4:	ldp	x23, x24, [sp, #48]
  409ca8:	ldp	x29, x30, [sp], #64
  409cac:	ret
  409cb0:	cmp	x19, x24
  409cb4:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  409cb8:	b.ls	409c38 <__fxstatat@plt+0x6b48>  // b.plast
  409cbc:	bl	403040 <__errno_location@plt>
  409cc0:	mov	x20, #0x0                   	// #0
  409cc4:	mov	w1, #0xc                   	// #12
  409cc8:	str	w1, [x0]
  409ccc:	mov	x0, x20
  409cd0:	ldp	x19, x20, [sp, #16]
  409cd4:	ldp	x21, x22, [sp, #32]
  409cd8:	ldp	x23, x24, [sp, #48]
  409cdc:	ldp	x29, x30, [sp], #64
  409ce0:	ret
  409ce4:	bl	403040 <__errno_location@plt>
  409ce8:	ldr	w0, [x0]
  409cec:	cmp	w0, #0x22
  409cf0:	b.eq	409c60 <__fxstatat@plt+0x6b70>  // b.none
  409cf4:	mov	x0, x20
  409cf8:	mov	x20, #0x0                   	// #0
  409cfc:	bl	402e00 <free@plt>
  409d00:	mov	x0, x20
  409d04:	ldp	x19, x20, [sp, #16]
  409d08:	ldp	x21, x22, [sp, #32]
  409d0c:	ldp	x23, x24, [sp, #48]
  409d10:	ldp	x29, x30, [sp], #64
  409d14:	ret
  409d18:	strb	wzr, [x20, x21]
  409d1c:	mov	x0, x20
  409d20:	ldp	x19, x20, [sp, #16]
  409d24:	ldp	x21, x22, [sp, #32]
  409d28:	ldp	x23, x24, [sp, #48]
  409d2c:	ldp	x29, x30, [sp], #64
  409d30:	ret
  409d34:	nop
  409d38:	stp	x29, x30, [sp, #-32]!
  409d3c:	mov	x29, sp
  409d40:	str	x19, [sp, #16]
  409d44:	mov	x19, x0
  409d48:	cbz	x0, 409d94 <__fxstatat@plt+0x6ca4>
  409d4c:	ldrb	w0, [x19]
  409d50:	cbnz	w0, 409d70 <__fxstatat@plt+0x6c80>
  409d54:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  409d58:	adrp	x19, 415000 <__fxstatat@plt+0x11f10>
  409d5c:	add	x19, x19, #0xe58
  409d60:	str	x19, [x0, #2328]
  409d64:	ldr	x19, [sp, #16]
  409d68:	ldp	x29, x30, [sp], #32
  409d6c:	ret
  409d70:	mov	x0, x19
  409d74:	bl	40a778 <__fxstatat@plt+0x7688>
  409d78:	cmp	x19, x0
  409d7c:	b.ne	409d54 <__fxstatat@plt+0x6c64>  // b.any
  409d80:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  409d84:	str	x19, [x0, #2328]
  409d88:	ldr	x19, [sp, #16]
  409d8c:	ldp	x29, x30, [sp], #32
  409d90:	ret
  409d94:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  409d98:	add	x0, x0, #0xe60
  409d9c:	bl	403050 <getenv@plt>
  409da0:	mov	x19, x0
  409da4:	cbz	x0, 409d54 <__fxstatat@plt+0x6c64>
  409da8:	b	409d4c <__fxstatat@plt+0x6c5c>
  409dac:	nop
  409db0:	stp	x29, x30, [sp, #-208]!
  409db4:	mov	x29, sp
  409db8:	stp	x23, x24, [sp, #48]
  409dbc:	mov	x23, x1
  409dc0:	str	w0, [sp, #188]
  409dc4:	and	w0, w3, #0xff
  409dc8:	stp	x19, x20, [sp, #16]
  409dcc:	stp	x21, x22, [sp, #32]
  409dd0:	stp	x25, x26, [sp, #64]
  409dd4:	mov	w25, w2
  409dd8:	str	w0, [sp, #184]
  409ddc:	mov	x0, x1
  409de0:	bl	40a778 <__fxstatat@plt+0x7688>
  409de4:	sub	x21, x0, x23
  409de8:	bl	402920 <strlen@plt>
  409dec:	add	x24, x21, x0
  409df0:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  409df4:	ldr	x1, [x1, #2328]
  409df8:	cbz	x1, 40a2f4 <__fxstatat@plt+0x7204>
  409dfc:	mov	x0, x1
  409e00:	bl	402920 <strlen@plt>
  409e04:	add	x1, x0, #0x1
  409e08:	add	x2, x24, #0x1
  409e0c:	mov	x0, #0x9                   	// #9
  409e10:	cmp	x1, x0
  409e14:	csel	x0, x1, x0, cs  // cs = hs, nlast
  409e18:	str	x2, [sp, #120]
  409e1c:	add	x0, x0, x2
  409e20:	str	x0, [sp, #152]
  409e24:	str	x1, [sp, #176]
  409e28:	bl	402b00 <malloc@plt>
  409e2c:	mov	x19, x0
  409e30:	cbz	x0, 40a0dc <__fxstatat@plt+0x6fec>
  409e34:	add	x0, x24, #0x4
  409e38:	mov	x22, #0x0                   	// #0
  409e3c:	stp	x27, x28, [sp, #80]
  409e40:	str	xzr, [sp, #144]
  409e44:	str	x0, [sp, #160]
  409e48:	mov	w0, #0xffffffff            	// #-1
  409e4c:	str	w0, [sp, #204]
  409e50:	ldr	x2, [sp, #120]
  409e54:	mov	x1, x23
  409e58:	mov	x0, x19
  409e5c:	bl	4028f0 <memcpy@plt>
  409e60:	cmp	w25, #0x1
  409e64:	b.eq	40a0f8 <__fxstatat@plt+0x7008>  // b.none
  409e68:	add	x27, x19, x21
  409e6c:	mov	x0, x27
  409e70:	bl	40a7d0 <__fxstatat@plt+0x76e0>
  409e74:	mov	x20, x0
  409e78:	cbz	x22, 40a1c8 <__fxstatat@plt+0x70d8>
  409e7c:	mov	x0, x22
  409e80:	bl	402db0 <rewinddir@plt>
  409e84:	ldr	x0, [sp, #152]
  409e88:	str	x0, [sp, #104]
  409e8c:	add	x0, x20, #0x4
  409e90:	add	x20, x20, #0x2
  409e94:	mov	x27, #0x1                   	// #1
  409e98:	mov	w26, #0x2                   	// #2
  409e9c:	str	x0, [sp, #112]
  409ea0:	mov	x0, x22
  409ea4:	bl	402c20 <readdir@plt>
  409ea8:	cbz	x0, 40a058 <__fxstatat@plt+0x6f68>
  409eac:	add	x28, x0, #0x13
  409eb0:	mov	x0, x28
  409eb4:	bl	402920 <strlen@plt>
  409eb8:	ldr	x1, [sp, #112]
  409ebc:	cmp	x0, x1
  409ec0:	b.cc	409ea0 <__fxstatat@plt+0x6db0>  // b.lo, b.ul, b.last
  409ec4:	mov	x2, x20
  409ec8:	mov	x1, x28
  409ecc:	add	x0, x19, x21
  409ed0:	bl	402d50 <memcmp@plt>
  409ed4:	cbnz	w0, 409ea0 <__fxstatat@plt+0x6db0>
  409ed8:	ldrb	w2, [x28, x20]
  409edc:	add	x3, x28, x20
  409ee0:	sub	w0, w2, #0x31
  409ee4:	and	w0, w0, #0xff
  409ee8:	cmp	w0, #0x8
  409eec:	b.hi	409ea0 <__fxstatat@plt+0x6db0>  // b.pmore
  409ef0:	ldrb	w0, [x3, #1]
  409ef4:	cmp	w2, #0x39
  409ef8:	cset	w5, eq  // eq = none
  409efc:	mov	x4, #0x1                   	// #1
  409f00:	sub	w1, w0, #0x30
  409f04:	cmp	w1, #0x9
  409f08:	b.hi	409f2c <__fxstatat@plt+0x6e3c>  // b.pmore
  409f0c:	nop
  409f10:	add	x4, x4, #0x1
  409f14:	cmp	w0, #0x39
  409f18:	csel	w5, w5, wzr, eq  // eq = none
  409f1c:	ldrb	w0, [x3, x4]
  409f20:	sub	w1, w0, #0x30
  409f24:	cmp	w1, #0x9
  409f28:	b.ls	409f10 <__fxstatat@plt+0x6e20>  // b.plast
  409f2c:	cmp	w0, #0x7e
  409f30:	b.ne	409ea0 <__fxstatat@plt+0x6db0>  // b.any
  409f34:	add	x0, x3, x4
  409f38:	ldrb	w0, [x0, #1]
  409f3c:	cbnz	w0, 409ea0 <__fxstatat@plt+0x6db0>
  409f40:	cmp	x27, x4
  409f44:	b.cc	409f80 <__fxstatat@plt+0x6e90>  // b.lo, b.ul, b.last
  409f48:	str	x4, [sp, #128]
  409f4c:	str	w5, [sp, #136]
  409f50:	b.ne	409ea0 <__fxstatat@plt+0x6db0>  // b.any
  409f54:	add	x0, x24, #0x2
  409f58:	mov	x1, x3
  409f5c:	mov	x2, x27
  409f60:	add	x0, x19, x0
  409f64:	str	x3, [sp, #168]
  409f68:	bl	402d50 <memcmp@plt>
  409f6c:	ldr	w5, [sp, #136]
  409f70:	cmp	w0, #0x0
  409f74:	ldr	x4, [sp, #128]
  409f78:	ldr	x3, [sp, #168]
  409f7c:	b.gt	409ea0 <__fxstatat@plt+0x6db0>
  409f80:	ldr	x0, [sp, #160]
  409f84:	and	x6, x5, #0xff
  409f88:	ldr	x1, [sp, #104]
  409f8c:	add	x27, x6, x4
  409f90:	add	x0, x0, x27
  409f94:	mov	w26, w5
  409f98:	cmp	x0, x1
  409f9c:	b.ls	40a298 <__fxstatat@plt+0x71a8>  // b.plast
  409fa0:	cmp	x0, #0x0
  409fa4:	lsl	x2, x0, #1
  409fa8:	cset	x1, lt  // lt = tstop
  409fac:	tbnz	x0, #62, 40a290 <__fxstatat@plt+0x71a0>
  409fb0:	cbnz	x1, 40a290 <__fxstatat@plt+0x71a0>
  409fb4:	str	x2, [sp, #104]
  409fb8:	ldr	x1, [sp, #104]
  409fbc:	mov	x0, x19
  409fc0:	stp	x4, x3, [sp, #128]
  409fc4:	str	x6, [sp, #168]
  409fc8:	bl	402c30 <realloc@plt>
  409fcc:	mov	x5, x0
  409fd0:	ldp	x4, x3, [sp, #128]
  409fd4:	ldr	x6, [sp, #168]
  409fd8:	cbz	x0, 40a258 <__fxstatat@plt+0x7168>
  409fdc:	add	x0, x5, x24
  409fe0:	mov	w1, #0x7e2e                	// #32302
  409fe4:	add	x2, x0, #0x2
  409fe8:	strh	w1, [x5, x24]
  409fec:	add	x6, x2, x6
  409ff0:	mov	x1, x3
  409ff4:	mov	w3, #0x30                  	// #48
  409ff8:	strb	w3, [x0, #2]
  409ffc:	add	x2, x4, #0x2
  40a000:	mov	x0, x6
  40a004:	stp	x4, x5, [sp, #128]
  40a008:	bl	4028f0 <memcpy@plt>
  40a00c:	ldp	x4, x5, [sp, #128]
  40a010:	add	x4, x0, x4
  40a014:	sub	x2, x4, #0x1
  40a018:	ldurb	w1, [x4, #-1]
  40a01c:	cmp	w1, #0x39
  40a020:	b.ne	40a03c <__fxstatat@plt+0x6f4c>  // b.any
  40a024:	nop
  40a028:	mov	w0, #0x30                  	// #48
  40a02c:	strb	w0, [x2]
  40a030:	ldrb	w1, [x2, #-1]!
  40a034:	cmp	w1, #0x39
  40a038:	b.eq	40a028 <__fxstatat@plt+0x6f38>  // b.none
  40a03c:	add	w1, w1, #0x1
  40a040:	strb	w1, [x2]
  40a044:	mov	x19, x5
  40a048:	mov	x0, x22
  40a04c:	bl	402c20 <readdir@plt>
  40a050:	cbnz	x0, 409eac <__fxstatat@plt+0x6dbc>
  40a054:	nop
  40a058:	cmp	w26, #0x2
  40a05c:	b.eq	40a110 <__fxstatat@plt+0x7020>  // b.none
  40a060:	cmp	w26, #0x1
  40a064:	b.eq	40a130 <__fxstatat@plt+0x7040>  // b.none
  40a068:	ldr	w0, [sp, #184]
  40a06c:	cbz	w0, 40a2c8 <__fxstatat@plt+0x71d8>
  40a070:	ldr	w2, [sp, #204]
  40a074:	add	x3, x19, x21
  40a078:	tbz	w2, #31, 40a090 <__fxstatat@plt+0x6fa0>
  40a07c:	mov	w0, #0xffffff9c            	// #-100
  40a080:	mov	x3, x19
  40a084:	mov	w2, w0
  40a088:	mov	x21, #0x0                   	// #0
  40a08c:	str	w0, [sp, #204]
  40a090:	cmp	w25, #0x1
  40a094:	mov	x1, x23
  40a098:	cset	w4, ne  // ne = any
  40a09c:	mov	w0, #0xffffff9c            	// #-100
  40a0a0:	bl	40da98 <__fxstatat@plt+0xa9a8>
  40a0a4:	cbz	w0, 40a2c8 <__fxstatat@plt+0x71d8>
  40a0a8:	bl	403040 <__errno_location@plt>
  40a0ac:	ldr	w26, [x0]
  40a0b0:	mov	x20, x0
  40a0b4:	cmp	w26, #0x11
  40a0b8:	b.eq	409e50 <__fxstatat@plt+0x6d60>  // b.none
  40a0bc:	cbz	x22, 40a0c8 <__fxstatat@plt+0x6fd8>
  40a0c0:	mov	x0, x22
  40a0c4:	bl	402c80 <closedir@plt>
  40a0c8:	mov	x0, x19
  40a0cc:	mov	x19, #0x0                   	// #0
  40a0d0:	bl	402e00 <free@plt>
  40a0d4:	ldp	x27, x28, [sp, #80]
  40a0d8:	str	w26, [x20]
  40a0dc:	mov	x0, x19
  40a0e0:	ldp	x19, x20, [sp, #16]
  40a0e4:	ldp	x21, x22, [sp, #32]
  40a0e8:	ldp	x23, x24, [sp, #48]
  40a0ec:	ldp	x25, x26, [sp, #64]
  40a0f0:	ldp	x29, x30, [sp], #208
  40a0f4:	ret
  40a0f8:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a0fc:	ldr	x2, [sp, #176]
  40a100:	ldr	x1, [x0, #2328]
  40a104:	add	x0, x19, x24
  40a108:	bl	4028f0 <memcpy@plt>
  40a10c:	b	40a068 <__fxstatat@plt+0x6f78>
  40a110:	cmp	w25, #0x2
  40a114:	b.ne	40a130 <__fxstatat@plt+0x7040>  // b.any
  40a118:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a11c:	mov	w25, #0x1                   	// #1
  40a120:	ldr	x2, [sp, #176]
  40a124:	ldr	x1, [x0, #2328]
  40a128:	add	x0, x19, x24
  40a12c:	bl	4028f0 <memcpy@plt>
  40a130:	mov	x0, x19
  40a134:	bl	40a778 <__fxstatat@plt+0x7688>
  40a138:	mov	x20, x0
  40a13c:	bl	40a7d0 <__fxstatat@plt+0x76e0>
  40a140:	mov	x26, x0
  40a144:	cmp	x0, #0xe
  40a148:	b.ls	40a068 <__fxstatat@plt+0x6f78>  // b.plast
  40a14c:	ldr	x0, [sp, #144]
  40a150:	cbnz	x0, 40a194 <__fxstatat@plt+0x70a4>
  40a154:	ldr	w1, [sp, #204]
  40a158:	str	w1, [sp, #104]
  40a15c:	bl	403040 <__errno_location@plt>
  40a160:	mov	x27, x0
  40a164:	ldr	w1, [sp, #104]
  40a168:	tbnz	w1, #31, 40a308 <__fxstatat@plt+0x7218>
  40a16c:	str	wzr, [x27]
  40a170:	mov	w0, w1
  40a174:	mov	w1, #0x3                   	// #3
  40a178:	bl	402d20 <fpathconf@plt>
  40a17c:	ldr	w1, [x27]
  40a180:	cmp	w1, #0x0
  40a184:	cset	x1, eq  // eq = none
  40a188:	sub	x0, x0, x1
  40a18c:	str	x0, [sp, #144]
  40a190:	tbnz	x0, #63, 40a2b0 <__fxstatat@plt+0x71c0>
  40a194:	ldr	x0, [sp, #144]
  40a198:	cmp	x26, x0
  40a19c:	b.ls	40a068 <__fxstatat@plt+0x6f78>  // b.plast
  40a1a0:	ldr	x2, [sp, #144]
  40a1a4:	add	x0, x19, x24
  40a1a8:	sub	x1, x0, x20
  40a1ac:	cmp	x1, x2
  40a1b0:	b.cs	40a2a0 <__fxstatat@plt+0x71b0>  // b.hs, b.nlast
  40a1b4:	add	x1, x1, #0x1
  40a1b8:	mov	w2, #0x7e                  	// #126
  40a1bc:	strb	w2, [x0]
  40a1c0:	strb	wzr, [x20, x1]
  40a1c4:	b	40a068 <__fxstatat@plt+0x6f78>
  40a1c8:	mov	w0, #0x2e                  	// #46
  40a1cc:	ldrh	w26, [x19, x21]
  40a1d0:	strh	w0, [x19, x21]
  40a1d4:	mov	x1, x19
  40a1d8:	ldr	w0, [sp, #188]
  40a1dc:	add	x3, sp, #0xcc
  40a1e0:	mov	w2, #0x0                   	// #0
  40a1e4:	bl	40be50 <__fxstatat@plt+0x8d60>
  40a1e8:	mov	x22, x0
  40a1ec:	add	x1, x27, x20
  40a1f0:	cbz	x0, 40a214 <__fxstatat@plt+0x7124>
  40a1f4:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40a1f8:	add	x0, x0, #0xe78
  40a1fc:	strh	w26, [x27]
  40a200:	ldr	w2, [x0]
  40a204:	ldrb	w0, [x0, #4]
  40a208:	str	w2, [x27, x20]
  40a20c:	strb	w0, [x1, #4]
  40a210:	b	409e84 <__fxstatat@plt+0x6d94>
  40a214:	str	x1, [sp, #104]
  40a218:	bl	403040 <__errno_location@plt>
  40a21c:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a220:	add	x2, x2, #0xe78
  40a224:	ldr	x1, [sp, #104]
  40a228:	strh	w26, [x27]
  40a22c:	ldr	w0, [x0]
  40a230:	ldr	w3, [x2]
  40a234:	ldrb	w2, [x2, #4]
  40a238:	cmp	w0, #0xc
  40a23c:	str	w3, [x27, x20]
  40a240:	cset	w0, eq  // eq = none
  40a244:	strb	w2, [x1, #4]
  40a248:	add	w26, w0, #0x2
  40a24c:	cbz	w0, 40a110 <__fxstatat@plt+0x7020>
  40a250:	cmp	w26, #0x3
  40a254:	b.ne	40a060 <__fxstatat@plt+0x6f70>  // b.any
  40a258:	mov	x0, x19
  40a25c:	bl	402e00 <free@plt>
  40a260:	mov	x19, #0x0                   	// #0
  40a264:	bl	403040 <__errno_location@plt>
  40a268:	mov	w1, #0xc                   	// #12
  40a26c:	ldp	x27, x28, [sp, #80]
  40a270:	str	w1, [x0]
  40a274:	mov	x0, x19
  40a278:	ldp	x19, x20, [sp, #16]
  40a27c:	ldp	x21, x22, [sp, #32]
  40a280:	ldp	x23, x24, [sp, #48]
  40a284:	ldp	x25, x26, [sp, #64]
  40a288:	ldp	x29, x30, [sp], #208
  40a28c:	ret
  40a290:	str	x0, [sp, #104]
  40a294:	b	409fb8 <__fxstatat@plt+0x6ec8>
  40a298:	mov	x5, x19
  40a29c:	b	409fdc <__fxstatat@plt+0x6eec>
  40a2a0:	ldr	x1, [sp, #144]
  40a2a4:	sub	x0, x1, #0x1
  40a2a8:	add	x0, x20, x0
  40a2ac:	b	40a1b8 <__fxstatat@plt+0x70c8>
  40a2b0:	mov	x1, #0xe                   	// #14
  40a2b4:	str	x1, [sp, #144]
  40a2b8:	cmn	x0, #0x1
  40a2bc:	b.ne	40a1a0 <__fxstatat@plt+0x70b0>  // b.any
  40a2c0:	str	x0, [sp, #144]
  40a2c4:	b	40a068 <__fxstatat@plt+0x6f78>
  40a2c8:	cbz	x22, 40a344 <__fxstatat@plt+0x7254>
  40a2cc:	mov	x0, x22
  40a2d0:	bl	402c80 <closedir@plt>
  40a2d4:	mov	x0, x19
  40a2d8:	ldp	x19, x20, [sp, #16]
  40a2dc:	ldp	x21, x22, [sp, #32]
  40a2e0:	ldp	x23, x24, [sp, #48]
  40a2e4:	ldp	x25, x26, [sp, #64]
  40a2e8:	ldp	x27, x28, [sp, #80]
  40a2ec:	ldp	x29, x30, [sp], #208
  40a2f0:	ret
  40a2f4:	mov	x0, #0x0                   	// #0
  40a2f8:	bl	409d38 <__fxstatat@plt+0x6c48>
  40a2fc:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a300:	ldr	x1, [x0, #2328]
  40a304:	b	409dfc <__fxstatat@plt+0x6d0c>
  40a308:	ldrh	w2, [x20]
  40a30c:	mov	w0, #0x2e                  	// #46
  40a310:	strh	w0, [x20]
  40a314:	mov	w1, #0x3                   	// #3
  40a318:	str	wzr, [x27]
  40a31c:	mov	x0, x19
  40a320:	str	w2, [sp, #104]
  40a324:	bl	402a40 <pathconf@plt>
  40a328:	ldr	w1, [x27]
  40a32c:	ldr	w2, [sp, #104]
  40a330:	cmp	w1, #0x0
  40a334:	strh	w2, [x20]
  40a338:	cset	x1, eq  // eq = none
  40a33c:	sub	x0, x0, x1
  40a340:	b	40a18c <__fxstatat@plt+0x709c>
  40a344:	ldp	x27, x28, [sp, #80]
  40a348:	b	40a0dc <__fxstatat@plt+0x6fec>
  40a34c:	nop
  40a350:	mov	w3, #0x1                   	// #1
  40a354:	b	409db0 <__fxstatat@plt+0x6cc0>
  40a358:	stp	x29, x30, [sp, #-32]!
  40a35c:	adrp	x2, 42b000 <__fxstatat@plt+0x27f10>
  40a360:	mov	x4, #0x4                   	// #4
  40a364:	mov	x29, sp
  40a368:	ldr	x5, [x2, #1176]
  40a36c:	str	x19, [sp, #16]
  40a370:	adrp	x19, 415000 <__fxstatat@plt+0x11f10>
  40a374:	add	x19, x19, #0xef8
  40a378:	mov	x3, x19
  40a37c:	add	x2, x19, #0x20
  40a380:	bl	412cb0 <__fxstatat@plt+0xfbc0>
  40a384:	ldr	w0, [x19, x0, lsl #2]
  40a388:	ldr	x19, [sp, #16]
  40a38c:	ldp	x29, x30, [sp], #32
  40a390:	ret
  40a394:	nop
  40a398:	stp	x29, x30, [sp, #-16]!
  40a39c:	mov	w3, #0x0                   	// #0
  40a3a0:	mov	x29, sp
  40a3a4:	bl	409db0 <__fxstatat@plt+0x6cc0>
  40a3a8:	cbz	x0, 40a3b4 <__fxstatat@plt+0x72c4>
  40a3ac:	ldp	x29, x30, [sp], #16
  40a3b0:	ret
  40a3b4:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40a3b8:	cbz	x1, 40a3c4 <__fxstatat@plt+0x72d4>
  40a3bc:	ldrb	w2, [x1]
  40a3c0:	cbnz	w2, 40a3cc <__fxstatat@plt+0x72dc>
  40a3c4:	mov	w0, #0x2                   	// #2
  40a3c8:	ret
  40a3cc:	b	40a358 <__fxstatat@plt+0x7268>
  40a3d0:	cbz	x1, 40a3dc <__fxstatat@plt+0x72ec>
  40a3d4:	ldrb	w2, [x1]
  40a3d8:	cbnz	w2, 40a418 <__fxstatat@plt+0x7328>
  40a3dc:	stp	x29, x30, [sp, #-16]!
  40a3e0:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40a3e4:	add	x0, x0, #0xe80
  40a3e8:	mov	x29, sp
  40a3ec:	bl	403050 <getenv@plt>
  40a3f0:	mov	x1, x0
  40a3f4:	cbz	x0, 40a400 <__fxstatat@plt+0x7310>
  40a3f8:	ldrb	w0, [x0]
  40a3fc:	cbnz	w0, 40a40c <__fxstatat@plt+0x731c>
  40a400:	mov	w0, #0x2                   	// #2
  40a404:	ldp	x29, x30, [sp], #16
  40a408:	ret
  40a40c:	adrp	x0, 415000 <__fxstatat@plt+0x11f10>
  40a410:	add	x0, x0, #0xe90
  40a414:	ldp	x29, x30, [sp], #16
  40a418:	b	40a358 <__fxstatat@plt+0x7268>
  40a41c:	nop
  40a420:	mov	x3, x0
  40a424:	cbnz	x0, 40a440 <__fxstatat@plt+0x7350>
  40a428:	cmp	x1, #0x0
  40a42c:	mov	x3, #0x2000                	// #8192
  40a430:	csel	x3, x1, x3, ne  // ne = any
  40a434:	cmp	x3, x2
  40a438:	csel	x0, x3, x2, ls  // ls = plast
  40a43c:	ret
  40a440:	cbz	x1, 40a434 <__fxstatat@plt+0x7344>
  40a444:	mov	x0, x1
  40a448:	mov	x5, x3
  40a44c:	udiv	x4, x5, x0
  40a450:	msub	x4, x4, x0, x5
  40a454:	cbnz	x4, 40a478 <__fxstatat@plt+0x7388>
  40a458:	udiv	x4, x3, x0
  40a45c:	mul	x0, x1, x4
  40a460:	cmp	x0, x2
  40a464:	b.hi	40a434 <__fxstatat@plt+0x7344>  // b.pmore
  40a468:	udiv	x1, x0, x1
  40a46c:	cmp	x1, x4
  40a470:	b.ne	40a434 <__fxstatat@plt+0x7344>  // b.any
  40a474:	ret
  40a478:	mov	x5, x0
  40a47c:	mov	x0, x4
  40a480:	b	40a44c <__fxstatat@plt+0x735c>
  40a484:	nop
  40a488:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40a48c:	str	x0, [x1, #2336]
  40a490:	ret
  40a494:	nop
  40a498:	stp	x29, x30, [sp, #-48]!
  40a49c:	mov	x29, sp
  40a4a0:	stp	x19, x20, [sp, #16]
  40a4a4:	adrp	x20, 42b000 <__fxstatat@plt+0x27f10>
  40a4a8:	ldr	x19, [x20, #1224]
  40a4ac:	mov	x0, x19
  40a4b0:	bl	410078 <__fxstatat@plt+0xcf88>
  40a4b4:	cbnz	x0, 40a54c <__fxstatat@plt+0x745c>
  40a4b8:	mov	x0, x19
  40a4bc:	bl	412da0 <__fxstatat@plt+0xfcb0>
  40a4c0:	cbnz	w0, 40a4e8 <__fxstatat@plt+0x73f8>
  40a4c4:	ldp	x19, x20, [sp, #16]
  40a4c8:	ldp	x29, x30, [sp], #48
  40a4cc:	b	40a5b8 <__fxstatat@plt+0x74c8>
  40a4d0:	ldr	x0, [x20, #1224]
  40a4d4:	bl	410020 <__fxstatat@plt+0xcf30>
  40a4d8:	cbz	w0, 40a560 <__fxstatat@plt+0x7470>
  40a4dc:	ldr	x0, [x20, #1224]
  40a4e0:	bl	412da0 <__fxstatat@plt+0xfcb0>
  40a4e4:	nop
  40a4e8:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a4ec:	mov	w2, #0x5                   	// #5
  40a4f0:	add	x1, x1, #0xf60
  40a4f4:	mov	x0, #0x0                   	// #0
  40a4f8:	str	x21, [sp, #32]
  40a4fc:	bl	402f90 <dcgettext@plt>
  40a500:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40a504:	mov	x19, x0
  40a508:	ldr	x20, [x1, #2336]
  40a50c:	bl	403040 <__errno_location@plt>
  40a510:	cbz	x20, 40a578 <__fxstatat@plt+0x7488>
  40a514:	ldr	w21, [x0]
  40a518:	mov	x0, x20
  40a51c:	bl	40d8e8 <__fxstatat@plt+0xa7f8>
  40a520:	mov	x3, x0
  40a524:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a528:	mov	w1, w21
  40a52c:	mov	x4, x19
  40a530:	add	x2, x2, #0xf78
  40a534:	mov	w0, #0x0                   	// #0
  40a538:	bl	402950 <error@plt>
  40a53c:	bl	40a5b8 <__fxstatat@plt+0x74c8>
  40a540:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a544:	ldr	w0, [x0, #1080]
  40a548:	bl	402910 <_exit@plt>
  40a54c:	mov	x0, x19
  40a550:	mov	w2, #0x1                   	// #1
  40a554:	mov	x1, #0x0                   	// #0
  40a558:	bl	4100b8 <__fxstatat@plt+0xcfc8>
  40a55c:	cbz	w0, 40a4d0 <__fxstatat@plt+0x73e0>
  40a560:	ldr	x0, [x20, #1224]
  40a564:	bl	412da0 <__fxstatat@plt+0xfcb0>
  40a568:	cbnz	w0, 40a4e8 <__fxstatat@plt+0x73f8>
  40a56c:	ldp	x19, x20, [sp, #16]
  40a570:	ldp	x29, x30, [sp], #48
  40a574:	b	40a5b8 <__fxstatat@plt+0x74c8>
  40a578:	ldr	w1, [x0]
  40a57c:	mov	x3, x19
  40a580:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a584:	mov	w0, #0x0                   	// #0
  40a588:	add	x2, x2, #0x740
  40a58c:	bl	402950 <error@plt>
  40a590:	b	40a53c <__fxstatat@plt+0x744c>
  40a594:	nop
  40a598:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40a59c:	str	x0, [x1, #2344]
  40a5a0:	ret
  40a5a4:	nop
  40a5a8:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40a5ac:	strb	w0, [x1, #2352]
  40a5b0:	ret
  40a5b4:	nop
  40a5b8:	stp	x29, x30, [sp, #-48]!
  40a5bc:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a5c0:	mov	x29, sp
  40a5c4:	ldr	x0, [x0, #1216]
  40a5c8:	bl	412da0 <__fxstatat@plt+0xfcb0>
  40a5cc:	cbz	w0, 40a604 <__fxstatat@plt+0x7514>
  40a5d0:	stp	x19, x20, [sp, #16]
  40a5d4:	adrp	x20, 42b000 <__fxstatat@plt+0x27f10>
  40a5d8:	add	x0, x20, #0x928
  40a5dc:	str	x21, [sp, #32]
  40a5e0:	ldrb	w21, [x0, #8]
  40a5e4:	bl	403040 <__errno_location@plt>
  40a5e8:	mov	x19, x0
  40a5ec:	cbz	w21, 40a61c <__fxstatat@plt+0x752c>
  40a5f0:	ldr	w0, [x0]
  40a5f4:	cmp	w0, #0x20
  40a5f8:	b.ne	40a61c <__fxstatat@plt+0x752c>  // b.any
  40a5fc:	ldp	x19, x20, [sp, #16]
  40a600:	ldr	x21, [sp, #32]
  40a604:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a608:	ldr	x0, [x0, #1192]
  40a60c:	bl	412da0 <__fxstatat@plt+0xfcb0>
  40a610:	cbnz	w0, 40a670 <__fxstatat@plt+0x7580>
  40a614:	ldp	x29, x30, [sp], #48
  40a618:	ret
  40a61c:	mov	w2, #0x5                   	// #5
  40a620:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40a624:	mov	x0, #0x0                   	// #0
  40a628:	add	x1, x1, #0xf80
  40a62c:	bl	402f90 <dcgettext@plt>
  40a630:	ldr	x2, [x20, #2344]
  40a634:	mov	x20, x0
  40a638:	cbz	x2, 40a67c <__fxstatat@plt+0x758c>
  40a63c:	ldr	w19, [x19]
  40a640:	mov	x0, x2
  40a644:	bl	40d8e8 <__fxstatat@plt+0xa7f8>
  40a648:	mov	x3, x0
  40a64c:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a650:	mov	w1, w19
  40a654:	mov	x4, x20
  40a658:	add	x2, x2, #0xf78
  40a65c:	mov	w0, #0x0                   	// #0
  40a660:	bl	402950 <error@plt>
  40a664:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40a668:	ldr	w0, [x0, #1080]
  40a66c:	bl	402910 <_exit@plt>
  40a670:	stp	x19, x20, [sp, #16]
  40a674:	str	x21, [sp, #32]
  40a678:	b	40a664 <__fxstatat@plt+0x7574>
  40a67c:	ldr	w1, [x19]
  40a680:	mov	x3, x0
  40a684:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40a688:	mov	w0, #0x0                   	// #0
  40a68c:	add	x2, x2, #0x740
  40a690:	bl	402950 <error@plt>
  40a694:	b	40a664 <__fxstatat@plt+0x7574>
  40a698:	stp	x29, x30, [sp, #-16]!
  40a69c:	mov	x29, sp
  40a6a0:	bl	40a708 <__fxstatat@plt+0x7618>
  40a6a4:	cbz	x0, 40a6b0 <__fxstatat@plt+0x75c0>
  40a6a8:	ldp	x29, x30, [sp], #16
  40a6ac:	ret
  40a6b0:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40a6b4:	nop
  40a6b8:	stp	x29, x30, [sp, #-32]!
  40a6bc:	mov	x29, sp
  40a6c0:	stp	x19, x20, [sp, #16]
  40a6c4:	mov	x19, x0
  40a6c8:	ldrb	w1, [x0]
  40a6cc:	cmp	w1, #0x2f
  40a6d0:	cset	x20, eq  // eq = none
  40a6d4:	bl	40a778 <__fxstatat@plt+0x7688>
  40a6d8:	sub	x0, x0, x19
  40a6dc:	b	40a6f0 <__fxstatat@plt+0x7600>
  40a6e0:	ldrb	w2, [x19, x1]
  40a6e4:	cmp	w2, #0x2f
  40a6e8:	b.ne	40a6fc <__fxstatat@plt+0x760c>  // b.any
  40a6ec:	mov	x0, x1
  40a6f0:	sub	x1, x0, #0x1
  40a6f4:	cmp	x0, x20
  40a6f8:	b.hi	40a6e0 <__fxstatat@plt+0x75f0>  // b.pmore
  40a6fc:	ldp	x19, x20, [sp, #16]
  40a700:	ldp	x29, x30, [sp], #32
  40a704:	ret
  40a708:	stp	x29, x30, [sp, #-48]!
  40a70c:	mov	x29, sp
  40a710:	stp	x19, x20, [sp, #16]
  40a714:	str	x21, [sp, #32]
  40a718:	mov	x21, x0
  40a71c:	bl	40a6b8 <__fxstatat@plt+0x75c8>
  40a720:	cmp	x0, #0x0
  40a724:	mov	x19, x0
  40a728:	add	x0, x0, #0x1
  40a72c:	cinc	x0, x0, eq  // eq = none
  40a730:	bl	402b00 <malloc@plt>
  40a734:	mov	x20, x0
  40a738:	cbz	x0, 40a750 <__fxstatat@plt+0x7660>
  40a73c:	mov	x1, x21
  40a740:	mov	x2, x19
  40a744:	bl	4028f0 <memcpy@plt>
  40a748:	cbz	x19, 40a764 <__fxstatat@plt+0x7674>
  40a74c:	strb	wzr, [x20, x19]
  40a750:	mov	x0, x20
  40a754:	ldp	x19, x20, [sp, #16]
  40a758:	ldr	x21, [sp, #32]
  40a75c:	ldp	x29, x30, [sp], #48
  40a760:	ret
  40a764:	mov	w0, #0x2e                  	// #46
  40a768:	mov	x19, #0x1                   	// #1
  40a76c:	strb	w0, [x20]
  40a770:	b	40a74c <__fxstatat@plt+0x765c>
  40a774:	nop
  40a778:	ldrb	w1, [x0]
  40a77c:	cmp	w1, #0x2f
  40a780:	b.ne	40a794 <__fxstatat@plt+0x76a4>  // b.any
  40a784:	nop
  40a788:	ldrb	w1, [x0, #1]!
  40a78c:	cmp	w1, #0x2f
  40a790:	b.eq	40a788 <__fxstatat@plt+0x7698>  // b.none
  40a794:	cbz	w1, 40a7cc <__fxstatat@plt+0x76dc>
  40a798:	mov	x2, x0
  40a79c:	mov	w3, #0x0                   	// #0
  40a7a0:	b	40a7b8 <__fxstatat@plt+0x76c8>
  40a7a4:	cbz	w3, 40a7b0 <__fxstatat@plt+0x76c0>
  40a7a8:	mov	x0, x2
  40a7ac:	mov	w3, #0x0                   	// #0
  40a7b0:	ldrb	w1, [x2, #1]!
  40a7b4:	cbz	w1, 40a7cc <__fxstatat@plt+0x76dc>
  40a7b8:	cmp	w1, #0x2f
  40a7bc:	b.ne	40a7a4 <__fxstatat@plt+0x76b4>  // b.any
  40a7c0:	ldrb	w1, [x2, #1]!
  40a7c4:	mov	w3, #0x1                   	// #1
  40a7c8:	cbnz	w1, 40a7b8 <__fxstatat@plt+0x76c8>
  40a7cc:	ret
  40a7d0:	stp	x29, x30, [sp, #-32]!
  40a7d4:	mov	x29, sp
  40a7d8:	str	x19, [sp, #16]
  40a7dc:	mov	x19, x0
  40a7e0:	bl	402920 <strlen@plt>
  40a7e4:	subs	x1, x0, #0x1
  40a7e8:	b.ls	40a7f8 <__fxstatat@plt+0x7708>  // b.plast
  40a7ec:	ldrb	w2, [x19, x1]
  40a7f0:	cmp	w2, #0x2f
  40a7f4:	b.eq	40a804 <__fxstatat@plt+0x7714>  // b.none
  40a7f8:	ldr	x19, [sp, #16]
  40a7fc:	ldp	x29, x30, [sp], #32
  40a800:	ret
  40a804:	mov	x0, x1
  40a808:	b	40a7e4 <__fxstatat@plt+0x76f4>
  40a80c:	nop
  40a810:	stp	x29, x30, [sp, #-32]!
  40a814:	mov	x29, sp
  40a818:	str	x19, [sp, #16]
  40a81c:	mov	x19, x0
  40a820:	bl	40a778 <__fxstatat@plt+0x7688>
  40a824:	ldrb	w1, [x0]
  40a828:	cmp	w1, #0x0
  40a82c:	csel	x19, x19, x0, eq  // eq = none
  40a830:	mov	x0, x19
  40a834:	bl	40a7d0 <__fxstatat@plt+0x76e0>
  40a838:	ldrb	w1, [x19, x0]
  40a83c:	strb	wzr, [x19, x0]
  40a840:	cmp	w1, #0x0
  40a844:	cset	w0, ne  // ne = any
  40a848:	ldr	x19, [sp, #16]
  40a84c:	ldp	x29, x30, [sp], #32
  40a850:	ret
  40a854:	nop
  40a858:	b	402cf0 <posix_fadvise@plt>
  40a85c:	nop
  40a860:	cbz	x0, 40a890 <__fxstatat@plt+0x77a0>
  40a864:	stp	x29, x30, [sp, #-32]!
  40a868:	mov	x29, sp
  40a86c:	str	x19, [sp, #16]
  40a870:	mov	w19, w1
  40a874:	bl	402aa0 <fileno@plt>
  40a878:	mov	w3, w19
  40a87c:	mov	x2, #0x0                   	// #0
  40a880:	ldr	x19, [sp, #16]
  40a884:	mov	x1, #0x0                   	// #0
  40a888:	ldp	x29, x30, [sp], #32
  40a88c:	b	402cf0 <posix_fadvise@plt>
  40a890:	ret
  40a894:	nop
  40a898:	stp	x29, x30, [sp, #-64]!
  40a89c:	mov	x29, sp
  40a8a0:	str	x2, [sp, #56]
  40a8a4:	mov	w2, #0x0                   	// #0
  40a8a8:	tbnz	w1, #6, 40a8bc <__fxstatat@plt+0x77cc>
  40a8ac:	bl	402b30 <open@plt>
  40a8b0:	bl	40e598 <__fxstatat@plt+0xb4a8>
  40a8b4:	ldp	x29, x30, [sp], #64
  40a8b8:	ret
  40a8bc:	mov	w2, #0xfffffff8            	// #-8
  40a8c0:	stp	w2, wzr, [sp, #40]
  40a8c4:	ldr	w2, [sp, #56]
  40a8c8:	add	x3, sp, #0x30
  40a8cc:	add	x4, sp, #0x40
  40a8d0:	stp	x4, x4, [sp, #16]
  40a8d4:	str	x3, [sp, #32]
  40a8d8:	bl	402b30 <open@plt>
  40a8dc:	bl	40e598 <__fxstatat@plt+0xb4a8>
  40a8e0:	ldp	x29, x30, [sp], #64
  40a8e4:	ret
  40a8e8:	cbz	x0, 40a968 <__fxstatat@plt+0x7878>
  40a8ec:	stp	x29, x30, [sp, #-48]!
  40a8f0:	mov	x29, sp
  40a8f4:	stp	x21, x22, [sp, #32]
  40a8f8:	mov	x21, x2
  40a8fc:	mov	x22, x1
  40a900:	stp	x19, x20, [sp, #16]
  40a904:	mov	x20, x0
  40a908:	mov	x0, #0x18                  	// #24
  40a90c:	bl	40fa18 <__fxstatat@plt+0xc928>
  40a910:	mov	x19, x0
  40a914:	mov	x0, x22
  40a918:	bl	40fc40 <__fxstatat@plt+0xcb50>
  40a91c:	ldp	x2, x3, [x21]
  40a920:	mov	x4, x0
  40a924:	stp	x4, x3, [x19]
  40a928:	mov	x1, x19
  40a92c:	mov	x0, x20
  40a930:	str	x2, [x19, #16]
  40a934:	bl	40bc00 <__fxstatat@plt+0x8b10>
  40a938:	cbz	x0, 40a96c <__fxstatat@plt+0x787c>
  40a93c:	cmp	x19, x0
  40a940:	b.eq	40a958 <__fxstatat@plt+0x7868>  // b.none
  40a944:	mov	x0, x19
  40a948:	ldp	x19, x20, [sp, #16]
  40a94c:	ldp	x21, x22, [sp, #32]
  40a950:	ldp	x29, x30, [sp], #48
  40a954:	b	40be28 <__fxstatat@plt+0x8d38>
  40a958:	ldp	x19, x20, [sp, #16]
  40a95c:	ldp	x21, x22, [sp, #32]
  40a960:	ldp	x29, x30, [sp], #48
  40a964:	ret
  40a968:	ret
  40a96c:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40a970:	cbz	x0, 40a9a4 <__fxstatat@plt+0x78b4>
  40a974:	stp	x29, x30, [sp, #-48]!
  40a978:	mov	x3, x1
  40a97c:	mov	x29, sp
  40a980:	ldp	x4, x2, [x2]
  40a984:	add	x1, sp, #0x18
  40a988:	stp	x3, x2, [sp, #24]
  40a98c:	str	x4, [sp, #40]
  40a990:	bl	40b410 <__fxstatat@plt+0x8320>
  40a994:	cmp	x0, #0x0
  40a998:	cset	w0, ne  // ne = any
  40a99c:	ldp	x29, x30, [sp], #48
  40a9a0:	ret
  40a9a4:	mov	w0, #0x0                   	// #0
  40a9a8:	ret
  40a9ac:	nop
  40a9b0:	ldr	w1, [x0, #16]
  40a9b4:	and	w1, w1, #0xf000
  40a9b8:	cmp	w1, #0x8, lsl #12
  40a9bc:	b.eq	40aa04 <__fxstatat@plt+0x7914>  // b.none
  40a9c0:	cmp	w1, #0x4, lsl #12
  40a9c4:	b.eq	40aa44 <__fxstatat@plt+0x7954>  // b.none
  40a9c8:	cmp	w1, #0xa, lsl #12
  40a9cc:	b.eq	40aa6c <__fxstatat@plt+0x797c>  // b.none
  40a9d0:	cmp	w1, #0x6, lsl #12
  40a9d4:	b.eq	40aa80 <__fxstatat@plt+0x7990>  // b.none
  40a9d8:	cmp	w1, #0x2, lsl #12
  40a9dc:	b.eq	40aa30 <__fxstatat@plt+0x7940>  // b.none
  40a9e0:	cmp	w1, #0x1, lsl #12
  40a9e4:	b.eq	40aa94 <__fxstatat@plt+0x79a4>  // b.none
  40a9e8:	cmp	w1, #0xc, lsl #12
  40a9ec:	b.eq	40aa58 <__fxstatat@plt+0x7968>  // b.none
  40a9f0:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40a9f4:	mov	w2, #0x5                   	// #5
  40a9f8:	add	x1, x1, #0x18
  40a9fc:	mov	x0, #0x0                   	// #0
  40aa00:	b	402f90 <dcgettext@plt>
  40aa04:	ldr	x0, [x0, #48]
  40aa08:	cbnz	x0, 40aa1c <__fxstatat@plt+0x792c>
  40aa0c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40aa10:	mov	w2, #0x5                   	// #5
  40aa14:	add	x1, x1, #0xf90
  40aa18:	b	402f90 <dcgettext@plt>
  40aa1c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40aa20:	mov	w2, #0x5                   	// #5
  40aa24:	add	x1, x1, #0xfa8
  40aa28:	mov	x0, #0x0                   	// #0
  40aa2c:	b	402f90 <dcgettext@plt>
  40aa30:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40aa34:	mov	w2, #0x5                   	// #5
  40aa38:	add	x1, x1, #0xff0
  40aa3c:	mov	x0, #0x0                   	// #0
  40aa40:	b	402f90 <dcgettext@plt>
  40aa44:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40aa48:	mov	w2, #0x5                   	// #5
  40aa4c:	add	x1, x1, #0xfb8
  40aa50:	mov	x0, #0x0                   	// #0
  40aa54:	b	402f90 <dcgettext@plt>
  40aa58:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40aa5c:	mov	w2, #0x5                   	// #5
  40aa60:	add	x1, x1, #0x10
  40aa64:	mov	x0, #0x0                   	// #0
  40aa68:	b	402f90 <dcgettext@plt>
  40aa6c:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40aa70:	mov	w2, #0x5                   	// #5
  40aa74:	add	x1, x1, #0xfc8
  40aa78:	mov	x0, #0x0                   	// #0
  40aa7c:	b	402f90 <dcgettext@plt>
  40aa80:	adrp	x1, 415000 <__fxstatat@plt+0x11f10>
  40aa84:	mov	w2, #0x5                   	// #5
  40aa88:	add	x1, x1, #0xfd8
  40aa8c:	mov	x0, #0x0                   	// #0
  40aa90:	b	402f90 <dcgettext@plt>
  40aa94:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40aa98:	mov	w2, #0x5                   	// #5
  40aa9c:	add	x1, x1, #0x8
  40aaa0:	mov	x0, #0x0                   	// #0
  40aaa4:	b	402f90 <dcgettext@plt>
  40aaa8:	and	w3, w0, #0xf000
  40aaac:	mov	w2, #0x2d                  	// #45
  40aab0:	cmp	w3, #0x8, lsl #12
  40aab4:	b.eq	40ab04 <__fxstatat@plt+0x7a14>  // b.none
  40aab8:	cmp	w3, #0x4, lsl #12
  40aabc:	mov	w2, #0x64                  	// #100
  40aac0:	b.eq	40ab04 <__fxstatat@plt+0x7a14>  // b.none
  40aac4:	cmp	w3, #0x6, lsl #12
  40aac8:	mov	w2, #0x62                  	// #98
  40aacc:	b.eq	40ab04 <__fxstatat@plt+0x7a14>  // b.none
  40aad0:	cmp	w3, #0x2, lsl #12
  40aad4:	mov	w2, #0x63                  	// #99
  40aad8:	b.eq	40ab04 <__fxstatat@plt+0x7a14>  // b.none
  40aadc:	cmp	w3, #0xa, lsl #12
  40aae0:	mov	w2, #0x6c                  	// #108
  40aae4:	b.eq	40ab04 <__fxstatat@plt+0x7a14>  // b.none
  40aae8:	cmp	w3, #0x1, lsl #12
  40aaec:	mov	w2, #0x70                  	// #112
  40aaf0:	b.eq	40ab04 <__fxstatat@plt+0x7a14>  // b.none
  40aaf4:	cmp	w3, #0xc, lsl #12
  40aaf8:	mov	w2, #0x73                  	// #115
  40aafc:	mov	w3, #0x3f                  	// #63
  40ab00:	csel	w2, w2, w3, eq  // eq = none
  40ab04:	tst	x0, #0x100
  40ab08:	mov	w6, #0x2d                  	// #45
  40ab0c:	mov	w4, #0x72                  	// #114
  40ab10:	csel	w4, w4, w6, ne  // ne = any
  40ab14:	tst	x0, #0x80
  40ab18:	mov	w3, #0x77                  	// #119
  40ab1c:	csel	w3, w3, w6, ne  // ne = any
  40ab20:	strb	w2, [x1]
  40ab24:	strb	w4, [x1, #1]
  40ab28:	and	w2, w0, #0x40
  40ab2c:	strb	w3, [x1, #2]
  40ab30:	tbz	w0, #11, 40abd4 <__fxstatat@plt+0x7ae4>
  40ab34:	cmp	w2, #0x0
  40ab38:	mov	w5, #0x73                  	// #115
  40ab3c:	mov	w2, #0x53                  	// #83
  40ab40:	csel	w5, w5, w2, ne  // ne = any
  40ab44:	tst	x0, #0x20
  40ab48:	mov	w6, #0x2d                  	// #45
  40ab4c:	mov	w3, #0x72                  	// #114
  40ab50:	csel	w3, w3, w6, ne  // ne = any
  40ab54:	tst	x0, #0x10
  40ab58:	mov	w2, #0x77                  	// #119
  40ab5c:	csel	w2, w2, w6, ne  // ne = any
  40ab60:	strb	w5, [x1, #3]
  40ab64:	strb	w3, [x1, #4]
  40ab68:	and	w3, w0, #0x8
  40ab6c:	strb	w2, [x1, #5]
  40ab70:	tbz	w0, #10, 40abe4 <__fxstatat@plt+0x7af4>
  40ab74:	cmp	w3, #0x0
  40ab78:	mov	w4, #0x73                  	// #115
  40ab7c:	mov	w2, #0x53                  	// #83
  40ab80:	csel	w4, w4, w2, ne  // ne = any
  40ab84:	tst	x0, #0x4
  40ab88:	mov	w5, #0x2d                  	// #45
  40ab8c:	mov	w3, #0x72                  	// #114
  40ab90:	csel	w3, w3, w5, ne  // ne = any
  40ab94:	tst	x0, #0x2
  40ab98:	mov	w2, #0x77                  	// #119
  40ab9c:	csel	w2, w2, w5, ne  // ne = any
  40aba0:	strb	w4, [x1, #6]
  40aba4:	strb	w3, [x1, #7]
  40aba8:	and	w3, w0, #0x1
  40abac:	strb	w2, [x1, #8]
  40abb0:	tbz	w0, #9, 40abf4 <__fxstatat@plt+0x7b04>
  40abb4:	cmp	w3, #0x0
  40abb8:	mov	w2, #0x54                  	// #84
  40abbc:	mov	w0, #0x74                  	// #116
  40abc0:	csel	w0, w0, w2, ne  // ne = any
  40abc4:	mov	w2, #0x20                  	// #32
  40abc8:	strb	w0, [x1, #9]
  40abcc:	strh	w2, [x1, #10]
  40abd0:	ret
  40abd4:	cmp	w2, #0x0
  40abd8:	mov	w5, #0x78                  	// #120
  40abdc:	csel	w5, w5, w6, ne  // ne = any
  40abe0:	b	40ab44 <__fxstatat@plt+0x7a54>
  40abe4:	cmp	w3, #0x0
  40abe8:	mov	w4, #0x78                  	// #120
  40abec:	csel	w4, w4, w6, ne  // ne = any
  40abf0:	b	40ab84 <__fxstatat@plt+0x7a94>
  40abf4:	cmp	w3, #0x0
  40abf8:	mov	w2, #0x20                  	// #32
  40abfc:	mov	w0, #0x78                  	// #120
  40ac00:	csel	w0, w0, w5, ne  // ne = any
  40ac04:	strb	w0, [x1, #9]
  40ac08:	strh	w2, [x1, #10]
  40ac0c:	ret
  40ac10:	ldr	w0, [x0, #16]
  40ac14:	b	40aaa8 <__fxstatat@plt+0x79b8>
  40ac18:	stp	x29, x30, [sp, #-16]!
  40ac1c:	mov	x29, sp
  40ac20:	bl	40ac38 <__fxstatat@plt+0x7b48>
  40ac24:	cbz	x0, 40ac30 <__fxstatat@plt+0x7b40>
  40ac28:	ldp	x29, x30, [sp], #16
  40ac2c:	ret
  40ac30:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40ac34:	nop
  40ac38:	stp	x29, x30, [sp, #-80]!
  40ac3c:	mov	x29, sp
  40ac40:	stp	x19, x20, [sp, #16]
  40ac44:	stp	x21, x22, [sp, #32]
  40ac48:	mov	x21, x1
  40ac4c:	mov	x22, x0
  40ac50:	stp	x23, x24, [sp, #48]
  40ac54:	mov	x23, x2
  40ac58:	stp	x25, x26, [sp, #64]
  40ac5c:	bl	40a778 <__fxstatat@plt+0x7688>
  40ac60:	mov	x20, x0
  40ac64:	bl	40a7d0 <__fxstatat@plt+0x76e0>
  40ac68:	mov	x19, x0
  40ac6c:	mov	x0, x21
  40ac70:	bl	402920 <strlen@plt>
  40ac74:	sub	x3, x20, x22
  40ac78:	mov	x24, x0
  40ac7c:	add	x26, x3, x19
  40ac80:	add	x1, x0, #0x1
  40ac84:	cbz	x19, 40ad0c <__fxstatat@plt+0x7c1c>
  40ac88:	add	x0, x22, x26
  40ac8c:	ldurb	w0, [x0, #-1]
  40ac90:	cmp	w0, #0x2f
  40ac94:	b.eq	40ad30 <__fxstatat@plt+0x7c40>  // b.none
  40ac98:	ldrb	w0, [x21]
  40ac9c:	cmp	w0, #0x2f
  40aca0:	b.eq	40ad30 <__fxstatat@plt+0x7c40>  // b.none
  40aca4:	add	x0, x26, #0x1
  40aca8:	mov	x19, #0x1                   	// #1
  40acac:	mov	w25, #0x2f                  	// #47
  40acb0:	add	x0, x1, x0
  40acb4:	bl	402b00 <malloc@plt>
  40acb8:	mov	x20, x0
  40acbc:	cbz	x0, 40acf0 <__fxstatat@plt+0x7c00>
  40acc0:	mov	x1, x22
  40acc4:	mov	x2, x26
  40acc8:	bl	402e60 <mempcpy@plt>
  40accc:	mov	x1, x0
  40acd0:	add	x0, x0, x19
  40acd4:	strb	w25, [x1]
  40acd8:	cbz	x23, 40ace0 <__fxstatat@plt+0x7bf0>
  40acdc:	str	x0, [x23]
  40ace0:	mov	x2, x24
  40ace4:	mov	x1, x21
  40ace8:	bl	402e60 <mempcpy@plt>
  40acec:	strb	wzr, [x0]
  40acf0:	mov	x0, x20
  40acf4:	ldp	x19, x20, [sp, #16]
  40acf8:	ldp	x21, x22, [sp, #32]
  40acfc:	ldp	x23, x24, [sp, #48]
  40ad00:	ldp	x25, x26, [sp, #64]
  40ad04:	ldp	x29, x30, [sp], #80
  40ad08:	ret
  40ad0c:	ldrb	w2, [x21]
  40ad10:	mov	x0, x26
  40ad14:	mov	w25, #0x0                   	// #0
  40ad18:	cmp	w2, #0x2f
  40ad1c:	b.ne	40acb0 <__fxstatat@plt+0x7bc0>  // b.any
  40ad20:	add	x0, x3, #0x1
  40ad24:	mov	x19, #0x1                   	// #1
  40ad28:	mov	w25, #0x2e                  	// #46
  40ad2c:	b	40acb0 <__fxstatat@plt+0x7bc0>
  40ad30:	mov	x0, x26
  40ad34:	mov	x19, #0x0                   	// #0
  40ad38:	mov	w25, #0x0                   	// #0
  40ad3c:	b	40acb0 <__fxstatat@plt+0x7bc0>
  40ad40:	stp	x29, x30, [sp, #-48]!
  40ad44:	mov	x29, sp
  40ad48:	stp	x21, x22, [sp, #32]
  40ad4c:	cbz	x2, 40adc8 <__fxstatat@plt+0x7cd8>
  40ad50:	mov	w22, w0
  40ad54:	mov	x21, #0x0                   	// #0
  40ad58:	stp	x19, x20, [sp, #16]
  40ad5c:	mov	x20, x1
  40ad60:	mov	x19, x2
  40ad64:	b	40ad7c <__fxstatat@plt+0x7c8c>
  40ad68:	cbz	x0, 40ada8 <__fxstatat@plt+0x7cb8>
  40ad6c:	add	x21, x21, x0
  40ad70:	add	x20, x20, x0
  40ad74:	subs	x19, x19, x0
  40ad78:	b.eq	40ad94 <__fxstatat@plt+0x7ca4>  // b.none
  40ad7c:	mov	x2, x19
  40ad80:	mov	x1, x20
  40ad84:	mov	w0, w22
  40ad88:	bl	40dcf0 <__fxstatat@plt+0xac00>
  40ad8c:	cmn	x0, #0x1
  40ad90:	b.ne	40ad68 <__fxstatat@plt+0x7c78>  // b.any
  40ad94:	ldp	x19, x20, [sp, #16]
  40ad98:	mov	x0, x21
  40ad9c:	ldp	x21, x22, [sp, #32]
  40ada0:	ldp	x29, x30, [sp], #48
  40ada4:	ret
  40ada8:	bl	403040 <__errno_location@plt>
  40adac:	mov	w1, #0x1c                  	// #28
  40adb0:	ldp	x19, x20, [sp, #16]
  40adb4:	str	w1, [x0]
  40adb8:	mov	x0, x21
  40adbc:	ldp	x21, x22, [sp, #32]
  40adc0:	ldp	x29, x30, [sp], #48
  40adc4:	ret
  40adc8:	mov	x21, #0x0                   	// #0
  40adcc:	b	40ad98 <__fxstatat@plt+0x7ca8>
  40add0:	ror	x2, x0, #3
  40add4:	udiv	x0, x2, x1
  40add8:	msub	x0, x0, x1, x2
  40addc:	ret
  40ade0:	cmp	x1, x0
  40ade4:	cset	w0, eq  // eq = none
  40ade8:	ret
  40adec:	nop
  40adf0:	stp	x29, x30, [sp, #-32]!
  40adf4:	mov	x29, sp
  40adf8:	str	x19, [sp, #16]
  40adfc:	mov	x19, x0
  40ae00:	mov	x0, x1
  40ae04:	ldr	x1, [x19, #16]
  40ae08:	ldr	x2, [x19, #48]
  40ae0c:	blr	x2
  40ae10:	ldr	x1, [x19, #16]
  40ae14:	cmp	x1, x0
  40ae18:	b.ls	40ae30 <__fxstatat@plt+0x7d40>  // b.plast
  40ae1c:	ldr	x1, [x19]
  40ae20:	ldr	x19, [sp, #16]
  40ae24:	add	x0, x1, x0, lsl #4
  40ae28:	ldp	x29, x30, [sp], #32
  40ae2c:	ret
  40ae30:	bl	402ce0 <abort@plt>
  40ae34:	nop
  40ae38:	stp	x29, x30, [sp, #-64]!
  40ae3c:	mov	x29, sp
  40ae40:	str	x23, [sp, #48]
  40ae44:	mov	x23, x2
  40ae48:	stp	x19, x20, [sp, #16]
  40ae4c:	mov	x20, x1
  40ae50:	stp	x21, x22, [sp, #32]
  40ae54:	and	w22, w3, #0xff
  40ae58:	mov	x21, x0
  40ae5c:	bl	40adf0 <__fxstatat@plt+0x7d00>
  40ae60:	str	x0, [x23]
  40ae64:	ldr	x1, [x0]
  40ae68:	cbz	x1, 40aef4 <__fxstatat@plt+0x7e04>
  40ae6c:	mov	x19, x0
  40ae70:	cmp	x1, x20
  40ae74:	b.eq	40af4c <__fxstatat@plt+0x7e5c>  // b.none
  40ae78:	ldr	x2, [x21, #56]
  40ae7c:	mov	x0, x20
  40ae80:	blr	x2
  40ae84:	tst	w0, #0xff
  40ae88:	b.eq	40aeec <__fxstatat@plt+0x7dfc>  // b.none
  40ae8c:	ldr	x0, [x19]
  40ae90:	cbz	w22, 40aef8 <__fxstatat@plt+0x7e08>
  40ae94:	ldr	x1, [x19, #8]
  40ae98:	cbz	x1, 40af44 <__fxstatat@plt+0x7e54>
  40ae9c:	ldp	x2, x3, [x1]
  40aea0:	stp	x2, x3, [x19]
  40aea4:	str	xzr, [x1]
  40aea8:	ldp	x19, x20, [sp, #16]
  40aeac:	ldr	x2, [x21, #72]
  40aeb0:	str	x2, [x1, #8]
  40aeb4:	str	x1, [x21, #72]
  40aeb8:	ldp	x21, x22, [sp, #32]
  40aebc:	ldr	x23, [sp, #48]
  40aec0:	ldp	x29, x30, [sp], #64
  40aec4:	ret
  40aec8:	ldr	x1, [x2]
  40aecc:	mov	x0, x20
  40aed0:	cmp	x1, x20
  40aed4:	b.eq	40af0c <__fxstatat@plt+0x7e1c>  // b.none
  40aed8:	ldr	x2, [x21, #56]
  40aedc:	blr	x2
  40aee0:	tst	w0, #0xff
  40aee4:	b.ne	40af0c <__fxstatat@plt+0x7e1c>  // b.any
  40aee8:	ldr	x19, [x19, #8]
  40aeec:	ldr	x2, [x19, #8]
  40aef0:	cbnz	x2, 40aec8 <__fxstatat@plt+0x7dd8>
  40aef4:	mov	x0, #0x0                   	// #0
  40aef8:	ldp	x19, x20, [sp, #16]
  40aefc:	ldp	x21, x22, [sp, #32]
  40af00:	ldr	x23, [sp, #48]
  40af04:	ldp	x29, x30, [sp], #64
  40af08:	ret
  40af0c:	ldr	x1, [x19, #8]
  40af10:	ldr	x0, [x1]
  40af14:	cbz	w22, 40aef8 <__fxstatat@plt+0x7e08>
  40af18:	ldr	x2, [x1, #8]
  40af1c:	str	x2, [x19, #8]
  40af20:	str	xzr, [x1]
  40af24:	ldp	x19, x20, [sp, #16]
  40af28:	ldr	x2, [x21, #72]
  40af2c:	str	x2, [x1, #8]
  40af30:	str	x1, [x21, #72]
  40af34:	ldp	x21, x22, [sp, #32]
  40af38:	ldr	x23, [sp, #48]
  40af3c:	ldp	x29, x30, [sp], #64
  40af40:	ret
  40af44:	str	xzr, [x19]
  40af48:	b	40aef8 <__fxstatat@plt+0x7e08>
  40af4c:	mov	x0, x1
  40af50:	b	40ae90 <__fxstatat@plt+0x7da0>
  40af54:	nop
  40af58:	ldr	x3, [x0]
  40af5c:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40af60:	add	x2, x2, #0x98
  40af64:	mov	x1, x0
  40af68:	cmp	x3, x2
  40af6c:	b.eq	40aff4 <__fxstatat@plt+0x7f04>  // b.none
  40af70:	mov	w0, #0xcccd                	// #52429
  40af74:	ldr	s1, [x3, #8]
  40af78:	movk	w0, #0x3dcc, lsl #16
  40af7c:	fmov	s0, w0
  40af80:	fcmpe	s1, s0
  40af84:	b.le	40afe8 <__fxstatat@plt+0x7ef8>
  40af88:	mov	w0, #0x6666                	// #26214
  40af8c:	movk	w0, #0x3f66, lsl #16
  40af90:	fmov	s2, w0
  40af94:	fcmpe	s1, s2
  40af98:	b.pl	40afe8 <__fxstatat@plt+0x7ef8>  // b.nfrst
  40af9c:	mov	w0, #0xcccd                	// #52429
  40afa0:	ldr	s3, [x3, #12]
  40afa4:	movk	w0, #0x3f8c, lsl #16
  40afa8:	fmov	s2, w0
  40afac:	fcmpe	s3, s2
  40afb0:	b.le	40afe8 <__fxstatat@plt+0x7ef8>
  40afb4:	ldr	s2, [x3]
  40afb8:	fcmpe	s2, #0.0
  40afbc:	b.lt	40afe8 <__fxstatat@plt+0x7ef8>  // b.tstop
  40afc0:	fadd	s0, s2, s0
  40afc4:	ldr	s2, [x3, #4]
  40afc8:	fcmpe	s0, s2
  40afcc:	b.pl	40afe8 <__fxstatat@plt+0x7ef8>  // b.nfrst
  40afd0:	fmov	s3, #1.000000000000000000e+00
  40afd4:	fcmpe	s2, s3
  40afd8:	b.hi	40afe8 <__fxstatat@plt+0x7ef8>  // b.pmore
  40afdc:	fcmpe	s1, s0
  40afe0:	mov	w0, #0x1                   	// #1
  40afe4:	b.gt	40aff0 <__fxstatat@plt+0x7f00>
  40afe8:	mov	w0, #0x0                   	// #0
  40afec:	str	x2, [x1]
  40aff0:	ret
  40aff4:	mov	w0, #0x1                   	// #1
  40aff8:	ret
  40affc:	nop
  40b000:	tst	w1, #0xff
  40b004:	b.ne	40b028 <__fxstatat@plt+0x7f38>  // b.any
  40b008:	ucvtf	s1, x0
  40b00c:	mov	w0, #0x5f800000            	// #1602224128
  40b010:	fmov	s2, w0
  40b014:	mov	x0, #0x0                   	// #0
  40b018:	fdiv	s0, s1, s0
  40b01c:	fcmpe	s0, s2
  40b020:	b.ge	40b0a8 <__fxstatat@plt+0x7fb8>  // b.tcont
  40b024:	fcvtzu	x0, s0
  40b028:	cmp	x0, #0xa
  40b02c:	mov	x1, #0xa                   	// #10
  40b030:	csel	x0, x0, x1, cs  // cs = hs, nlast
  40b034:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40b038:	orr	x0, x0, #0x1
  40b03c:	movk	x5, #0xaaab
  40b040:	cmn	x0, #0x1
  40b044:	b.eq	40b0a4 <__fxstatat@plt+0x7fb4>  // b.none
  40b048:	umulh	x1, x0, x5
  40b04c:	cmp	x0, #0x9
  40b050:	and	x2, x1, #0xfffffffffffffffe
  40b054:	add	x1, x2, x1, lsr #1
  40b058:	sub	x1, x0, x1
  40b05c:	b.ls	40b094 <__fxstatat@plt+0x7fa4>  // b.plast
  40b060:	cbz	x1, 40b098 <__fxstatat@plt+0x7fa8>
  40b064:	mov	x4, #0x10                  	// #16
  40b068:	mov	x3, #0x9                   	// #9
  40b06c:	mov	x2, #0x3                   	// #3
  40b070:	b	40b078 <__fxstatat@plt+0x7f88>
  40b074:	cbz	x1, 40b098 <__fxstatat@plt+0x7fa8>
  40b078:	add	x2, x2, #0x2
  40b07c:	add	x3, x3, x4
  40b080:	cmp	x0, x3
  40b084:	add	x4, x4, #0x8
  40b088:	udiv	x1, x0, x2
  40b08c:	msub	x1, x1, x2, x0
  40b090:	b.hi	40b074 <__fxstatat@plt+0x7f84>  // b.pmore
  40b094:	cbnz	x1, 40b0ac <__fxstatat@plt+0x7fbc>
  40b098:	add	x0, x0, #0x2
  40b09c:	cmn	x0, #0x1
  40b0a0:	b.ne	40b048 <__fxstatat@plt+0x7f58>  // b.any
  40b0a4:	mov	x0, #0x0                   	// #0
  40b0a8:	ret
  40b0ac:	cmp	xzr, x0, lsr #61
  40b0b0:	cset	x1, ne  // ne = any
  40b0b4:	tbnz	x0, #60, 40b0a4 <__fxstatat@plt+0x7fb4>
  40b0b8:	cbnz	x1, 40b0a4 <__fxstatat@plt+0x7fb4>
  40b0bc:	ret
  40b0c0:	stp	x29, x30, [sp, #-64]!
  40b0c4:	mov	x29, sp
  40b0c8:	stp	x19, x20, [sp, #16]
  40b0cc:	mov	x20, x0
  40b0d0:	stp	x21, x22, [sp, #32]
  40b0d4:	ldp	x22, x0, [x1]
  40b0d8:	stp	x23, x24, [sp, #48]
  40b0dc:	mov	x23, x1
  40b0e0:	and	w24, w2, #0xff
  40b0e4:	cmp	x22, x0
  40b0e8:	b.cc	40b0fc <__fxstatat@plt+0x800c>  // b.lo, b.ul, b.last
  40b0ec:	b	40b15c <__fxstatat@plt+0x806c>
  40b0f0:	add	x22, x22, #0x10
  40b0f4:	cmp	x0, x22
  40b0f8:	b.ls	40b15c <__fxstatat@plt+0x806c>  // b.plast
  40b0fc:	ldr	x21, [x22]
  40b100:	cbz	x21, 40b0f0 <__fxstatat@plt+0x8000>
  40b104:	ldr	x19, [x22, #8]
  40b108:	cbz	x19, 40b144 <__fxstatat@plt+0x8054>
  40b10c:	nop
  40b110:	ldr	x21, [x19]
  40b114:	mov	x0, x20
  40b118:	mov	x1, x21
  40b11c:	bl	40adf0 <__fxstatat@plt+0x7d00>
  40b120:	ldr	x3, [x0]
  40b124:	mov	x2, x19
  40b128:	ldr	x19, [x19, #8]
  40b12c:	cbz	x3, 40b178 <__fxstatat@plt+0x8088>
  40b130:	ldr	x1, [x0, #8]
  40b134:	str	x1, [x2, #8]
  40b138:	str	x2, [x0, #8]
  40b13c:	cbnz	x19, 40b110 <__fxstatat@plt+0x8020>
  40b140:	ldr	x21, [x22]
  40b144:	str	xzr, [x22, #8]
  40b148:	cbz	w24, 40b1a0 <__fxstatat@plt+0x80b0>
  40b14c:	ldr	x0, [x23, #8]
  40b150:	add	x22, x22, #0x10
  40b154:	cmp	x0, x22
  40b158:	b.hi	40b0fc <__fxstatat@plt+0x800c>  // b.pmore
  40b15c:	mov	w24, #0x1                   	// #1
  40b160:	mov	w0, w24
  40b164:	ldp	x19, x20, [sp, #16]
  40b168:	ldp	x21, x22, [sp, #32]
  40b16c:	ldp	x23, x24, [sp, #48]
  40b170:	ldp	x29, x30, [sp], #64
  40b174:	ret
  40b178:	ldr	x1, [x20, #24]
  40b17c:	str	x21, [x0]
  40b180:	add	x1, x1, #0x1
  40b184:	str	x1, [x20, #24]
  40b188:	str	xzr, [x2]
  40b18c:	ldr	x0, [x20, #72]
  40b190:	str	x0, [x2, #8]
  40b194:	str	x2, [x20, #72]
  40b198:	cbnz	x19, 40b110 <__fxstatat@plt+0x8020>
  40b19c:	b	40b140 <__fxstatat@plt+0x8050>
  40b1a0:	mov	x1, x21
  40b1a4:	mov	x0, x20
  40b1a8:	bl	40adf0 <__fxstatat@plt+0x7d00>
  40b1ac:	mov	x19, x0
  40b1b0:	ldr	x0, [x0]
  40b1b4:	cbz	x0, 40b1ec <__fxstatat@plt+0x80fc>
  40b1b8:	ldr	x0, [x20, #72]
  40b1bc:	cbz	x0, 40b200 <__fxstatat@plt+0x8110>
  40b1c0:	ldr	x1, [x0, #8]
  40b1c4:	str	x1, [x20, #72]
  40b1c8:	ldr	x1, [x19, #8]
  40b1cc:	stp	x21, x1, [x0]
  40b1d0:	str	x0, [x19, #8]
  40b1d4:	ldr	x1, [x23, #24]
  40b1d8:	str	xzr, [x22]
  40b1dc:	sub	x1, x1, #0x1
  40b1e0:	str	x1, [x23, #24]
  40b1e4:	ldr	x0, [x23, #8]
  40b1e8:	b	40b0f0 <__fxstatat@plt+0x8000>
  40b1ec:	ldr	x0, [x20, #24]
  40b1f0:	str	x21, [x19]
  40b1f4:	add	x0, x0, #0x1
  40b1f8:	str	x0, [x20, #24]
  40b1fc:	b	40b1d4 <__fxstatat@plt+0x80e4>
  40b200:	mov	x0, #0x10                  	// #16
  40b204:	bl	402b00 <malloc@plt>
  40b208:	cbnz	x0, 40b1c8 <__fxstatat@plt+0x80d8>
  40b20c:	mov	w0, w24
  40b210:	ldp	x19, x20, [sp, #16]
  40b214:	ldp	x21, x22, [sp, #32]
  40b218:	ldp	x23, x24, [sp, #48]
  40b21c:	ldp	x29, x30, [sp], #64
  40b220:	ret
  40b224:	nop
  40b228:	ldr	x0, [x0, #16]
  40b22c:	ret
  40b230:	ldr	x0, [x0, #24]
  40b234:	ret
  40b238:	ldr	x0, [x0, #32]
  40b23c:	ret
  40b240:	ldp	x3, x4, [x0]
  40b244:	mov	x0, #0x0                   	// #0
  40b248:	cmp	x3, x4
  40b24c:	b.cc	40b260 <__fxstatat@plt+0x8170>  // b.lo, b.ul, b.last
  40b250:	b	40b298 <__fxstatat@plt+0x81a8>
  40b254:	add	x3, x3, #0x10
  40b258:	cmp	x3, x4
  40b25c:	b.cs	40b298 <__fxstatat@plt+0x81a8>  // b.hs, b.nlast
  40b260:	ldr	x1, [x3]
  40b264:	cbz	x1, 40b254 <__fxstatat@plt+0x8164>
  40b268:	ldr	x1, [x3, #8]
  40b26c:	mov	x2, #0x1                   	// #1
  40b270:	cbz	x1, 40b284 <__fxstatat@plt+0x8194>
  40b274:	nop
  40b278:	ldr	x1, [x1, #8]
  40b27c:	add	x2, x2, #0x1
  40b280:	cbnz	x1, 40b278 <__fxstatat@plt+0x8188>
  40b284:	cmp	x0, x2
  40b288:	add	x3, x3, #0x10
  40b28c:	csel	x0, x0, x2, cs  // cs = hs, nlast
  40b290:	cmp	x3, x4
  40b294:	b.cc	40b260 <__fxstatat@plt+0x8170>  // b.lo, b.ul, b.last
  40b298:	ret
  40b29c:	nop
  40b2a0:	ldp	x3, x4, [x0]
  40b2a4:	mov	x6, x0
  40b2a8:	mov	x2, #0x0                   	// #0
  40b2ac:	mov	x5, #0x0                   	// #0
  40b2b0:	cmp	x3, x4
  40b2b4:	b.cc	40b2c8 <__fxstatat@plt+0x81d8>  // b.lo, b.ul, b.last
  40b2b8:	b	40b2f8 <__fxstatat@plt+0x8208>
  40b2bc:	add	x3, x3, #0x10
  40b2c0:	cmp	x3, x4
  40b2c4:	b.cs	40b2f8 <__fxstatat@plt+0x8208>  // b.hs, b.nlast
  40b2c8:	ldr	x1, [x3]
  40b2cc:	cbz	x1, 40b2bc <__fxstatat@plt+0x81cc>
  40b2d0:	ldr	x1, [x3, #8]
  40b2d4:	add	x5, x5, #0x1
  40b2d8:	add	x2, x2, #0x1
  40b2dc:	cbz	x1, 40b2bc <__fxstatat@plt+0x81cc>
  40b2e0:	ldr	x1, [x1, #8]
  40b2e4:	add	x2, x2, #0x1
  40b2e8:	cbnz	x1, 40b2e0 <__fxstatat@plt+0x81f0>
  40b2ec:	add	x3, x3, #0x10
  40b2f0:	cmp	x3, x4
  40b2f4:	b.cc	40b2c8 <__fxstatat@plt+0x81d8>  // b.lo, b.ul, b.last
  40b2f8:	ldr	x1, [x6, #24]
  40b2fc:	mov	w0, #0x0                   	// #0
  40b300:	cmp	x1, x5
  40b304:	b.eq	40b30c <__fxstatat@plt+0x821c>  // b.none
  40b308:	ret
  40b30c:	ldr	x0, [x6, #32]
  40b310:	cmp	x0, x2
  40b314:	cset	w0, eq  // eq = none
  40b318:	ret
  40b31c:	nop
  40b320:	stp	x29, x30, [sp, #-48]!
  40b324:	mov	x29, sp
  40b328:	ldp	x4, x5, [x0]
  40b32c:	stp	x19, x20, [sp, #16]
  40b330:	mov	x20, x1
  40b334:	stp	x21, x22, [sp, #32]
  40b338:	mov	x19, #0x0                   	// #0
  40b33c:	ldp	x21, x22, [x0, #16]
  40b340:	cmp	x4, x5
  40b344:	ldr	x3, [x0, #32]
  40b348:	b.cc	40b35c <__fxstatat@plt+0x826c>  // b.lo, b.ul, b.last
  40b34c:	b	40b390 <__fxstatat@plt+0x82a0>
  40b350:	add	x4, x4, #0x10
  40b354:	cmp	x4, x5
  40b358:	b.cs	40b390 <__fxstatat@plt+0x82a0>  // b.hs, b.nlast
  40b35c:	ldr	x0, [x4]
  40b360:	cbz	x0, 40b350 <__fxstatat@plt+0x8260>
  40b364:	ldr	x0, [x4, #8]
  40b368:	mov	x2, #0x1                   	// #1
  40b36c:	cbz	x0, 40b37c <__fxstatat@plt+0x828c>
  40b370:	ldr	x0, [x0, #8]
  40b374:	add	x2, x2, #0x1
  40b378:	cbnz	x0, 40b370 <__fxstatat@plt+0x8280>
  40b37c:	cmp	x19, x2
  40b380:	add	x4, x4, #0x10
  40b384:	csel	x19, x19, x2, cs  // cs = hs, nlast
  40b388:	cmp	x4, x5
  40b38c:	b.cc	40b35c <__fxstatat@plt+0x826c>  // b.lo, b.ul, b.last
  40b390:	mov	x0, x20
  40b394:	mov	w1, #0x1                   	// #1
  40b398:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40b39c:	add	x2, x2, #0x28
  40b3a0:	bl	402d80 <__fprintf_chk@plt>
  40b3a4:	mov	x3, x21
  40b3a8:	mov	x0, x20
  40b3ac:	mov	w1, #0x1                   	// #1
  40b3b0:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40b3b4:	add	x2, x2, #0x40
  40b3b8:	bl	402d80 <__fprintf_chk@plt>
  40b3bc:	ucvtf	d1, x22
  40b3c0:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40b3c4:	fmov	d2, x0
  40b3c8:	ucvtf	d0, x21
  40b3cc:	mov	x3, x22
  40b3d0:	mov	x0, x20
  40b3d4:	mov	w1, #0x1                   	// #1
  40b3d8:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40b3dc:	fmul	d1, d1, d2
  40b3e0:	add	x2, x2, #0x58
  40b3e4:	fdiv	d0, d1, d0
  40b3e8:	bl	402d80 <__fprintf_chk@plt>
  40b3ec:	mov	x3, x19
  40b3f0:	mov	x0, x20
  40b3f4:	ldp	x19, x20, [sp, #16]
  40b3f8:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40b3fc:	ldp	x21, x22, [sp, #32]
  40b400:	add	x2, x2, #0x80
  40b404:	ldp	x29, x30, [sp], #48
  40b408:	mov	w1, #0x1                   	// #1
  40b40c:	b	402d80 <__fprintf_chk@plt>
  40b410:	stp	x29, x30, [sp, #-48]!
  40b414:	mov	x29, sp
  40b418:	stp	x19, x20, [sp, #16]
  40b41c:	mov	x20, x1
  40b420:	str	x21, [sp, #32]
  40b424:	mov	x21, x0
  40b428:	bl	40adf0 <__fxstatat@plt+0x7d00>
  40b42c:	ldr	x1, [x0]
  40b430:	cbz	x1, 40b464 <__fxstatat@plt+0x8374>
  40b434:	mov	x19, x0
  40b438:	b	40b440 <__fxstatat@plt+0x8350>
  40b43c:	ldr	x1, [x19]
  40b440:	mov	x0, x20
  40b444:	cmp	x1, x20
  40b448:	b.eq	40b47c <__fxstatat@plt+0x838c>  // b.none
  40b44c:	ldr	x2, [x21, #56]
  40b450:	blr	x2
  40b454:	tst	w0, #0xff
  40b458:	b.ne	40b478 <__fxstatat@plt+0x8388>  // b.any
  40b45c:	ldr	x19, [x19, #8]
  40b460:	cbnz	x19, 40b43c <__fxstatat@plt+0x834c>
  40b464:	mov	x0, #0x0                   	// #0
  40b468:	ldp	x19, x20, [sp, #16]
  40b46c:	ldr	x21, [sp, #32]
  40b470:	ldp	x29, x30, [sp], #48
  40b474:	ret
  40b478:	ldr	x20, [x19]
  40b47c:	mov	x0, x20
  40b480:	ldp	x19, x20, [sp, #16]
  40b484:	ldr	x21, [sp, #32]
  40b488:	ldp	x29, x30, [sp], #48
  40b48c:	ret
  40b490:	ldr	x1, [x0, #32]
  40b494:	cbz	x1, 40b4c0 <__fxstatat@plt+0x83d0>
  40b498:	ldp	x1, x2, [x0]
  40b49c:	cmp	x1, x2
  40b4a0:	b.cc	40b4b4 <__fxstatat@plt+0x83c4>  // b.lo, b.ul, b.last
  40b4a4:	b	40b4c8 <__fxstatat@plt+0x83d8>
  40b4a8:	add	x1, x1, #0x10
  40b4ac:	cmp	x1, x2
  40b4b0:	b.cs	40b4c8 <__fxstatat@plt+0x83d8>  // b.hs, b.nlast
  40b4b4:	ldr	x0, [x1]
  40b4b8:	cbz	x0, 40b4a8 <__fxstatat@plt+0x83b8>
  40b4bc:	ret
  40b4c0:	mov	x0, #0x0                   	// #0
  40b4c4:	ret
  40b4c8:	stp	x29, x30, [sp, #-16]!
  40b4cc:	mov	x29, sp
  40b4d0:	bl	402ce0 <abort@plt>
  40b4d4:	nop
  40b4d8:	stp	x29, x30, [sp, #-32]!
  40b4dc:	mov	x29, sp
  40b4e0:	stp	x19, x20, [sp, #16]
  40b4e4:	mov	x20, x0
  40b4e8:	mov	x19, x1
  40b4ec:	bl	40adf0 <__fxstatat@plt+0x7d00>
  40b4f0:	mov	x3, x0
  40b4f4:	mov	x2, x0
  40b4f8:	b	40b500 <__fxstatat@plt+0x8410>
  40b4fc:	cbz	x2, 40b510 <__fxstatat@plt+0x8420>
  40b500:	ldp	x4, x2, [x2]
  40b504:	cmp	x4, x19
  40b508:	b.ne	40b4fc <__fxstatat@plt+0x840c>  // b.any
  40b50c:	cbnz	x2, 40b53c <__fxstatat@plt+0x844c>
  40b510:	ldr	x1, [x20, #8]
  40b514:	b	40b520 <__fxstatat@plt+0x8430>
  40b518:	ldr	x0, [x3]
  40b51c:	cbnz	x0, 40b530 <__fxstatat@plt+0x8440>
  40b520:	add	x3, x3, #0x10
  40b524:	cmp	x1, x3
  40b528:	b.hi	40b518 <__fxstatat@plt+0x8428>  // b.pmore
  40b52c:	mov	x0, #0x0                   	// #0
  40b530:	ldp	x19, x20, [sp, #16]
  40b534:	ldp	x29, x30, [sp], #32
  40b538:	ret
  40b53c:	ldr	x0, [x2]
  40b540:	ldp	x19, x20, [sp, #16]
  40b544:	ldp	x29, x30, [sp], #32
  40b548:	ret
  40b54c:	nop
  40b550:	ldp	x5, x3, [x0]
  40b554:	mov	x6, x0
  40b558:	cmp	x3, x5
  40b55c:	b.ls	40b5ac <__fxstatat@plt+0x84bc>  // b.plast
  40b560:	sub	x4, x1, #0x8
  40b564:	mov	x0, #0x0                   	// #0
  40b568:	ldr	x1, [x5]
  40b56c:	cbnz	x1, 40b580 <__fxstatat@plt+0x8490>
  40b570:	add	x5, x5, #0x10
  40b574:	cmp	x3, x5
  40b578:	b.hi	40b568 <__fxstatat@plt+0x8478>  // b.pmore
  40b57c:	ret
  40b580:	mov	x1, x5
  40b584:	nop
  40b588:	cmp	x2, x0
  40b58c:	b.ls	40b57c <__fxstatat@plt+0x848c>  // b.plast
  40b590:	add	x0, x0, #0x1
  40b594:	ldr	x3, [x1]
  40b598:	str	x3, [x4, x0, lsl #3]
  40b59c:	ldr	x1, [x1, #8]
  40b5a0:	cbnz	x1, 40b588 <__fxstatat@plt+0x8498>
  40b5a4:	ldr	x3, [x6, #8]
  40b5a8:	b	40b570 <__fxstatat@plt+0x8480>
  40b5ac:	mov	x0, #0x0                   	// #0
  40b5b0:	ret
  40b5b4:	nop
  40b5b8:	stp	x29, x30, [sp, #-64]!
  40b5bc:	mov	x29, sp
  40b5c0:	stp	x21, x22, [sp, #32]
  40b5c4:	mov	x21, x1
  40b5c8:	stp	x23, x24, [sp, #48]
  40b5cc:	ldp	x23, x1, [x0]
  40b5d0:	stp	x19, x20, [sp, #16]
  40b5d4:	cmp	x1, x23
  40b5d8:	b.ls	40b644 <__fxstatat@plt+0x8554>  // b.plast
  40b5dc:	mov	x24, x0
  40b5e0:	mov	x22, x2
  40b5e4:	mov	x20, #0x0                   	// #0
  40b5e8:	ldr	x0, [x23]
  40b5ec:	cbnz	x0, 40b614 <__fxstatat@plt+0x8524>
  40b5f0:	add	x23, x23, #0x10
  40b5f4:	cmp	x1, x23
  40b5f8:	b.hi	40b5e8 <__fxstatat@plt+0x84f8>  // b.pmore
  40b5fc:	mov	x0, x20
  40b600:	ldp	x19, x20, [sp, #16]
  40b604:	ldp	x21, x22, [sp, #32]
  40b608:	ldp	x23, x24, [sp, #48]
  40b60c:	ldp	x29, x30, [sp], #64
  40b610:	ret
  40b614:	mov	x19, x23
  40b618:	b	40b620 <__fxstatat@plt+0x8530>
  40b61c:	ldr	x0, [x19]
  40b620:	mov	x1, x22
  40b624:	blr	x21
  40b628:	tst	w0, #0xff
  40b62c:	b.eq	40b5fc <__fxstatat@plt+0x850c>  // b.none
  40b630:	ldr	x19, [x19, #8]
  40b634:	add	x20, x20, #0x1
  40b638:	cbnz	x19, 40b61c <__fxstatat@plt+0x852c>
  40b63c:	ldr	x1, [x24, #8]
  40b640:	b	40b5f0 <__fxstatat@plt+0x8500>
  40b644:	mov	x20, #0x0                   	// #0
  40b648:	b	40b5fc <__fxstatat@plt+0x850c>
  40b64c:	nop
  40b650:	ldrb	w4, [x0]
  40b654:	mov	x2, #0x0                   	// #0
  40b658:	cbz	w4, 40b67c <__fxstatat@plt+0x858c>
  40b65c:	nop
  40b660:	lsl	x3, x2, #5
  40b664:	sub	x2, x3, x2
  40b668:	add	x2, x2, w4, uxtb
  40b66c:	ldrb	w4, [x0, #1]!
  40b670:	udiv	x3, x2, x1
  40b674:	msub	x2, x3, x1, x2
  40b678:	cbnz	w4, 40b660 <__fxstatat@plt+0x8570>
  40b67c:	mov	x0, x2
  40b680:	ret
  40b684:	nop
  40b688:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40b68c:	add	x1, x1, #0x98
  40b690:	ldp	x2, x3, [x1]
  40b694:	stp	x2, x3, [x0]
  40b698:	ldr	w1, [x1, #16]
  40b69c:	str	w1, [x0, #16]
  40b6a0:	ret
  40b6a4:	nop
  40b6a8:	stp	x29, x30, [sp, #-64]!
  40b6ac:	cmp	x2, #0x0
  40b6b0:	mov	x29, sp
  40b6b4:	stp	x21, x22, [sp, #32]
  40b6b8:	mov	x22, x2
  40b6bc:	adrp	x2, 40a000 <__fxstatat@plt+0x6f10>
  40b6c0:	add	x2, x2, #0xdd0
  40b6c4:	stp	x19, x20, [sp, #16]
  40b6c8:	csel	x22, x2, x22, eq  // eq = none
  40b6cc:	cmp	x3, #0x0
  40b6d0:	adrp	x2, 40a000 <__fxstatat@plt+0x6f10>
  40b6d4:	add	x2, x2, #0xde0
  40b6d8:	mov	x20, x1
  40b6dc:	csel	x21, x2, x3, eq  // eq = none
  40b6e0:	stp	x23, x24, [sp, #48]
  40b6e4:	mov	x24, x0
  40b6e8:	mov	x23, x4
  40b6ec:	mov	x0, #0x50                  	// #80
  40b6f0:	bl	402b00 <malloc@plt>
  40b6f4:	mov	x19, x0
  40b6f8:	cbz	x0, 40b75c <__fxstatat@plt+0x866c>
  40b6fc:	cmp	x20, #0x0
  40b700:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40b704:	add	x1, x1, #0x98
  40b708:	csel	x20, x1, x20, eq  // eq = none
  40b70c:	str	x20, [x0, #40]!
  40b710:	bl	40af58 <__fxstatat@plt+0x7e68>
  40b714:	tst	w0, #0xff
  40b718:	b.eq	40b774 <__fxstatat@plt+0x8684>  // b.none
  40b71c:	ldrb	w1, [x20, #16]
  40b720:	mov	x0, x24
  40b724:	ldr	s0, [x20, #8]
  40b728:	bl	40b000 <__fxstatat@plt+0x7f10>
  40b72c:	str	x0, [x19, #16]
  40b730:	mov	x20, x0
  40b734:	cbz	x0, 40b774 <__fxstatat@plt+0x8684>
  40b738:	mov	x1, #0x10                  	// #16
  40b73c:	bl	402c10 <calloc@plt>
  40b740:	str	x0, [x19]
  40b744:	cbz	x0, 40b774 <__fxstatat@plt+0x8684>
  40b748:	add	x20, x0, x20, lsl #4
  40b74c:	str	x20, [x19, #8]
  40b750:	stp	xzr, xzr, [x19, #24]
  40b754:	stp	x22, x21, [x19, #48]
  40b758:	stp	x23, xzr, [x19, #64]
  40b75c:	mov	x0, x19
  40b760:	ldp	x19, x20, [sp, #16]
  40b764:	ldp	x21, x22, [sp, #32]
  40b768:	ldp	x23, x24, [sp, #48]
  40b76c:	ldp	x29, x30, [sp], #64
  40b770:	ret
  40b774:	mov	x0, x19
  40b778:	mov	x19, #0x0                   	// #0
  40b77c:	bl	402e00 <free@plt>
  40b780:	mov	x0, x19
  40b784:	ldp	x19, x20, [sp, #16]
  40b788:	ldp	x21, x22, [sp, #32]
  40b78c:	ldp	x23, x24, [sp, #48]
  40b790:	ldp	x29, x30, [sp], #64
  40b794:	ret
  40b798:	stp	x29, x30, [sp, #-48]!
  40b79c:	mov	x29, sp
  40b7a0:	ldr	x1, [x0, #8]
  40b7a4:	str	x21, [sp, #32]
  40b7a8:	ldr	x21, [x0]
  40b7ac:	stp	x19, x20, [sp, #16]
  40b7b0:	mov	x20, x0
  40b7b4:	cmp	x21, x1
  40b7b8:	b.cc	40b7cc <__fxstatat@plt+0x86dc>  // b.lo, b.ul, b.last
  40b7bc:	b	40b828 <__fxstatat@plt+0x8738>
  40b7c0:	add	x21, x21, #0x10
  40b7c4:	cmp	x1, x21
  40b7c8:	b.ls	40b828 <__fxstatat@plt+0x8738>  // b.plast
  40b7cc:	ldr	x0, [x21]
  40b7d0:	cbz	x0, 40b7c0 <__fxstatat@plt+0x86d0>
  40b7d4:	ldr	x19, [x21, #8]
  40b7d8:	ldr	x1, [x20, #64]
  40b7dc:	cbz	x19, 40b808 <__fxstatat@plt+0x8718>
  40b7e0:	cbz	x1, 40b7f0 <__fxstatat@plt+0x8700>
  40b7e4:	ldr	x0, [x19]
  40b7e8:	blr	x1
  40b7ec:	ldr	x1, [x20, #64]
  40b7f0:	ldr	x0, [x19, #8]
  40b7f4:	ldr	x2, [x20, #72]
  40b7f8:	stp	xzr, x2, [x19]
  40b7fc:	str	x19, [x20, #72]
  40b800:	mov	x19, x0
  40b804:	cbnz	x0, 40b7e0 <__fxstatat@plt+0x86f0>
  40b808:	cbz	x1, 40b814 <__fxstatat@plt+0x8724>
  40b80c:	ldr	x0, [x21]
  40b810:	blr	x1
  40b814:	stp	xzr, xzr, [x21]
  40b818:	add	x21, x21, #0x10
  40b81c:	ldr	x1, [x20, #8]
  40b820:	cmp	x1, x21
  40b824:	b.hi	40b7cc <__fxstatat@plt+0x86dc>  // b.pmore
  40b828:	ldr	x21, [sp, #32]
  40b82c:	stp	xzr, xzr, [x20, #24]
  40b830:	ldp	x19, x20, [sp, #16]
  40b834:	ldp	x29, x30, [sp], #48
  40b838:	ret
  40b83c:	nop
  40b840:	stp	x29, x30, [sp, #-48]!
  40b844:	mov	x29, sp
  40b848:	str	x21, [sp, #32]
  40b84c:	mov	x21, x0
  40b850:	ldr	x0, [x0, #64]
  40b854:	stp	x19, x20, [sp, #16]
  40b858:	ldp	x20, x1, [x21]
  40b85c:	cbz	x0, 40b8b8 <__fxstatat@plt+0x87c8>
  40b860:	ldr	x0, [x21, #32]
  40b864:	cbz	x0, 40b8b8 <__fxstatat@plt+0x87c8>
  40b868:	cmp	x20, x1
  40b86c:	b.cc	40b880 <__fxstatat@plt+0x8790>  // b.lo, b.ul, b.last
  40b870:	b	40b8e8 <__fxstatat@plt+0x87f8>
  40b874:	add	x20, x20, #0x10
  40b878:	cmp	x1, x20
  40b87c:	b.ls	40b8b4 <__fxstatat@plt+0x87c4>  // b.plast
  40b880:	ldr	x0, [x20]
  40b884:	cbz	x0, 40b874 <__fxstatat@plt+0x8784>
  40b888:	mov	x19, x20
  40b88c:	b	40b894 <__fxstatat@plt+0x87a4>
  40b890:	ldr	x0, [x19]
  40b894:	ldr	x1, [x21, #64]
  40b898:	blr	x1
  40b89c:	ldr	x19, [x19, #8]
  40b8a0:	cbnz	x19, 40b890 <__fxstatat@plt+0x87a0>
  40b8a4:	ldr	x1, [x21, #8]
  40b8a8:	add	x20, x20, #0x10
  40b8ac:	cmp	x1, x20
  40b8b0:	b.hi	40b880 <__fxstatat@plt+0x8790>  // b.pmore
  40b8b4:	ldr	x20, [x21]
  40b8b8:	cmp	x20, x1
  40b8bc:	b.cs	40b8e8 <__fxstatat@plt+0x87f8>  // b.hs, b.nlast
  40b8c0:	ldr	x19, [x20, #8]
  40b8c4:	cbz	x19, 40b8dc <__fxstatat@plt+0x87ec>
  40b8c8:	mov	x0, x19
  40b8cc:	ldr	x19, [x19, #8]
  40b8d0:	bl	402e00 <free@plt>
  40b8d4:	cbnz	x19, 40b8c8 <__fxstatat@plt+0x87d8>
  40b8d8:	ldr	x1, [x21, #8]
  40b8dc:	add	x20, x20, #0x10
  40b8e0:	cmp	x1, x20
  40b8e4:	b.hi	40b8c0 <__fxstatat@plt+0x87d0>  // b.pmore
  40b8e8:	ldr	x19, [x21, #72]
  40b8ec:	cbz	x19, 40b900 <__fxstatat@plt+0x8810>
  40b8f0:	mov	x0, x19
  40b8f4:	ldr	x19, [x19, #8]
  40b8f8:	bl	402e00 <free@plt>
  40b8fc:	cbnz	x19, 40b8f0 <__fxstatat@plt+0x8800>
  40b900:	ldr	x0, [x21]
  40b904:	bl	402e00 <free@plt>
  40b908:	mov	x0, x21
  40b90c:	ldp	x19, x20, [sp, #16]
  40b910:	ldr	x21, [sp, #32]
  40b914:	ldp	x29, x30, [sp], #48
  40b918:	b	402e00 <free@plt>
  40b91c:	nop
  40b920:	stp	x29, x30, [sp, #-128]!
  40b924:	mov	x29, sp
  40b928:	stp	x19, x20, [sp, #16]
  40b92c:	mov	x19, x0
  40b930:	mov	x0, x1
  40b934:	str	x21, [sp, #32]
  40b938:	ldr	x21, [x19, #40]
  40b93c:	ldrb	w1, [x21, #16]
  40b940:	ldr	s0, [x21, #8]
  40b944:	bl	40b000 <__fxstatat@plt+0x7f10>
  40b948:	cbz	x0, 40ba10 <__fxstatat@plt+0x8920>
  40b94c:	ldr	x1, [x19, #16]
  40b950:	mov	x20, x0
  40b954:	cmp	x1, x0
  40b958:	b.eq	40b9f8 <__fxstatat@plt+0x8908>  // b.none
  40b95c:	mov	x1, #0x10                  	// #16
  40b960:	bl	402c10 <calloc@plt>
  40b964:	str	x0, [sp, #48]
  40b968:	cbz	x0, 40ba10 <__fxstatat@plt+0x8920>
  40b96c:	ldp	x7, x6, [x19, #48]
  40b970:	add	x3, x0, x20, lsl #4
  40b974:	ldp	x5, x4, [x19, #64]
  40b978:	add	x0, sp, #0x30
  40b97c:	mov	x1, x19
  40b980:	mov	w2, #0x0                   	// #0
  40b984:	stp	x3, x20, [sp, #56]
  40b988:	stp	xzr, xzr, [sp, #72]
  40b98c:	stp	x21, x7, [sp, #88]
  40b990:	stp	x6, x5, [sp, #104]
  40b994:	str	x4, [sp, #120]
  40b998:	bl	40b0c0 <__fxstatat@plt+0x7fd0>
  40b99c:	ands	w20, w0, #0xff
  40b9a0:	b.ne	40ba28 <__fxstatat@plt+0x8938>  // b.any
  40b9a4:	ldr	x0, [sp, #120]
  40b9a8:	str	x0, [x19, #72]
  40b9ac:	add	x1, sp, #0x30
  40b9b0:	mov	x0, x19
  40b9b4:	mov	w2, #0x1                   	// #1
  40b9b8:	bl	40b0c0 <__fxstatat@plt+0x7fd0>
  40b9bc:	tst	w0, #0xff
  40b9c0:	b.eq	40ba6c <__fxstatat@plt+0x897c>  // b.none
  40b9c4:	add	x1, sp, #0x30
  40b9c8:	mov	x0, x19
  40b9cc:	mov	w2, #0x0                   	// #0
  40b9d0:	bl	40b0c0 <__fxstatat@plt+0x7fd0>
  40b9d4:	tst	w0, #0xff
  40b9d8:	b.eq	40ba6c <__fxstatat@plt+0x897c>  // b.none
  40b9dc:	ldr	x0, [sp, #48]
  40b9e0:	bl	402e00 <free@plt>
  40b9e4:	mov	w0, w20
  40b9e8:	ldp	x19, x20, [sp, #16]
  40b9ec:	ldr	x21, [sp, #32]
  40b9f0:	ldp	x29, x30, [sp], #128
  40b9f4:	ret
  40b9f8:	mov	w20, #0x1                   	// #1
  40b9fc:	mov	w0, w20
  40ba00:	ldp	x19, x20, [sp, #16]
  40ba04:	ldr	x21, [sp, #32]
  40ba08:	ldp	x29, x30, [sp], #128
  40ba0c:	ret
  40ba10:	mov	w20, #0x0                   	// #0
  40ba14:	mov	w0, w20
  40ba18:	ldp	x19, x20, [sp, #16]
  40ba1c:	ldr	x21, [sp, #32]
  40ba20:	ldp	x29, x30, [sp], #128
  40ba24:	ret
  40ba28:	ldr	x0, [x19]
  40ba2c:	bl	402e00 <free@plt>
  40ba30:	ldr	x0, [sp, #48]
  40ba34:	str	x0, [x19]
  40ba38:	ldr	x0, [sp, #56]
  40ba3c:	str	x0, [x19, #8]
  40ba40:	ldr	x0, [sp, #64]
  40ba44:	str	x0, [x19, #16]
  40ba48:	ldr	x0, [sp, #72]
  40ba4c:	str	x0, [x19, #24]
  40ba50:	ldr	x0, [sp, #120]
  40ba54:	str	x0, [x19, #72]
  40ba58:	mov	w0, w20
  40ba5c:	ldp	x19, x20, [sp, #16]
  40ba60:	ldr	x21, [sp, #32]
  40ba64:	ldp	x29, x30, [sp], #128
  40ba68:	ret
  40ba6c:	bl	402ce0 <abort@plt>
  40ba70:	stp	x29, x30, [sp, #-64]!
  40ba74:	mov	x29, sp
  40ba78:	stp	x19, x20, [sp, #16]
  40ba7c:	str	x21, [sp, #32]
  40ba80:	cbz	x1, 40bbfc <__fxstatat@plt+0x8b0c>
  40ba84:	mov	w3, #0x0                   	// #0
  40ba88:	mov	x20, x2
  40ba8c:	mov	x19, x0
  40ba90:	mov	x21, x1
  40ba94:	add	x2, sp, #0x38
  40ba98:	bl	40ae38 <__fxstatat@plt+0x7d48>
  40ba9c:	mov	x3, x0
  40baa0:	cbz	x0, 40bac0 <__fxstatat@plt+0x89d0>
  40baa4:	mov	w0, #0x0                   	// #0
  40baa8:	cbz	x20, 40bab0 <__fxstatat@plt+0x89c0>
  40baac:	str	x3, [x20]
  40bab0:	ldp	x19, x20, [sp, #16]
  40bab4:	ldr	x21, [sp, #32]
  40bab8:	ldp	x29, x30, [sp], #64
  40babc:	ret
  40bac0:	ldr	x0, [x19, #16]
  40bac4:	ldr	x1, [x19, #40]
  40bac8:	ucvtf	s0, x0
  40bacc:	ldr	x0, [x19, #24]
  40bad0:	ldr	s2, [x1, #8]
  40bad4:	ucvtf	s1, x0
  40bad8:	fmul	s0, s0, s2
  40badc:	fcmpe	s1, s0
  40bae0:	b.gt	40bb2c <__fxstatat@plt+0x8a3c>
  40bae4:	ldr	x20, [sp, #56]
  40bae8:	ldr	x0, [x20]
  40baec:	cbz	x0, 40bb8c <__fxstatat@plt+0x8a9c>
  40baf0:	ldr	x0, [x19, #72]
  40baf4:	cbz	x0, 40bbb4 <__fxstatat@plt+0x8ac4>
  40baf8:	ldr	x1, [x0, #8]
  40bafc:	str	x1, [x19, #72]
  40bb00:	ldr	x2, [x20, #8]
  40bb04:	ldr	x1, [x19, #32]
  40bb08:	stp	x21, x2, [x0]
  40bb0c:	str	x0, [x20, #8]
  40bb10:	add	x1, x1, #0x1
  40bb14:	str	x1, [x19, #32]
  40bb18:	mov	w0, #0x1                   	// #1
  40bb1c:	ldp	x19, x20, [sp, #16]
  40bb20:	ldr	x21, [sp, #32]
  40bb24:	ldp	x29, x30, [sp], #64
  40bb28:	ret
  40bb2c:	add	x0, x19, #0x28
  40bb30:	bl	40af58 <__fxstatat@plt+0x7e68>
  40bb34:	ldr	x0, [x19, #16]
  40bb38:	ldr	x1, [x19, #40]
  40bb3c:	ucvtf	s0, x0
  40bb40:	ldr	x0, [x19, #24]
  40bb44:	ldr	s2, [x1, #8]
  40bb48:	ucvtf	s1, x0
  40bb4c:	fmul	s3, s2, s0
  40bb50:	fcmpe	s1, s3
  40bb54:	b.le	40bae4 <__fxstatat@plt+0x89f4>
  40bb58:	ldrb	w0, [x1, #16]
  40bb5c:	ldr	s1, [x1, #12]
  40bb60:	fmul	s0, s0, s1
  40bb64:	cbz	w0, 40bbc8 <__fxstatat@plt+0x8ad8>
  40bb68:	mov	w0, #0x5f800000            	// #1602224128
  40bb6c:	fmov	s1, w0
  40bb70:	fcmpe	s0, s1
  40bb74:	b.lt	40bbd0 <__fxstatat@plt+0x8ae0>  // b.tstop
  40bb78:	mov	w0, #0xffffffff            	// #-1
  40bb7c:	ldp	x19, x20, [sp, #16]
  40bb80:	ldr	x21, [sp, #32]
  40bb84:	ldp	x29, x30, [sp], #64
  40bb88:	ret
  40bb8c:	ldp	x2, x1, [x19, #24]
  40bb90:	str	x21, [x20]
  40bb94:	mov	w0, #0x1                   	// #1
  40bb98:	ldr	x21, [sp, #32]
  40bb9c:	add	x2, x2, #0x1
  40bba0:	add	x1, x1, #0x1
  40bba4:	stp	x2, x1, [x19, #24]
  40bba8:	ldp	x19, x20, [sp, #16]
  40bbac:	ldp	x29, x30, [sp], #64
  40bbb0:	ret
  40bbb4:	mov	x0, #0x10                  	// #16
  40bbb8:	bl	402b00 <malloc@plt>
  40bbbc:	cbnz	x0, 40bb00 <__fxstatat@plt+0x8a10>
  40bbc0:	mov	w0, #0xffffffff            	// #-1
  40bbc4:	b	40bb7c <__fxstatat@plt+0x8a8c>
  40bbc8:	fmul	s0, s0, s2
  40bbcc:	b	40bb68 <__fxstatat@plt+0x8a78>
  40bbd0:	fcvtzu	x1, s0
  40bbd4:	mov	x0, x19
  40bbd8:	bl	40b920 <__fxstatat@plt+0x8830>
  40bbdc:	tst	w0, #0xff
  40bbe0:	b.eq	40bb78 <__fxstatat@plt+0x8a88>  // b.none
  40bbe4:	add	x2, sp, #0x38
  40bbe8:	mov	x1, x21
  40bbec:	mov	x0, x19
  40bbf0:	mov	w3, #0x0                   	// #0
  40bbf4:	bl	40ae38 <__fxstatat@plt+0x7d48>
  40bbf8:	cbz	x0, 40bae4 <__fxstatat@plt+0x89f4>
  40bbfc:	bl	402ce0 <abort@plt>
  40bc00:	stp	x29, x30, [sp, #-48]!
  40bc04:	mov	x29, sp
  40bc08:	add	x2, sp, #0x28
  40bc0c:	str	x19, [sp, #16]
  40bc10:	mov	x19, x1
  40bc14:	bl	40ba70 <__fxstatat@plt+0x8980>
  40bc18:	cmn	w0, #0x1
  40bc1c:	b.eq	40bc38 <__fxstatat@plt+0x8b48>  // b.none
  40bc20:	ldr	x1, [sp, #40]
  40bc24:	cmp	w0, #0x0
  40bc28:	csel	x0, x1, x19, eq  // eq = none
  40bc2c:	ldr	x19, [sp, #16]
  40bc30:	ldp	x29, x30, [sp], #48
  40bc34:	ret
  40bc38:	mov	x0, #0x0                   	// #0
  40bc3c:	ldr	x19, [sp, #16]
  40bc40:	ldp	x29, x30, [sp], #48
  40bc44:	ret
  40bc48:	stp	x29, x30, [sp, #-64]!
  40bc4c:	mov	w3, #0x1                   	// #1
  40bc50:	mov	x29, sp
  40bc54:	add	x2, sp, #0x38
  40bc58:	stp	x19, x20, [sp, #16]
  40bc5c:	mov	x19, x0
  40bc60:	bl	40ae38 <__fxstatat@plt+0x7d48>
  40bc64:	mov	x20, x0
  40bc68:	cbz	x0, 40bc84 <__fxstatat@plt+0x8b94>
  40bc6c:	ldr	x1, [sp, #56]
  40bc70:	ldr	x0, [x19, #32]
  40bc74:	ldr	x1, [x1]
  40bc78:	sub	x0, x0, #0x1
  40bc7c:	str	x0, [x19, #32]
  40bc80:	cbz	x1, 40bc94 <__fxstatat@plt+0x8ba4>
  40bc84:	mov	x0, x20
  40bc88:	ldp	x19, x20, [sp, #16]
  40bc8c:	ldp	x29, x30, [sp], #64
  40bc90:	ret
  40bc94:	ldr	x0, [x19, #16]
  40bc98:	ldr	x1, [x19, #40]
  40bc9c:	ucvtf	s1, x0
  40bca0:	ldr	x0, [x19, #24]
  40bca4:	ldr	s0, [x1]
  40bca8:	sub	x0, x0, #0x1
  40bcac:	str	x0, [x19, #24]
  40bcb0:	fmul	s1, s1, s0
  40bcb4:	ucvtf	s0, x0
  40bcb8:	fcmpe	s0, s1
  40bcbc:	b.pl	40bc84 <__fxstatat@plt+0x8b94>  // b.nfrst
  40bcc0:	add	x0, x19, #0x28
  40bcc4:	bl	40af58 <__fxstatat@plt+0x7e68>
  40bcc8:	ldr	x0, [x19, #16]
  40bccc:	ldr	x1, [x19, #40]
  40bcd0:	ucvtf	s0, x0
  40bcd4:	ldr	x0, [x19, #24]
  40bcd8:	ldr	s1, [x1]
  40bcdc:	ucvtf	s2, x0
  40bce0:	fmul	s1, s0, s1
  40bce4:	fcmpe	s2, s1
  40bce8:	b.pl	40bc84 <__fxstatat@plt+0x8b94>  // b.nfrst
  40bcec:	ldrb	w0, [x1, #16]
  40bcf0:	ldr	s1, [x1, #4]
  40bcf4:	fmul	s0, s0, s1
  40bcf8:	cbnz	w0, 40bd04 <__fxstatat@plt+0x8c14>
  40bcfc:	ldr	s1, [x1, #8]
  40bd00:	fmul	s0, s0, s1
  40bd04:	fcvtzu	x1, s0
  40bd08:	mov	x0, x19
  40bd0c:	bl	40b920 <__fxstatat@plt+0x8830>
  40bd10:	tst	w0, #0xff
  40bd14:	b.ne	40bc84 <__fxstatat@plt+0x8b94>  // b.any
  40bd18:	str	x21, [sp, #32]
  40bd1c:	ldr	x21, [x19, #72]
  40bd20:	cbz	x21, 40bd38 <__fxstatat@plt+0x8c48>
  40bd24:	nop
  40bd28:	mov	x0, x21
  40bd2c:	ldr	x21, [x21, #8]
  40bd30:	bl	402e00 <free@plt>
  40bd34:	cbnz	x21, 40bd28 <__fxstatat@plt+0x8c38>
  40bd38:	ldr	x21, [sp, #32]
  40bd3c:	str	xzr, [x19, #72]
  40bd40:	b	40bc84 <__fxstatat@plt+0x8b94>
  40bd44:	nop
  40bd48:	stp	x29, x30, [sp, #-32]!
  40bd4c:	mov	x29, sp
  40bd50:	stp	x19, x20, [sp, #16]
  40bd54:	mov	x20, x0
  40bd58:	mov	x19, x1
  40bd5c:	ldr	x0, [x0]
  40bd60:	bl	413010 <__fxstatat@plt+0xff20>
  40bd64:	ldr	x1, [x20, #8]
  40bd68:	eor	x0, x0, x1
  40bd6c:	udiv	x1, x0, x19
  40bd70:	msub	x0, x1, x19, x0
  40bd74:	ldp	x19, x20, [sp, #16]
  40bd78:	ldp	x29, x30, [sp], #32
  40bd7c:	ret
  40bd80:	ldr	x0, [x0, #8]
  40bd84:	udiv	x2, x0, x1
  40bd88:	msub	x0, x2, x1, x0
  40bd8c:	ret
  40bd90:	mov	x2, x0
  40bd94:	ldr	x0, [x1, #8]
  40bd98:	ldr	x3, [x2, #8]
  40bd9c:	cmp	x3, x0
  40bda0:	b.eq	40bdac <__fxstatat@plt+0x8cbc>  // b.none
  40bda4:	mov	w0, #0x0                   	// #0
  40bda8:	ret
  40bdac:	ldr	x3, [x1, #16]
  40bdb0:	mov	w0, #0x0                   	// #0
  40bdb4:	ldr	x4, [x2, #16]
  40bdb8:	cmp	x4, x3
  40bdbc:	b.ne	40bda8 <__fxstatat@plt+0x8cb8>  // b.any
  40bdc0:	ldr	x1, [x1]
  40bdc4:	ldr	x0, [x2]
  40bdc8:	b	40dee0 <__fxstatat@plt+0xadf0>
  40bdcc:	nop
  40bdd0:	mov	x2, x0
  40bdd4:	ldr	x3, [x0, #8]
  40bdd8:	ldr	x0, [x1, #8]
  40bddc:	cmp	x3, x0
  40bde0:	b.eq	40bdec <__fxstatat@plt+0x8cfc>  // b.none
  40bde4:	mov	w0, #0x0                   	// #0
  40bde8:	ret
  40bdec:	ldr	x3, [x1, #16]
  40bdf0:	mov	w0, #0x0                   	// #0
  40bdf4:	ldr	x4, [x2, #16]
  40bdf8:	cmp	x4, x3
  40bdfc:	b.eq	40be04 <__fxstatat@plt+0x8d14>  // b.none
  40be00:	ret
  40be04:	stp	x29, x30, [sp, #-16]!
  40be08:	mov	x29, sp
  40be0c:	ldr	x1, [x1]
  40be10:	ldr	x0, [x2]
  40be14:	bl	402d90 <strcmp@plt>
  40be18:	cmp	w0, #0x0
  40be1c:	cset	w0, eq  // eq = none
  40be20:	ldp	x29, x30, [sp], #16
  40be24:	ret
  40be28:	stp	x29, x30, [sp, #-32]!
  40be2c:	mov	x29, sp
  40be30:	str	x19, [sp, #16]
  40be34:	mov	x19, x0
  40be38:	ldr	x0, [x0]
  40be3c:	bl	402e00 <free@plt>
  40be40:	mov	x0, x19
  40be44:	ldr	x19, [sp, #16]
  40be48:	ldp	x29, x30, [sp], #32
  40be4c:	b	402e00 <free@plt>
  40be50:	stp	x29, x30, [sp, #-48]!
  40be54:	mov	x29, sp
  40be58:	str	x21, [sp, #32]
  40be5c:	mov	x21, x3
  40be60:	mov	w3, #0x4900                	// #18688
  40be64:	stp	x19, x20, [sp, #16]
  40be68:	movk	w3, #0x8, lsl #16
  40be6c:	mov	x20, #0x0                   	// #0
  40be70:	orr	w2, w2, w3
  40be74:	bl	413148 <__fxstatat@plt+0x10058>
  40be78:	tbnz	w0, #31, 40be90 <__fxstatat@plt+0x8da0>
  40be7c:	mov	w19, w0
  40be80:	bl	402cc0 <fdopendir@plt>
  40be84:	mov	x20, x0
  40be88:	cbz	x0, 40bea4 <__fxstatat@plt+0x8db4>
  40be8c:	str	w19, [x21]
  40be90:	mov	x0, x20
  40be94:	ldp	x19, x20, [sp, #16]
  40be98:	ldr	x21, [sp, #32]
  40be9c:	ldp	x29, x30, [sp], #48
  40bea0:	ret
  40bea4:	bl	403040 <__errno_location@plt>
  40bea8:	mov	x21, x0
  40beac:	mov	w0, w19
  40beb0:	ldr	w19, [x21]
  40beb4:	bl	402c90 <close@plt>
  40beb8:	b	40be8c <__fxstatat@plt+0x8d9c>
  40bebc:	nop
  40bec0:	stp	x29, x30, [sp, #-48]!
  40bec4:	mov	x29, sp
  40bec8:	stp	x19, x20, [sp, #16]
  40becc:	cbz	x0, 40bfa4 <__fxstatat@plt+0x8eb4>
  40bed0:	mov	x19, x0
  40bed4:	mov	w1, #0x2f                  	// #47
  40bed8:	bl	402ca0 <strrchr@plt>
  40bedc:	mov	x20, x0
  40bee0:	cbz	x0, 40bf44 <__fxstatat@plt+0x8e54>
  40bee4:	str	x21, [sp, #32]
  40bee8:	add	x21, x0, #0x1
  40beec:	sub	x0, x21, x19
  40bef0:	cmp	x0, #0x6
  40bef4:	b.le	40bf60 <__fxstatat@plt+0x8e70>
  40bef8:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40befc:	sub	x0, x20, #0x6
  40bf00:	add	x1, x1, #0xe8
  40bf04:	mov	x2, #0x7                   	// #7
  40bf08:	bl	402b70 <strncmp@plt>
  40bf0c:	cbnz	w0, 40bf60 <__fxstatat@plt+0x8e70>
  40bf10:	ldrb	w0, [x20, #1]
  40bf14:	cmp	w0, #0x6c
  40bf18:	b.ne	40bf80 <__fxstatat@plt+0x8e90>  // b.any
  40bf1c:	ldrb	w0, [x21, #1]
  40bf20:	cmp	w0, #0x74
  40bf24:	b.ne	40bf80 <__fxstatat@plt+0x8e90>  // b.any
  40bf28:	ldrb	w0, [x21, #2]
  40bf2c:	cmp	w0, #0x2d
  40bf30:	b.ne	40bf80 <__fxstatat@plt+0x8e90>  // b.any
  40bf34:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40bf38:	add	x19, x20, #0x4
  40bf3c:	ldr	x21, [sp, #32]
  40bf40:	str	x19, [x0, #1232]
  40bf44:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40bf48:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40bf4c:	str	x19, [x1, #2360]
  40bf50:	str	x19, [x0, #1184]
  40bf54:	ldp	x19, x20, [sp, #16]
  40bf58:	ldp	x29, x30, [sp], #48
  40bf5c:	ret
  40bf60:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40bf64:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40bf68:	ldr	x21, [sp, #32]
  40bf6c:	str	x19, [x1, #2360]
  40bf70:	str	x19, [x0, #1184]
  40bf74:	ldp	x19, x20, [sp, #16]
  40bf78:	ldp	x29, x30, [sp], #48
  40bf7c:	ret
  40bf80:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40bf84:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40bf88:	mov	x19, x21
  40bf8c:	str	x19, [x1, #2360]
  40bf90:	str	x19, [x0, #1184]
  40bf94:	ldp	x19, x20, [sp, #16]
  40bf98:	ldr	x21, [sp, #32]
  40bf9c:	ldp	x29, x30, [sp], #48
  40bfa0:	ret
  40bfa4:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40bfa8:	mov	x2, #0x37                  	// #55
  40bfac:	mov	x1, #0x1                   	// #1
  40bfb0:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40bfb4:	ldr	x3, [x3, #1192]
  40bfb8:	add	x0, x0, #0xb0
  40bfbc:	str	x21, [sp, #32]
  40bfc0:	bl	402eb0 <fwrite@plt>
  40bfc4:	bl	402ce0 <abort@plt>
  40bfc8:	stp	x29, x30, [sp, #-64]!
  40bfcc:	mov	x29, sp
  40bfd0:	stp	x19, x20, [sp, #16]
  40bfd4:	mov	x19, x2
  40bfd8:	mov	w20, w3
  40bfdc:	mov	w2, w4
  40bfe0:	add	x3, sp, #0x20
  40bfe4:	bl	4125c8 <__fxstatat@plt+0xf4d8>
  40bfe8:	cbnz	w0, 40c018 <__fxstatat@plt+0x8f28>
  40bfec:	mov	x1, x19
  40bff0:	mov	w2, w20
  40bff4:	add	x0, sp, #0x20
  40bff8:	bl	4127d0 <__fxstatat@plt+0xf6e0>
  40bffc:	mov	w19, w0
  40c000:	add	x0, sp, #0x20
  40c004:	bl	412588 <__fxstatat@plt+0xf498>
  40c008:	mov	w0, w19
  40c00c:	ldp	x19, x20, [sp, #16]
  40c010:	ldp	x29, x30, [sp], #64
  40c014:	ret
  40c018:	mov	w19, #0xfffffffe            	// #-2
  40c01c:	b	40c008 <__fxstatat@plt+0x8f18>
  40c020:	stp	x29, x30, [sp, #-64]!
  40c024:	mov	w4, w1
  40c028:	mov	w3, w2
  40c02c:	mov	x29, sp
  40c030:	mov	x1, x0
  40c034:	mov	w2, w4
  40c038:	stp	xzr, xzr, [sp, #32]
  40c03c:	add	x0, sp, #0x20
  40c040:	str	x19, [sp, #16]
  40c044:	str	w3, [sp, #32]
  40c048:	stp	xzr, xzr, [sp, #48]
  40c04c:	bl	4127d0 <__fxstatat@plt+0xf6e0>
  40c050:	mov	w19, w0
  40c054:	add	x0, sp, #0x20
  40c058:	bl	412588 <__fxstatat@plt+0xf498>
  40c05c:	mov	w0, w19
  40c060:	ldr	x19, [sp, #16]
  40c064:	ldp	x29, x30, [sp], #64
  40c068:	ret
  40c06c:	nop
  40c070:	stp	xzr, xzr, [x8]
  40c074:	cmp	w0, #0xa
  40c078:	stp	xzr, xzr, [x8, #16]
  40c07c:	stp	xzr, xzr, [x8, #32]
  40c080:	str	xzr, [x8, #48]
  40c084:	b.eq	40c090 <__fxstatat@plt+0x8fa0>  // b.none
  40c088:	str	w0, [x8]
  40c08c:	ret
  40c090:	stp	x29, x30, [sp, #-16]!
  40c094:	mov	x29, sp
  40c098:	bl	402ce0 <abort@plt>
  40c09c:	nop
  40c0a0:	stp	x29, x30, [sp, #-48]!
  40c0a4:	mov	w2, #0x5                   	// #5
  40c0a8:	mov	x29, sp
  40c0ac:	stp	x19, x20, [sp, #16]
  40c0b0:	mov	x20, x0
  40c0b4:	str	x21, [sp, #32]
  40c0b8:	mov	w21, w1
  40c0bc:	mov	x1, x0
  40c0c0:	mov	x0, #0x0                   	// #0
  40c0c4:	bl	402f90 <dcgettext@plt>
  40c0c8:	mov	x19, x0
  40c0cc:	cmp	x20, x0
  40c0d0:	b.eq	40c0e8 <__fxstatat@plt+0x8ff8>  // b.none
  40c0d4:	mov	x0, x19
  40c0d8:	ldp	x19, x20, [sp, #16]
  40c0dc:	ldr	x21, [sp, #32]
  40c0e0:	ldp	x29, x30, [sp], #48
  40c0e4:	ret
  40c0e8:	bl	413108 <__fxstatat@plt+0x10018>
  40c0ec:	ldrb	w1, [x0]
  40c0f0:	and	w1, w1, #0xffffffdf
  40c0f4:	cmp	w1, #0x55
  40c0f8:	b.ne	40c15c <__fxstatat@plt+0x906c>  // b.any
  40c0fc:	ldrb	w1, [x0, #1]
  40c100:	and	w1, w1, #0xffffffdf
  40c104:	cmp	w1, #0x54
  40c108:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c10c:	ldrb	w1, [x0, #2]
  40c110:	and	w1, w1, #0xffffffdf
  40c114:	cmp	w1, #0x46
  40c118:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c11c:	ldrb	w1, [x0, #3]
  40c120:	cmp	w1, #0x2d
  40c124:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c128:	ldrb	w1, [x0, #4]
  40c12c:	cmp	w1, #0x38
  40c130:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c134:	ldrb	w0, [x0, #5]
  40c138:	cbnz	w0, 40c1d8 <__fxstatat@plt+0x90e8>
  40c13c:	ldrb	w1, [x19]
  40c140:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c144:	adrp	x19, 416000 <__fxstatat@plt+0x12f10>
  40c148:	add	x0, x0, #0xf8
  40c14c:	cmp	w1, #0x60
  40c150:	add	x19, x19, #0x110
  40c154:	csel	x19, x19, x0, eq  // eq = none
  40c158:	b	40c0d4 <__fxstatat@plt+0x8fe4>
  40c15c:	cmp	w1, #0x47
  40c160:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c164:	ldrb	w1, [x0, #1]
  40c168:	and	w1, w1, #0xffffffdf
  40c16c:	cmp	w1, #0x42
  40c170:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c174:	ldrb	w1, [x0, #2]
  40c178:	cmp	w1, #0x31
  40c17c:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c180:	ldrb	w1, [x0, #3]
  40c184:	cmp	w1, #0x38
  40c188:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c18c:	ldrb	w1, [x0, #4]
  40c190:	cmp	w1, #0x30
  40c194:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c198:	ldrb	w1, [x0, #5]
  40c19c:	cmp	w1, #0x33
  40c1a0:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c1a4:	ldrb	w1, [x0, #6]
  40c1a8:	cmp	w1, #0x30
  40c1ac:	b.ne	40c1d8 <__fxstatat@plt+0x90e8>  // b.any
  40c1b0:	ldrb	w0, [x0, #7]
  40c1b4:	cbnz	w0, 40c1d8 <__fxstatat@plt+0x90e8>
  40c1b8:	ldrb	w1, [x19]
  40c1bc:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c1c0:	adrp	x19, 416000 <__fxstatat@plt+0x12f10>
  40c1c4:	add	x0, x0, #0x100
  40c1c8:	cmp	w1, #0x60
  40c1cc:	add	x19, x19, #0x108
  40c1d0:	csel	x19, x19, x0, eq  // eq = none
  40c1d4:	b	40c0d4 <__fxstatat@plt+0x8fe4>
  40c1d8:	cmp	w21, #0x9
  40c1dc:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c1e0:	adrp	x19, 416000 <__fxstatat@plt+0x12f10>
  40c1e4:	add	x0, x0, #0x118
  40c1e8:	add	x19, x19, #0xf0
  40c1ec:	csel	x19, x19, x0, eq  // eq = none
  40c1f0:	mov	x0, x19
  40c1f4:	ldp	x19, x20, [sp, #16]
  40c1f8:	ldr	x21, [sp, #32]
  40c1fc:	ldp	x29, x30, [sp], #48
  40c200:	ret
  40c204:	nop
  40c208:	sub	sp, sp, #0xf0
  40c20c:	stp	x29, x30, [sp, #16]
  40c210:	add	x29, sp, #0x10
  40c214:	stp	x19, x20, [sp, #32]
  40c218:	mov	w19, w5
  40c21c:	and	w20, w5, #0x2
  40c220:	stp	x21, x22, [sp, #48]
  40c224:	stp	x23, x24, [sp, #64]
  40c228:	mov	x23, x1
  40c22c:	stp	x25, x26, [sp, #80]
  40c230:	mov	w26, w4
  40c234:	mov	x25, x3
  40c238:	stp	x27, x28, [sp, #96]
  40c23c:	mov	x28, x0
  40c240:	mov	x27, x2
  40c244:	str	x6, [sp, #112]
  40c248:	str	w5, [sp, #200]
  40c24c:	str	x7, [sp, #208]
  40c250:	bl	402e20 <__ctype_get_mb_cur_max@plt>
  40c254:	mov	x1, x19
  40c258:	str	x0, [sp, #192]
  40c25c:	cmp	w26, #0x4
  40c260:	ubfx	x11, x1, #1, #1
  40c264:	ldr	x6, [sp, #112]
  40c268:	b.eq	40cf00 <__fxstatat@plt+0x9e10>  // b.none
  40c26c:	b.ls	40c2d4 <__fxstatat@plt+0x91e4>  // b.plast
  40c270:	cmp	w26, #0x7
  40c274:	b.eq	40cd90 <__fxstatat@plt+0x9ca0>  // b.none
  40c278:	b.ls	40c9fc <__fxstatat@plt+0x990c>  // b.plast
  40c27c:	sub	w0, w26, #0x8
  40c280:	cmp	w0, #0x2
  40c284:	b.hi	40d21c <__fxstatat@plt+0xa12c>  // b.pmore
  40c288:	cmp	w26, #0xa
  40c28c:	b.ne	40ce04 <__fxstatat@plt+0x9d14>  // b.any
  40c290:	mov	x19, #0x0                   	// #0
  40c294:	cbz	w20, 40d07c <__fxstatat@plt+0x9f8c>
  40c298:	ldr	x0, [sp, #240]
  40c29c:	str	w11, [sp, #136]
  40c2a0:	str	x6, [sp, #144]
  40c2a4:	bl	402920 <strlen@plt>
  40c2a8:	mov	x12, x0
  40c2ac:	ldr	x0, [sp, #240]
  40c2b0:	mov	w10, #0x1                   	// #1
  40c2b4:	ldr	w11, [sp, #136]
  40c2b8:	mov	w5, w10
  40c2bc:	mov	w7, #0x0                   	// #0
  40c2c0:	str	x0, [sp, #112]
  40c2c4:	str	wzr, [sp, #120]
  40c2c8:	str	xzr, [sp, #128]
  40c2cc:	ldr	x6, [sp, #144]
  40c2d0:	b	40c318 <__fxstatat@plt+0x9228>
  40c2d4:	cmp	w26, #0x1
  40c2d8:	b.eq	40cd5c <__fxstatat@plt+0x9c6c>  // b.none
  40c2dc:	b.ls	40c9d0 <__fxstatat@plt+0x98e0>  // b.plast
  40c2e0:	cmp	w26, #0x2
  40c2e4:	b.eq	40cf24 <__fxstatat@plt+0x9e34>  // b.none
  40c2e8:	mov	w10, #0x1                   	// #1
  40c2ec:	adrp	x26, 416000 <__fxstatat@plt+0x12f10>
  40c2f0:	mov	w11, w10
  40c2f4:	mov	w5, w10
  40c2f8:	add	x0, x26, #0x118
  40c2fc:	mov	w7, #0x0                   	// #0
  40c300:	mov	x12, #0x1                   	// #1
  40c304:	mov	x19, #0x0                   	// #0
  40c308:	mov	w26, #0x2                   	// #2
  40c30c:	str	x0, [sp, #112]
  40c310:	str	wzr, [sp, #120]
  40c314:	str	xzr, [sp, #128]
  40c318:	mov	w22, w5
  40c31c:	mov	w24, w7
  40c320:	mov	x20, #0x0                   	// #0
  40c324:	nop
  40c328:	cmp	x25, x20
  40c32c:	cset	w21, ne  // ne = any
  40c330:	cmn	x25, #0x1
  40c334:	b.eq	40c404 <__fxstatat@plt+0x9314>  // b.none
  40c338:	cbz	w21, 40c414 <__fxstatat@plt+0x9324>
  40c33c:	cmp	w26, #0x2
  40c340:	add	x3, x27, x20
  40c344:	cset	w5, ne  // ne = any
  40c348:	ands	w5, w22, w5
  40c34c:	b.eq	40c91c <__fxstatat@plt+0x982c>  // b.none
  40c350:	cbz	x12, 40c610 <__fxstatat@plt+0x9520>
  40c354:	cmp	x12, #0x1
  40c358:	add	x1, x20, x12
  40c35c:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  40c360:	b.ne	40c398 <__fxstatat@plt+0x92a8>  // b.any
  40c364:	mov	x0, x27
  40c368:	str	x1, [sp, #136]
  40c36c:	str	w5, [sp, #144]
  40c370:	stp	x3, x12, [sp, #152]
  40c374:	stp	w11, w10, [sp, #172]
  40c378:	str	x6, [sp, #184]
  40c37c:	bl	402920 <strlen@plt>
  40c380:	ldp	x3, x12, [sp, #152]
  40c384:	mov	x25, x0
  40c388:	ldr	w5, [sp, #144]
  40c38c:	ldp	w11, w10, [sp, #172]
  40c390:	ldr	x1, [sp, #136]
  40c394:	ldr	x6, [sp, #184]
  40c398:	cmp	x1, x25
  40c39c:	b.hi	40c610 <__fxstatat@plt+0x9520>  // b.pmore
  40c3a0:	ldr	x1, [sp, #112]
  40c3a4:	mov	x2, x12
  40c3a8:	mov	x0, x3
  40c3ac:	stp	x3, x12, [sp, #136]
  40c3b0:	str	w5, [sp, #152]
  40c3b4:	str	w11, [sp, #160]
  40c3b8:	str	w10, [sp, #172]
  40c3bc:	str	x6, [sp, #176]
  40c3c0:	bl	402d50 <memcmp@plt>
  40c3c4:	ldr	w5, [sp, #152]
  40c3c8:	ldr	w11, [sp, #160]
  40c3cc:	ldr	w10, [sp, #172]
  40c3d0:	ldp	x3, x12, [sp, #136]
  40c3d4:	ldr	x6, [sp, #176]
  40c3d8:	cbnz	w0, 40c610 <__fxstatat@plt+0x9520>
  40c3dc:	cbnz	w11, 40c708 <__fxstatat@plt+0x9618>
  40c3e0:	ldrb	w4, [x3]
  40c3e4:	cmp	w4, #0x7e
  40c3e8:	b.hi	40c620 <__fxstatat@plt+0x9530>  // b.pmore
  40c3ec:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c3f0:	add	x0, x0, #0x190
  40c3f4:	ldrh	w0, [x0, w4, uxtw #1]
  40c3f8:	adr	x1, 40c404 <__fxstatat@plt+0x9314>
  40c3fc:	add	x0, x1, w0, sxth #2
  40c400:	br	x0
  40c404:	ldrb	w0, [x27, x20]
  40c408:	cmp	w0, #0x0
  40c40c:	cset	w21, ne  // ne = any
  40c410:	cbnz	w21, 40c33c <__fxstatat@plt+0x924c>
  40c414:	cmp	w26, #0x2
  40c418:	mov	w5, w22
  40c41c:	cset	w0, eq  // eq = none
  40c420:	mov	w7, w24
  40c424:	cmp	w0, #0x0
  40c428:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  40c42c:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  40c430:	b.eq	40d1c4 <__fxstatat@plt+0xa0d4>  // b.none
  40c434:	eor	w11, w11, #0x1
  40c438:	ands	w0, w0, w11
  40c43c:	b.eq	40d124 <__fxstatat@plt+0xa034>  // b.none
  40c440:	ldr	w1, [sp, #120]
  40c444:	cbz	w1, 40d128 <__fxstatat@plt+0xa038>
  40c448:	cbnz	w10, 40d180 <__fxstatat@plt+0xa090>
  40c44c:	ldr	x2, [sp, #128]
  40c450:	cmp	x23, #0x0
  40c454:	cset	w0, eq  // eq = none
  40c458:	cmp	x2, #0x0
  40c45c:	mov	x1, x2
  40c460:	csel	w0, w0, wzr, ne  // ne = any
  40c464:	cbz	w0, 40d1b0 <__fxstatat@plt+0xa0c0>
  40c468:	adrp	x26, 416000 <__fxstatat@plt+0x12f10>
  40c46c:	mov	x12, #0x1                   	// #1
  40c470:	mov	w11, #0x0                   	// #0
  40c474:	mov	x19, x12
  40c478:	str	w0, [sp, #120]
  40c47c:	mov	w0, #0x27                  	// #39
  40c480:	strb	w0, [x28]
  40c484:	ldr	x23, [sp, #128]
  40c488:	str	x1, [sp, #128]
  40c48c:	add	x1, x26, #0x118
  40c490:	mov	w26, #0x2                   	// #2
  40c494:	str	x1, [sp, #112]
  40c498:	b	40c318 <__fxstatat@plt+0x9228>
  40c49c:	mov	w0, w5
  40c4a0:	mov	w21, w5
  40c4a4:	mov	w5, w0
  40c4a8:	mov	w1, #0x0                   	// #0
  40c4ac:	nop
  40c4b0:	cbz	x6, 40c5c8 <__fxstatat@plt+0x94d8>
  40c4b4:	ubfx	x0, x4, #5, #8
  40c4b8:	ldr	w0, [x6, x0, lsl #2]
  40c4bc:	lsr	w0, w0, w4
  40c4c0:	tbz	w0, #0, 40c5c8 <__fxstatat@plt+0x94d8>
  40c4c4:	cmp	w26, #0x2
  40c4c8:	cset	w0, eq  // eq = none
  40c4cc:	cbnz	w11, 40c848 <__fxstatat@plt+0x9758>
  40c4d0:	eor	w1, w24, #0x1
  40c4d4:	ands	w0, w0, w1
  40c4d8:	b.eq	40c51c <__fxstatat@plt+0x942c>  // b.none
  40c4dc:	cmp	x23, x19
  40c4e0:	b.ls	40c4ec <__fxstatat@plt+0x93fc>  // b.plast
  40c4e4:	mov	w1, #0x27                  	// #39
  40c4e8:	strb	w1, [x28, x19]
  40c4ec:	add	x1, x19, #0x1
  40c4f0:	cmp	x23, x1
  40c4f4:	b.ls	40c500 <__fxstatat@plt+0x9410>  // b.plast
  40c4f8:	mov	w2, #0x24                  	// #36
  40c4fc:	strb	w2, [x28, x1]
  40c500:	add	x1, x19, #0x2
  40c504:	cmp	x23, x1
  40c508:	b.ls	40c514 <__fxstatat@plt+0x9424>  // b.plast
  40c50c:	mov	w2, #0x27                  	// #39
  40c510:	strb	w2, [x28, x1]
  40c514:	add	x19, x19, #0x3
  40c518:	mov	w24, w0
  40c51c:	cmp	x19, x23
  40c520:	b.cs	40c52c <__fxstatat@plt+0x943c>  // b.hs, b.nlast
  40c524:	mov	w0, #0x5c                  	// #92
  40c528:	strb	w0, [x28, x19]
  40c52c:	add	x19, x19, #0x1
  40c530:	add	x20, x20, #0x1
  40c534:	cmp	x19, x23
  40c538:	b.cs	40c540 <__fxstatat@plt+0x9450>  // b.hs, b.nlast
  40c53c:	strb	w4, [x28, x19]
  40c540:	cmp	w21, #0x0
  40c544:	add	x19, x19, #0x1
  40c548:	csel	w10, w10, wzr, ne  // ne = any
  40c54c:	b	40c328 <__fxstatat@plt+0x9238>
  40c550:	cbnz	w11, 40d16c <__fxstatat@plt+0xa07c>
  40c554:	ldr	x1, [sp, #128]
  40c558:	cmp	x23, #0x0
  40c55c:	mov	x0, #0x0                   	// #0
  40c560:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  40c564:	b.eq	40c5a8 <__fxstatat@plt+0x94b8>  // b.none
  40c568:	cmp	x23, x19
  40c56c:	b.ls	40c578 <__fxstatat@plt+0x9488>  // b.plast
  40c570:	mov	w0, #0x27                  	// #39
  40c574:	strb	w0, [x28, x19]
  40c578:	add	x0, x19, #0x1
  40c57c:	cmp	x23, x0
  40c580:	b.ls	40c58c <__fxstatat@plt+0x949c>  // b.plast
  40c584:	mov	w1, #0x5c                  	// #92
  40c588:	strb	w1, [x28, x0]
  40c58c:	add	x1, x19, #0x2
  40c590:	mov	x0, x23
  40c594:	cmp	x23, x1
  40c598:	b.ls	40d1fc <__fxstatat@plt+0xa10c>  // b.plast
  40c59c:	ldr	x23, [sp, #128]
  40c5a0:	mov	w2, #0x27                  	// #39
  40c5a4:	strb	w2, [x28, x1]
  40c5a8:	add	x19, x19, #0x3
  40c5ac:	str	x23, [sp, #128]
  40c5b0:	mov	x23, x0
  40c5b4:	mov	w1, #0x0                   	// #0
  40c5b8:	mov	w24, #0x0                   	// #0
  40c5bc:	mov	w4, #0x27                  	// #39
  40c5c0:	str	w21, [sp, #120]
  40c5c4:	nop
  40c5c8:	cbnz	w5, 40c4c4 <__fxstatat@plt+0x93d4>
  40c5cc:	eor	w1, w1, #0x1
  40c5d0:	add	x20, x20, #0x1
  40c5d4:	and	w1, w24, w1
  40c5d8:	and	w1, w1, #0xff
  40c5dc:	cbz	w1, 40c534 <__fxstatat@plt+0x9444>
  40c5e0:	cmp	x23, x19
  40c5e4:	b.ls	40c5f0 <__fxstatat@plt+0x9500>  // b.plast
  40c5e8:	mov	w0, #0x27                  	// #39
  40c5ec:	strb	w0, [x28, x19]
  40c5f0:	add	x0, x19, #0x1
  40c5f4:	cmp	x23, x0
  40c5f8:	b.ls	40c604 <__fxstatat@plt+0x9514>  // b.plast
  40c5fc:	mov	w1, #0x27                  	// #39
  40c600:	strb	w1, [x28, x0]
  40c604:	add	x19, x19, #0x2
  40c608:	mov	w24, #0x0                   	// #0
  40c60c:	b	40c534 <__fxstatat@plt+0x9444>
  40c610:	ldrb	w4, [x3]
  40c614:	cmp	w4, #0x7e
  40c618:	b.ls	40c9a4 <__fxstatat@plt+0x98b4>  // b.plast
  40c61c:	mov	w5, #0x0                   	// #0
  40c620:	ldr	x0, [sp, #192]
  40c624:	cmp	x0, #0x1
  40c628:	b.ne	40cad0 <__fxstatat@plt+0x99e0>  // b.any
  40c62c:	str	w4, [sp, #136]
  40c630:	str	w5, [sp, #144]
  40c634:	str	x12, [sp, #152]
  40c638:	str	w11, [sp, #160]
  40c63c:	str	w10, [sp, #172]
  40c640:	str	x6, [sp, #176]
  40c644:	bl	402da0 <__ctype_b_loc@plt>
  40c648:	ldr	w4, [sp, #136]
  40c64c:	ldr	x0, [x0]
  40c650:	ldr	w5, [sp, #144]
  40c654:	ldr	w11, [sp, #160]
  40c658:	ldrh	w21, [x0, w4, uxtw #1]
  40c65c:	ldr	w10, [sp, #172]
  40c660:	ands	w0, w21, #0x4000
  40c664:	cset	w2, eq  // eq = none
  40c668:	ubfx	x21, x21, #14, #1
  40c66c:	ldr	x12, [sp, #152]
  40c670:	and	w2, w22, w2
  40c674:	ldr	x6, [sp, #176]
  40c678:	ldr	x8, [sp, #192]
  40c67c:	cbnz	w2, 40cee4 <__fxstatat@plt+0x9df4>
  40c680:	cmp	w26, #0x2
  40c684:	cset	w1, eq  // eq = none
  40c688:	eor	w0, w22, #0x1
  40c68c:	orr	w1, w1, w0
  40c690:	cbz	w1, 40c4b0 <__fxstatat@plt+0x93c0>
  40c694:	mov	w1, #0x0                   	// #0
  40c698:	cbnz	w11, 40c4b0 <__fxstatat@plt+0x93c0>
  40c69c:	nop
  40c6a0:	cbnz	w5, 40c4c4 <__fxstatat@plt+0x93d4>
  40c6a4:	b	40c5cc <__fxstatat@plt+0x94dc>
  40c6a8:	mov	w5, #0x0                   	// #0
  40c6ac:	cmp	x25, #0x1
  40c6b0:	cset	w0, ne  // ne = any
  40c6b4:	cmn	x25, #0x1
  40c6b8:	b.ne	40c6c8 <__fxstatat@plt+0x95d8>  // b.any
  40c6bc:	ldrb	w0, [x27, #1]
  40c6c0:	cmp	w0, #0x0
  40c6c4:	cset	w0, ne  // ne = any
  40c6c8:	cmp	w26, #0x2
  40c6cc:	cset	w1, eq  // eq = none
  40c6d0:	cbz	w0, 40c6e4 <__fxstatat@plt+0x95f4>
  40c6d4:	mov	w21, #0x0                   	// #0
  40c6d8:	b	40c688 <__fxstatat@plt+0x9598>
  40c6dc:	cmp	w26, #0x2
  40c6e0:	cset	w1, eq  // eq = none
  40c6e4:	cbnz	x20, 40c6d4 <__fxstatat@plt+0x95e4>
  40c6e8:	cmp	w11, #0x0
  40c6ec:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40c6f0:	b.eq	40c688 <__fxstatat@plt+0x9598>  // b.none
  40c6f4:	mov	w5, w22
  40c6f8:	mov	w26, #0x2                   	// #2
  40c6fc:	cmp	w5, #0x0
  40c700:	mov	w0, #0x4                   	// #4
  40c704:	csel	w26, w26, w0, eq  // eq = none
  40c708:	ldr	x7, [sp, #208]
  40c70c:	mov	w4, w26
  40c710:	ldr	x0, [sp, #240]
  40c714:	str	x0, [sp]
  40c718:	ldr	w0, [sp, #200]
  40c71c:	mov	x3, x25
  40c720:	mov	x2, x27
  40c724:	mov	x1, x23
  40c728:	and	w5, w0, #0xfffffffd
  40c72c:	mov	x6, #0x0                   	// #0
  40c730:	mov	x0, x28
  40c734:	bl	40c208 <__fxstatat@plt+0x9118>
  40c738:	mov	x19, x0
  40c73c:	mov	x0, x19
  40c740:	ldp	x29, x30, [sp, #16]
  40c744:	ldp	x19, x20, [sp, #32]
  40c748:	ldp	x21, x22, [sp, #48]
  40c74c:	ldp	x23, x24, [sp, #64]
  40c750:	ldp	x25, x26, [sp, #80]
  40c754:	ldp	x27, x28, [sp, #96]
  40c758:	add	sp, sp, #0xf0
  40c75c:	ret
  40c760:	mov	w5, #0x0                   	// #0
  40c764:	cmp	w26, #0x2
  40c768:	b.eq	40caa0 <__fxstatat@plt+0x99b0>  // b.none
  40c76c:	cmp	w22, #0x0
  40c770:	mov	w4, #0x5c                  	// #92
  40c774:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  40c778:	mov	w0, w4
  40c77c:	ccmp	x12, #0x0, #0x4, ne  // ne = any
  40c780:	b.ne	40cdd0 <__fxstatat@plt+0x9ce0>  // b.any
  40c784:	cbnz	w22, 40ce40 <__fxstatat@plt+0x9d50>
  40c788:	mov	w21, #0x0                   	// #0
  40c78c:	mov	w1, #0x0                   	// #0
  40c790:	cbnz	w11, 40c4b0 <__fxstatat@plt+0x93c0>
  40c794:	b	40c6a0 <__fxstatat@plt+0x95b0>
  40c798:	mov	w5, #0x0                   	// #0
  40c79c:	cmp	w26, #0x2
  40c7a0:	b.eq	40cab8 <__fxstatat@plt+0x99c8>  // b.none
  40c7a4:	cmp	w26, #0x5
  40c7a8:	b.ne	40c7d0 <__fxstatat@plt+0x96e0>  // b.any
  40c7ac:	ldr	x0, [sp, #200]
  40c7b0:	tbz	w0, #2, 40c7d0 <__fxstatat@plt+0x96e0>
  40c7b4:	add	x7, x20, #0x2
  40c7b8:	cmp	x7, x25
  40c7bc:	b.cs	40c7d0 <__fxstatat@plt+0x96e0>  // b.hs, b.nlast
  40c7c0:	ldrb	w4, [x3, #1]
  40c7c4:	cmp	w4, #0x3f
  40c7c8:	b.eq	40cfac <__fxstatat@plt+0x9ebc>  // b.none
  40c7cc:	nop
  40c7d0:	mov	w1, #0x0                   	// #0
  40c7d4:	mov	w21, #0x0                   	// #0
  40c7d8:	mov	w4, #0x3f                  	// #63
  40c7dc:	b	40c688 <__fxstatat@plt+0x9598>
  40c7e0:	mov	w5, #0x0                   	// #0
  40c7e4:	cmp	w26, #0x2
  40c7e8:	b.eq	40c550 <__fxstatat@plt+0x9460>  // b.none
  40c7ec:	mov	w1, #0x0                   	// #0
  40c7f0:	mov	w4, #0x27                  	// #39
  40c7f4:	str	w21, [sp, #120]
  40c7f8:	b	40c688 <__fxstatat@plt+0x9598>
  40c7fc:	mov	w0, #0x74                  	// #116
  40c800:	cmp	w11, #0x0
  40c804:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  40c808:	b.eq	40c6f4 <__fxstatat@plt+0x9604>  // b.none
  40c80c:	cbz	w22, 40c788 <__fxstatat@plt+0x9698>
  40c810:	b	40ce40 <__fxstatat@plt+0x9d50>
  40c814:	mov	w4, #0x62                  	// #98
  40c818:	cmp	w26, #0x2
  40c81c:	cset	w0, eq  // eq = none
  40c820:	cbnz	w11, 40c848 <__fxstatat@plt+0x9758>
  40c824:	mov	w21, #0x0                   	// #0
  40c828:	b	40c51c <__fxstatat@plt+0x942c>
  40c82c:	mov	w4, #0x66                  	// #102
  40c830:	b	40c818 <__fxstatat@plt+0x9728>
  40c834:	mov	w4, #0x6e                  	// #110
  40c838:	mov	w21, #0x0                   	// #0
  40c83c:	cmp	w26, #0x2
  40c840:	cset	w0, eq  // eq = none
  40c844:	cbz	w11, 40c4d0 <__fxstatat@plt+0x93e0>
  40c848:	and	w5, w22, w0
  40c84c:	b	40c6fc <__fxstatat@plt+0x960c>
  40c850:	mov	w4, #0x72                  	// #114
  40c854:	mov	w21, #0x0                   	// #0
  40c858:	b	40c83c <__fxstatat@plt+0x974c>
  40c85c:	mov	w4, #0x61                  	// #97
  40c860:	b	40c818 <__fxstatat@plt+0x9728>
  40c864:	cbnz	w11, 40d174 <__fxstatat@plt+0xa084>
  40c868:	mov	w5, #0x0                   	// #0
  40c86c:	cmp	w26, #0x2
  40c870:	eor	w1, w24, #0x1
  40c874:	cset	w0, eq  // eq = none
  40c878:	ands	w1, w0, w1
  40c87c:	b.eq	40ca80 <__fxstatat@plt+0x9990>  // b.none
  40c880:	cmp	x23, x19
  40c884:	b.ls	40c890 <__fxstatat@plt+0x97a0>  // b.plast
  40c888:	mov	w2, #0x27                  	// #39
  40c88c:	strb	w2, [x28, x19]
  40c890:	add	x2, x19, #0x1
  40c894:	cmp	x23, x2
  40c898:	b.ls	40c8a4 <__fxstatat@plt+0x97b4>  // b.plast
  40c89c:	mov	w3, #0x24                  	// #36
  40c8a0:	strb	w3, [x28, x2]
  40c8a4:	add	x2, x19, #0x2
  40c8a8:	cmp	x23, x2
  40c8ac:	b.ls	40c8b8 <__fxstatat@plt+0x97c8>  // b.plast
  40c8b0:	mov	w3, #0x27                  	// #39
  40c8b4:	strb	w3, [x28, x2]
  40c8b8:	add	x2, x19, #0x3
  40c8bc:	cmp	x23, x2
  40c8c0:	b.ls	40cdb8 <__fxstatat@plt+0x9cc8>  // b.plast
  40c8c4:	mov	w24, w1
  40c8c8:	mov	w1, #0x5c                  	// #92
  40c8cc:	strb	w1, [x28, x2]
  40c8d0:	cmp	w26, #0x2
  40c8d4:	add	x19, x2, #0x1
  40c8d8:	b.eq	40cf98 <__fxstatat@plt+0x9ea8>  // b.none
  40c8dc:	add	x1, x20, #0x1
  40c8e0:	mov	w4, #0x30                  	// #48
  40c8e4:	cmp	x1, x25
  40c8e8:	b.cs	40c900 <__fxstatat@plt+0x9810>  // b.hs, b.nlast
  40c8ec:	ldrb	w1, [x27, x1]
  40c8f0:	sub	w1, w1, #0x30
  40c8f4:	and	w1, w1, #0xff
  40c8f8:	cmp	w1, #0x9
  40c8fc:	b.ls	40ce4c <__fxstatat@plt+0x9d5c>  // b.plast
  40c900:	eor	w1, w22, #0x1
  40c904:	orr	w0, w0, w1
  40c908:	mov	w1, w21
  40c90c:	mov	w21, #0x0                   	// #0
  40c910:	cbz	w0, 40c4b0 <__fxstatat@plt+0x93c0>
  40c914:	cbnz	w5, 40c4c4 <__fxstatat@plt+0x93d4>
  40c918:	b	40c5cc <__fxstatat@plt+0x94dc>
  40c91c:	ldrb	w4, [x27, x20]
  40c920:	cmp	w4, #0x7e
  40c924:	b.hi	40c620 <__fxstatat@plt+0x9530>  // b.pmore
  40c928:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c92c:	add	x0, x0, #0x290
  40c930:	ldrh	w0, [x0, w4, uxtw #1]
  40c934:	adr	x1, 40c940 <__fxstatat@plt+0x9850>
  40c938:	add	x0, x1, w0, sxth #2
  40c93c:	br	x0
  40c940:	cmp	w26, #0x2
  40c944:	mov	w21, #0x0                   	// #0
  40c948:	cset	w1, eq  // eq = none
  40c94c:	cmp	w11, #0x0
  40c950:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40c954:	b.eq	40c688 <__fxstatat@plt+0x9598>  // b.none
  40c958:	b	40c6f4 <__fxstatat@plt+0x9604>
  40c95c:	cmp	w26, #0x2
  40c960:	cset	w1, eq  // eq = none
  40c964:	cmp	w11, #0x0
  40c968:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40c96c:	b.eq	40c688 <__fxstatat@plt+0x9598>  // b.none
  40c970:	b	40c6f4 <__fxstatat@plt+0x9604>
  40c974:	cbnz	w22, 40c864 <__fxstatat@plt+0x9774>
  40c978:	ldr	x0, [sp, #200]
  40c97c:	mov	w5, #0x0                   	// #0
  40c980:	tbz	w0, #0, 40c788 <__fxstatat@plt+0x9698>
  40c984:	add	x20, x20, #0x1
  40c988:	b	40c328 <__fxstatat@plt+0x9238>
  40c98c:	mov	w0, #0x66                  	// #102
  40c990:	cbz	w22, 40c788 <__fxstatat@plt+0x9698>
  40c994:	b	40ce40 <__fxstatat@plt+0x9d50>
  40c998:	mov	w0, #0x62                  	// #98
  40c99c:	cbz	w22, 40c788 <__fxstatat@plt+0x9698>
  40c9a0:	b	40ce40 <__fxstatat@plt+0x9d50>
  40c9a4:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40c9a8:	add	x0, x0, #0x390
  40c9ac:	ldrh	w0, [x0, w4, uxtw #1]
  40c9b0:	adr	x1, 40c9bc <__fxstatat@plt+0x98cc>
  40c9b4:	add	x0, x1, w0, sxth #2
  40c9b8:	br	x0
  40c9bc:	mov	w0, #0x0                   	// #0
  40c9c0:	b	40c4a0 <__fxstatat@plt+0x93b0>
  40c9c4:	mov	w0, #0x0                   	// #0
  40c9c8:	mov	w5, #0x0                   	// #0
  40c9cc:	b	40c4a0 <__fxstatat@plt+0x93b0>
  40c9d0:	cbnz	w26, 40d21c <__fxstatat@plt+0xa12c>
  40c9d4:	mov	w10, #0x1                   	// #1
  40c9d8:	mov	w7, #0x0                   	// #0
  40c9dc:	mov	w11, #0x0                   	// #0
  40c9e0:	mov	w5, #0x0                   	// #0
  40c9e4:	mov	x12, #0x0                   	// #0
  40c9e8:	mov	x19, #0x0                   	// #0
  40c9ec:	str	xzr, [sp, #112]
  40c9f0:	str	wzr, [sp, #120]
  40c9f4:	str	xzr, [sp, #128]
  40c9f8:	b	40c318 <__fxstatat@plt+0x9228>
  40c9fc:	cmp	w26, #0x5
  40ca00:	b.ne	40ca44 <__fxstatat@plt+0x9954>  // b.any
  40ca04:	cbnz	w20, 40d03c <__fxstatat@plt+0x9f4c>
  40ca08:	cbz	x23, 40cf68 <__fxstatat@plt+0x9e78>
  40ca0c:	mov	w0, #0x22                  	// #34
  40ca10:	mov	w10, #0x1                   	// #1
  40ca14:	mov	x12, #0x1                   	// #1
  40ca18:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40ca1c:	mov	w5, w10
  40ca20:	add	x1, x1, #0xf0
  40ca24:	mov	x19, x12
  40ca28:	mov	w7, #0x0                   	// #0
  40ca2c:	mov	w11, #0x0                   	// #0
  40ca30:	strb	w0, [x28]
  40ca34:	str	x1, [sp, #112]
  40ca38:	str	wzr, [sp, #120]
  40ca3c:	str	xzr, [sp, #128]
  40ca40:	b	40c318 <__fxstatat@plt+0x9228>
  40ca44:	cmp	w26, #0x6
  40ca48:	b.ne	40d21c <__fxstatat@plt+0xa12c>  // b.any
  40ca4c:	adrp	x26, 416000 <__fxstatat@plt+0x12f10>
  40ca50:	mov	w10, #0x1                   	// #1
  40ca54:	add	x0, x26, #0xf0
  40ca58:	mov	w11, w10
  40ca5c:	mov	w5, w10
  40ca60:	mov	w7, #0x0                   	// #0
  40ca64:	mov	x12, #0x1                   	// #1
  40ca68:	mov	x19, #0x0                   	// #0
  40ca6c:	mov	w26, #0x5                   	// #5
  40ca70:	str	x0, [sp, #112]
  40ca74:	str	wzr, [sp, #120]
  40ca78:	str	xzr, [sp, #128]
  40ca7c:	b	40c318 <__fxstatat@plt+0x9228>
  40ca80:	mov	x2, x19
  40ca84:	cmp	x23, x19
  40ca88:	b.ls	40c8d0 <__fxstatat@plt+0x97e0>  // b.plast
  40ca8c:	mov	w1, w24
  40ca90:	mov	w24, w1
  40ca94:	mov	w1, #0x5c                  	// #92
  40ca98:	strb	w1, [x28, x2]
  40ca9c:	b	40c8d0 <__fxstatat@plt+0x97e0>
  40caa0:	cbnz	w11, 40d16c <__fxstatat@plt+0xa07c>
  40caa4:	add	x20, x20, #0x1
  40caa8:	mov	w1, w24
  40caac:	mov	w21, #0x0                   	// #0
  40cab0:	mov	w4, #0x5c                  	// #92
  40cab4:	b	40c5dc <__fxstatat@plt+0x94ec>
  40cab8:	cbnz	w11, 40d16c <__fxstatat@plt+0xa07c>
  40cabc:	mov	w21, #0x0                   	// #0
  40cac0:	mov	w1, #0x0                   	// #0
  40cac4:	mov	w4, #0x3f                  	// #63
  40cac8:	cbnz	w5, 40c4c4 <__fxstatat@plt+0x93d4>
  40cacc:	b	40c5cc <__fxstatat@plt+0x94dc>
  40cad0:	str	xzr, [sp, #232]
  40cad4:	cmn	x25, #0x1
  40cad8:	b.ne	40cb18 <__fxstatat@plt+0x9a28>  // b.any
  40cadc:	mov	x0, x27
  40cae0:	str	w4, [sp, #136]
  40cae4:	str	w5, [sp, #144]
  40cae8:	str	x12, [sp, #152]
  40caec:	str	w11, [sp, #160]
  40caf0:	str	w10, [sp, #172]
  40caf4:	str	x6, [sp, #176]
  40caf8:	bl	402920 <strlen@plt>
  40cafc:	ldr	w4, [sp, #136]
  40cb00:	mov	x25, x0
  40cb04:	ldr	w5, [sp, #144]
  40cb08:	ldr	w11, [sp, #160]
  40cb0c:	ldr	w10, [sp, #172]
  40cb10:	ldr	x12, [sp, #152]
  40cb14:	ldr	x6, [sp, #176]
  40cb18:	mov	x8, #0x0                   	// #0
  40cb1c:	str	x19, [sp, #184]
  40cb20:	mov	w19, w21
  40cb24:	mov	x21, x8
  40cb28:	str	w11, [sp, #136]
  40cb2c:	str	x12, [sp, #144]
  40cb30:	str	w24, [sp, #152]
  40cb34:	str	w10, [sp, #160]
  40cb38:	stp	w4, w5, [sp, #172]
  40cb3c:	str	x6, [sp, #216]
  40cb40:	add	x24, x20, x21
  40cb44:	add	x3, sp, #0xe8
  40cb48:	sub	x2, x25, x24
  40cb4c:	add	x1, x27, x24
  40cb50:	add	x0, sp, #0xe4
  40cb54:	bl	412408 <__fxstatat@plt+0xf318>
  40cb58:	mov	x13, #0x2b                  	// #43
  40cb5c:	mov	x3, x0
  40cb60:	movk	x13, #0x2, lsl #32
  40cb64:	cbz	x0, 40cbac <__fxstatat@plt+0x9abc>
  40cb68:	cmn	x0, #0x1
  40cb6c:	b.eq	40d0a4 <__fxstatat@plt+0x9fb4>  // b.none
  40cb70:	cmn	x0, #0x2
  40cb74:	mov	x7, #0x1                   	// #1
  40cb78:	b.eq	40d0d0 <__fxstatat@plt+0x9fe0>  // b.none
  40cb7c:	ldr	w0, [sp, #136]
  40cb80:	cmp	w0, #0x0
  40cb84:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  40cb88:	b.eq	40cd10 <__fxstatat@plt+0x9c20>  // b.none
  40cb8c:	ldr	w0, [sp, #228]
  40cb90:	add	x21, x21, x3
  40cb94:	bl	402ff0 <iswprint@plt>
  40cb98:	cmp	w0, #0x0
  40cb9c:	csel	w19, w19, wzr, ne  // ne = any
  40cba0:	add	x0, sp, #0xe8
  40cba4:	bl	402d00 <mbsinit@plt>
  40cba8:	cbz	w0, 40cb40 <__fxstatat@plt+0x9a50>
  40cbac:	eor	w2, w19, #0x1
  40cbb0:	mov	x8, x21
  40cbb4:	ldr	w11, [sp, #136]
  40cbb8:	mov	w21, w19
  40cbbc:	ldr	w24, [sp, #152]
  40cbc0:	and	w2, w22, w2
  40cbc4:	ldr	w10, [sp, #160]
  40cbc8:	ldp	w4, w5, [sp, #172]
  40cbcc:	ldr	x12, [sp, #144]
  40cbd0:	ldr	x19, [sp, #184]
  40cbd4:	ldr	x6, [sp, #216]
  40cbd8:	cmp	x8, #0x1
  40cbdc:	b.ls	40c67c <__fxstatat@plt+0x958c>  // b.plast
  40cbe0:	add	x8, x8, x20
  40cbe4:	mov	w14, #0x0                   	// #0
  40cbe8:	mov	w3, #0x27                  	// #39
  40cbec:	mov	w7, #0x5c                  	// #92
  40cbf0:	mov	w9, #0x24                  	// #36
  40cbf4:	cbz	w2, 40ccb4 <__fxstatat@plt+0x9bc4>
  40cbf8:	cmp	w26, #0x2
  40cbfc:	cset	w0, eq  // eq = none
  40cc00:	cbnz	w11, 40cef8 <__fxstatat@plt+0x9e08>
  40cc04:	eor	w1, w24, #0x1
  40cc08:	ands	w0, w0, w1
  40cc0c:	b.eq	40cc44 <__fxstatat@plt+0x9b54>  // b.none
  40cc10:	cmp	x23, x19
  40cc14:	b.ls	40cc1c <__fxstatat@plt+0x9b2c>  // b.plast
  40cc18:	strb	w3, [x28, x19]
  40cc1c:	add	x1, x19, #0x1
  40cc20:	cmp	x23, x1
  40cc24:	b.ls	40cc2c <__fxstatat@plt+0x9b3c>  // b.plast
  40cc28:	strb	w9, [x28, x1]
  40cc2c:	add	x1, x19, #0x2
  40cc30:	cmp	x23, x1
  40cc34:	b.ls	40cc3c <__fxstatat@plt+0x9b4c>  // b.plast
  40cc38:	strb	w3, [x28, x1]
  40cc3c:	add	x19, x19, #0x3
  40cc40:	mov	w24, w0
  40cc44:	cmp	x23, x19
  40cc48:	b.ls	40cc50 <__fxstatat@plt+0x9b60>  // b.plast
  40cc4c:	strb	w7, [x28, x19]
  40cc50:	add	x0, x19, #0x1
  40cc54:	cmp	x23, x0
  40cc58:	b.ls	40cc68 <__fxstatat@plt+0x9b78>  // b.plast
  40cc5c:	lsr	w1, w4, #6
  40cc60:	add	w1, w1, #0x30
  40cc64:	strb	w1, [x28, x0]
  40cc68:	add	x0, x19, #0x2
  40cc6c:	cmp	x23, x0
  40cc70:	b.ls	40cc80 <__fxstatat@plt+0x9b90>  // b.plast
  40cc74:	ubfx	x1, x4, #3, #3
  40cc78:	add	w1, w1, #0x30
  40cc7c:	strb	w1, [x28, x0]
  40cc80:	and	w4, w4, #0x7
  40cc84:	add	x20, x20, #0x1
  40cc88:	add	w4, w4, #0x30
  40cc8c:	cmp	x20, x8
  40cc90:	add	x19, x19, #0x3
  40cc94:	b.cs	40c534 <__fxstatat@plt+0x9444>  // b.hs, b.nlast
  40cc98:	mov	w14, w2
  40cc9c:	cmp	x23, x19
  40cca0:	b.ls	40cca8 <__fxstatat@plt+0x9bb8>  // b.plast
  40cca4:	strb	w4, [x28, x19]
  40cca8:	ldrb	w4, [x27, x20]
  40ccac:	add	x19, x19, #0x1
  40ccb0:	cbnz	w2, 40cbf8 <__fxstatat@plt+0x9b08>
  40ccb4:	eor	w0, w14, #0x1
  40ccb8:	and	w0, w24, w0
  40ccbc:	and	w0, w0, #0xff
  40ccc0:	cbz	w5, 40ccd4 <__fxstatat@plt+0x9be4>
  40ccc4:	cmp	x23, x19
  40ccc8:	b.ls	40ccd0 <__fxstatat@plt+0x9be0>  // b.plast
  40cccc:	strb	w7, [x28, x19]
  40ccd0:	add	x19, x19, #0x1
  40ccd4:	add	x20, x20, #0x1
  40ccd8:	cmp	x20, x8
  40ccdc:	b.cs	40cef0 <__fxstatat@plt+0x9e00>  // b.hs, b.nlast
  40cce0:	cbz	w0, 40cf60 <__fxstatat@plt+0x9e70>
  40cce4:	cmp	x23, x19
  40cce8:	b.ls	40ccf0 <__fxstatat@plt+0x9c00>  // b.plast
  40ccec:	strb	w3, [x28, x19]
  40ccf0:	add	x0, x19, #0x1
  40ccf4:	cmp	x23, x0
  40ccf8:	b.ls	40cd00 <__fxstatat@plt+0x9c10>  // b.plast
  40ccfc:	strb	w3, [x28, x0]
  40cd00:	add	x19, x19, #0x2
  40cd04:	mov	w5, #0x0                   	// #0
  40cd08:	mov	w24, #0x0                   	// #0
  40cd0c:	b	40cc9c <__fxstatat@plt+0x9bac>
  40cd10:	cmp	x3, #0x1
  40cd14:	b.eq	40cb8c <__fxstatat@plt+0x9a9c>  // b.none
  40cd18:	add	x2, x24, #0x1
  40cd1c:	add	x0, x27, x3
  40cd20:	add	x2, x27, x2
  40cd24:	add	x9, x0, x24
  40cd28:	b	40cd38 <__fxstatat@plt+0x9c48>
  40cd2c:	add	x2, x2, #0x1
  40cd30:	cmp	x9, x2
  40cd34:	b.eq	40cb8c <__fxstatat@plt+0x9a9c>  // b.none
  40cd38:	ldrb	w0, [x2]
  40cd3c:	sub	w0, w0, #0x5b
  40cd40:	and	w0, w0, #0xff
  40cd44:	cmp	w0, #0x21
  40cd48:	b.hi	40cd2c <__fxstatat@plt+0x9c3c>  // b.pmore
  40cd4c:	lsl	x0, x7, x0
  40cd50:	tst	x0, x13
  40cd54:	b.eq	40cd2c <__fxstatat@plt+0x9c3c>  // b.none
  40cd58:	b	40c6f4 <__fxstatat@plt+0x9604>
  40cd5c:	mov	w10, w26
  40cd60:	mov	w11, w26
  40cd64:	adrp	x26, 416000 <__fxstatat@plt+0x12f10>
  40cd68:	add	x0, x26, #0x118
  40cd6c:	str	x0, [sp, #112]
  40cd70:	str	wzr, [sp, #120]
  40cd74:	mov	w7, #0x0                   	// #0
  40cd78:	mov	w5, #0x0                   	// #0
  40cd7c:	mov	x12, #0x1                   	// #1
  40cd80:	mov	x19, #0x0                   	// #0
  40cd84:	mov	w26, #0x2                   	// #2
  40cd88:	str	xzr, [sp, #128]
  40cd8c:	b	40c318 <__fxstatat@plt+0x9228>
  40cd90:	mov	w10, #0x1                   	// #1
  40cd94:	mov	w7, #0x0                   	// #0
  40cd98:	mov	w5, w10
  40cd9c:	mov	w11, #0x0                   	// #0
  40cda0:	mov	x12, #0x0                   	// #0
  40cda4:	mov	x19, #0x0                   	// #0
  40cda8:	str	xzr, [sp, #112]
  40cdac:	str	wzr, [sp, #120]
  40cdb0:	str	xzr, [sp, #128]
  40cdb4:	b	40c318 <__fxstatat@plt+0x9228>
  40cdb8:	add	x19, x19, #0x4
  40cdbc:	mov	w24, w1
  40cdc0:	mov	w21, #0x0                   	// #0
  40cdc4:	mov	w4, #0x30                  	// #48
  40cdc8:	cbnz	w5, 40c4c4 <__fxstatat@plt+0x93d4>
  40cdcc:	b	40c5cc <__fxstatat@plt+0x94dc>
  40cdd0:	add	x20, x20, #0x1
  40cdd4:	mov	w1, w24
  40cdd8:	mov	w21, #0x0                   	// #0
  40cddc:	b	40c5dc <__fxstatat@plt+0x94ec>
  40cde0:	mov	w0, w5
  40cde4:	mov	w5, #0x0                   	// #0
  40cde8:	b	40c4a0 <__fxstatat@plt+0x93b0>
  40cdec:	mov	w0, #0x0                   	// #0
  40cdf0:	cbnz	x20, 40ced4 <__fxstatat@plt+0x9de4>
  40cdf4:	mov	w21, w5
  40cdf8:	mov	w1, #0x0                   	// #0
  40cdfc:	mov	w5, w0
  40ce00:	b	40c688 <__fxstatat@plt+0x9598>
  40ce04:	mov	w1, w26
  40ce08:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40ce0c:	add	x0, x0, #0x120
  40ce10:	str	w11, [sp, #112]
  40ce14:	str	x6, [sp, #120]
  40ce18:	bl	40c0a0 <__fxstatat@plt+0x8fb0>
  40ce1c:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40ce20:	str	x0, [sp, #208]
  40ce24:	add	x0, x1, #0x118
  40ce28:	mov	w1, w26
  40ce2c:	bl	40c0a0 <__fxstatat@plt+0x8fb0>
  40ce30:	str	x0, [sp, #240]
  40ce34:	ldr	w11, [sp, #112]
  40ce38:	ldr	x6, [sp, #120]
  40ce3c:	b	40c290 <__fxstatat@plt+0x91a0>
  40ce40:	mov	w4, w0
  40ce44:	mov	w21, #0x0                   	// #0
  40ce48:	b	40c83c <__fxstatat@plt+0x974c>
  40ce4c:	cmp	x23, x19
  40ce50:	b.ls	40ce58 <__fxstatat@plt+0x9d68>  // b.plast
  40ce54:	strb	w4, [x28, x19]
  40ce58:	add	x1, x2, #0x2
  40ce5c:	cmp	x23, x1
  40ce60:	b.ls	40ce6c <__fxstatat@plt+0x9d7c>  // b.plast
  40ce64:	mov	w3, #0x30                  	// #48
  40ce68:	strb	w3, [x28, x1]
  40ce6c:	add	x19, x2, #0x3
  40ce70:	mov	w4, #0x30                  	// #48
  40ce74:	b	40c900 <__fxstatat@plt+0x9810>
  40ce78:	mov	w0, #0x76                  	// #118
  40ce7c:	cbz	w22, 40c788 <__fxstatat@plt+0x9698>
  40ce80:	b	40ce40 <__fxstatat@plt+0x9d50>
  40ce84:	mov	w0, #0x72                  	// #114
  40ce88:	b	40c800 <__fxstatat@plt+0x9710>
  40ce8c:	mov	w0, #0x61                  	// #97
  40ce90:	cbz	w22, 40c788 <__fxstatat@plt+0x9698>
  40ce94:	b	40ce40 <__fxstatat@plt+0x9d50>
  40ce98:	mov	w0, #0x6e                  	// #110
  40ce9c:	b	40c800 <__fxstatat@plt+0x9710>
  40cea0:	mov	w0, #0x0                   	// #0
  40cea4:	mov	w21, w5
  40cea8:	mov	w1, #0x0                   	// #0
  40ceac:	mov	w5, w0
  40ceb0:	mov	w4, #0x20                  	// #32
  40ceb4:	b	40c688 <__fxstatat@plt+0x9598>
  40ceb8:	mov	w5, #0x0                   	// #0
  40cebc:	mov	w0, #0x74                  	// #116
  40cec0:	b	40c800 <__fxstatat@plt+0x9710>
  40cec4:	mov	w5, #0x0                   	// #0
  40cec8:	mov	w0, #0x76                  	// #118
  40cecc:	cbz	w22, 40c788 <__fxstatat@plt+0x9698>
  40ced0:	b	40ce40 <__fxstatat@plt+0x9d50>
  40ced4:	mov	w5, w0
  40ced8:	mov	w21, #0x0                   	// #0
  40cedc:	mov	w1, #0x0                   	// #0
  40cee0:	b	40c4b0 <__fxstatat@plt+0x93c0>
  40cee4:	mov	w2, w22
  40cee8:	mov	w21, #0x0                   	// #0
  40ceec:	b	40cbe0 <__fxstatat@plt+0x9af0>
  40cef0:	mov	w1, w0
  40cef4:	b	40c5dc <__fxstatat@plt+0x94ec>
  40cef8:	mov	w5, w0
  40cefc:	b	40c6fc <__fxstatat@plt+0x960c>
  40cf00:	mov	w5, #0x1                   	// #1
  40cf04:	cbz	w20, 40cf2c <__fxstatat@plt+0x9e3c>
  40cf08:	mov	w10, #0x1                   	// #1
  40cf0c:	adrp	x26, 416000 <__fxstatat@plt+0x12f10>
  40cf10:	mov	w11, w10
  40cf14:	add	x0, x26, #0x118
  40cf18:	str	x0, [sp, #112]
  40cf1c:	str	wzr, [sp, #120]
  40cf20:	b	40cd74 <__fxstatat@plt+0x9c84>
  40cf24:	cbnz	w20, 40d1cc <__fxstatat@plt+0xa0dc>
  40cf28:	mov	w5, #0x0                   	// #0
  40cf2c:	cbnz	x23, 40d204 <__fxstatat@plt+0xa114>
  40cf30:	adrp	x26, 416000 <__fxstatat@plt+0x12f10>
  40cf34:	mov	x12, #0x1                   	// #1
  40cf38:	add	x0, x26, #0x118
  40cf3c:	mov	x19, x12
  40cf40:	mov	w10, #0x1                   	// #1
  40cf44:	mov	w7, #0x0                   	// #0
  40cf48:	mov	w11, #0x0                   	// #0
  40cf4c:	mov	w26, #0x2                   	// #2
  40cf50:	str	x0, [sp, #112]
  40cf54:	str	wzr, [sp, #120]
  40cf58:	str	xzr, [sp, #128]
  40cf5c:	b	40c318 <__fxstatat@plt+0x9228>
  40cf60:	mov	w5, #0x0                   	// #0
  40cf64:	b	40cc9c <__fxstatat@plt+0x9bac>
  40cf68:	mov	w10, #0x1                   	// #1
  40cf6c:	mov	x12, #0x1                   	// #1
  40cf70:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40cf74:	mov	w5, w10
  40cf78:	add	x0, x0, #0xf0
  40cf7c:	mov	x19, x12
  40cf80:	mov	w7, #0x0                   	// #0
  40cf84:	mov	w11, #0x0                   	// #0
  40cf88:	str	x0, [sp, #112]
  40cf8c:	str	wzr, [sp, #120]
  40cf90:	str	xzr, [sp, #128]
  40cf94:	b	40c318 <__fxstatat@plt+0x9228>
  40cf98:	mov	w1, w21
  40cf9c:	mov	w4, #0x30                  	// #48
  40cfa0:	mov	w21, #0x0                   	// #0
  40cfa4:	cbnz	w5, 40c4c4 <__fxstatat@plt+0x93d4>
  40cfa8:	b	40c5cc <__fxstatat@plt+0x94dc>
  40cfac:	ldrb	w3, [x27, x7]
  40cfb0:	cmp	w3, #0x3e
  40cfb4:	b.hi	40d1b8 <__fxstatat@plt+0xa0c8>  // b.pmore
  40cfb8:	mov	x0, #0x1                   	// #1
  40cfbc:	mov	x2, #0xa38200000000        	// #179778741075968
  40cfc0:	movk	x2, #0x7000, lsl #48
  40cfc4:	lsl	x0, x0, x3
  40cfc8:	mov	w1, #0x0                   	// #0
  40cfcc:	tst	x0, x2
  40cfd0:	mov	w21, #0x0                   	// #0
  40cfd4:	b.eq	40c688 <__fxstatat@plt+0x9598>  // b.none
  40cfd8:	cbnz	w11, 40c708 <__fxstatat@plt+0x9618>
  40cfdc:	cmp	x23, x19
  40cfe0:	b.ls	40cfe8 <__fxstatat@plt+0x9ef8>  // b.plast
  40cfe4:	strb	w4, [x28, x19]
  40cfe8:	add	x0, x19, #0x1
  40cfec:	cmp	x23, x0
  40cff0:	b.ls	40cffc <__fxstatat@plt+0x9f0c>  // b.plast
  40cff4:	mov	w1, #0x22                  	// #34
  40cff8:	strb	w1, [x28, x0]
  40cffc:	add	x0, x19, #0x2
  40d000:	cmp	x23, x0
  40d004:	b.ls	40d010 <__fxstatat@plt+0x9f20>  // b.plast
  40d008:	mov	w1, #0x22                  	// #34
  40d00c:	strb	w1, [x28, x0]
  40d010:	add	x0, x19, #0x3
  40d014:	cmp	x23, x0
  40d018:	b.ls	40d024 <__fxstatat@plt+0x9f34>  // b.plast
  40d01c:	mov	w1, #0x3f                  	// #63
  40d020:	strb	w1, [x28, x0]
  40d024:	add	x19, x19, #0x4
  40d028:	mov	w4, w3
  40d02c:	mov	x20, x7
  40d030:	mov	w0, #0x0                   	// #0
  40d034:	mov	w21, #0x0                   	// #0
  40d038:	b	40c900 <__fxstatat@plt+0x9810>
  40d03c:	mov	w10, #0x1                   	// #1
  40d040:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40d044:	mov	w11, w10
  40d048:	add	x0, x0, #0xf0
  40d04c:	mov	w5, w10
  40d050:	mov	w7, #0x0                   	// #0
  40d054:	mov	x12, #0x1                   	// #1
  40d058:	mov	x19, #0x0                   	// #0
  40d05c:	str	x0, [sp, #112]
  40d060:	str	wzr, [sp, #120]
  40d064:	str	xzr, [sp, #128]
  40d068:	b	40c318 <__fxstatat@plt+0x9228>
  40d06c:	mov	w0, w5
  40d070:	b	40cdf0 <__fxstatat@plt+0x9d00>
  40d074:	mov	w0, w5
  40d078:	b	40cea4 <__fxstatat@plt+0x9db4>
  40d07c:	ldr	x1, [sp, #208]
  40d080:	ldrb	w0, [x1]
  40d084:	cbz	w0, 40c298 <__fxstatat@plt+0x91a8>
  40d088:	cmp	x23, x19
  40d08c:	b.ls	40d094 <__fxstatat@plt+0x9fa4>  // b.plast
  40d090:	strb	w0, [x28, x19]
  40d094:	add	x19, x19, #0x1
  40d098:	ldrb	w0, [x1, x19]
  40d09c:	cbnz	w0, 40d088 <__fxstatat@plt+0x9f98>
  40d0a0:	b	40c298 <__fxstatat@plt+0x91a8>
  40d0a4:	mov	x8, x21
  40d0a8:	ldr	w11, [sp, #136]
  40d0ac:	ldr	w24, [sp, #152]
  40d0b0:	mov	w2, w22
  40d0b4:	ldr	w10, [sp, #160]
  40d0b8:	mov	w21, #0x0                   	// #0
  40d0bc:	ldp	w4, w5, [sp, #172]
  40d0c0:	ldr	x12, [sp, #144]
  40d0c4:	ldr	x19, [sp, #184]
  40d0c8:	ldr	x6, [sp, #216]
  40d0cc:	b	40cbd8 <__fxstatat@plt+0x9ae8>
  40d0d0:	mov	x9, x24
  40d0d4:	cmp	x24, x25
  40d0d8:	ldr	w11, [sp, #136]
  40d0dc:	mov	x8, x21
  40d0e0:	ldr	w24, [sp, #152]
  40d0e4:	ldr	w10, [sp, #160]
  40d0e8:	ldp	w4, w5, [sp, #172]
  40d0ec:	ldr	x12, [sp, #144]
  40d0f0:	ldr	x19, [sp, #184]
  40d0f4:	ldr	x6, [sp, #216]
  40d0f8:	b.cc	40d110 <__fxstatat@plt+0xa020>  // b.lo, b.ul, b.last
  40d0fc:	b	40d118 <__fxstatat@plt+0xa028>
  40d100:	add	x8, x8, #0x1
  40d104:	add	x9, x20, x8
  40d108:	cmp	x25, x9
  40d10c:	b.ls	40d118 <__fxstatat@plt+0xa028>  // b.plast
  40d110:	ldrb	w0, [x27, x9]
  40d114:	cbnz	w0, 40d100 <__fxstatat@plt+0xa010>
  40d118:	mov	w2, w22
  40d11c:	mov	w21, #0x0                   	// #0
  40d120:	b	40cbd8 <__fxstatat@plt+0x9ae8>
  40d124:	mov	w0, w11
  40d128:	ldr	x1, [sp, #112]
  40d12c:	cmp	x1, #0x0
  40d130:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d134:	b.eq	40d15c <__fxstatat@plt+0xa06c>  // b.none
  40d138:	ldrb	w0, [x1]
  40d13c:	cbz	w0, 40d15c <__fxstatat@plt+0xa06c>
  40d140:	sub	x26, x1, x19
  40d144:	cmp	x23, x19
  40d148:	b.ls	40d150 <__fxstatat@plt+0xa060>  // b.plast
  40d14c:	strb	w0, [x28, x19]
  40d150:	add	x19, x19, #0x1
  40d154:	ldrb	w0, [x26, x19]
  40d158:	cbnz	w0, 40d144 <__fxstatat@plt+0xa054>
  40d15c:	cmp	x23, x19
  40d160:	b.ls	40c73c <__fxstatat@plt+0x964c>  // b.plast
  40d164:	strb	wzr, [x28, x19]
  40d168:	b	40c73c <__fxstatat@plt+0x964c>
  40d16c:	mov	w5, w22
  40d170:	b	40c6fc <__fxstatat@plt+0x960c>
  40d174:	cmp	w26, #0x2
  40d178:	cset	w5, eq  // eq = none
  40d17c:	b	40c6fc <__fxstatat@plt+0x960c>
  40d180:	ldr	w5, [sp, #200]
  40d184:	mov	x3, x25
  40d188:	ldr	x1, [sp, #128]
  40d18c:	mov	x2, x27
  40d190:	ldr	x7, [sp, #208]
  40d194:	mov	w4, #0x5                   	// #5
  40d198:	ldr	x0, [sp, #240]
  40d19c:	str	x0, [sp]
  40d1a0:	mov	x0, x28
  40d1a4:	bl	40c208 <__fxstatat@plt+0x9118>
  40d1a8:	mov	x19, x0
  40d1ac:	b	40c73c <__fxstatat@plt+0x964c>
  40d1b0:	ldr	w0, [sp, #120]
  40d1b4:	b	40d128 <__fxstatat@plt+0xa038>
  40d1b8:	mov	w1, #0x0                   	// #0
  40d1bc:	mov	w21, #0x0                   	// #0
  40d1c0:	b	40c688 <__fxstatat@plt+0x9598>
  40d1c4:	mov	w26, #0x2                   	// #2
  40d1c8:	b	40c6fc <__fxstatat@plt+0x960c>
  40d1cc:	mov	w10, #0x1                   	// #1
  40d1d0:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40d1d4:	mov	w11, w10
  40d1d8:	add	x0, x0, #0x118
  40d1dc:	mov	w7, #0x0                   	// #0
  40d1e0:	mov	w5, #0x0                   	// #0
  40d1e4:	mov	x12, #0x1                   	// #1
  40d1e8:	mov	x19, #0x0                   	// #0
  40d1ec:	str	x0, [sp, #112]
  40d1f0:	str	wzr, [sp, #120]
  40d1f4:	str	xzr, [sp, #128]
  40d1f8:	b	40c318 <__fxstatat@plt+0x9228>
  40d1fc:	ldr	x23, [sp, #128]
  40d200:	b	40c5a8 <__fxstatat@plt+0x94b8>
  40d204:	mov	w7, #0x0                   	// #0
  40d208:	mov	w0, #0x0                   	// #0
  40d20c:	mov	w10, #0x1                   	// #1
  40d210:	mov	x1, #0x0                   	// #0
  40d214:	str	x23, [sp, #128]
  40d218:	b	40c468 <__fxstatat@plt+0x9378>
  40d21c:	bl	402ce0 <abort@plt>
  40d220:	sub	sp, sp, #0x80
  40d224:	stp	x29, x30, [sp, #16]
  40d228:	add	x29, sp, #0x10
  40d22c:	stp	x19, x20, [sp, #32]
  40d230:	mov	w19, w0
  40d234:	mov	x20, x3
  40d238:	stp	x21, x22, [sp, #48]
  40d23c:	stp	x23, x24, [sp, #64]
  40d240:	mov	x23, x1
  40d244:	mov	x24, x2
  40d248:	stp	x25, x26, [sp, #80]
  40d24c:	stp	x27, x28, [sp, #96]
  40d250:	bl	403040 <__errno_location@plt>
  40d254:	mov	x22, x0
  40d258:	ldr	w0, [x0]
  40d25c:	adrp	x27, 42b000 <__fxstatat@plt+0x27f10>
  40d260:	str	w0, [sp, #116]
  40d264:	ldr	x21, [x27, #1088]
  40d268:	tbnz	w19, #31, 40d3c0 <__fxstatat@plt+0xa2d0>
  40d26c:	add	x26, x27, #0x440
  40d270:	ldr	w0, [x26, #8]
  40d274:	cmp	w0, w19
  40d278:	b.gt	40d2c8 <__fxstatat@plt+0xa1d8>
  40d27c:	mov	w0, #0x7fffffff            	// #2147483647
  40d280:	cmp	w19, w0
  40d284:	b.eq	40d3bc <__fxstatat@plt+0xa2cc>  // b.none
  40d288:	add	w28, w19, #0x1
  40d28c:	add	x0, x26, #0x10
  40d290:	cmp	x21, x0
  40d294:	sbfiz	x1, x28, #4, #32
  40d298:	b.eq	40d3a0 <__fxstatat@plt+0xa2b0>  // b.none
  40d29c:	mov	x0, x21
  40d2a0:	bl	40fa78 <__fxstatat@plt+0xc988>
  40d2a4:	mov	x21, x0
  40d2a8:	str	x0, [x27, #1088]
  40d2ac:	ldr	w0, [x26, #8]
  40d2b0:	mov	w1, #0x0                   	// #0
  40d2b4:	sub	w2, w28, w0
  40d2b8:	add	x0, x21, w0, sxtw #4
  40d2bc:	sbfiz	x2, x2, #4, #32
  40d2c0:	bl	402bd0 <memset@plt>
  40d2c4:	str	w28, [x26, #8]
  40d2c8:	sbfiz	x19, x19, #4, #32
  40d2cc:	add	x26, x20, #0x8
  40d2d0:	add	x0, x21, x19
  40d2d4:	str	x0, [sp, #120]
  40d2d8:	ldp	w4, w5, [x20]
  40d2dc:	mov	x6, x26
  40d2e0:	ldr	x7, [x20, #40]
  40d2e4:	orr	w25, w5, #0x1
  40d2e8:	ldr	x27, [x21, x19]
  40d2ec:	mov	x3, x24
  40d2f0:	ldr	x28, [x0, #8]
  40d2f4:	mov	x1, x27
  40d2f8:	ldr	x0, [x20, #48]
  40d2fc:	str	x0, [sp]
  40d300:	mov	x2, x23
  40d304:	mov	w5, w25
  40d308:	mov	x0, x28
  40d30c:	bl	40c208 <__fxstatat@plt+0x9118>
  40d310:	cmp	x27, x0
  40d314:	b.hi	40d374 <__fxstatat@plt+0xa284>  // b.pmore
  40d318:	add	x27, x0, #0x1
  40d31c:	str	x27, [x21, x19]
  40d320:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40d324:	add	x0, x0, #0x940
  40d328:	cmp	x28, x0
  40d32c:	b.eq	40d338 <__fxstatat@plt+0xa248>  // b.none
  40d330:	mov	x0, x28
  40d334:	bl	402e00 <free@plt>
  40d338:	mov	x0, x27
  40d33c:	bl	40fa18 <__fxstatat@plt+0xc928>
  40d340:	ldr	x1, [sp, #120]
  40d344:	mov	x28, x0
  40d348:	ldr	w4, [x20]
  40d34c:	mov	x6, x26
  40d350:	ldr	x7, [x20, #40]
  40d354:	str	x0, [x1, #8]
  40d358:	ldr	x1, [x20, #48]
  40d35c:	str	x1, [sp]
  40d360:	mov	w5, w25
  40d364:	mov	x3, x24
  40d368:	mov	x2, x23
  40d36c:	mov	x1, x27
  40d370:	bl	40c208 <__fxstatat@plt+0x9118>
  40d374:	ldr	w0, [sp, #116]
  40d378:	ldp	x29, x30, [sp, #16]
  40d37c:	ldp	x19, x20, [sp, #32]
  40d380:	ldp	x23, x24, [sp, #64]
  40d384:	ldp	x25, x26, [sp, #80]
  40d388:	str	w0, [x22]
  40d38c:	mov	x0, x28
  40d390:	ldp	x21, x22, [sp, #48]
  40d394:	ldp	x27, x28, [sp, #96]
  40d398:	add	sp, sp, #0x80
  40d39c:	ret
  40d3a0:	mov	x0, #0x0                   	// #0
  40d3a4:	bl	40fa78 <__fxstatat@plt+0xc988>
  40d3a8:	mov	x21, x0
  40d3ac:	str	x0, [x27, #1088]
  40d3b0:	ldp	x0, x1, [x26, #16]
  40d3b4:	stp	x0, x1, [x21]
  40d3b8:	b	40d2ac <__fxstatat@plt+0xa1bc>
  40d3bc:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40d3c0:	bl	402ce0 <abort@plt>
  40d3c4:	nop
  40d3c8:	stp	x29, x30, [sp, #-48]!
  40d3cc:	mov	x29, sp
  40d3d0:	stp	x19, x20, [sp, #16]
  40d3d4:	mov	x20, x0
  40d3d8:	str	x21, [sp, #32]
  40d3dc:	bl	403040 <__errno_location@plt>
  40d3e0:	adrp	x2, 42b000 <__fxstatat@plt+0x27f10>
  40d3e4:	mov	x19, x0
  40d3e8:	add	x2, x2, #0x940
  40d3ec:	cmp	x20, #0x0
  40d3f0:	add	x2, x2, #0x100
  40d3f4:	mov	x1, #0x38                  	// #56
  40d3f8:	ldr	w21, [x19]
  40d3fc:	csel	x0, x2, x20, eq  // eq = none
  40d400:	bl	40fc10 <__fxstatat@plt+0xcb20>
  40d404:	str	w21, [x19]
  40d408:	ldp	x19, x20, [sp, #16]
  40d40c:	ldr	x21, [sp, #32]
  40d410:	ldp	x29, x30, [sp], #48
  40d414:	ret
  40d418:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40d41c:	add	x1, x1, #0x940
  40d420:	cmp	x0, #0x0
  40d424:	add	x1, x1, #0x100
  40d428:	csel	x0, x1, x0, eq  // eq = none
  40d42c:	ldr	w0, [x0]
  40d430:	ret
  40d434:	nop
  40d438:	adrp	x2, 42b000 <__fxstatat@plt+0x27f10>
  40d43c:	add	x2, x2, #0x940
  40d440:	cmp	x0, #0x0
  40d444:	add	x2, x2, #0x100
  40d448:	csel	x0, x2, x0, eq  // eq = none
  40d44c:	str	w1, [x0]
  40d450:	ret
  40d454:	nop
  40d458:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40d45c:	add	x3, x3, #0x940
  40d460:	cmp	x0, #0x0
  40d464:	add	x3, x3, #0x100
  40d468:	csel	x0, x3, x0, eq  // eq = none
  40d46c:	ubfx	x4, x1, #5, #3
  40d470:	add	x3, x0, #0x8
  40d474:	and	w1, w1, #0x1f
  40d478:	ldr	w5, [x3, x4, lsl #2]
  40d47c:	lsr	w0, w5, w1
  40d480:	eor	w2, w0, w2
  40d484:	and	w2, w2, #0x1
  40d488:	and	w0, w0, #0x1
  40d48c:	lsl	w2, w2, w1
  40d490:	eor	w2, w2, w5
  40d494:	str	w2, [x3, x4, lsl #2]
  40d498:	ret
  40d49c:	nop
  40d4a0:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40d4a4:	add	x3, x3, #0x940
  40d4a8:	cmp	x0, #0x0
  40d4ac:	add	x3, x3, #0x100
  40d4b0:	csel	x2, x3, x0, eq  // eq = none
  40d4b4:	ldr	w0, [x2, #4]
  40d4b8:	str	w1, [x2, #4]
  40d4bc:	ret
  40d4c0:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40d4c4:	add	x3, x3, #0x940
  40d4c8:	cmp	x0, #0x0
  40d4cc:	add	x3, x3, #0x100
  40d4d0:	csel	x0, x3, x0, eq  // eq = none
  40d4d4:	mov	w3, #0xa                   	// #10
  40d4d8:	cmp	x1, #0x0
  40d4dc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40d4e0:	str	w3, [x0]
  40d4e4:	b.eq	40d4f0 <__fxstatat@plt+0xa400>  // b.none
  40d4e8:	stp	x1, x2, [x0, #40]
  40d4ec:	ret
  40d4f0:	stp	x29, x30, [sp, #-16]!
  40d4f4:	mov	x29, sp
  40d4f8:	bl	402ce0 <abort@plt>
  40d4fc:	nop
  40d500:	sub	sp, sp, #0x50
  40d504:	adrp	x5, 42b000 <__fxstatat@plt+0x27f10>
  40d508:	stp	x29, x30, [sp, #16]
  40d50c:	add	x29, sp, #0x10
  40d510:	stp	x19, x20, [sp, #32]
  40d514:	mov	x19, x4
  40d518:	add	x4, x5, #0x940
  40d51c:	cmp	x19, #0x0
  40d520:	add	x4, x4, #0x100
  40d524:	csel	x19, x4, x19, eq  // eq = none
  40d528:	mov	x20, x3
  40d52c:	stp	x21, x22, [sp, #48]
  40d530:	mov	x21, x0
  40d534:	mov	x22, x1
  40d538:	str	x23, [sp, #64]
  40d53c:	mov	x23, x2
  40d540:	bl	403040 <__errno_location@plt>
  40d544:	ldp	x7, x8, [x19, #40]
  40d548:	mov	x3, x20
  40d54c:	mov	x20, x0
  40d550:	mov	x0, x21
  40d554:	ldp	w4, w5, [x19]
  40d558:	mov	x2, x23
  40d55c:	ldr	w21, [x20]
  40d560:	mov	x1, x22
  40d564:	str	x8, [sp]
  40d568:	add	x6, x19, #0x8
  40d56c:	bl	40c208 <__fxstatat@plt+0x9118>
  40d570:	ldp	x29, x30, [sp, #16]
  40d574:	ldr	x23, [sp, #64]
  40d578:	str	w21, [x20]
  40d57c:	ldp	x19, x20, [sp, #32]
  40d580:	ldp	x21, x22, [sp, #48]
  40d584:	add	sp, sp, #0x50
  40d588:	ret
  40d58c:	nop
  40d590:	sub	sp, sp, #0x70
  40d594:	adrp	x4, 42b000 <__fxstatat@plt+0x27f10>
  40d598:	add	x4, x4, #0x940
  40d59c:	cmp	x3, #0x0
  40d5a0:	add	x4, x4, #0x100
  40d5a4:	stp	x29, x30, [sp, #16]
  40d5a8:	add	x29, sp, #0x10
  40d5ac:	stp	x19, x20, [sp, #32]
  40d5b0:	csel	x19, x4, x3, eq  // eq = none
  40d5b4:	mov	x20, x2
  40d5b8:	stp	x21, x22, [sp, #48]
  40d5bc:	mov	x22, x0
  40d5c0:	stp	x23, x24, [sp, #64]
  40d5c4:	mov	x23, x1
  40d5c8:	stp	x25, x26, [sp, #80]
  40d5cc:	stp	x27, x28, [sp, #96]
  40d5d0:	bl	403040 <__errno_location@plt>
  40d5d4:	ldr	w28, [x0]
  40d5d8:	ldp	w4, w5, [x19]
  40d5dc:	mov	x21, x0
  40d5e0:	ldp	x7, x0, [x19, #40]
  40d5e4:	cmp	x20, #0x0
  40d5e8:	cset	w24, eq  // eq = none
  40d5ec:	add	x27, x19, #0x8
  40d5f0:	orr	w24, w24, w5
  40d5f4:	mov	x6, x27
  40d5f8:	mov	x3, x23
  40d5fc:	mov	x2, x22
  40d600:	mov	w5, w24
  40d604:	str	x0, [sp]
  40d608:	mov	x1, #0x0                   	// #0
  40d60c:	mov	x0, #0x0                   	// #0
  40d610:	bl	40c208 <__fxstatat@plt+0x9118>
  40d614:	add	x26, x0, #0x1
  40d618:	mov	x25, x0
  40d61c:	mov	x0, x26
  40d620:	bl	40fa18 <__fxstatat@plt+0xc928>
  40d624:	ldp	x7, x1, [x19, #40]
  40d628:	mov	w5, w24
  40d62c:	ldr	w4, [x19]
  40d630:	mov	x6, x27
  40d634:	str	x1, [sp]
  40d638:	mov	x3, x23
  40d63c:	mov	x2, x22
  40d640:	mov	x19, x0
  40d644:	mov	x1, x26
  40d648:	bl	40c208 <__fxstatat@plt+0x9118>
  40d64c:	str	w28, [x21]
  40d650:	cbz	x20, 40d658 <__fxstatat@plt+0xa568>
  40d654:	str	x25, [x20]
  40d658:	mov	x0, x19
  40d65c:	ldp	x29, x30, [sp, #16]
  40d660:	ldp	x19, x20, [sp, #32]
  40d664:	ldp	x21, x22, [sp, #48]
  40d668:	ldp	x23, x24, [sp, #64]
  40d66c:	ldp	x25, x26, [sp, #80]
  40d670:	ldp	x27, x28, [sp, #96]
  40d674:	add	sp, sp, #0x70
  40d678:	ret
  40d67c:	nop
  40d680:	mov	x3, x2
  40d684:	mov	x2, #0x0                   	// #0
  40d688:	b	40d590 <__fxstatat@plt+0xa4a0>
  40d68c:	nop
  40d690:	stp	x29, x30, [sp, #-64]!
  40d694:	mov	x29, sp
  40d698:	stp	x21, x22, [sp, #32]
  40d69c:	str	x23, [sp, #48]
  40d6a0:	adrp	x23, 42b000 <__fxstatat@plt+0x27f10>
  40d6a4:	add	x22, x23, #0x440
  40d6a8:	stp	x19, x20, [sp, #16]
  40d6ac:	ldr	x21, [x23, #1088]
  40d6b0:	ldr	w20, [x22, #8]
  40d6b4:	cmp	w20, #0x1
  40d6b8:	b.le	40d6e0 <__fxstatat@plt+0xa5f0>
  40d6bc:	sub	w0, w20, #0x2
  40d6c0:	add	x20, x21, #0x28
  40d6c4:	add	x19, x21, #0x18
  40d6c8:	add	x20, x20, w0, uxtw #4
  40d6cc:	nop
  40d6d0:	ldr	x0, [x19], #16
  40d6d4:	bl	402e00 <free@plt>
  40d6d8:	cmp	x19, x20
  40d6dc:	b.ne	40d6d0 <__fxstatat@plt+0xa5e0>  // b.any
  40d6e0:	ldr	x0, [x21, #8]
  40d6e4:	adrp	x19, 42b000 <__fxstatat@plt+0x27f10>
  40d6e8:	add	x19, x19, #0x940
  40d6ec:	cmp	x0, x19
  40d6f0:	b.eq	40d700 <__fxstatat@plt+0xa610>  // b.none
  40d6f4:	bl	402e00 <free@plt>
  40d6f8:	mov	x0, #0x100                 	// #256
  40d6fc:	stp	x0, x19, [x22, #16]
  40d700:	add	x19, x22, #0x10
  40d704:	cmp	x21, x19
  40d708:	b.eq	40d718 <__fxstatat@plt+0xa628>  // b.none
  40d70c:	mov	x0, x21
  40d710:	bl	402e00 <free@plt>
  40d714:	str	x19, [x23, #1088]
  40d718:	mov	w0, #0x1                   	// #1
  40d71c:	str	w0, [x22, #8]
  40d720:	ldp	x19, x20, [sp, #16]
  40d724:	ldp	x21, x22, [sp, #32]
  40d728:	ldr	x23, [sp, #48]
  40d72c:	ldp	x29, x30, [sp], #64
  40d730:	ret
  40d734:	nop
  40d738:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40d73c:	add	x3, x3, #0x940
  40d740:	add	x3, x3, #0x100
  40d744:	mov	x2, #0xffffffffffffffff    	// #-1
  40d748:	b	40d220 <__fxstatat@plt+0xa130>
  40d74c:	nop
  40d750:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40d754:	add	x3, x3, #0x940
  40d758:	add	x3, x3, #0x100
  40d75c:	b	40d220 <__fxstatat@plt+0xa130>
  40d760:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40d764:	add	x3, x3, #0x940
  40d768:	mov	x1, x0
  40d76c:	add	x3, x3, #0x100
  40d770:	mov	x2, #0xffffffffffffffff    	// #-1
  40d774:	mov	w0, #0x0                   	// #0
  40d778:	b	40d220 <__fxstatat@plt+0xa130>
  40d77c:	nop
  40d780:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40d784:	add	x3, x3, #0x940
  40d788:	mov	x2, x1
  40d78c:	add	x3, x3, #0x100
  40d790:	mov	x1, x0
  40d794:	mov	w0, #0x0                   	// #0
  40d798:	b	40d220 <__fxstatat@plt+0xa130>
  40d79c:	nop
  40d7a0:	stp	x29, x30, [sp, #-96]!
  40d7a4:	add	x8, sp, #0x28
  40d7a8:	mov	x29, sp
  40d7ac:	stp	x19, x20, [sp, #16]
  40d7b0:	mov	x20, x2
  40d7b4:	mov	w19, w0
  40d7b8:	mov	w0, w1
  40d7bc:	bl	40c070 <__fxstatat@plt+0x8f80>
  40d7c0:	add	x3, sp, #0x28
  40d7c4:	mov	x1, x20
  40d7c8:	mov	w0, w19
  40d7cc:	mov	x2, #0xffffffffffffffff    	// #-1
  40d7d0:	bl	40d220 <__fxstatat@plt+0xa130>
  40d7d4:	ldp	x19, x20, [sp, #16]
  40d7d8:	ldp	x29, x30, [sp], #96
  40d7dc:	ret
  40d7e0:	stp	x29, x30, [sp, #-112]!
  40d7e4:	add	x8, sp, #0x38
  40d7e8:	mov	x29, sp
  40d7ec:	stp	x19, x20, [sp, #16]
  40d7f0:	mov	x20, x2
  40d7f4:	mov	w19, w0
  40d7f8:	mov	w0, w1
  40d7fc:	str	x21, [sp, #32]
  40d800:	mov	x21, x3
  40d804:	bl	40c070 <__fxstatat@plt+0x8f80>
  40d808:	add	x3, sp, #0x38
  40d80c:	mov	x2, x21
  40d810:	mov	x1, x20
  40d814:	mov	w0, w19
  40d818:	bl	40d220 <__fxstatat@plt+0xa130>
  40d81c:	ldp	x19, x20, [sp, #16]
  40d820:	ldr	x21, [sp, #32]
  40d824:	ldp	x29, x30, [sp], #112
  40d828:	ret
  40d82c:	nop
  40d830:	mov	x2, x1
  40d834:	mov	w1, w0
  40d838:	mov	w0, #0x0                   	// #0
  40d83c:	b	40d7a0 <__fxstatat@plt+0xa6b0>
  40d840:	mov	x4, x1
  40d844:	mov	x3, x2
  40d848:	mov	w1, w0
  40d84c:	mov	x2, x4
  40d850:	mov	w0, #0x0                   	// #0
  40d854:	b	40d7e0 <__fxstatat@plt+0xa6f0>
  40d858:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40d85c:	add	x3, x3, #0x940
  40d860:	stp	x29, x30, [sp, #-80]!
  40d864:	add	x5, x3, #0x100
  40d868:	ubfx	x7, x2, #5, #3
  40d86c:	mov	x29, sp
  40d870:	ldp	x8, x9, [x3, #256]
  40d874:	stp	x8, x9, [sp, #24]
  40d878:	add	x6, sp, #0x20
  40d87c:	and	w8, w2, #0x1f
  40d880:	add	x4, sp, #0x18
  40d884:	ldp	x2, x3, [x3, #272]
  40d888:	stp	x2, x3, [sp, #40]
  40d88c:	ldp	x2, x3, [x5, #32]
  40d890:	stp	x2, x3, [sp, #56]
  40d894:	mov	x2, x1
  40d898:	mov	x3, x4
  40d89c:	ldr	x1, [x5, #48]
  40d8a0:	str	x1, [sp, #72]
  40d8a4:	mov	x1, x0
  40d8a8:	mov	w0, #0x0                   	// #0
  40d8ac:	ldr	w5, [x6, x7, lsl #2]
  40d8b0:	lsr	w4, w5, w8
  40d8b4:	mvn	w4, w4
  40d8b8:	and	w4, w4, #0x1
  40d8bc:	lsl	w4, w4, w8
  40d8c0:	eor	w4, w4, w5
  40d8c4:	str	w4, [x6, x7, lsl #2]
  40d8c8:	bl	40d220 <__fxstatat@plt+0xa130>
  40d8cc:	ldp	x29, x30, [sp], #80
  40d8d0:	ret
  40d8d4:	nop
  40d8d8:	mov	w2, w1
  40d8dc:	mov	x1, #0xffffffffffffffff    	// #-1
  40d8e0:	b	40d858 <__fxstatat@plt+0xa768>
  40d8e4:	nop
  40d8e8:	mov	w2, #0x3a                  	// #58
  40d8ec:	mov	x1, #0xffffffffffffffff    	// #-1
  40d8f0:	b	40d858 <__fxstatat@plt+0xa768>
  40d8f4:	nop
  40d8f8:	mov	w2, #0x3a                  	// #58
  40d8fc:	b	40d858 <__fxstatat@plt+0xa768>
  40d900:	stp	x29, x30, [sp, #-160]!
  40d904:	mov	x29, sp
  40d908:	add	x8, sp, #0x20
  40d90c:	stp	x19, x20, [sp, #16]
  40d910:	mov	x20, x2
  40d914:	mov	w19, w0
  40d918:	mov	w0, w1
  40d91c:	bl	40c070 <__fxstatat@plt+0x8f80>
  40d920:	ldp	x0, x1, [sp, #32]
  40d924:	stp	x0, x1, [sp, #104]
  40d928:	add	x3, sp, #0x68
  40d92c:	ldr	w2, [sp, #116]
  40d930:	mov	x1, x20
  40d934:	ldp	x6, x7, [sp, #48]
  40d938:	mvn	w4, w2
  40d93c:	ldp	x8, x9, [sp, #64]
  40d940:	and	w4, w4, #0x4000000
  40d944:	ldr	x5, [sp, #80]
  40d948:	eor	w4, w4, w2
  40d94c:	mov	w0, w19
  40d950:	mov	x2, #0xffffffffffffffff    	// #-1
  40d954:	str	w4, [sp, #116]
  40d958:	stp	x6, x7, [sp, #120]
  40d95c:	stp	x8, x9, [sp, #136]
  40d960:	str	x5, [sp, #152]
  40d964:	bl	40d220 <__fxstatat@plt+0xa130>
  40d968:	ldp	x19, x20, [sp, #16]
  40d96c:	ldp	x29, x30, [sp], #160
  40d970:	ret
  40d974:	nop
  40d978:	adrp	x5, 42b000 <__fxstatat@plt+0x27f10>
  40d97c:	add	x5, x5, #0x940
  40d980:	stp	x29, x30, [sp, #-80]!
  40d984:	mov	x6, x1
  40d988:	mov	w1, #0xa                   	// #10
  40d98c:	mov	x29, sp
  40d990:	ldp	x8, x9, [x5, #256]
  40d994:	stp	x8, x9, [sp, #24]
  40d998:	cmp	x6, #0x0
  40d99c:	str	w1, [sp, #24]
  40d9a0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40d9a4:	ldp	x10, x11, [x5, #272]
  40d9a8:	stp	x10, x11, [sp, #40]
  40d9ac:	ldp	x8, x9, [x5, #288]
  40d9b0:	stp	x8, x9, [sp, #56]
  40d9b4:	ldr	x1, [x5, #304]
  40d9b8:	str	x1, [sp, #72]
  40d9bc:	b.eq	40d9e0 <__fxstatat@plt+0xa8f0>  // b.none
  40d9c0:	mov	x5, x2
  40d9c4:	mov	x1, x3
  40d9c8:	mov	x2, x4
  40d9cc:	add	x3, sp, #0x18
  40d9d0:	stp	x6, x5, [sp, #64]
  40d9d4:	bl	40d220 <__fxstatat@plt+0xa130>
  40d9d8:	ldp	x29, x30, [sp], #80
  40d9dc:	ret
  40d9e0:	bl	402ce0 <abort@plt>
  40d9e4:	nop
  40d9e8:	mov	x4, #0xffffffffffffffff    	// #-1
  40d9ec:	b	40d978 <__fxstatat@plt+0xa888>
  40d9f0:	mov	x4, x1
  40d9f4:	mov	x3, x2
  40d9f8:	mov	x1, x0
  40d9fc:	mov	x2, x4
  40da00:	mov	w0, #0x0                   	// #0
  40da04:	mov	x4, #0xffffffffffffffff    	// #-1
  40da08:	b	40d978 <__fxstatat@plt+0xa888>
  40da0c:	nop
  40da10:	mov	x4, x1
  40da14:	mov	x5, x2
  40da18:	mov	x1, x0
  40da1c:	mov	x2, x4
  40da20:	mov	w0, #0x0                   	// #0
  40da24:	mov	x4, x3
  40da28:	mov	x3, x5
  40da2c:	b	40d978 <__fxstatat@plt+0xa888>
  40da30:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40da34:	add	x3, x3, #0x440
  40da38:	add	x3, x3, #0x20
  40da3c:	b	40d220 <__fxstatat@plt+0xa130>
  40da40:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40da44:	add	x3, x3, #0x440
  40da48:	mov	x2, x1
  40da4c:	add	x3, x3, #0x20
  40da50:	mov	x1, x0
  40da54:	mov	w0, #0x0                   	// #0
  40da58:	b	40d220 <__fxstatat@plt+0xa130>
  40da5c:	nop
  40da60:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40da64:	add	x3, x3, #0x440
  40da68:	add	x3, x3, #0x20
  40da6c:	mov	x2, #0xffffffffffffffff    	// #-1
  40da70:	b	40d220 <__fxstatat@plt+0xa130>
  40da74:	nop
  40da78:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40da7c:	add	x3, x3, #0x440
  40da80:	mov	x1, x0
  40da84:	add	x3, x3, #0x20
  40da88:	mov	x2, #0xffffffffffffffff    	// #-1
  40da8c:	mov	w0, #0x0                   	// #0
  40da90:	b	40d220 <__fxstatat@plt+0xa130>
  40da94:	nop
  40da98:	stp	x29, x30, [sp, #-336]!
  40da9c:	mov	x29, sp
  40daa0:	stp	x19, x20, [sp, #16]
  40daa4:	mov	x20, x3
  40daa8:	stp	x21, x22, [sp, #32]
  40daac:	mov	x21, x1
  40dab0:	stp	x23, x24, [sp, #48]
  40dab4:	mov	w24, w2
  40dab8:	stp	x25, x26, [sp, #64]
  40dabc:	mov	w25, w0
  40dac0:	mov	w26, w4
  40dac4:	bl	402e10 <renameat2@plt>
  40dac8:	mov	w19, w0
  40dacc:	tbz	w0, #31, 40db0c <__fxstatat@plt+0xaa1c>
  40dad0:	bl	403040 <__errno_location@plt>
  40dad4:	mov	x22, x0
  40dad8:	ldr	w0, [x0]
  40dadc:	sub	w1, w0, #0x16
  40dae0:	tst	w1, #0xffffffef
  40dae4:	cset	w23, ne  // ne = any
  40dae8:	cmp	w0, #0x5f
  40daec:	csel	w23, w23, wzr, ne  // ne = any
  40daf0:	cbnz	w23, 40db0c <__fxstatat@plt+0xaa1c>
  40daf4:	cbz	w26, 40db60 <__fxstatat@plt+0xaa70>
  40daf8:	tst	w26, #0xfffffffe
  40dafc:	b.eq	40db28 <__fxstatat@plt+0xaa38>  // b.none
  40db00:	mov	w0, #0x5f                  	// #95
  40db04:	mov	w19, #0xffffffff            	// #-1
  40db08:	str	w0, [x22]
  40db0c:	mov	w0, w19
  40db10:	ldp	x19, x20, [sp, #16]
  40db14:	ldp	x21, x22, [sp, #32]
  40db18:	ldp	x23, x24, [sp, #48]
  40db1c:	ldp	x25, x26, [sp, #64]
  40db20:	ldp	x29, x30, [sp], #336
  40db24:	ret
  40db28:	add	x3, sp, #0xd0
  40db2c:	mov	x2, x20
  40db30:	mov	w1, w24
  40db34:	mov	w4, #0x100                 	// #256
  40db38:	mov	w0, #0x0                   	// #0
  40db3c:	bl	4030f0 <__fxstatat@plt>
  40db40:	cbz	w0, 40dc50 <__fxstatat@plt+0xab60>
  40db44:	ldr	w0, [x22]
  40db48:	cmp	w0, #0x4b
  40db4c:	b.eq	40dc50 <__fxstatat@plt+0xab60>  // b.none
  40db50:	cmp	w0, #0x2
  40db54:	b.ne	40dc48 <__fxstatat@plt+0xab58>  // b.any
  40db58:	mov	w23, #0x1                   	// #1
  40db5c:	nop
  40db60:	mov	x0, x21
  40db64:	bl	402920 <strlen@plt>
  40db68:	mov	x19, x0
  40db6c:	mov	x0, x20
  40db70:	bl	402920 <strlen@plt>
  40db74:	cmp	x19, #0x0
  40db78:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40db7c:	b.eq	40dc14 <__fxstatat@plt+0xab24>  // b.none
  40db80:	add	x19, x21, x19
  40db84:	add	x0, x20, x0
  40db88:	mov	w1, #0x2f                  	// #47
  40db8c:	ldurb	w2, [x19, #-1]
  40db90:	ldurb	w0, [x0, #-1]
  40db94:	cmp	w2, w1
  40db98:	ccmp	w0, w1, #0x4, ne  // ne = any
  40db9c:	b.ne	40dc14 <__fxstatat@plt+0xab24>  // b.any
  40dba0:	add	x3, sp, #0x50
  40dba4:	mov	x2, x21
  40dba8:	mov	w1, w25
  40dbac:	mov	w4, #0x100                 	// #256
  40dbb0:	mov	w0, #0x0                   	// #0
  40dbb4:	bl	4030f0 <__fxstatat@plt>
  40dbb8:	cbnz	w0, 40dc48 <__fxstatat@plt+0xab58>
  40dbbc:	cbz	w23, 40dbe0 <__fxstatat@plt+0xaaf0>
  40dbc0:	ldr	w0, [sp, #96]
  40dbc4:	and	w0, w0, #0xf000
  40dbc8:	cmp	w0, #0x4, lsl #12
  40dbcc:	b.eq	40dc14 <__fxstatat@plt+0xab24>  // b.none
  40dbd0:	mov	w0, #0x2                   	// #2
  40dbd4:	mov	w19, #0xffffffff            	// #-1
  40dbd8:	str	w0, [x22]
  40dbdc:	b	40db0c <__fxstatat@plt+0xaa1c>
  40dbe0:	add	x3, sp, #0xd0
  40dbe4:	mov	x2, x20
  40dbe8:	mov	w1, w24
  40dbec:	mov	w4, #0x100                 	// #256
  40dbf0:	bl	4030f0 <__fxstatat@plt>
  40dbf4:	cbz	w0, 40dc60 <__fxstatat@plt+0xab70>
  40dbf8:	ldr	w0, [x22]
  40dbfc:	cmp	w0, #0x2
  40dc00:	b.ne	40dc48 <__fxstatat@plt+0xab58>  // b.any
  40dc04:	ldr	w0, [sp, #96]
  40dc08:	and	w0, w0, #0xf000
  40dc0c:	cmp	w0, #0x4, lsl #12
  40dc10:	b.ne	40dc48 <__fxstatat@plt+0xab58>  // b.any
  40dc14:	mov	x3, x20
  40dc18:	mov	w2, w24
  40dc1c:	mov	x1, x21
  40dc20:	mov	w0, w25
  40dc24:	bl	402e50 <renameat@plt>
  40dc28:	mov	w19, w0
  40dc2c:	mov	w0, w19
  40dc30:	ldp	x19, x20, [sp, #16]
  40dc34:	ldp	x21, x22, [sp, #32]
  40dc38:	ldp	x23, x24, [sp, #48]
  40dc3c:	ldp	x25, x26, [sp, #64]
  40dc40:	ldp	x29, x30, [sp], #336
  40dc44:	ret
  40dc48:	mov	w19, #0xffffffff            	// #-1
  40dc4c:	b	40db0c <__fxstatat@plt+0xaa1c>
  40dc50:	mov	w0, #0x11                  	// #17
  40dc54:	mov	w19, #0xffffffff            	// #-1
  40dc58:	str	w0, [x22]
  40dc5c:	b	40db0c <__fxstatat@plt+0xaa1c>
  40dc60:	ldr	w0, [sp, #224]
  40dc64:	and	w0, w0, #0xf000
  40dc68:	cmp	w0, #0x4, lsl #12
  40dc6c:	b.eq	40dc80 <__fxstatat@plt+0xab90>  // b.none
  40dc70:	mov	w0, #0x14                  	// #20
  40dc74:	mov	w19, #0xffffffff            	// #-1
  40dc78:	str	w0, [x22]
  40dc7c:	b	40db0c <__fxstatat@plt+0xaa1c>
  40dc80:	ldr	w0, [sp, #96]
  40dc84:	and	w0, w0, #0xf000
  40dc88:	cmp	w0, #0x4, lsl #12
  40dc8c:	b.eq	40dc14 <__fxstatat@plt+0xab24>  // b.none
  40dc90:	mov	w0, #0x15                  	// #21
  40dc94:	mov	w19, #0xffffffff            	// #-1
  40dc98:	str	w0, [x22]
  40dc9c:	b	40db0c <__fxstatat@plt+0xaa1c>
  40dca0:	stp	x29, x30, [sp, #-160]!
  40dca4:	adrp	x1, 414000 <__fxstatat@plt+0x10f10>
  40dca8:	add	x1, x1, #0x238
  40dcac:	mov	x29, sp
  40dcb0:	add	x2, sp, #0x20
  40dcb4:	str	x19, [sp, #16]
  40dcb8:	mov	x19, x0
  40dcbc:	mov	w0, #0x0                   	// #0
  40dcc0:	bl	402f40 <__lxstat@plt>
  40dcc4:	cbnz	w0, 40dce0 <__fxstatat@plt+0xabf0>
  40dcc8:	ldp	x1, x2, [sp, #32]
  40dccc:	stp	x2, x1, [x19]
  40dcd0:	mov	x0, x19
  40dcd4:	ldr	x19, [sp, #16]
  40dcd8:	ldp	x29, x30, [sp], #160
  40dcdc:	ret
  40dce0:	mov	x0, #0x0                   	// #0
  40dce4:	ldr	x19, [sp, #16]
  40dce8:	ldp	x29, x30, [sp], #160
  40dcec:	ret
  40dcf0:	stp	x29, x30, [sp, #-64]!
  40dcf4:	mov	x29, sp
  40dcf8:	stp	x19, x20, [sp, #16]
  40dcfc:	mov	x20, x2
  40dd00:	stp	x21, x22, [sp, #32]
  40dd04:	mov	w22, w0
  40dd08:	mov	x21, x1
  40dd0c:	str	x23, [sp, #48]
  40dd10:	mov	x23, #0x7ff00000            	// #2146435072
  40dd14:	nop
  40dd18:	mov	x2, x20
  40dd1c:	mov	x1, x21
  40dd20:	mov	w0, w22
  40dd24:	bl	402cd0 <write@plt>
  40dd28:	mov	x19, x0
  40dd2c:	tbz	x0, #63, 40dd50 <__fxstatat@plt+0xac60>
  40dd30:	bl	403040 <__errno_location@plt>
  40dd34:	ldr	w2, [x0]
  40dd38:	cmp	w2, #0x4
  40dd3c:	b.eq	40dd18 <__fxstatat@plt+0xac28>  // b.none
  40dd40:	cmp	w2, #0x16
  40dd44:	ccmp	x20, x23, #0x0, eq  // eq = none
  40dd48:	mov	x20, #0x7ff00000            	// #2146435072
  40dd4c:	b.hi	40dd18 <__fxstatat@plt+0xac28>  // b.pmore
  40dd50:	mov	x0, x19
  40dd54:	ldp	x19, x20, [sp, #16]
  40dd58:	ldp	x21, x22, [sp, #32]
  40dd5c:	ldr	x23, [sp, #48]
  40dd60:	ldp	x29, x30, [sp], #64
  40dd64:	ret
  40dd68:	stp	x29, x30, [sp, #-336]!
  40dd6c:	mov	x29, sp
  40dd70:	stp	x19, x20, [sp, #16]
  40dd74:	stp	x21, x22, [sp, #32]
  40dd78:	mov	x22, x3
  40dd7c:	stp	x23, x24, [sp, #48]
  40dd80:	mov	x23, x1
  40dd84:	mov	w24, w2
  40dd88:	str	x25, [sp, #64]
  40dd8c:	mov	w25, w0
  40dd90:	mov	x0, x1
  40dd94:	bl	40a778 <__fxstatat@plt+0x7688>
  40dd98:	mov	x19, x0
  40dd9c:	mov	x0, x22
  40dda0:	bl	40a778 <__fxstatat@plt+0x7688>
  40dda4:	mov	x20, x0
  40dda8:	mov	x0, x19
  40ddac:	bl	40a7d0 <__fxstatat@plt+0x76e0>
  40ddb0:	mov	x21, x0
  40ddb4:	mov	x0, x20
  40ddb8:	bl	40a7d0 <__fxstatat@plt+0x76e0>
  40ddbc:	cmp	x21, x0
  40ddc0:	b.eq	40dde4 <__fxstatat@plt+0xacf4>  // b.none
  40ddc4:	mov	w19, #0x0                   	// #0
  40ddc8:	mov	w0, w19
  40ddcc:	ldp	x19, x20, [sp, #16]
  40ddd0:	ldp	x21, x22, [sp, #32]
  40ddd4:	ldp	x23, x24, [sp, #48]
  40ddd8:	ldr	x25, [sp, #64]
  40dddc:	ldp	x29, x30, [sp], #336
  40dde0:	ret
  40dde4:	mov	x2, x21
  40dde8:	mov	x1, x20
  40ddec:	mov	x0, x19
  40ddf0:	bl	402d50 <memcmp@plt>
  40ddf4:	cbnz	w0, 40ddc4 <__fxstatat@plt+0xacd4>
  40ddf8:	mov	x0, x23
  40ddfc:	bl	40a698 <__fxstatat@plt+0x75a8>
  40de00:	mov	w1, w25
  40de04:	mov	x19, x0
  40de08:	mov	x2, x0
  40de0c:	add	x3, sp, #0x50
  40de10:	mov	w4, #0x100                 	// #256
  40de14:	mov	w0, #0x0                   	// #0
  40de18:	bl	4030f0 <__fxstatat@plt>
  40de1c:	cbnz	w0, 40debc <__fxstatat@plt+0xadcc>
  40de20:	mov	x0, x19
  40de24:	bl	402e00 <free@plt>
  40de28:	mov	x0, x22
  40de2c:	bl	40a698 <__fxstatat@plt+0x75a8>
  40de30:	mov	w1, w24
  40de34:	mov	x20, x0
  40de38:	mov	x2, x0
  40de3c:	add	x3, sp, #0xd0
  40de40:	mov	w4, #0x100                 	// #256
  40de44:	mov	w0, #0x0                   	// #0
  40de48:	bl	4030f0 <__fxstatat@plt>
  40de4c:	cbnz	w0, 40de98 <__fxstatat@plt+0xada8>
  40de50:	ldr	x1, [sp, #88]
  40de54:	mov	w19, #0x0                   	// #0
  40de58:	ldr	x0, [sp, #216]
  40de5c:	cmp	x1, x0
  40de60:	b.ne	40de74 <__fxstatat@plt+0xad84>  // b.any
  40de64:	ldr	x1, [sp, #80]
  40de68:	ldr	x0, [sp, #208]
  40de6c:	cmp	x1, x0
  40de70:	cset	w19, eq  // eq = none
  40de74:	mov	x0, x20
  40de78:	bl	402e00 <free@plt>
  40de7c:	mov	w0, w19
  40de80:	ldp	x19, x20, [sp, #16]
  40de84:	ldp	x21, x22, [sp, #32]
  40de88:	ldp	x23, x24, [sp, #48]
  40de8c:	ldr	x25, [sp, #64]
  40de90:	ldp	x29, x30, [sp], #336
  40de94:	ret
  40de98:	bl	403040 <__errno_location@plt>
  40de9c:	mov	x1, x0
  40dea0:	mov	x3, x20
  40dea4:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40dea8:	mov	w0, #0x1                   	// #1
  40deac:	add	x2, x2, #0x740
  40deb0:	ldr	w1, [x1]
  40deb4:	bl	402950 <error@plt>
  40deb8:	b	40de50 <__fxstatat@plt+0xad60>
  40debc:	bl	403040 <__errno_location@plt>
  40dec0:	mov	x1, x0
  40dec4:	mov	x3, x19
  40dec8:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40decc:	mov	w0, #0x1                   	// #1
  40ded0:	add	x2, x2, #0x740
  40ded4:	ldr	w1, [x1]
  40ded8:	bl	402950 <error@plt>
  40dedc:	b	40de20 <__fxstatat@plt+0xad30>
  40dee0:	mov	x3, x1
  40dee4:	mov	w2, #0xffffff9c            	// #-100
  40dee8:	mov	x1, x0
  40deec:	mov	w0, w2
  40def0:	b	40dd68 <__fxstatat@plt+0xac78>
  40def4:	nop
  40def8:	ldr	x2, [x0, #8]
  40defc:	mov	w3, #0xffffffff            	// #-1
  40df00:	ldr	x1, [x1, #8]
  40df04:	cmp	x2, x1
  40df08:	cset	w0, hi  // hi = pmore
  40df0c:	csel	w0, w0, w3, cs  // cs = hs, nlast
  40df10:	ret
  40df14:	nop
  40df18:	ldr	x0, [x0]
  40df1c:	ldr	x1, [x1]
  40df20:	b	402d90 <strcmp@plt>
  40df24:	nop
  40df28:	stp	x29, x30, [sp, #-128]!
  40df2c:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40df30:	add	x2, x2, #0x510
  40df34:	mov	x29, sp
  40df38:	stp	x23, x24, [sp, #48]
  40df3c:	stp	x25, x26, [sp, #64]
  40df40:	ldr	x26, [x2, w1, uxtw #3]
  40df44:	cbz	x0, 40e1c4 <__fxstatat@plt+0xb0d4>
  40df48:	stp	x19, x20, [sp, #16]
  40df4c:	mov	x19, x0
  40df50:	mov	x24, #0x0                   	// #0
  40df54:	stp	x21, x22, [sp, #32]
  40df58:	mov	x25, #0x0                   	// #0
  40df5c:	mov	x22, #0x0                   	// #0
  40df60:	stp	x27, x28, [sp, #80]
  40df64:	bl	403040 <__errno_location@plt>
  40df68:	mov	x20, x0
  40df6c:	mov	x21, #0x0                   	// #0
  40df70:	mov	x23, #0x0                   	// #0
  40df74:	str	xzr, [sp, #96]
  40df78:	str	wzr, [x20]
  40df7c:	mov	x0, x19
  40df80:	bl	402c20 <readdir@plt>
  40df84:	mov	x27, x0
  40df88:	cbz	x0, 40e008 <__fxstatat@plt+0xaf18>
  40df8c:	ldrb	w0, [x0, #19]
  40df90:	add	x28, x27, #0x13
  40df94:	cmp	w0, #0x2e
  40df98:	b.eq	40e030 <__fxstatat@plt+0xaf40>  // b.none
  40df9c:	cbz	w0, 40df78 <__fxstatat@plt+0xae88>
  40dfa0:	mov	x0, x28
  40dfa4:	bl	402920 <strlen@plt>
  40dfa8:	add	x2, x0, #0x1
  40dfac:	cbz	x26, 40e0d8 <__fxstatat@plt+0xafe8>
  40dfb0:	ldr	x0, [sp, #96]
  40dfb4:	lsl	x5, x22, #4
  40dfb8:	cmp	x22, x0
  40dfbc:	add	x22, x22, #0x1
  40dfc0:	b.eq	40e148 <__fxstatat@plt+0xb058>  // b.none
  40dfc4:	add	x1, x25, x5
  40dfc8:	mov	x0, x28
  40dfcc:	stp	x1, x5, [sp, #104]
  40dfd0:	str	x2, [sp, #120]
  40dfd4:	bl	40fc40 <__fxstatat@plt+0xcb50>
  40dfd8:	ldp	x1, x5, [sp, #104]
  40dfdc:	ldr	x2, [sp, #120]
  40dfe0:	add	x24, x24, x2
  40dfe4:	str	x0, [x25, x5]
  40dfe8:	ldr	x0, [x27]
  40dfec:	str	x0, [x1, #8]
  40dff0:	str	wzr, [x20]
  40dff4:	mov	x0, x19
  40dff8:	bl	402c20 <readdir@plt>
  40dffc:	mov	x27, x0
  40e000:	cbnz	x0, 40df8c <__fxstatat@plt+0xae9c>
  40e004:	nop
  40e008:	ldr	w19, [x20]
  40e00c:	cbnz	w19, 40e19c <__fxstatat@plt+0xb0ac>
  40e010:	cbz	x26, 40e138 <__fxstatat@plt+0xb048>
  40e014:	add	x24, x24, #0x1
  40e018:	cbnz	x22, 40e048 <__fxstatat@plt+0xaf58>
  40e01c:	mov	x0, x24
  40e020:	bl	40fa18 <__fxstatat@plt+0xc928>
  40e024:	mov	x23, x0
  40e028:	mov	x20, x0
  40e02c:	b	40e0ac <__fxstatat@plt+0xafbc>
  40e030:	ldrb	w0, [x27, #20]
  40e034:	cmp	w0, #0x2e
  40e038:	b.ne	40df9c <__fxstatat@plt+0xaeac>  // b.any
  40e03c:	ldrb	w0, [x27, #21]
  40e040:	cbz	w0, 40df78 <__fxstatat@plt+0xae88>
  40e044:	b	40dfa0 <__fxstatat@plt+0xaeb0>
  40e048:	mov	x1, x22
  40e04c:	mov	x3, x26
  40e050:	mov	x2, #0x10                  	// #16
  40e054:	mov	x0, x25
  40e058:	bl	402a20 <qsort@plt>
  40e05c:	add	x22, x25, x22, lsl #4
  40e060:	mov	x0, x24
  40e064:	mov	x19, x25
  40e068:	bl	40fa18 <__fxstatat@plt+0xc928>
  40e06c:	mov	x23, x0
  40e070:	mov	x20, #0x0                   	// #0
  40e074:	nop
  40e078:	ldr	x1, [x19]
  40e07c:	add	x21, x23, x20
  40e080:	mov	x0, x21
  40e084:	bl	402a90 <stpcpy@plt>
  40e088:	mov	x1, x0
  40e08c:	sub	x1, x1, x21
  40e090:	ldr	x0, [x19], #16
  40e094:	add	x1, x1, #0x1
  40e098:	add	x20, x20, x1
  40e09c:	bl	402e00 <free@plt>
  40e0a0:	cmp	x19, x22
  40e0a4:	b.ne	40e078 <__fxstatat@plt+0xaf88>  // b.any
  40e0a8:	add	x20, x23, x20
  40e0ac:	mov	x0, x25
  40e0b0:	bl	402e00 <free@plt>
  40e0b4:	strb	wzr, [x20]
  40e0b8:	ldp	x19, x20, [sp, #16]
  40e0bc:	ldp	x21, x22, [sp, #32]
  40e0c0:	ldp	x27, x28, [sp, #80]
  40e0c4:	mov	x0, x23
  40e0c8:	ldp	x23, x24, [sp, #48]
  40e0cc:	ldp	x25, x26, [sp, #64]
  40e0d0:	ldp	x29, x30, [sp], #128
  40e0d4:	ret
  40e0d8:	adds	x3, x24, x2
  40e0dc:	sub	x0, x21, x24
  40e0e0:	cset	x1, cs  // cs = hs, nlast
  40e0e4:	cmp	x0, x2
  40e0e8:	b.hi	40e124 <__fxstatat@plt+0xb034>  // b.pmore
  40e0ec:	cbnz	x1, 40e21c <__fxstatat@plt+0xb12c>
  40e0f0:	cbz	x23, 40e1cc <__fxstatat@plt+0xb0dc>
  40e0f4:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  40e0f8:	movk	x0, #0x5553
  40e0fc:	cmp	x3, x0
  40e100:	b.hi	40e21c <__fxstatat@plt+0xb12c>  // b.pmore
  40e104:	add	x21, x3, #0x1
  40e108:	add	x21, x21, x3, lsr #1
  40e10c:	mov	x0, x23
  40e110:	mov	x1, x21
  40e114:	stp	x2, x3, [sp, #104]
  40e118:	bl	40fa78 <__fxstatat@plt+0xc988>
  40e11c:	mov	x23, x0
  40e120:	ldp	x2, x3, [sp, #104]
  40e124:	add	x0, x23, x24
  40e128:	mov	x1, x28
  40e12c:	mov	x24, x3
  40e130:	bl	4028f0 <memcpy@plt>
  40e134:	b	40df78 <__fxstatat@plt+0xae88>
  40e138:	cmp	x21, x24
  40e13c:	b.eq	40e184 <__fxstatat@plt+0xb094>  // b.none
  40e140:	add	x20, x23, x24
  40e144:	b	40e0b4 <__fxstatat@plt+0xafc4>
  40e148:	cbz	x25, 40e1e8 <__fxstatat@plt+0xb0f8>
  40e14c:	ldr	x0, [sp, #96]
  40e150:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40e154:	movk	x1, #0x555, lsl #48
  40e158:	cmp	x0, x1
  40e15c:	b.cs	40e21c <__fxstatat@plt+0xb12c>  // b.hs, b.nlast
  40e160:	add	x0, x22, x0, lsr #1
  40e164:	str	x0, [sp, #96]
  40e168:	lsl	x1, x0, #4
  40e16c:	mov	x0, x25
  40e170:	stp	x2, x5, [sp, #104]
  40e174:	bl	40fa78 <__fxstatat@plt+0xc988>
  40e178:	mov	x25, x0
  40e17c:	ldp	x2, x5, [sp, #104]
  40e180:	b	40dfc4 <__fxstatat@plt+0xaed4>
  40e184:	mov	x0, x23
  40e188:	add	x1, x21, #0x1
  40e18c:	bl	40fa78 <__fxstatat@plt+0xc988>
  40e190:	mov	x23, x0
  40e194:	add	x20, x0, x21
  40e198:	b	40e0b4 <__fxstatat@plt+0xafc4>
  40e19c:	mov	x0, x25
  40e1a0:	bl	402e00 <free@plt>
  40e1a4:	mov	x0, x23
  40e1a8:	mov	x23, #0x0                   	// #0
  40e1ac:	bl	402e00 <free@plt>
  40e1b0:	ldp	x21, x22, [sp, #32]
  40e1b4:	ldp	x27, x28, [sp, #80]
  40e1b8:	str	w19, [x20]
  40e1bc:	ldp	x19, x20, [sp, #16]
  40e1c0:	b	40e0c4 <__fxstatat@plt+0xafd4>
  40e1c4:	mov	x23, #0x0                   	// #0
  40e1c8:	b	40e0c4 <__fxstatat@plt+0xafd4>
  40e1cc:	cmp	x3, #0x0
  40e1d0:	cbz	x3, 40e1e0 <__fxstatat@plt+0xb0f0>
  40e1d4:	b.lt	40e21c <__fxstatat@plt+0xb12c>  // b.tstop
  40e1d8:	mov	x21, x3
  40e1dc:	b	40e10c <__fxstatat@plt+0xb01c>
  40e1e0:	mov	x21, #0x80                  	// #128
  40e1e4:	b	40e10c <__fxstatat@plt+0xb01c>
  40e1e8:	cbz	x0, 40e204 <__fxstatat@plt+0xb114>
  40e1ec:	cmp	xzr, x0, lsr #60
  40e1f0:	cset	x0, ne  // ne = any
  40e1f4:	tbnz	x5, #63, 40e21c <__fxstatat@plt+0xb12c>
  40e1f8:	cbnz	x0, 40e21c <__fxstatat@plt+0xb12c>
  40e1fc:	mov	x1, x5
  40e200:	b	40e16c <__fxstatat@plt+0xb07c>
  40e204:	mov	x0, #0x8                   	// #8
  40e208:	mov	x1, #0x80                  	// #128
  40e20c:	mov	x5, #0x0                   	// #0
  40e210:	mov	x22, #0x1                   	// #1
  40e214:	str	x0, [sp, #96]
  40e218:	b	40e16c <__fxstatat@plt+0xb07c>
  40e21c:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40e220:	stp	x29, x30, [sp, #-48]!
  40e224:	mov	x29, sp
  40e228:	stp	x19, x20, [sp, #16]
  40e22c:	mov	w20, w1
  40e230:	bl	412ed8 <__fxstatat@plt+0xfde8>
  40e234:	cbz	x0, 40e268 <__fxstatat@plt+0xb178>
  40e238:	mov	w1, w20
  40e23c:	mov	x19, x0
  40e240:	bl	40df28 <__fxstatat@plt+0xae38>
  40e244:	mov	x1, x0
  40e248:	mov	x0, x19
  40e24c:	mov	x19, x1
  40e250:	bl	402c80 <closedir@plt>
  40e254:	cbnz	w0, 40e27c <__fxstatat@plt+0xb18c>
  40e258:	mov	x0, x19
  40e25c:	ldp	x19, x20, [sp, #16]
  40e260:	ldp	x29, x30, [sp], #48
  40e264:	ret
  40e268:	mov	x19, #0x0                   	// #0
  40e26c:	mov	x0, x19
  40e270:	ldp	x19, x20, [sp, #16]
  40e274:	ldp	x29, x30, [sp], #48
  40e278:	ret
  40e27c:	str	x21, [sp, #32]
  40e280:	bl	403040 <__errno_location@plt>
  40e284:	mov	x20, x0
  40e288:	mov	x0, x19
  40e28c:	mov	x19, #0x0                   	// #0
  40e290:	ldr	w21, [x20]
  40e294:	bl	402e00 <free@plt>
  40e298:	str	w21, [x20]
  40e29c:	mov	x0, x19
  40e2a0:	ldp	x19, x20, [sp, #16]
  40e2a4:	ldr	x21, [sp, #32]
  40e2a8:	ldp	x29, x30, [sp], #48
  40e2ac:	ret
  40e2b0:	stp	x29, x30, [sp, #-160]!
  40e2b4:	mov	x1, x0
  40e2b8:	mov	w0, #0x0                   	// #0
  40e2bc:	add	x2, sp, #0x20
  40e2c0:	mov	x29, sp
  40e2c4:	str	x19, [sp, #16]
  40e2c8:	bl	402f40 <__lxstat@plt>
  40e2cc:	mov	w19, w0
  40e2d0:	bl	403040 <__errno_location@plt>
  40e2d4:	mov	x1, x0
  40e2d8:	cbz	w19, 40e2fc <__fxstatat@plt+0xb20c>
  40e2dc:	ldr	w0, [x0]
  40e2e0:	cmp	w0, #0x4b
  40e2e4:	b.eq	40e2fc <__fxstatat@plt+0xb20c>  // b.none
  40e2e8:	cmp	w0, #0x2
  40e2ec:	csetm	w0, ne  // ne = any
  40e2f0:	ldr	x19, [sp, #16]
  40e2f4:	ldp	x29, x30, [sp], #160
  40e2f8:	ret
  40e2fc:	mov	w2, #0x11                  	// #17
  40e300:	str	w2, [x1]
  40e304:	mov	w0, #0xffffffff            	// #-1
  40e308:	ldr	x19, [sp, #16]
  40e30c:	ldp	x29, x30, [sp], #160
  40e310:	ret
  40e314:	nop
  40e318:	mov	w1, #0x1c0                 	// #448
  40e31c:	b	4030a0 <mkdir@plt>
  40e320:	ldr	w3, [x1]
  40e324:	mov	w5, #0xffffff3c            	// #-196
  40e328:	mov	w4, #0xc2                  	// #194
  40e32c:	mov	w2, #0x180                 	// #384
  40e330:	and	w1, w3, w5
  40e334:	orr	w1, w1, w4
  40e338:	b	402b30 <open@plt>
  40e33c:	nop
  40e340:	stp	x29, x30, [sp, #-16]!
  40e344:	adrp	x3, 416000 <__fxstatat@plt+0x12f10>
  40e348:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40e34c:	mov	x29, sp
  40e350:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40e354:	add	x3, x3, #0x568
  40e358:	add	x1, x1, #0x528
  40e35c:	add	x0, x0, #0x538
  40e360:	mov	w2, #0x147                 	// #327
  40e364:	bl	403030 <__assert_fail@plt>
  40e368:	stp	x29, x30, [sp, #-112]!
  40e36c:	mov	x29, sp
  40e370:	stp	x19, x20, [sp, #16]
  40e374:	mov	w19, w1
  40e378:	stp	x23, x24, [sp, #48]
  40e37c:	mov	x23, x4
  40e380:	mov	x24, x0
  40e384:	stp	x25, x26, [sp, #64]
  40e388:	mov	x26, x2
  40e38c:	str	x3, [sp, #96]
  40e390:	bl	403040 <__errno_location@plt>
  40e394:	mov	x25, x0
  40e398:	mov	x0, x24
  40e39c:	bl	402920 <strlen@plt>
  40e3a0:	add	x1, x23, w19, sxtw
  40e3a4:	ldr	w2, [x25]
  40e3a8:	cmp	x1, x0
  40e3ac:	str	w2, [sp, #108]
  40e3b0:	b.hi	40e4f8 <__fxstatat@plt+0xb408>  // b.pmore
  40e3b4:	stp	x21, x22, [sp, #32]
  40e3b8:	sub	x22, x0, x1
  40e3bc:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40e3c0:	stp	x27, x28, [sp, #80]
  40e3c4:	add	x28, x24, x22
  40e3c8:	add	x1, x1, #0x560
  40e3cc:	mov	x0, x28
  40e3d0:	bl	402e80 <strspn@plt>
  40e3d4:	cmp	x23, x0
  40e3d8:	b.hi	40e4f0 <__fxstatat@plt+0xb400>  // b.pmore
  40e3dc:	mov	x1, x23
  40e3e0:	mov	x0, #0x0                   	// #0
  40e3e4:	bl	4131c8 <__fxstatat@plt+0x100d8>
  40e3e8:	mov	x21, x0
  40e3ec:	cbz	x0, 40e508 <__fxstatat@plt+0xb418>
  40e3f0:	add	x20, x24, x23
  40e3f4:	adrp	x19, 416000 <__fxstatat@plt+0x12f10>
  40e3f8:	add	x19, x19, #0x568
  40e3fc:	add	x20, x20, x22
  40e400:	add	x19, x19, #0x18
  40e404:	mov	w22, #0xa2f8                	// #41720
  40e408:	movk	w22, #0x3, lsl #16
  40e40c:	nop
  40e410:	mov	x27, x28
  40e414:	cbz	x23, 40e434 <__fxstatat@plt+0xb344>
  40e418:	mov	x0, x21
  40e41c:	mov	x1, #0x3d                  	// #61
  40e420:	bl	413210 <__fxstatat@plt+0x10120>
  40e424:	ldrb	w0, [x19, x0]
  40e428:	strb	w0, [x27], #1
  40e42c:	cmp	x20, x27
  40e430:	b.ne	40e418 <__fxstatat@plt+0xb328>  // b.any
  40e434:	ldr	x2, [sp, #96]
  40e438:	mov	x1, x26
  40e43c:	mov	x0, x24
  40e440:	blr	x2
  40e444:	mov	w1, w0
  40e448:	tbz	w0, #31, 40e4a0 <__fxstatat@plt+0xb3b0>
  40e44c:	ldr	w2, [x25]
  40e450:	cmp	w2, #0x11
  40e454:	b.ne	40e4e8 <__fxstatat@plt+0xb3f8>  // b.any
  40e458:	subs	w22, w22, #0x1
  40e45c:	b.ne	40e410 <__fxstatat@plt+0xb320>  // b.any
  40e460:	mov	w1, #0xffffffff            	// #-1
  40e464:	mov	x0, x21
  40e468:	str	w1, [sp, #96]
  40e46c:	str	w2, [sp, #108]
  40e470:	bl	413338 <__fxstatat@plt+0x10248>
  40e474:	ldr	w2, [sp, #108]
  40e478:	ldr	w1, [sp, #96]
  40e47c:	ldp	x21, x22, [sp, #32]
  40e480:	mov	w0, w1
  40e484:	ldp	x27, x28, [sp, #80]
  40e488:	str	w2, [x25]
  40e48c:	ldp	x19, x20, [sp, #16]
  40e490:	ldp	x23, x24, [sp, #48]
  40e494:	ldp	x25, x26, [sp, #64]
  40e498:	ldp	x29, x30, [sp], #112
  40e49c:	ret
  40e4a0:	ldr	w0, [sp, #108]
  40e4a4:	str	w0, [x25]
  40e4a8:	mov	w2, w0
  40e4ac:	mov	x0, x21
  40e4b0:	str	w2, [sp, #96]
  40e4b4:	str	w1, [sp, #108]
  40e4b8:	bl	413338 <__fxstatat@plt+0x10248>
  40e4bc:	ldr	w1, [sp, #108]
  40e4c0:	ldr	w2, [sp, #96]
  40e4c4:	ldp	x21, x22, [sp, #32]
  40e4c8:	ldp	x27, x28, [sp, #80]
  40e4cc:	str	w2, [x25]
  40e4d0:	mov	w0, w1
  40e4d4:	ldp	x19, x20, [sp, #16]
  40e4d8:	ldp	x23, x24, [sp, #48]
  40e4dc:	ldp	x25, x26, [sp, #64]
  40e4e0:	ldp	x29, x30, [sp], #112
  40e4e4:	ret
  40e4e8:	mov	w1, #0xffffffff            	// #-1
  40e4ec:	b	40e4ac <__fxstatat@plt+0xb3bc>
  40e4f0:	ldp	x21, x22, [sp, #32]
  40e4f4:	ldp	x27, x28, [sp, #80]
  40e4f8:	mov	w0, #0x16                  	// #22
  40e4fc:	mov	w1, #0xffffffff            	// #-1
  40e500:	str	w0, [x25]
  40e504:	b	40e4d0 <__fxstatat@plt+0xb3e0>
  40e508:	mov	w1, #0xffffffff            	// #-1
  40e50c:	ldp	x21, x22, [sp, #32]
  40e510:	ldp	x27, x28, [sp, #80]
  40e514:	b	40e4d0 <__fxstatat@plt+0xb3e0>
  40e518:	stp	x29, x30, [sp, #-32]!
  40e51c:	cmp	w3, #0x2
  40e520:	mov	x29, sp
  40e524:	str	w2, [sp, #28]
  40e528:	b.hi	40e54c <__fxstatat@plt+0xb45c>  // b.pmore
  40e52c:	adrp	x5, 416000 <__fxstatat@plt+0x12f10>
  40e530:	add	x5, x5, #0x568
  40e534:	add	x5, x5, #0x58
  40e538:	add	x2, sp, #0x1c
  40e53c:	ldr	x3, [x5, w3, uxtw #3]
  40e540:	bl	40e368 <__fxstatat@plt+0xb278>
  40e544:	ldp	x29, x30, [sp], #32
  40e548:	ret
  40e54c:	bl	40e340 <__fxstatat@plt+0xb250>
  40e550:	stp	x29, x30, [sp, #-32]!
  40e554:	cmp	w3, #0x2
  40e558:	mov	x29, sp
  40e55c:	str	w2, [sp, #28]
  40e560:	b.hi	40e588 <__fxstatat@plt+0xb498>  // b.pmore
  40e564:	adrp	x5, 416000 <__fxstatat@plt+0x12f10>
  40e568:	add	x5, x5, #0x568
  40e56c:	add	x5, x5, #0x58
  40e570:	add	x2, sp, #0x1c
  40e574:	mov	x4, #0x6                   	// #6
  40e578:	ldr	x3, [x5, w3, uxtw #3]
  40e57c:	bl	40e368 <__fxstatat@plt+0xb278>
  40e580:	ldp	x29, x30, [sp], #32
  40e584:	ret
  40e588:	bl	40e340 <__fxstatat@plt+0xb250>
  40e58c:	nop
  40e590:	mov	x4, #0x6                   	// #6
  40e594:	b	40e368 <__fxstatat@plt+0xb278>
  40e598:	stp	x29, x30, [sp, #-48]!
  40e59c:	cmp	w0, #0x2
  40e5a0:	mov	x29, sp
  40e5a4:	stp	x19, x20, [sp, #16]
  40e5a8:	mov	w19, w0
  40e5ac:	b.ls	40e5c0 <__fxstatat@plt+0xb4d0>  // b.plast
  40e5b0:	mov	w0, w19
  40e5b4:	ldp	x19, x20, [sp, #16]
  40e5b8:	ldp	x29, x30, [sp], #48
  40e5bc:	ret
  40e5c0:	str	x21, [sp, #32]
  40e5c4:	bl	413cc8 <__fxstatat@plt+0x10bd8>
  40e5c8:	mov	w21, w0
  40e5cc:	bl	403040 <__errno_location@plt>
  40e5d0:	mov	x20, x0
  40e5d4:	mov	w0, w19
  40e5d8:	mov	w19, w21
  40e5dc:	ldr	w21, [x20]
  40e5e0:	bl	402c90 <close@plt>
  40e5e4:	str	w21, [x20]
  40e5e8:	mov	w0, w19
  40e5ec:	ldp	x19, x20, [sp, #16]
  40e5f0:	ldr	x21, [sp, #32]
  40e5f4:	ldp	x29, x30, [sp], #48
  40e5f8:	ret
  40e5fc:	nop
  40e600:	ldr	x0, [x0]
  40e604:	udiv	x2, x0, x1
  40e608:	msub	x0, x2, x1, x0
  40e60c:	ret
  40e610:	ldr	x2, [x0]
  40e614:	ldr	x0, [x1]
  40e618:	cmp	x2, x0
  40e61c:	cset	w0, eq  // eq = none
  40e620:	ret
  40e624:	nop
  40e628:	stp	x29, x30, [sp, #-288]!
  40e62c:	mov	x29, sp
  40e630:	stp	x21, x22, [sp, #32]
  40e634:	stp	x25, x26, [sp, #64]
  40e638:	ldp	x21, x25, [x3, #88]
  40e63c:	stp	x19, x20, [sp, #16]
  40e640:	stp	x23, x24, [sp, #48]
  40e644:	stp	x27, x28, [sp, #80]
  40e648:	mov	w27, w25
  40e64c:	ldp	x22, x23, [x2, #88]
  40e650:	tbz	w4, #0, 40e718 <__fxstatat@plt+0xb628>
  40e654:	cmp	x22, x21
  40e658:	mov	w20, #0x0                   	// #0
  40e65c:	cset	w6, eq  // eq = none
  40e660:	cmp	w23, w25
  40e664:	csel	w28, w6, wzr, eq  // eq = none
  40e668:	cbnz	w28, 40e734 <__fxstatat@plt+0xb644>
  40e66c:	mov	w26, w0
  40e670:	sub	x0, x21, #0x1
  40e674:	cmp	x0, x22
  40e678:	b.gt	40e754 <__fxstatat@plt+0xb664>
  40e67c:	sub	x0, x22, #0x1
  40e680:	and	w20, w4, #0x1
  40e684:	cmp	x0, x21
  40e688:	b.gt	40e734 <__fxstatat@plt+0xb644>
  40e68c:	adrp	x7, 42b000 <__fxstatat@plt+0x27f10>
  40e690:	mov	x19, x2
  40e694:	mov	x24, x1
  40e698:	ldr	x2, [x7, #2680]
  40e69c:	cbz	x2, 40e778 <__fxstatat@plt+0xb688>
  40e6a0:	add	x3, x7, #0xa78
  40e6a4:	ldr	x1, [x3, #8]
  40e6a8:	cbz	x1, 40eb0c <__fxstatat@plt+0xba1c>
  40e6ac:	ldr	x0, [x19]
  40e6b0:	str	x0, [x1]
  40e6b4:	mov	x0, x2
  40e6b8:	str	w6, [sp, #96]
  40e6bc:	bl	40bc00 <__fxstatat@plt+0x8b10>
  40e6c0:	mov	x5, x0
  40e6c4:	ldr	w6, [sp, #96]
  40e6c8:	adrp	x7, 42b000 <__fxstatat@plt+0x27f10>
  40e6cc:	cbz	x0, 40ead8 <__fxstatat@plt+0xb9e8>
  40e6d0:	add	x3, x7, #0xa78
  40e6d4:	ldr	x0, [x3, #8]
  40e6d8:	cmp	x0, x5
  40e6dc:	b.eq	40eb4c <__fxstatat@plt+0xba5c>  // b.none
  40e6e0:	ldrb	w0, [x5, #12]
  40e6e4:	ldr	w11, [x5, #8]
  40e6e8:	cbz	w0, 40e7d0 <__fxstatat@plt+0xb6e0>
  40e6ec:	sdiv	w27, w25, w11
  40e6f0:	mov	w0, #0x9400                	// #37888
  40e6f4:	movk	w0, #0x7735, lsl #16
  40e6f8:	cmp	w11, w0
  40e6fc:	cset	w0, eq  // eq = none
  40e700:	mvn	w0, w0
  40e704:	msub	w11, w27, w11, w25
  40e708:	sxtw	x0, w0
  40e70c:	and	x21, x21, x0
  40e710:	sub	w27, w25, w11
  40e714:	nop
  40e718:	cmp	x21, x22
  40e71c:	b.gt	40e754 <__fxstatat@plt+0xb664>
  40e720:	mov	w20, #0x1                   	// #1
  40e724:	b.ne	40e734 <__fxstatat@plt+0xb644>  // b.any
  40e728:	cmp	w27, w23
  40e72c:	b.gt	40e754 <__fxstatat@plt+0xb664>
  40e730:	cset	w20, lt  // lt = tstop
  40e734:	mov	w0, w20
  40e738:	ldp	x19, x20, [sp, #16]
  40e73c:	ldp	x21, x22, [sp, #32]
  40e740:	ldp	x23, x24, [sp, #48]
  40e744:	ldp	x25, x26, [sp, #64]
  40e748:	ldp	x27, x28, [sp, #80]
  40e74c:	ldp	x29, x30, [sp], #288
  40e750:	ret
  40e754:	mov	w20, #0xffffffff            	// #-1
  40e758:	mov	w0, w20
  40e75c:	ldp	x19, x20, [sp, #16]
  40e760:	ldp	x21, x22, [sp, #32]
  40e764:	ldp	x23, x24, [sp, #48]
  40e768:	ldp	x25, x26, [sp, #64]
  40e76c:	ldp	x27, x28, [sp, #80]
  40e770:	ldp	x29, x30, [sp], #288
  40e774:	ret
  40e778:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  40e77c:	adrp	x3, 40e000 <__fxstatat@plt+0xaf10>
  40e780:	add	x4, x4, #0xe00
  40e784:	add	x3, x3, #0x610
  40e788:	adrp	x2, 40e000 <__fxstatat@plt+0xaf10>
  40e78c:	mov	x1, #0x0                   	// #0
  40e790:	add	x2, x2, #0x600
  40e794:	mov	x0, #0x10                  	// #16
  40e798:	str	w6, [sp, #96]
  40e79c:	bl	40b6a8 <__fxstatat@plt+0x85b8>
  40e7a0:	adrp	x7, 42b000 <__fxstatat@plt+0x27f10>
  40e7a4:	ldr	w6, [sp, #96]
  40e7a8:	mov	x2, x0
  40e7ac:	str	x0, [x7, #2680]
  40e7b0:	cbnz	x0, 40e6a0 <__fxstatat@plt+0xb5b0>
  40e7b4:	add	x1, sp, #0x70
  40e7b8:	mov	w0, #0x9400                	// #37888
  40e7bc:	mov	x5, x1
  40e7c0:	movk	w0, #0x7735, lsl #16
  40e7c4:	mov	w11, w0
  40e7c8:	str	w0, [sp, #120]
  40e7cc:	strb	wzr, [sp, #124]
  40e7d0:	ldr	x13, [x19, #80]
  40e7d4:	mov	w0, #0x6667                	// #26215
  40e7d8:	ldr	x7, [x19, #112]
  40e7dc:	movk	w0, #0x6666, lsl #16
  40e7e0:	smull	x14, w13, w0
  40e7e4:	smull	x12, w7, w0
  40e7e8:	smull	x2, w23, w0
  40e7ec:	asr	x14, x14, #34
  40e7f0:	asr	x12, x12, #34
  40e7f4:	sub	w14, w14, w13, asr #31
  40e7f8:	asr	x2, x2, #34
  40e7fc:	sub	w12, w12, w7, asr #31
  40e800:	sub	w2, w2, w23, asr #31
  40e804:	add	w1, w14, w14, lsl #2
  40e808:	add	w4, w12, w12, lsl #2
  40e80c:	add	w3, w2, w2, lsl #2
  40e810:	sub	w1, w13, w1, lsl #1
  40e814:	sub	w4, w7, w4, lsl #1
  40e818:	sub	w3, w23, w3, lsl #1
  40e81c:	orr	w1, w1, w4
  40e820:	orr	w1, w1, w3
  40e824:	cbnz	w1, 40eac8 <__fxstatat@plt+0xb9d8>
  40e828:	cmp	w11, #0xa
  40e82c:	mov	w1, w14
  40e830:	mov	w3, w12
  40e834:	mov	w4, w2
  40e838:	ldr	x9, [x19, #72]
  40e83c:	b.le	40eb78 <__fxstatat@plt+0xba88>
  40e840:	smull	x7, w14, w0
  40e844:	asr	w10, w14, #31
  40e848:	smull	x17, w12, w0
  40e84c:	asr	w8, w12, #31
  40e850:	smull	x16, w2, w0
  40e854:	mov	w27, #0xa                   	// #10
  40e858:	asr	x7, x7, #34
  40e85c:	sub	w7, w7, w10
  40e860:	asr	x17, x17, #34
  40e864:	sub	w17, w17, w8
  40e868:	asr	x16, x16, #34
  40e86c:	add	w15, w7, w7, lsl #2
  40e870:	asr	w7, w2, #31
  40e874:	sub	w16, w16, w7
  40e878:	add	w17, w17, w17, lsl #2
  40e87c:	sub	w14, w14, w15, lsl #1
  40e880:	add	w16, w16, w16, lsl #2
  40e884:	sub	w12, w12, w17, lsl #1
  40e888:	orr	w12, w14, w12
  40e88c:	sub	w2, w2, w16, lsl #1
  40e890:	orr	w2, w12, w2
  40e894:	mov	w12, #0x8                   	// #8
  40e898:	cbnz	w2, 40eb78 <__fxstatat@plt+0xba88>
  40e89c:	nop
  40e8a0:	smull	x1, w1, w0
  40e8a4:	add	w27, w27, w27, lsl #2
  40e8a8:	smull	x3, w3, w0
  40e8ac:	smull	x4, w4, w0
  40e8b0:	cmp	w11, w27, lsl #1
  40e8b4:	asr	x1, x1, #34
  40e8b8:	lsl	w27, w27, #1
  40e8bc:	asr	x3, x3, #34
  40e8c0:	sub	w1, w1, w10
  40e8c4:	asr	x4, x4, #34
  40e8c8:	sub	w3, w3, w8
  40e8cc:	sub	w4, w4, w7
  40e8d0:	asr	w10, w1, #31
  40e8d4:	smull	x2, w1, w0
  40e8d8:	asr	w8, w3, #31
  40e8dc:	smull	x15, w3, w0
  40e8e0:	asr	w7, w4, #31
  40e8e4:	smull	x14, w4, w0
  40e8e8:	b.le	40ebbc <__fxstatat@plt+0xbacc>
  40e8ec:	asr	x2, x2, #34
  40e8f0:	asr	x15, x15, #34
  40e8f4:	sub	w2, w2, w10
  40e8f8:	sub	w15, w15, w8
  40e8fc:	asr	x14, x14, #34
  40e900:	subs	w12, w12, #0x1
  40e904:	sub	w14, w14, w7
  40e908:	add	w2, w2, w2, lsl #2
  40e90c:	add	w15, w15, w15, lsl #2
  40e910:	add	w14, w14, w14, lsl #2
  40e914:	sub	w2, w1, w2, lsl #1
  40e918:	sub	w15, w3, w15, lsl #1
  40e91c:	orr	w2, w2, w15
  40e920:	sub	w14, w4, w14, lsl #1
  40e924:	orr	w2, w2, w14
  40e928:	cbnz	w2, 40ebbc <__fxstatat@plt+0xbacc>
  40e92c:	b.ne	40e8a0 <__fxstatat@plt+0xb7b0>  // b.any
  40e930:	ldr	x1, [x19, #104]
  40e934:	orr	x0, x22, x9
  40e938:	orr	x0, x0, x1
  40e93c:	tbz	w0, #0, 40eb54 <__fxstatat@plt+0xba64>
  40e940:	mov	w1, #0xca00                	// #51712
  40e944:	mov	x0, x21
  40e948:	movk	w1, #0x3b9a, lsl #16
  40e94c:	mov	w27, w1
  40e950:	str	w1, [x5, #8]
  40e954:	cmp	x22, x21
  40e958:	b.gt	40e734 <__fxstatat@plt+0xb644>
  40e95c:	cmp	w6, #0x0
  40e960:	ccmp	w23, w25, #0x1, ne  // ne = any
  40e964:	b.ge	40e734 <__fxstatat@plt+0xb644>  // b.tcont
  40e968:	cmp	x22, x0
  40e96c:	b.lt	40e754 <__fxstatat@plt+0xb664>  // b.tstop
  40e970:	b.ne	40e988 <__fxstatat@plt+0xb898>  // b.any
  40e974:	sdiv	w0, w25, w27
  40e978:	msub	w0, w0, w27, w25
  40e97c:	sub	w0, w25, w0
  40e980:	cmp	w0, w23
  40e984:	b.gt	40e754 <__fxstatat@plt+0xb664>
  40e988:	mov	w4, #0x8e39                	// #36409
  40e98c:	and	x6, x28, #0xff
  40e990:	movk	w4, #0x38e3, lsl #16
  40e994:	orr	x6, x6, x22
  40e998:	sxtw	x13, w13
  40e99c:	add	x2, sp, #0x80
  40e9a0:	umull	x4, w27, w4
  40e9a4:	mov	x1, x24
  40e9a8:	mov	w0, w26
  40e9ac:	mov	w3, #0x100                 	// #256
  40e9b0:	str	x5, [sp, #96]
  40e9b4:	lsr	x4, x4, #33
  40e9b8:	stp	x9, x13, [sp, #128]
  40e9bc:	add	w4, w4, w23
  40e9c0:	sxtw	x4, w4
  40e9c4:	stp	x6, x4, [sp, #144]
  40e9c8:	bl	402e90 <utimensat@plt>
  40e9cc:	ldr	x5, [sp, #96]
  40e9d0:	cbnz	w0, 40eb70 <__fxstatat@plt+0xba80>
  40e9d4:	add	x3, sp, #0xa0
  40e9d8:	mov	x2, x24
  40e9dc:	mov	w1, w26
  40e9e0:	mov	w4, #0x100                 	// #256
  40e9e4:	str	x5, [sp, #96]
  40e9e8:	bl	4030f0 <__fxstatat@plt>
  40e9ec:	ldp	x1, x2, [sp, #248]
  40e9f0:	sxtw	x4, w23
  40e9f4:	sxtw	x3, w0
  40e9f8:	mov	x19, x3
  40e9fc:	ldr	x5, [sp, #96]
  40ea00:	eor	x0, x1, x22
  40ea04:	eor	x6, x4, x2
  40ea08:	orr	x0, x0, x6
  40ea0c:	orr	x0, x0, x3
  40ea10:	cbnz	x0, 40eb8c <__fxstatat@plt+0xba9c>
  40ea14:	and	w0, w1, #0x1
  40ea18:	mov	w1, #0xca00                	// #51712
  40ea1c:	movk	w1, #0x3b9a, lsl #16
  40ea20:	mov	w6, #0xcccd                	// #52429
  40ea24:	mov	w4, #0x9998                	// #39320
  40ea28:	movk	w6, #0xcccc, lsl #16
  40ea2c:	madd	w0, w0, w1, w2
  40ea30:	movk	w4, #0x1999, lsl #16
  40ea34:	madd	w1, w0, w6, w4
  40ea38:	ror	w1, w1, #1
  40ea3c:	cmp	w1, w4
  40ea40:	b.hi	40ea9c <__fxstatat@plt+0xb9ac>  // b.pmore
  40ea44:	cmp	w27, #0xa
  40ea48:	b.eq	40ebb4 <__fxstatat@plt+0xbac4>  // b.none
  40ea4c:	mov	w7, #0x6667                	// #26215
  40ea50:	mov	w2, #0x9                   	// #9
  40ea54:	mov	w20, #0xa                   	// #10
  40ea58:	movk	w7, #0x6666, lsl #16
  40ea5c:	b	40ea6c <__fxstatat@plt+0xb97c>
  40ea60:	cmp	w27, w3, lsl #1
  40ea64:	lsl	w20, w3, #1
  40ea68:	b.eq	40ea9c <__fxstatat@plt+0xb9ac>  // b.none
  40ea6c:	smull	x1, w0, w7
  40ea70:	add	w3, w20, w20, lsl #2
  40ea74:	asr	x1, x1, #34
  40ea78:	sub	w0, w1, w0, asr #31
  40ea7c:	madd	w1, w0, w6, w4
  40ea80:	ror	w1, w1, #1
  40ea84:	cmp	w1, w4
  40ea88:	b.hi	40ea9c <__fxstatat@plt+0xb9ac>  // b.pmore
  40ea8c:	subs	w2, w2, #0x1
  40ea90:	b.ne	40ea60 <__fxstatat@plt+0xb970>  // b.any
  40ea94:	mov	w20, #0x9400                	// #37888
  40ea98:	movk	w20, #0x7735, lsl #16
  40ea9c:	sdiv	w27, w25, w20
  40eaa0:	mov	w0, #0x9400                	// #37888
  40eaa4:	movk	w0, #0x7735, lsl #16
  40eaa8:	cmp	w20, w0
  40eaac:	cset	w0, eq  // eq = none
  40eab0:	mvn	w0, w0
  40eab4:	msub	w27, w27, w20, w25
  40eab8:	sxtw	x0, w0
  40eabc:	and	x21, x21, x0
  40eac0:	sub	w27, w25, w27
  40eac4:	nop
  40eac8:	mov	w0, #0x1                   	// #1
  40eacc:	str	w20, [x5, #8]
  40ead0:	strb	w0, [x5, #12]
  40ead4:	b	40e718 <__fxstatat@plt+0xb628>
  40ead8:	ldr	x0, [x7, #2680]
  40eadc:	cbz	x0, 40e7b4 <__fxstatat@plt+0xb6c4>
  40eae0:	ldr	x2, [x19]
  40eae4:	add	x1, sp, #0x70
  40eae8:	str	x1, [sp, #96]
  40eaec:	str	w6, [sp, #104]
  40eaf0:	str	x2, [sp, #112]
  40eaf4:	bl	40b410 <__fxstatat@plt+0x8320>
  40eaf8:	ldr	w6, [sp, #104]
  40eafc:	mov	x5, x0
  40eb00:	ldr	x1, [sp, #96]
  40eb04:	cbnz	x0, 40e6e0 <__fxstatat@plt+0xb5f0>
  40eb08:	b	40e7b8 <__fxstatat@plt+0xb6c8>
  40eb0c:	mov	x0, #0x10                  	// #16
  40eb10:	str	w6, [sp, #96]
  40eb14:	str	x2, [sp, #104]
  40eb18:	bl	402b00 <malloc@plt>
  40eb1c:	mov	x1, x0
  40eb20:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40eb24:	add	x3, x0, #0xa78
  40eb28:	ldr	w6, [sp, #96]
  40eb2c:	str	x1, [x3, #8]
  40eb30:	cbz	x1, 40ebe0 <__fxstatat@plt+0xbaf0>
  40eb34:	mov	w0, #0x9400                	// #37888
  40eb38:	strb	wzr, [x1, #12]
  40eb3c:	movk	w0, #0x7735, lsl #16
  40eb40:	str	w0, [x1, #8]
  40eb44:	ldr	x2, [sp, #104]
  40eb48:	b	40e6ac <__fxstatat@plt+0xb5bc>
  40eb4c:	str	xzr, [x3, #8]
  40eb50:	b	40e6e0 <__fxstatat@plt+0xb5f0>
  40eb54:	mov	w1, #0x9400                	// #37888
  40eb58:	and	x0, x21, #0xfffffffffffffffe
  40eb5c:	movk	w1, #0x7735, lsl #16
  40eb60:	mov	w28, #0x1                   	// #1
  40eb64:	mov	w27, w1
  40eb68:	str	w1, [x5, #8]
  40eb6c:	b	40e954 <__fxstatat@plt+0xb864>
  40eb70:	mov	w20, #0xfffffffe            	// #-2
  40eb74:	b	40e734 <__fxstatat@plt+0xb644>
  40eb78:	mov	w1, #0xa                   	// #10
  40eb7c:	mov	x0, x21
  40eb80:	mov	w27, w1
  40eb84:	str	w1, [x5, #8]
  40eb88:	b	40e954 <__fxstatat@plt+0xb864>
  40eb8c:	add	x2, sp, #0x80
  40eb90:	mov	x1, x24
  40eb94:	mov	w0, w26
  40eb98:	mov	w3, #0x100                 	// #256
  40eb9c:	stp	x22, x4, [sp, #144]
  40eba0:	bl	402e90 <utimensat@plt>
  40eba4:	ldr	x5, [sp, #96]
  40eba8:	cbnz	w19, 40eb70 <__fxstatat@plt+0xba80>
  40ebac:	ldp	x1, x2, [sp, #248]
  40ebb0:	b	40ea14 <__fxstatat@plt+0xb924>
  40ebb4:	mov	w20, w27
  40ebb8:	b	40ea9c <__fxstatat@plt+0xb9ac>
  40ebbc:	mov	w0, #0x9400                	// #37888
  40ebc0:	str	w27, [x5, #8]
  40ebc4:	movk	w0, #0x7735, lsl #16
  40ebc8:	cmp	w27, w0
  40ebcc:	cset	w28, eq  // eq = none
  40ebd0:	mvn	w0, w28
  40ebd4:	sxtw	x0, w0
  40ebd8:	and	x0, x0, x21
  40ebdc:	b	40e954 <__fxstatat@plt+0xb864>
  40ebe0:	ldr	x0, [x0, #2680]
  40ebe4:	b	40eae0 <__fxstatat@plt+0xb9f0>
  40ebe8:	mov	x4, x1
  40ebec:	mov	x5, x2
  40ebf0:	mov	x1, x0
  40ebf4:	mov	x2, x4
  40ebf8:	mov	w0, #0xffffff9c            	// #-100
  40ebfc:	mov	w4, w3
  40ec00:	mov	x3, x5
  40ec04:	b	40e628 <__fxstatat@plt+0xb538>
  40ec08:	stp	x29, x30, [sp, #-48]!
  40ec0c:	mov	x3, #0x3ffffffe            	// #1073741822
  40ec10:	mov	x29, sp
  40ec14:	stp	x19, x20, [sp, #16]
  40ec18:	mov	x20, x0
  40ec1c:	ldr	x19, [x1]
  40ec20:	ldr	x0, [x19, #8]
  40ec24:	ldr	x2, [x19, #24]
  40ec28:	str	x21, [sp, #32]
  40ec2c:	cmp	x0, x3
  40ec30:	b.eq	40ec6c <__fxstatat@plt+0xbb7c>  // b.none
  40ec34:	mov	x3, #0x3fffffff            	// #1073741823
  40ec38:	cmp	x0, x3
  40ec3c:	b.eq	40ecac <__fxstatat@plt+0xbbbc>  // b.none
  40ec40:	mov	x0, #0x3ffffffe            	// #1073741822
  40ec44:	cmp	x2, x0
  40ec48:	b.ne	40ec80 <__fxstatat@plt+0xbb90>  // b.any
  40ec4c:	ldp	x1, x0, [x20, #88]
  40ec50:	mov	w21, #0x0                   	// #0
  40ec54:	stp	x1, x0, [x19, #16]
  40ec58:	mov	w0, w21
  40ec5c:	ldp	x19, x20, [sp, #16]
  40ec60:	ldr	x21, [sp, #32]
  40ec64:	ldp	x29, x30, [sp], #48
  40ec68:	ret
  40ec6c:	cmp	x2, x0
  40ec70:	mov	w21, #0x1                   	// #1
  40ec74:	b.eq	40ec58 <__fxstatat@plt+0xbb68>  // b.none
  40ec78:	ldp	x1, x0, [x20, #72]
  40ec7c:	stp	x1, x0, [x19]
  40ec80:	mov	x0, #0x3fffffff            	// #1073741823
  40ec84:	mov	w21, #0x0                   	// #0
  40ec88:	cmp	x2, x0
  40ec8c:	b.ne	40ec58 <__fxstatat@plt+0xbb68>  // b.any
  40ec90:	add	x0, x19, #0x10
  40ec94:	bl	412f80 <__fxstatat@plt+0xfe90>
  40ec98:	mov	w0, w21
  40ec9c:	ldp	x19, x20, [sp, #16]
  40eca0:	ldr	x21, [sp, #32]
  40eca4:	ldp	x29, x30, [sp], #48
  40eca8:	ret
  40ecac:	cmp	x2, x0
  40ecb0:	b.eq	40ecd0 <__fxstatat@plt+0xbbe0>  // b.none
  40ecb4:	mov	x0, x19
  40ecb8:	bl	412f80 <__fxstatat@plt+0xfe90>
  40ecbc:	ldr	x2, [x19, #24]
  40ecc0:	mov	x0, #0x3ffffffe            	// #1073741822
  40ecc4:	cmp	x2, x0
  40ecc8:	b.eq	40ec4c <__fxstatat@plt+0xbb5c>  // b.none
  40eccc:	b	40ec80 <__fxstatat@plt+0xbb90>
  40ecd0:	mov	w21, #0x0                   	// #0
  40ecd4:	str	xzr, [x1]
  40ecd8:	b	40ec58 <__fxstatat@plt+0xbb68>
  40ecdc:	nop
  40ece0:	ldr	x3, [x0, #8]
  40ece4:	mov	x1, #0xffffffffffff0002    	// #-65534
  40ece8:	movk	x1, #0xc000, lsl #16
  40ecec:	mov	x2, #0xc9ff                	// #51711
  40ecf0:	add	x5, x3, x1
  40ecf4:	movk	x2, #0x3b9a, lsl #16
  40ecf8:	cmp	x5, #0x1
  40ecfc:	ccmp	x3, x2, #0x0, hi  // hi = pmore
  40ed00:	b.hi	40ed68 <__fxstatat@plt+0xbc78>  // b.pmore
  40ed04:	ldr	x4, [x0, #24]
  40ed08:	add	x1, x4, x1
  40ed0c:	cmp	x1, #0x1
  40ed10:	ccmp	x4, x2, #0x0, hi  // hi = pmore
  40ed14:	b.hi	40ed68 <__fxstatat@plt+0xbc78>  // b.pmore
  40ed18:	cmp	x5, #0x1
  40ed1c:	mov	w2, #0x0                   	// #0
  40ed20:	mov	w5, #0x0                   	// #0
  40ed24:	b.hi	40ed3c <__fxstatat@plt+0xbc4c>  // b.pmore
  40ed28:	mov	x2, #0x3ffffffe            	// #1073741822
  40ed2c:	cmp	x3, x2
  40ed30:	cset	w5, eq  // eq = none
  40ed34:	mov	w2, #0x1                   	// #1
  40ed38:	str	xzr, [x0]
  40ed3c:	cmp	x1, #0x1
  40ed40:	b.hi	40ed5c <__fxstatat@plt+0xbc6c>  // b.pmore
  40ed44:	mov	x1, #0x3ffffffe            	// #1073741822
  40ed48:	cmp	x4, x1
  40ed4c:	cset	w1, eq  // eq = none
  40ed50:	mov	w2, #0x1                   	// #1
  40ed54:	add	w5, w5, w1
  40ed58:	str	xzr, [x0, #16]
  40ed5c:	cmp	w5, #0x1
  40ed60:	cinc	w0, w2, eq  // eq = none
  40ed64:	ret
  40ed68:	stp	x29, x30, [sp, #-16]!
  40ed6c:	mov	x29, sp
  40ed70:	bl	403040 <__errno_location@plt>
  40ed74:	mov	x1, x0
  40ed78:	mov	w2, #0x16                  	// #22
  40ed7c:	mov	w0, #0xffffffff            	// #-1
  40ed80:	str	w2, [x1]
  40ed84:	ldp	x29, x30, [sp], #16
  40ed88:	ret
  40ed8c:	nop
  40ed90:	mov	w3, #0x100                 	// #256
  40ed94:	b	402e90 <utimensat@plt>
  40ed98:	stp	x29, x30, [sp, #-304]!
  40ed9c:	mov	x29, sp
  40eda0:	stp	x19, x20, [sp, #16]
  40eda4:	mov	w19, w0
  40eda8:	stp	x21, x22, [sp, #32]
  40edac:	mov	x21, x1
  40edb0:	cbz	x2, 40ef90 <__fxstatat@plt+0xbea0>
  40edb4:	ldp	x4, x5, [x2]
  40edb8:	add	x0, sp, #0x50
  40edbc:	ldp	x2, x3, [x2, #16]
  40edc0:	str	x0, [sp, #72]
  40edc4:	stp	x4, x5, [sp, #80]
  40edc8:	stp	x2, x3, [sp, #96]
  40edcc:	bl	40ece0 <__fxstatat@plt+0xbbf0>
  40edd0:	mov	w22, w0
  40edd4:	tbnz	w0, #31, 40f0fc <__fxstatat@plt+0xc00c>
  40edd8:	cmp	w19, #0x0
  40eddc:	ccmp	x21, #0x0, #0x0, lt  // lt = tstop
  40ede0:	b.eq	40f12c <__fxstatat@plt+0xc03c>  // b.none
  40ede4:	str	x23, [sp, #48]
  40ede8:	adrp	x23, 42b000 <__fxstatat@plt+0x27f10>
  40edec:	ldr	w0, [x23, #2696]
  40edf0:	tbnz	w0, #31, 40ee24 <__fxstatat@plt+0xbd34>
  40edf4:	cmp	w22, #0x2
  40edf8:	b.eq	40ef9c <__fxstatat@plt+0xbeac>  // b.none
  40edfc:	ldr	x1, [sp, #72]
  40ee00:	tbnz	w19, #31, 40eff0 <__fxstatat@plt+0xbf00>
  40ee04:	mov	w0, w19
  40ee08:	bl	402b60 <futimens@plt>
  40ee0c:	mov	w20, w0
  40ee10:	cmp	w0, #0x0
  40ee14:	b.le	40f010 <__fxstatat@plt+0xbf20>
  40ee18:	bl	403040 <__errno_location@plt>
  40ee1c:	mov	w1, #0x26                  	// #38
  40ee20:	str	w1, [x0]
  40ee24:	add	x1, x23, #0xa88
  40ee28:	mov	w0, #0xffffffff            	// #-1
  40ee2c:	str	w0, [x23, #2696]
  40ee30:	str	w0, [x1, #4]
  40ee34:	cbz	w22, 40ee80 <__fxstatat@plt+0xbd90>
  40ee38:	cmp	w22, #0x3
  40ee3c:	b.eq	40ee60 <__fxstatat@plt+0xbd70>  // b.none
  40ee40:	add	x2, sp, #0xb0
  40ee44:	tbnz	w19, #31, 40f034 <__fxstatat@plt+0xbf44>
  40ee48:	mov	w1, w19
  40ee4c:	mov	w0, #0x0                   	// #0
  40ee50:	bl	402f80 <__fxstat@plt>
  40ee54:	cmp	w0, #0x0
  40ee58:	cset	w0, ne  // ne = any
  40ee5c:	cbnz	w0, 40f0f8 <__fxstatat@plt+0xc008>
  40ee60:	ldr	x0, [sp, #72]
  40ee64:	cbz	x0, 40ef14 <__fxstatat@plt+0xbe24>
  40ee68:	add	x1, sp, #0x48
  40ee6c:	add	x0, sp, #0xb0
  40ee70:	mov	w20, #0x0                   	// #0
  40ee74:	bl	40ec08 <__fxstatat@plt+0xbb18>
  40ee78:	tst	w0, #0xff
  40ee7c:	b.ne	40ef78 <__fxstatat@plt+0xbe88>  // b.any
  40ee80:	ldr	x1, [sp, #72]
  40ee84:	cbz	x1, 40ef14 <__fxstatat@plt+0xbe24>
  40ee88:	ldp	x5, x3, [x1]
  40ee8c:	mov	x0, #0xf7cf                	// #63439
  40ee90:	movk	x0, #0xe353, lsl #16
  40ee94:	add	x22, sp, #0x70
  40ee98:	ldr	x2, [x1, #24]
  40ee9c:	movk	x0, #0x9ba5, lsl #32
  40eea0:	movk	x0, #0x20c4, lsl #48
  40eea4:	ldr	x1, [x1, #16]
  40eea8:	smulh	x4, x3, x0
  40eeac:	smulh	x0, x2, x0
  40eeb0:	asr	x4, x4, #7
  40eeb4:	asr	x0, x0, #7
  40eeb8:	sub	x3, x4, x3, asr #63
  40eebc:	sub	x0, x0, x2, asr #63
  40eec0:	stp	x5, x3, [sp, #112]
  40eec4:	mov	x2, x22
  40eec8:	stp	x1, x0, [sp, #128]
  40eecc:	tbnz	w19, #31, 40ef20 <__fxstatat@plt+0xbe30>
  40eed0:	mov	w0, w19
  40eed4:	mov	x1, #0x0                   	// #0
  40eed8:	bl	402b10 <futimesat@plt>
  40eedc:	mov	w20, w0
  40eee0:	cbz	w0, 40ef48 <__fxstatat@plt+0xbe58>
  40eee4:	mov	w20, #0xffffffff            	// #-1
  40eee8:	cbz	x21, 40ef78 <__fxstatat@plt+0xbe88>
  40eeec:	mov	x1, x22
  40eef0:	mov	x0, x21
  40eef4:	bl	402f70 <utimes@plt>
  40eef8:	mov	w20, w0
  40eefc:	ldr	x23, [sp, #48]
  40ef00:	mov	w0, w20
  40ef04:	ldp	x19, x20, [sp, #16]
  40ef08:	ldp	x21, x22, [sp, #32]
  40ef0c:	ldp	x29, x30, [sp], #304
  40ef10:	ret
  40ef14:	mov	x22, #0x0                   	// #0
  40ef18:	mov	x2, x22
  40ef1c:	tbz	w19, #31, 40eed0 <__fxstatat@plt+0xbde0>
  40ef20:	mov	x1, x21
  40ef24:	mov	w0, #0xffffff9c            	// #-100
  40ef28:	bl	402b10 <futimesat@plt>
  40ef2c:	mov	w20, w0
  40ef30:	mov	w0, w20
  40ef34:	ldp	x19, x20, [sp, #16]
  40ef38:	ldp	x21, x22, [sp, #32]
  40ef3c:	ldr	x23, [sp, #48]
  40ef40:	ldp	x29, x30, [sp], #304
  40ef44:	ret
  40ef48:	cbz	x22, 40ef78 <__fxstatat@plt+0xbe88>
  40ef4c:	ldr	x3, [x22, #8]
  40ef50:	mov	x1, #0xa11f                	// #41247
  40ef54:	ldr	x2, [x22, #24]
  40ef58:	movk	x1, #0x7, lsl #16
  40ef5c:	cmp	x3, x1
  40ef60:	cset	w23, gt
  40ef64:	cmp	x2, x1
  40ef68:	cset	w21, gt
  40ef6c:	cmp	w23, #0x0
  40ef70:	ccmp	w21, #0x0, #0x0, eq  // eq = none
  40ef74:	b.ne	40f078 <__fxstatat@plt+0xbf88>  // b.any
  40ef78:	mov	w0, w20
  40ef7c:	ldp	x19, x20, [sp, #16]
  40ef80:	ldp	x21, x22, [sp, #32]
  40ef84:	ldr	x23, [sp, #48]
  40ef88:	ldp	x29, x30, [sp], #304
  40ef8c:	ret
  40ef90:	mov	w22, #0x0                   	// #0
  40ef94:	str	xzr, [sp, #72]
  40ef98:	b	40edd8 <__fxstatat@plt+0xbce8>
  40ef9c:	add	x2, sp, #0xb0
  40efa0:	tbnz	w19, #31, 40f050 <__fxstatat@plt+0xbf60>
  40efa4:	mov	w1, w19
  40efa8:	mov	w0, #0x0                   	// #0
  40efac:	bl	402f80 <__fxstat@plt>
  40efb0:	cmp	w0, #0x0
  40efb4:	cset	w0, ne  // ne = any
  40efb8:	cbnz	w0, 40f0f8 <__fxstatat@plt+0xc008>
  40efbc:	ldr	x1, [sp, #72]
  40efc0:	mov	x0, #0x3ffffffe            	// #1073741822
  40efc4:	ldr	x2, [x1, #8]
  40efc8:	cmp	x2, x0
  40efcc:	b.eq	40f068 <__fxstatat@plt+0xbf78>  // b.none
  40efd0:	ldr	x2, [x1, #24]
  40efd4:	mov	w22, #0x3                   	// #3
  40efd8:	cmp	x2, x0
  40efdc:	b.ne	40ee00 <__fxstatat@plt+0xbd10>  // b.any
  40efe0:	ldp	x2, x0, [sp, #264]
  40efe4:	stp	x2, x0, [x1, #16]
  40efe8:	tbz	w19, #31, 40ee04 <__fxstatat@plt+0xbd14>
  40efec:	nop
  40eff0:	mov	x2, x1
  40eff4:	mov	w3, #0x0                   	// #0
  40eff8:	mov	x1, x21
  40effc:	mov	w0, #0xffffff9c            	// #-100
  40f000:	bl	402e90 <utimensat@plt>
  40f004:	mov	w20, w0
  40f008:	cmp	w0, #0x0
  40f00c:	b.gt	40ee18 <__fxstatat@plt+0xbd28>
  40f010:	b.ne	40f104 <__fxstatat@plt+0xc014>  // b.any
  40f014:	mov	w0, #0x1                   	// #1
  40f018:	str	w0, [x23, #2696]
  40f01c:	mov	w0, w20
  40f020:	ldp	x19, x20, [sp, #16]
  40f024:	ldp	x21, x22, [sp, #32]
  40f028:	ldr	x23, [sp, #48]
  40f02c:	ldp	x29, x30, [sp], #304
  40f030:	ret
  40f034:	mov	x1, x21
  40f038:	mov	w0, #0x0                   	// #0
  40f03c:	bl	403060 <__xstat@plt>
  40f040:	cmp	w0, #0x0
  40f044:	cset	w0, ne  // ne = any
  40f048:	cbz	w0, 40ee60 <__fxstatat@plt+0xbd70>
  40f04c:	b	40f0f8 <__fxstatat@plt+0xc008>
  40f050:	mov	x1, x21
  40f054:	mov	w0, #0x0                   	// #0
  40f058:	bl	403060 <__xstat@plt>
  40f05c:	cmp	w0, #0x0
  40f060:	cset	w0, ne  // ne = any
  40f064:	b	40efb8 <__fxstatat@plt+0xbec8>
  40f068:	ldp	x2, x0, [sp, #248]
  40f06c:	mov	w22, #0x3                   	// #3
  40f070:	stp	x2, x0, [x1]
  40f074:	b	40ee00 <__fxstatat@plt+0xbd10>
  40f078:	add	x2, sp, #0xb0
  40f07c:	mov	w1, w19
  40f080:	bl	402f80 <__fxstat@plt>
  40f084:	cbnz	w0, 40ef78 <__fxstatat@plt+0xbe88>
  40f088:	ldr	x2, [x22, #16]
  40f08c:	ldr	x1, [sp, #264]
  40f090:	ldp	x4, x5, [x22]
  40f094:	sub	x1, x1, x2
  40f098:	ldr	x2, [x22]
  40f09c:	stp	x4, x5, [sp, #144]
  40f0a0:	cmp	x1, #0x1
  40f0a4:	ldr	x0, [sp, #248]
  40f0a8:	csel	w21, w21, wzr, eq  // eq = none
  40f0ac:	ldp	x4, x5, [x22, #16]
  40f0b0:	stp	x4, x5, [sp, #160]
  40f0b4:	cmp	w23, #0x0
  40f0b8:	sub	x0, x0, x2
  40f0bc:	ccmp	x0, #0x1, #0x0, ne  // ne = any
  40f0c0:	b.ne	40f118 <__fxstatat@plt+0xc028>  // b.any
  40f0c4:	ldr	x0, [sp, #256]
  40f0c8:	cbnz	x0, 40f118 <__fxstatat@plt+0xc028>
  40f0cc:	str	xzr, [sp, #152]
  40f0d0:	cbz	w21, 40f0dc <__fxstatat@plt+0xbfec>
  40f0d4:	ldr	x0, [sp, #272]
  40f0d8:	cbz	x0, 40f124 <__fxstatat@plt+0xc034>
  40f0dc:	mov	w0, w19
  40f0e0:	add	x2, sp, #0x90
  40f0e4:	mov	x1, #0x0                   	// #0
  40f0e8:	bl	402b10 <futimesat@plt>
  40f0ec:	mov	w20, #0x0                   	// #0
  40f0f0:	ldr	x23, [sp, #48]
  40f0f4:	b	40ef00 <__fxstatat@plt+0xbe10>
  40f0f8:	ldr	x23, [sp, #48]
  40f0fc:	mov	w20, #0xffffffff            	// #-1
  40f100:	b	40ef00 <__fxstatat@plt+0xbe10>
  40f104:	bl	403040 <__errno_location@plt>
  40f108:	ldr	w0, [x0]
  40f10c:	cmp	w0, #0x26
  40f110:	b.ne	40f014 <__fxstatat@plt+0xbf24>  // b.any
  40f114:	b	40ee24 <__fxstatat@plt+0xbd34>
  40f118:	cbz	w21, 40f0ec <__fxstatat@plt+0xbffc>
  40f11c:	ldr	x0, [sp, #272]
  40f120:	cbnz	x0, 40f0ec <__fxstatat@plt+0xbffc>
  40f124:	str	xzr, [sp, #168]
  40f128:	b	40f0dc <__fxstatat@plt+0xbfec>
  40f12c:	bl	403040 <__errno_location@plt>
  40f130:	mov	w20, #0xffffffff            	// #-1
  40f134:	mov	w1, #0x9                   	// #9
  40f138:	str	w1, [x0]
  40f13c:	b	40ef00 <__fxstatat@plt+0xbe10>
  40f140:	mov	x2, x1
  40f144:	mov	x1, x0
  40f148:	mov	w0, #0xffffffff            	// #-1
  40f14c:	b	40ed98 <__fxstatat@plt+0xbca8>
  40f150:	stp	x29, x30, [sp, #-240]!
  40f154:	mov	x2, x1
  40f158:	mov	x29, sp
  40f15c:	stp	x19, x20, [sp, #16]
  40f160:	mov	x20, x0
  40f164:	stp	x21, x22, [sp, #32]
  40f168:	str	x23, [sp, #48]
  40f16c:	cbz	x1, 40f280 <__fxstatat@plt+0xc190>
  40f170:	ldp	x4, x5, [x1]
  40f174:	add	x0, sp, #0x50
  40f178:	ldp	x2, x3, [x1, #16]
  40f17c:	str	x0, [sp, #72]
  40f180:	stp	x4, x5, [sp, #80]
  40f184:	stp	x2, x3, [sp, #96]
  40f188:	bl	40ece0 <__fxstatat@plt+0xbbf0>
  40f18c:	mov	w21, w0
  40f190:	tbnz	w0, #31, 40f2b8 <__fxstatat@plt+0xc1c8>
  40f194:	adrp	x23, 42b000 <__fxstatat@plt+0x27f10>
  40f198:	add	x22, x23, #0xa88
  40f19c:	ldr	w0, [x22, #4]
  40f1a0:	tbnz	w0, #31, 40f210 <__fxstatat@plt+0xc120>
  40f1a4:	cmp	w21, #0x2
  40f1a8:	b.ne	40f308 <__fxstatat@plt+0xc218>  // b.any
  40f1ac:	add	x2, sp, #0x70
  40f1b0:	mov	x1, x20
  40f1b4:	mov	w0, #0x0                   	// #0
  40f1b8:	bl	402f40 <__lxstat@plt>
  40f1bc:	cbnz	w0, 40f2b8 <__fxstatat@plt+0xc1c8>
  40f1c0:	ldr	x2, [sp, #72]
  40f1c4:	mov	x0, #0x3ffffffe            	// #1073741822
  40f1c8:	ldr	x1, [x2, #8]
  40f1cc:	cmp	x1, x0
  40f1d0:	b.eq	40f310 <__fxstatat@plt+0xc220>  // b.none
  40f1d4:	ldr	x1, [x2, #24]
  40f1d8:	mov	w21, #0x3                   	// #3
  40f1dc:	cmp	x1, x0
  40f1e0:	b.eq	40f320 <__fxstatat@plt+0xc230>  // b.none
  40f1e4:	nop
  40f1e8:	mov	x1, x20
  40f1ec:	mov	w3, #0x100                 	// #256
  40f1f0:	mov	w0, #0xffffff9c            	// #-100
  40f1f4:	bl	402e90 <utimensat@plt>
  40f1f8:	mov	w19, w0
  40f1fc:	cmp	w0, #0x0
  40f200:	b.le	40f2c0 <__fxstatat@plt+0xc1d0>
  40f204:	bl	403040 <__errno_location@plt>
  40f208:	mov	w1, #0x26                  	// #38
  40f20c:	str	w1, [x0]
  40f210:	mov	w0, #0xffffffff            	// #-1
  40f214:	str	w0, [x22, #4]
  40f218:	cbz	w21, 40f2a0 <__fxstatat@plt+0xc1b0>
  40f21c:	cmp	w21, #0x3
  40f220:	b.ne	40f2e8 <__fxstatat@plt+0xc1f8>  // b.any
  40f224:	ldr	x0, [sp, #72]
  40f228:	cbz	x0, 40f244 <__fxstatat@plt+0xc154>
  40f22c:	add	x1, sp, #0x48
  40f230:	add	x0, sp, #0x70
  40f234:	mov	w19, #0x0                   	// #0
  40f238:	bl	40ec08 <__fxstatat@plt+0xbb18>
  40f23c:	tst	w0, #0xff
  40f240:	b.ne	40f268 <__fxstatat@plt+0xc178>  // b.any
  40f244:	ldr	w0, [sp, #128]
  40f248:	and	w0, w0, #0xf000
  40f24c:	cmp	w0, #0xa, lsl #12
  40f250:	b.eq	40f340 <__fxstatat@plt+0xc250>  // b.none
  40f254:	ldr	x2, [sp, #72]
  40f258:	mov	x1, x20
  40f25c:	mov	w0, #0xffffffff            	// #-1
  40f260:	bl	40ed98 <__fxstatat@plt+0xbca8>
  40f264:	mov	w19, w0
  40f268:	mov	w0, w19
  40f26c:	ldp	x19, x20, [sp, #16]
  40f270:	ldp	x21, x22, [sp, #32]
  40f274:	ldr	x23, [sp, #48]
  40f278:	ldp	x29, x30, [sp], #240
  40f27c:	ret
  40f280:	adrp	x23, 42b000 <__fxstatat@plt+0x27f10>
  40f284:	add	x22, x23, #0xa88
  40f288:	str	xzr, [sp, #72]
  40f28c:	mov	w21, #0x0                   	// #0
  40f290:	ldr	w0, [x22, #4]
  40f294:	tbz	w0, #31, 40f1e8 <__fxstatat@plt+0xc0f8>
  40f298:	mov	w0, #0xffffffff            	// #-1
  40f29c:	str	w0, [x22, #4]
  40f2a0:	add	x2, sp, #0x70
  40f2a4:	mov	x1, x20
  40f2a8:	mov	w0, #0x0                   	// #0
  40f2ac:	bl	402f40 <__lxstat@plt>
  40f2b0:	cbz	w0, 40f244 <__fxstatat@plt+0xc154>
  40f2b4:	nop
  40f2b8:	mov	w19, #0xffffffff            	// #-1
  40f2bc:	b	40f268 <__fxstatat@plt+0xc178>
  40f2c0:	b.ne	40f32c <__fxstatat@plt+0xc23c>  // b.any
  40f2c4:	mov	w0, #0x1                   	// #1
  40f2c8:	str	w0, [x23, #2696]
  40f2cc:	str	w0, [x22, #4]
  40f2d0:	mov	w0, w19
  40f2d4:	ldp	x19, x20, [sp, #16]
  40f2d8:	ldp	x21, x22, [sp, #32]
  40f2dc:	ldr	x23, [sp, #48]
  40f2e0:	ldp	x29, x30, [sp], #240
  40f2e4:	ret
  40f2e8:	add	x2, sp, #0x70
  40f2ec:	mov	x1, x20
  40f2f0:	mov	w0, #0x0                   	// #0
  40f2f4:	bl	402f40 <__lxstat@plt>
  40f2f8:	cbnz	w0, 40f2b8 <__fxstatat@plt+0xc1c8>
  40f2fc:	ldr	x0, [sp, #72]
  40f300:	cbnz	x0, 40f22c <__fxstatat@plt+0xc13c>
  40f304:	b	40f244 <__fxstatat@plt+0xc154>
  40f308:	ldr	x2, [sp, #72]
  40f30c:	b	40f1e8 <__fxstatat@plt+0xc0f8>
  40f310:	ldp	x1, x0, [sp, #184]
  40f314:	mov	w21, #0x3                   	// #3
  40f318:	stp	x1, x0, [x2]
  40f31c:	b	40f1e8 <__fxstatat@plt+0xc0f8>
  40f320:	ldp	x1, x0, [sp, #200]
  40f324:	stp	x1, x0, [x2, #16]
  40f328:	b	40f1e8 <__fxstatat@plt+0xc0f8>
  40f32c:	bl	403040 <__errno_location@plt>
  40f330:	ldr	w0, [x0]
  40f334:	cmp	w0, #0x26
  40f338:	b.ne	40f2c4 <__fxstatat@plt+0xc1d4>  // b.any
  40f33c:	b	40f210 <__fxstatat@plt+0xc120>
  40f340:	bl	403040 <__errno_location@plt>
  40f344:	mov	w19, #0xffffffff            	// #-1
  40f348:	mov	w1, #0x26                  	// #38
  40f34c:	str	w1, [x0]
  40f350:	b	40f268 <__fxstatat@plt+0xc178>
  40f354:	nop
  40f358:	stp	x29, x30, [sp, #-96]!
  40f35c:	mov	x29, sp
  40f360:	ldp	x8, x9, [x5]
  40f364:	stp	x19, x20, [sp, #16]
  40f368:	mov	x20, x2
  40f36c:	ldp	x6, x7, [x5, #16]
  40f370:	stp	x21, x22, [sp, #32]
  40f374:	mov	w21, w0
  40f378:	mov	w22, w1
  40f37c:	mov	x0, x4
  40f380:	add	x1, sp, #0x40
  40f384:	str	x23, [sp, #48]
  40f388:	mov	w23, w3
  40f38c:	stp	x8, x9, [sp, #64]
  40f390:	stp	x6, x7, [sp, #80]
  40f394:	bl	40fef0 <__fxstatat@plt+0xce00>
  40f398:	cbz	x0, 40f40c <__fxstatat@plt+0xc31c>
  40f39c:	mov	x19, x0
  40f3a0:	cbz	x20, 40f3dc <__fxstatat@plt+0xc2ec>
  40f3a4:	mov	w3, w23
  40f3a8:	mov	x2, x20
  40f3ac:	mov	w1, w22
  40f3b0:	mov	w0, w21
  40f3b4:	mov	x5, x19
  40f3b8:	adrp	x4, 415000 <__fxstatat@plt+0x11f10>
  40f3bc:	add	x4, x4, #0x740
  40f3c0:	bl	4030b0 <error_at_line@plt>
  40f3c4:	mov	x0, x19
  40f3c8:	ldp	x19, x20, [sp, #16]
  40f3cc:	ldp	x21, x22, [sp, #32]
  40f3d0:	ldr	x23, [sp, #48]
  40f3d4:	ldp	x29, x30, [sp], #96
  40f3d8:	b	402e00 <free@plt>
  40f3dc:	mov	w1, w22
  40f3e0:	mov	w0, w21
  40f3e4:	mov	x3, x19
  40f3e8:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40f3ec:	add	x2, x2, #0x740
  40f3f0:	bl	402950 <error@plt>
  40f3f4:	mov	x0, x19
  40f3f8:	ldp	x19, x20, [sp, #16]
  40f3fc:	ldp	x21, x22, [sp, #32]
  40f400:	ldr	x23, [sp, #48]
  40f404:	ldp	x29, x30, [sp], #96
  40f408:	b	402e00 <free@plt>
  40f40c:	bl	403040 <__errno_location@plt>
  40f410:	mov	x3, x0
  40f414:	mov	w2, #0x5                   	// #5
  40f418:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f41c:	mov	x0, #0x0                   	// #0
  40f420:	add	x1, x1, #0x5d8
  40f424:	ldr	w19, [x3]
  40f428:	bl	402f90 <dcgettext@plt>
  40f42c:	mov	x2, x0
  40f430:	mov	w0, #0x0                   	// #0
  40f434:	mov	w1, w19
  40f438:	bl	402950 <error@plt>
  40f43c:	bl	402ce0 <abort@plt>
  40f440:	mov	x6, x3
  40f444:	stp	x29, x30, [sp, #-48]!
  40f448:	mov	x4, x2
  40f44c:	mov	x29, sp
  40f450:	ldp	x8, x9, [x6]
  40f454:	stp	x8, x9, [sp, #16]
  40f458:	add	x5, sp, #0x10
  40f45c:	ldp	x6, x7, [x6, #16]
  40f460:	mov	w3, #0x0                   	// #0
  40f464:	mov	x2, #0x0                   	// #0
  40f468:	stp	x6, x7, [sp, #32]
  40f46c:	bl	40f358 <__fxstatat@plt+0xc268>
  40f470:	ldp	x29, x30, [sp], #48
  40f474:	ret
  40f478:	sub	sp, sp, #0x50
  40f47c:	stp	x29, x30, [sp, #32]
  40f480:	add	x29, sp, #0x20
  40f484:	stp	x19, x20, [sp, #48]
  40f488:	mov	x19, x5
  40f48c:	mov	x20, x4
  40f490:	str	x21, [sp, #64]
  40f494:	mov	x5, x3
  40f498:	mov	x21, x0
  40f49c:	cbz	x1, 40f678 <__fxstatat@plt+0xc588>
  40f4a0:	mov	x4, x2
  40f4a4:	mov	x3, x1
  40f4a8:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40f4ac:	mov	w1, #0x1                   	// #1
  40f4b0:	add	x2, x2, #0x5f8
  40f4b4:	bl	402d80 <__fprintf_chk@plt>
  40f4b8:	mov	w2, #0x5                   	// #5
  40f4bc:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f4c0:	mov	x0, #0x0                   	// #0
  40f4c4:	add	x1, x1, #0x610
  40f4c8:	bl	402f90 <dcgettext@plt>
  40f4cc:	mov	x3, x0
  40f4d0:	mov	w4, #0x7e3                 	// #2019
  40f4d4:	mov	w1, #0x1                   	// #1
  40f4d8:	mov	x0, x21
  40f4dc:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40f4e0:	add	x2, x2, #0x8f0
  40f4e4:	bl	402d80 <__fprintf_chk@plt>
  40f4e8:	mov	w2, #0x5                   	// #5
  40f4ec:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f4f0:	mov	x0, #0x0                   	// #0
  40f4f4:	add	x1, x1, #0x618
  40f4f8:	bl	402f90 <dcgettext@plt>
  40f4fc:	mov	x1, x21
  40f500:	bl	402fa0 <fputs_unlocked@plt>
  40f504:	cmp	x19, #0x5
  40f508:	b.eq	40f694 <__fxstatat@plt+0xc5a4>  // b.none
  40f50c:	b.hi	40f560 <__fxstatat@plt+0xc470>  // b.pmore
  40f510:	cmp	x19, #0x2
  40f514:	b.eq	40f6d4 <__fxstatat@plt+0xc5e4>  // b.none
  40f518:	b.ls	40f5d4 <__fxstatat@plt+0xc4e4>  // b.plast
  40f51c:	cmp	x19, #0x3
  40f520:	b.eq	40f754 <__fxstatat@plt+0xc664>  // b.none
  40f524:	mov	w2, #0x5                   	// #5
  40f528:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f52c:	mov	x0, #0x0                   	// #0
  40f530:	add	x1, x1, #0x730
  40f534:	bl	402f90 <dcgettext@plt>
  40f538:	mov	x2, x0
  40f53c:	ldp	x3, x4, [x20]
  40f540:	mov	x0, x21
  40f544:	ldp	x5, x6, [x20, #16]
  40f548:	mov	w1, #0x1                   	// #1
  40f54c:	ldp	x29, x30, [sp, #32]
  40f550:	ldp	x19, x20, [sp, #48]
  40f554:	ldr	x21, [sp, #64]
  40f558:	add	sp, sp, #0x50
  40f55c:	b	402d80 <__fprintf_chk@plt>
  40f560:	cmp	x19, #0x8
  40f564:	b.eq	40f790 <__fxstatat@plt+0xc6a0>  // b.none
  40f568:	b.ls	40f618 <__fxstatat@plt+0xc528>  // b.plast
  40f56c:	cmp	x19, #0x9
  40f570:	b.ne	40f744 <__fxstatat@plt+0xc654>  // b.any
  40f574:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f578:	add	x1, x1, #0x800
  40f57c:	mov	w2, #0x5                   	// #5
  40f580:	mov	x0, #0x0                   	// #0
  40f584:	bl	402f90 <dcgettext@plt>
  40f588:	ldp	x7, x8, [x20, #32]
  40f58c:	mov	x2, x0
  40f590:	ldp	x3, x4, [x20]
  40f594:	mov	x0, x21
  40f598:	ldp	x5, x6, [x20, #16]
  40f59c:	str	x8, [sp]
  40f5a0:	mov	w1, #0x1                   	// #1
  40f5a4:	ldr	x8, [x20, #48]
  40f5a8:	str	x8, [sp, #8]
  40f5ac:	ldr	x8, [x20, #56]
  40f5b0:	str	x8, [sp, #16]
  40f5b4:	ldr	x8, [x20, #64]
  40f5b8:	str	x8, [sp, #24]
  40f5bc:	bl	402d80 <__fprintf_chk@plt>
  40f5c0:	ldp	x29, x30, [sp, #32]
  40f5c4:	ldp	x19, x20, [sp, #48]
  40f5c8:	ldr	x21, [sp, #64]
  40f5cc:	add	sp, sp, #0x50
  40f5d0:	ret
  40f5d4:	cbz	x19, 40f664 <__fxstatat@plt+0xc574>
  40f5d8:	cmp	x19, #0x1
  40f5dc:	b.ne	40f744 <__fxstatat@plt+0xc654>  // b.any
  40f5e0:	mov	w2, #0x5                   	// #5
  40f5e4:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f5e8:	mov	x0, #0x0                   	// #0
  40f5ec:	add	x1, x1, #0x6e8
  40f5f0:	bl	402f90 <dcgettext@plt>
  40f5f4:	mov	x2, x0
  40f5f8:	mov	w1, w19
  40f5fc:	mov	x0, x21
  40f600:	ldr	x3, [x20]
  40f604:	ldp	x29, x30, [sp, #32]
  40f608:	ldp	x19, x20, [sp, #48]
  40f60c:	ldr	x21, [sp, #64]
  40f610:	add	sp, sp, #0x50
  40f614:	b	402d80 <__fprintf_chk@plt>
  40f618:	cmp	x19, #0x6
  40f61c:	b.eq	40f70c <__fxstatat@plt+0xc61c>  // b.none
  40f620:	cmp	x19, #0x7
  40f624:	b.ne	40f744 <__fxstatat@plt+0xc654>  // b.any
  40f628:	mov	w2, #0x5                   	// #5
  40f62c:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f630:	mov	x0, #0x0                   	// #0
  40f634:	add	x1, x1, #0x7a0
  40f638:	bl	402f90 <dcgettext@plt>
  40f63c:	mov	x2, x0
  40f640:	ldp	x7, x8, [x20, #32]
  40f644:	mov	x0, x21
  40f648:	ldp	x3, x4, [x20]
  40f64c:	mov	w1, #0x1                   	// #1
  40f650:	ldp	x5, x6, [x20, #16]
  40f654:	str	x8, [sp]
  40f658:	ldr	x8, [x20, #48]
  40f65c:	str	x8, [sp, #8]
  40f660:	bl	402d80 <__fprintf_chk@plt>
  40f664:	ldp	x29, x30, [sp, #32]
  40f668:	ldp	x19, x20, [sp, #48]
  40f66c:	ldr	x21, [sp, #64]
  40f670:	add	sp, sp, #0x50
  40f674:	ret
  40f678:	mov	x4, x3
  40f67c:	mov	w1, #0x1                   	// #1
  40f680:	mov	x3, x2
  40f684:	adrp	x2, 416000 <__fxstatat@plt+0x12f10>
  40f688:	add	x2, x2, #0x608
  40f68c:	bl	402d80 <__fprintf_chk@plt>
  40f690:	b	40f4b8 <__fxstatat@plt+0xc3c8>
  40f694:	mov	w2, w19
  40f698:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f69c:	mov	x0, #0x0                   	// #0
  40f6a0:	add	x1, x1, #0x750
  40f6a4:	bl	402f90 <dcgettext@plt>
  40f6a8:	mov	x2, x0
  40f6ac:	ldp	x3, x4, [x20]
  40f6b0:	mov	x0, x21
  40f6b4:	ldp	x5, x6, [x20, #16]
  40f6b8:	mov	w1, #0x1                   	// #1
  40f6bc:	ldp	x29, x30, [sp, #32]
  40f6c0:	ldr	x7, [x20, #32]
  40f6c4:	ldp	x19, x20, [sp, #48]
  40f6c8:	ldr	x21, [sp, #64]
  40f6cc:	add	sp, sp, #0x50
  40f6d0:	b	402d80 <__fprintf_chk@plt>
  40f6d4:	mov	w2, #0x5                   	// #5
  40f6d8:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f6dc:	mov	x0, #0x0                   	// #0
  40f6e0:	add	x1, x1, #0x6f8
  40f6e4:	bl	402f90 <dcgettext@plt>
  40f6e8:	mov	x2, x0
  40f6ec:	ldp	x3, x4, [x20]
  40f6f0:	mov	x0, x21
  40f6f4:	ldp	x29, x30, [sp, #32]
  40f6f8:	mov	w1, #0x1                   	// #1
  40f6fc:	ldp	x19, x20, [sp, #48]
  40f700:	ldr	x21, [sp, #64]
  40f704:	add	sp, sp, #0x50
  40f708:	b	402d80 <__fprintf_chk@plt>
  40f70c:	mov	w2, #0x5                   	// #5
  40f710:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f714:	mov	x0, #0x0                   	// #0
  40f718:	add	x1, x1, #0x778
  40f71c:	bl	402f90 <dcgettext@plt>
  40f720:	mov	x2, x0
  40f724:	ldp	x3, x4, [x20]
  40f728:	mov	x0, x21
  40f72c:	ldp	x5, x6, [x20, #16]
  40f730:	mov	w1, #0x1                   	// #1
  40f734:	ldp	x7, x8, [x20, #32]
  40f738:	str	x8, [sp]
  40f73c:	bl	402d80 <__fprintf_chk@plt>
  40f740:	b	40f664 <__fxstatat@plt+0xc574>
  40f744:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f748:	mov	w2, #0x5                   	// #5
  40f74c:	add	x1, x1, #0x838
  40f750:	b	40f580 <__fxstatat@plt+0xc490>
  40f754:	mov	w2, #0x5                   	// #5
  40f758:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f75c:	mov	x0, #0x0                   	// #0
  40f760:	add	x1, x1, #0x710
  40f764:	bl	402f90 <dcgettext@plt>
  40f768:	mov	x2, x0
  40f76c:	ldp	x3, x4, [x20]
  40f770:	mov	x0, x21
  40f774:	ldr	x5, [x20, #16]
  40f778:	mov	w1, #0x1                   	// #1
  40f77c:	ldp	x29, x30, [sp, #32]
  40f780:	ldp	x19, x20, [sp, #48]
  40f784:	ldr	x21, [sp, #64]
  40f788:	add	sp, sp, #0x50
  40f78c:	b	402d80 <__fprintf_chk@plt>
  40f790:	mov	w2, #0x5                   	// #5
  40f794:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f798:	mov	x0, #0x0                   	// #0
  40f79c:	add	x1, x1, #0x7d0
  40f7a0:	bl	402f90 <dcgettext@plt>
  40f7a4:	mov	x2, x0
  40f7a8:	ldp	x7, x8, [x20, #32]
  40f7ac:	mov	x0, x21
  40f7b0:	ldp	x3, x4, [x20]
  40f7b4:	mov	w1, #0x1                   	// #1
  40f7b8:	ldp	x5, x6, [x20, #16]
  40f7bc:	str	x8, [sp]
  40f7c0:	ldr	x8, [x20, #48]
  40f7c4:	str	x8, [sp, #8]
  40f7c8:	ldr	x8, [x20, #56]
  40f7cc:	str	x8, [sp, #16]
  40f7d0:	bl	402d80 <__fprintf_chk@plt>
  40f7d4:	b	40f664 <__fxstatat@plt+0xc574>
  40f7d8:	ldr	x5, [x4]
  40f7dc:	cbz	x5, 40f7f8 <__fxstatat@plt+0xc708>
  40f7e0:	mov	x5, #0x0                   	// #0
  40f7e4:	nop
  40f7e8:	add	x5, x5, #0x1
  40f7ec:	ldr	x6, [x4, x5, lsl #3]
  40f7f0:	cbnz	x6, 40f7e8 <__fxstatat@plt+0xc6f8>
  40f7f4:	b	40f478 <__fxstatat@plt+0xc388>
  40f7f8:	mov	x5, #0x0                   	// #0
  40f7fc:	b	40f478 <__fxstatat@plt+0xc388>
  40f800:	stp	x29, x30, [sp, #-96]!
  40f804:	mov	x5, #0x0                   	// #0
  40f808:	mov	x29, sp
  40f80c:	add	x8, sp, #0x10
  40f810:	ldr	w7, [x4, #24]
  40f814:	ldp	x6, x11, [x4]
  40f818:	b	40f840 <__fxstatat@plt+0xc750>
  40f81c:	mov	x4, x6
  40f820:	add	x8, x8, #0x8
  40f824:	and	x6, x10, #0xfffffffffffffff8
  40f828:	ldr	x4, [x4]
  40f82c:	stur	x4, [x8, #-8]
  40f830:	cbz	x4, 40f870 <__fxstatat@plt+0xc780>
  40f834:	add	x5, x5, #0x1
  40f838:	cmp	x5, #0xa
  40f83c:	b.eq	40f870 <__fxstatat@plt+0xc780>  // b.none
  40f840:	add	x10, x6, #0xf
  40f844:	add	w9, w7, #0x8
  40f848:	tbz	w7, #31, 40f81c <__fxstatat@plt+0xc72c>
  40f84c:	add	x4, x11, w7, sxtw
  40f850:	add	x10, x6, #0xf
  40f854:	mov	w7, w9
  40f858:	cmp	w9, #0x0
  40f85c:	b.gt	40f81c <__fxstatat@plt+0xc72c>
  40f860:	ldr	x4, [x4]
  40f864:	str	x4, [x8]
  40f868:	add	x8, x8, #0x8
  40f86c:	cbnz	x4, 40f834 <__fxstatat@plt+0xc744>
  40f870:	add	x4, sp, #0x10
  40f874:	bl	40f478 <__fxstatat@plt+0xc388>
  40f878:	ldp	x29, x30, [sp], #96
  40f87c:	ret
  40f880:	stp	x29, x30, [sp, #-288]!
  40f884:	mov	w12, #0xffffffe0            	// #-32
  40f888:	mov	w13, #0xffffff80            	// #-128
  40f88c:	mov	x29, sp
  40f890:	add	x14, sp, #0x100
  40f894:	add	x11, sp, #0x120
  40f898:	add	x9, sp, #0x30
  40f89c:	mov	w8, w12
  40f8a0:	mov	x10, #0x0                   	// #0
  40f8a4:	stp	x11, x11, [sp, #16]
  40f8a8:	str	x14, [sp, #32]
  40f8ac:	stp	w12, w13, [sp, #40]
  40f8b0:	str	q0, [sp, #128]
  40f8b4:	str	q1, [sp, #144]
  40f8b8:	str	q2, [sp, #160]
  40f8bc:	str	q3, [sp, #176]
  40f8c0:	str	q4, [sp, #192]
  40f8c4:	str	q5, [sp, #208]
  40f8c8:	str	q6, [sp, #224]
  40f8cc:	str	q7, [sp, #240]
  40f8d0:	stp	x4, x5, [sp, #256]
  40f8d4:	stp	x6, x7, [sp, #272]
  40f8d8:	b	40f900 <__fxstatat@plt+0xc810>
  40f8dc:	mov	x4, x11
  40f8e0:	add	x9, x9, #0x8
  40f8e4:	add	x11, x11, #0x8
  40f8e8:	ldr	x4, [x4]
  40f8ec:	stur	x4, [x9, #-8]
  40f8f0:	cbz	x4, 40f92c <__fxstatat@plt+0xc83c>
  40f8f4:	add	x10, x10, #0x1
  40f8f8:	cmp	x10, #0xa
  40f8fc:	b.eq	40f92c <__fxstatat@plt+0xc83c>  // b.none
  40f900:	add	w5, w8, #0x8
  40f904:	tbz	w8, #31, 40f8dc <__fxstatat@plt+0xc7ec>
  40f908:	add	x4, sp, #0x120
  40f90c:	cmp	w5, #0x0
  40f910:	add	x4, x4, w8, sxtw
  40f914:	mov	w8, w5
  40f918:	b.gt	40f8dc <__fxstatat@plt+0xc7ec>
  40f91c:	ldr	x4, [x4]
  40f920:	str	x4, [x9]
  40f924:	add	x9, x9, #0x8
  40f928:	cbnz	x4, 40f8f4 <__fxstatat@plt+0xc804>
  40f92c:	add	x4, sp, #0x30
  40f930:	mov	x5, x10
  40f934:	bl	40f478 <__fxstatat@plt+0xc388>
  40f938:	ldp	x29, x30, [sp], #288
  40f93c:	ret
  40f940:	stp	x29, x30, [sp, #-16]!
  40f944:	mov	w2, #0x5                   	// #5
  40f948:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f94c:	mov	x29, sp
  40f950:	add	x1, x1, #0x878
  40f954:	mov	x0, #0x0                   	// #0
  40f958:	bl	402f90 <dcgettext@plt>
  40f95c:	mov	x1, x0
  40f960:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40f964:	mov	w0, #0x1                   	// #1
  40f968:	add	x2, x2, #0x270
  40f96c:	bl	402ba0 <__printf_chk@plt>
  40f970:	mov	w2, #0x5                   	// #5
  40f974:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f978:	mov	x0, #0x0                   	// #0
  40f97c:	add	x1, x1, #0x890
  40f980:	bl	402f90 <dcgettext@plt>
  40f984:	mov	x1, x0
  40f988:	adrp	x3, 414000 <__fxstatat@plt+0x10f10>
  40f98c:	add	x3, x3, #0xa60
  40f990:	adrp	x2, 414000 <__fxstatat@plt+0x10f10>
  40f994:	mov	w0, #0x1                   	// #1
  40f998:	add	x2, x2, #0xa88
  40f99c:	bl	402ba0 <__printf_chk@plt>
  40f9a0:	mov	w2, #0x5                   	// #5
  40f9a4:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40f9a8:	mov	x0, #0x0                   	// #0
  40f9ac:	add	x1, x1, #0x8a8
  40f9b0:	bl	402f90 <dcgettext@plt>
  40f9b4:	ldp	x29, x30, [sp], #16
  40f9b8:	adrp	x1, 42b000 <__fxstatat@plt+0x27f10>
  40f9bc:	ldr	x1, [x1, #1216]
  40f9c0:	b	402fa0 <fputs_unlocked@plt>
  40f9c4:	nop
  40f9c8:	stp	x29, x30, [sp, #-32]!
  40f9cc:	mov	x29, sp
  40f9d0:	stp	x19, x20, [sp, #16]
  40f9d4:	adrp	x19, 42b000 <__fxstatat@plt+0x27f10>
  40f9d8:	add	x20, x19, #0xa90
  40f9dc:	ldrb	w0, [x19, #2704]
  40f9e0:	cbz	w0, 40f9f4 <__fxstatat@plt+0xc904>
  40f9e4:	ldrb	w0, [x20, #1]
  40f9e8:	ldp	x19, x20, [sp, #16]
  40f9ec:	ldp	x29, x30, [sp], #32
  40f9f0:	ret
  40f9f4:	bl	402990 <geteuid@plt>
  40f9f8:	cmp	w0, #0x0
  40f9fc:	cset	w0, eq  // eq = none
  40fa00:	mov	w1, #0x1                   	// #1
  40fa04:	strb	w1, [x19, #2704]
  40fa08:	strb	w0, [x20, #1]
  40fa0c:	ldp	x19, x20, [sp, #16]
  40fa10:	ldp	x29, x30, [sp], #32
  40fa14:	ret
  40fa18:	stp	x29, x30, [sp, #-32]!
  40fa1c:	mov	x29, sp
  40fa20:	str	x19, [sp, #16]
  40fa24:	mov	x19, x0
  40fa28:	bl	402b00 <malloc@plt>
  40fa2c:	cmp	x0, #0x0
  40fa30:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40fa34:	b.ne	40fa44 <__fxstatat@plt+0xc954>  // b.any
  40fa38:	ldr	x19, [sp, #16]
  40fa3c:	ldp	x29, x30, [sp], #32
  40fa40:	ret
  40fa44:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40fa48:	umulh	x2, x0, x1
  40fa4c:	mul	x0, x0, x1
  40fa50:	cmp	x2, #0x0
  40fa54:	cset	x1, ne  // ne = any
  40fa58:	tbnz	x0, #63, 40fa64 <__fxstatat@plt+0xc974>
  40fa5c:	cbnz	x1, 40fa64 <__fxstatat@plt+0xc974>
  40fa60:	b	40fa18 <__fxstatat@plt+0xc928>
  40fa64:	stp	x29, x30, [sp, #-16]!
  40fa68:	mov	x29, sp
  40fa6c:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40fa70:	b	40fa18 <__fxstatat@plt+0xc928>
  40fa74:	nop
  40fa78:	stp	x29, x30, [sp, #-32]!
  40fa7c:	cmp	x1, #0x0
  40fa80:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40fa84:	mov	x29, sp
  40fa88:	b.ne	40fab0 <__fxstatat@plt+0xc9c0>  // b.any
  40fa8c:	str	x19, [sp, #16]
  40fa90:	mov	x19, x1
  40fa94:	bl	402c30 <realloc@plt>
  40fa98:	cmp	x0, #0x0
  40fa9c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40faa0:	b.ne	40fac0 <__fxstatat@plt+0xc9d0>  // b.any
  40faa4:	ldr	x19, [sp, #16]
  40faa8:	ldp	x29, x30, [sp], #32
  40faac:	ret
  40fab0:	bl	402e00 <free@plt>
  40fab4:	mov	x0, #0x0                   	// #0
  40fab8:	ldp	x29, x30, [sp], #32
  40fabc:	ret
  40fac0:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40fac4:	nop
  40fac8:	umulh	x3, x1, x2
  40facc:	mul	x1, x1, x2
  40fad0:	cmp	x3, #0x0
  40fad4:	cset	x2, ne  // ne = any
  40fad8:	tbnz	x1, #63, 40fae4 <__fxstatat@plt+0xc9f4>
  40fadc:	cbnz	x2, 40fae4 <__fxstatat@plt+0xc9f4>
  40fae0:	b	40fa78 <__fxstatat@plt+0xc988>
  40fae4:	stp	x29, x30, [sp, #-16]!
  40fae8:	mov	x29, sp
  40faec:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40faf0:	mov	x4, x1
  40faf4:	ldr	x3, [x1]
  40faf8:	cbz	x0, 40fb24 <__fxstatat@plt+0xca34>
  40fafc:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  40fb00:	movk	x1, #0x5554
  40fb04:	udiv	x1, x1, x2
  40fb08:	cmp	x1, x3
  40fb0c:	b.ls	40fb40 <__fxstatat@plt+0xca50>  // b.plast
  40fb10:	add	x1, x3, #0x1
  40fb14:	add	x3, x1, x3, lsr #1
  40fb18:	mul	x1, x3, x2
  40fb1c:	str	x3, [x4]
  40fb20:	b	40fa78 <__fxstatat@plt+0xc988>
  40fb24:	cbz	x3, 40fb4c <__fxstatat@plt+0xca5c>
  40fb28:	umulh	x5, x3, x2
  40fb2c:	mul	x1, x3, x2
  40fb30:	cmp	x5, #0x0
  40fb34:	cset	x2, ne  // ne = any
  40fb38:	tbnz	x1, #63, 40fb40 <__fxstatat@plt+0xca50>
  40fb3c:	cbz	x2, 40fb1c <__fxstatat@plt+0xca2c>
  40fb40:	stp	x29, x30, [sp, #-16]!
  40fb44:	mov	x29, sp
  40fb48:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40fb4c:	mov	x3, #0x80                  	// #128
  40fb50:	cmp	x2, x3
  40fb54:	udiv	x3, x3, x2
  40fb58:	cinc	x3, x3, hi  // hi = pmore
  40fb5c:	b	40fb28 <__fxstatat@plt+0xca38>
  40fb60:	mov	x2, x1
  40fb64:	ldr	x1, [x1]
  40fb68:	cbz	x0, 40fb8c <__fxstatat@plt+0xca9c>
  40fb6c:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  40fb70:	movk	x3, #0x5553
  40fb74:	cmp	x1, x3
  40fb78:	b.hi	40fba4 <__fxstatat@plt+0xcab4>  // b.pmore
  40fb7c:	add	x3, x1, #0x1
  40fb80:	add	x1, x3, x1, lsr #1
  40fb84:	str	x1, [x2]
  40fb88:	b	40fa78 <__fxstatat@plt+0xc988>
  40fb8c:	cmp	x1, #0x0
  40fb90:	cbnz	x1, 40fba0 <__fxstatat@plt+0xcab0>
  40fb94:	mov	x1, #0x80                  	// #128
  40fb98:	str	x1, [x2]
  40fb9c:	b	40fa78 <__fxstatat@plt+0xc988>
  40fba0:	b.ge	40fb84 <__fxstatat@plt+0xca94>  // b.tcont
  40fba4:	stp	x29, x30, [sp, #-16]!
  40fba8:	mov	x29, sp
  40fbac:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40fbb0:	stp	x29, x30, [sp, #-32]!
  40fbb4:	mov	x29, sp
  40fbb8:	str	x19, [sp, #16]
  40fbbc:	mov	x19, x0
  40fbc0:	bl	40fa18 <__fxstatat@plt+0xc928>
  40fbc4:	mov	x2, x19
  40fbc8:	mov	w1, #0x0                   	// #0
  40fbcc:	ldr	x19, [sp, #16]
  40fbd0:	ldp	x29, x30, [sp], #32
  40fbd4:	b	402bd0 <memset@plt>
  40fbd8:	umulh	x4, x0, x1
  40fbdc:	stp	x29, x30, [sp, #-16]!
  40fbe0:	mul	x2, x0, x1
  40fbe4:	cmp	x4, #0x0
  40fbe8:	mov	x29, sp
  40fbec:	cset	x3, ne  // ne = any
  40fbf0:	tbnz	x2, #63, 40fc08 <__fxstatat@plt+0xcb18>
  40fbf4:	cbnz	x3, 40fc08 <__fxstatat@plt+0xcb18>
  40fbf8:	bl	402c10 <calloc@plt>
  40fbfc:	cbz	x0, 40fc08 <__fxstatat@plt+0xcb18>
  40fc00:	ldp	x29, x30, [sp], #16
  40fc04:	ret
  40fc08:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40fc0c:	nop
  40fc10:	stp	x29, x30, [sp, #-32]!
  40fc14:	mov	x29, sp
  40fc18:	stp	x19, x20, [sp, #16]
  40fc1c:	mov	x19, x1
  40fc20:	mov	x20, x0
  40fc24:	mov	x0, x1
  40fc28:	bl	40fa18 <__fxstatat@plt+0xc928>
  40fc2c:	mov	x2, x19
  40fc30:	mov	x1, x20
  40fc34:	ldp	x19, x20, [sp, #16]
  40fc38:	ldp	x29, x30, [sp], #32
  40fc3c:	b	4028f0 <memcpy@plt>
  40fc40:	stp	x29, x30, [sp, #-32]!
  40fc44:	mov	x29, sp
  40fc48:	str	x19, [sp, #16]
  40fc4c:	mov	x19, x0
  40fc50:	bl	402920 <strlen@plt>
  40fc54:	mov	x1, x0
  40fc58:	mov	x0, x19
  40fc5c:	add	x1, x1, #0x1
  40fc60:	ldr	x19, [sp, #16]
  40fc64:	ldp	x29, x30, [sp], #32
  40fc68:	b	40fc10 <__fxstatat@plt+0xcb20>
  40fc6c:	nop
  40fc70:	stp	x29, x30, [sp, #-32]!
  40fc74:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  40fc78:	mov	w2, #0x5                   	// #5
  40fc7c:	mov	x29, sp
  40fc80:	str	x19, [sp, #16]
  40fc84:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40fc88:	ldr	w19, [x0, #1080]
  40fc8c:	add	x1, x1, #0x920
  40fc90:	mov	x0, #0x0                   	// #0
  40fc94:	bl	402f90 <dcgettext@plt>
  40fc98:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  40fc9c:	mov	x3, x0
  40fca0:	add	x2, x2, #0x740
  40fca4:	mov	w0, w19
  40fca8:	mov	w1, #0x0                   	// #0
  40fcac:	bl	402950 <error@plt>
  40fcb0:	bl	402ce0 <abort@plt>
  40fcb4:	nop
  40fcb8:	stp	x29, x30, [sp, #-16]!
  40fcbc:	orr	w1, w1, #0x200
  40fcc0:	mov	x29, sp
  40fcc4:	bl	411640 <__fxstatat@plt+0xe550>
  40fcc8:	cbz	x0, 40fcd4 <__fxstatat@plt+0xcbe4>
  40fccc:	ldp	x29, x30, [sp], #16
  40fcd0:	ret
  40fcd4:	bl	403040 <__errno_location@plt>
  40fcd8:	ldr	w0, [x0]
  40fcdc:	cmp	w0, #0x16
  40fce0:	b.eq	40fce8 <__fxstatat@plt+0xcbf8>  // b.none
  40fce4:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40fce8:	adrp	x3, 416000 <__fxstatat@plt+0x12f10>
  40fcec:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  40fcf0:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  40fcf4:	add	x3, x3, #0x958
  40fcf8:	add	x1, x1, #0x938
  40fcfc:	add	x0, x0, #0x948
  40fd00:	mov	w2, #0x29                  	// #41
  40fd04:	bl	403030 <__assert_fail@plt>
  40fd08:	ldr	w0, [x0, #72]
  40fd0c:	mov	w2, #0x11                  	// #17
  40fd10:	and	w0, w0, w2
  40fd14:	cmp	w0, #0x10
  40fd18:	b.eq	40fd3c <__fxstatat@plt+0xcc4c>  // b.none
  40fd1c:	cmp	w0, w2
  40fd20:	mov	w0, #0x0                   	// #0
  40fd24:	b.eq	40fd2c <__fxstatat@plt+0xcc3c>  // b.none
  40fd28:	ret
  40fd2c:	ldr	x0, [x1, #88]
  40fd30:	cmp	x0, #0x0
  40fd34:	cset	w0, ne  // ne = any
  40fd38:	ret
  40fd3c:	mov	w0, #0x1                   	// #1
  40fd40:	ret
  40fd44:	nop
  40fd48:	stp	x29, x30, [sp, #-112]!
  40fd4c:	mov	x29, sp
  40fd50:	stp	x23, x24, [sp, #48]
  40fd54:	mov	x23, x1
  40fd58:	stp	x19, x20, [sp, #16]
  40fd5c:	mov	x20, x0
  40fd60:	ldp	x0, x1, [x1]
  40fd64:	stp	x0, x1, [sp, #80]
  40fd68:	ldp	x0, x1, [x23, #16]
  40fd6c:	stp	x21, x22, [sp, #32]
  40fd70:	ldr	w22, [x23, #24]
  40fd74:	stp	x25, x26, [sp, #64]
  40fd78:	stp	x0, x1, [sp, #96]
  40fd7c:	ldr	x21, [x23]
  40fd80:	cbz	x20, 40fe90 <__fxstatat@plt+0xcda0>
  40fd84:	mov	x26, x20
  40fd88:	mov	x19, #0x0                   	// #0
  40fd8c:	mov	x24, #0xffffffffffffffff    	// #-1
  40fd90:	ldr	x25, [sp, #88]
  40fd94:	b	40fdb8 <__fxstatat@plt+0xccc8>
  40fd98:	and	x1, x1, #0xfffffffffffffff8
  40fd9c:	str	x1, [sp, #80]
  40fda0:	ldr	x0, [x2]
  40fda4:	bl	402920 <strlen@plt>
  40fda8:	adds	x19, x0, x19
  40fdac:	csel	x19, x19, x24, cc  // cc = lo, ul, last
  40fdb0:	subs	x26, x26, #0x1
  40fdb4:	b.eq	40fdfc <__fxstatat@plt+0xcd0c>  // b.none
  40fdb8:	ldr	w0, [sp, #104]
  40fdbc:	ldr	x2, [sp, #80]
  40fdc0:	add	w3, w0, #0x8
  40fdc4:	add	x1, x2, #0xf
  40fdc8:	tbz	w0, #31, 40fd98 <__fxstatat@plt+0xcca8>
  40fdcc:	str	w3, [sp, #104]
  40fdd0:	add	x1, x2, #0xf
  40fdd4:	cmp	w3, #0x0
  40fdd8:	and	x1, x1, #0xfffffffffffffff8
  40fddc:	b.le	40fe78 <__fxstatat@plt+0xcd88>
  40fde0:	str	x1, [sp, #80]
  40fde4:	ldr	x0, [x2]
  40fde8:	bl	402920 <strlen@plt>
  40fdec:	adds	x19, x0, x19
  40fdf0:	csel	x19, x19, x24, cc  // cc = lo, ul, last
  40fdf4:	subs	x26, x26, #0x1
  40fdf8:	b.ne	40fdb8 <__fxstatat@plt+0xccc8>  // b.any
  40fdfc:	mov	x0, #0x7fffffff            	// #2147483647
  40fe00:	cmp	x19, x0
  40fe04:	b.hi	40fec0 <__fxstatat@plt+0xcdd0>  // b.pmore
  40fe08:	add	x0, x19, #0x1
  40fe0c:	bl	40fa18 <__fxstatat@plt+0xc928>
  40fe10:	mov	x25, x0
  40fe14:	mov	x24, x0
  40fe18:	b	40fe50 <__fxstatat@plt+0xcd60>
  40fe1c:	mov	x1, x21
  40fe20:	and	x21, x2, #0xfffffffffffffff8
  40fe24:	ldr	x19, [x1]
  40fe28:	mov	x0, x19
  40fe2c:	bl	402920 <strlen@plt>
  40fe30:	mov	x1, x19
  40fe34:	mov	x19, x0
  40fe38:	mov	x2, x19
  40fe3c:	mov	x0, x24
  40fe40:	bl	4028f0 <memcpy@plt>
  40fe44:	add	x24, x24, x19
  40fe48:	subs	x20, x20, #0x1
  40fe4c:	b.eq	40fea0 <__fxstatat@plt+0xcdb0>  // b.none
  40fe50:	add	x2, x21, #0xf
  40fe54:	add	w0, w22, #0x8
  40fe58:	tbz	w22, #31, 40fe1c <__fxstatat@plt+0xcd2c>
  40fe5c:	add	x2, x21, #0xf
  40fe60:	cmp	w0, #0x0
  40fe64:	b.le	40fe80 <__fxstatat@plt+0xcd90>
  40fe68:	mov	x1, x21
  40fe6c:	mov	w22, w0
  40fe70:	and	x21, x2, #0xfffffffffffffff8
  40fe74:	b	40fe24 <__fxstatat@plt+0xcd34>
  40fe78:	add	x2, x25, w0, sxtw
  40fe7c:	b	40fda0 <__fxstatat@plt+0xccb0>
  40fe80:	ldr	x1, [x23, #8]
  40fe84:	add	x1, x1, w22, sxtw
  40fe88:	mov	w22, w0
  40fe8c:	b	40fe24 <__fxstatat@plt+0xcd34>
  40fe90:	mov	x0, #0x1                   	// #1
  40fe94:	bl	40fa18 <__fxstatat@plt+0xc928>
  40fe98:	mov	x24, x0
  40fe9c:	mov	x25, x0
  40fea0:	strb	wzr, [x24]
  40fea4:	mov	x0, x25
  40fea8:	ldp	x19, x20, [sp, #16]
  40feac:	ldp	x21, x22, [sp, #32]
  40feb0:	ldp	x23, x24, [sp, #48]
  40feb4:	ldp	x25, x26, [sp, #64]
  40feb8:	ldp	x29, x30, [sp], #112
  40febc:	ret
  40fec0:	bl	403040 <__errno_location@plt>
  40fec4:	mov	x25, #0x0                   	// #0
  40fec8:	mov	w1, #0x4b                  	// #75
  40fecc:	str	w1, [x0]
  40fed0:	mov	x0, x25
  40fed4:	ldp	x19, x20, [sp, #16]
  40fed8:	ldp	x21, x22, [sp, #32]
  40fedc:	ldp	x23, x24, [sp, #48]
  40fee0:	ldp	x25, x26, [sp, #64]
  40fee4:	ldp	x29, x30, [sp], #112
  40fee8:	ret
  40feec:	nop
  40fef0:	mov	x2, x0
  40fef4:	stp	x29, x30, [sp, #-96]!
  40fef8:	mov	x4, x0
  40fefc:	mov	x29, sp
  40ff00:	ldrb	w3, [x2]
  40ff04:	mov	x0, #0x0                   	// #0
  40ff08:	cbnz	w3, 40ff28 <__fxstatat@plt+0xce38>
  40ff0c:	b	40ff84 <__fxstatat@plt+0xce94>
  40ff10:	ldrb	w3, [x4, #1]
  40ff14:	cmp	w3, #0x73
  40ff18:	b.ne	40ff30 <__fxstatat@plt+0xce40>  // b.any
  40ff1c:	ldrb	w3, [x4, #2]!
  40ff20:	add	x0, x0, #0x1
  40ff24:	cbz	w3, 40ff84 <__fxstatat@plt+0xce94>
  40ff28:	cmp	w3, #0x25
  40ff2c:	b.eq	40ff10 <__fxstatat@plt+0xce20>  // b.none
  40ff30:	ldp	x6, x7, [x1]
  40ff34:	add	x3, sp, #0x10
  40ff38:	ldp	x4, x5, [x1, #16]
  40ff3c:	add	x0, sp, #0x38
  40ff40:	mov	w1, #0x1                   	// #1
  40ff44:	stp	x6, x7, [sp, #16]
  40ff48:	stp	x4, x5, [sp, #32]
  40ff4c:	stp	x6, x7, [sp, #64]
  40ff50:	stp	x4, x5, [sp, #80]
  40ff54:	bl	402b40 <__vasprintf_chk@plt>
  40ff58:	tbnz	w0, #31, 40ff68 <__fxstatat@plt+0xce78>
  40ff5c:	ldr	x0, [sp, #56]
  40ff60:	ldp	x29, x30, [sp], #96
  40ff64:	ret
  40ff68:	bl	403040 <__errno_location@plt>
  40ff6c:	mov	x1, x0
  40ff70:	mov	x0, #0x0                   	// #0
  40ff74:	ldr	w1, [x1]
  40ff78:	cmp	w1, #0xc
  40ff7c:	b.ne	40ff60 <__fxstatat@plt+0xce70>  // b.any
  40ff80:	bl	40fc70 <__fxstatat@plt+0xcb80>
  40ff84:	ldp	x4, x5, [x1]
  40ff88:	ldp	x2, x3, [x1, #16]
  40ff8c:	add	x1, sp, #0x10
  40ff90:	stp	x4, x5, [sp, #16]
  40ff94:	stp	x2, x3, [sp, #32]
  40ff98:	bl	40fd48 <__fxstatat@plt+0xcc58>
  40ff9c:	ldp	x29, x30, [sp], #96
  40ffa0:	ret
  40ffa4:	nop
  40ffa8:	stp	x29, x30, [sp, #-48]!
  40ffac:	adrp	x3, 42b000 <__fxstatat@plt+0x27f10>
  40ffb0:	mov	w2, #0xa                   	// #10
  40ffb4:	mov	x29, sp
  40ffb8:	ldr	x3, [x3, #1224]
  40ffbc:	add	x1, sp, #0x28
  40ffc0:	add	x0, sp, #0x20
  40ffc4:	str	x19, [sp, #16]
  40ffc8:	mov	w19, #0x0                   	// #0
  40ffcc:	stp	xzr, xzr, [sp, #32]
  40ffd0:	bl	403070 <__getdelim@plt>
  40ffd4:	cmp	x0, #0x0
  40ffd8:	b.le	40fffc <__fxstatat@plt+0xcf0c>
  40ffdc:	sub	x1, x0, #0x1
  40ffe0:	ldr	x0, [sp, #32]
  40ffe4:	ldrb	w2, [x0, x1]
  40ffe8:	cmp	w2, #0xa
  40ffec:	b.eq	410014 <__fxstatat@plt+0xcf24>  // b.none
  40fff0:	bl	402970 <rpmatch@plt>
  40fff4:	cmp	w0, #0x0
  40fff8:	cset	w19, gt
  40fffc:	ldr	x0, [sp, #32]
  410000:	bl	402e00 <free@plt>
  410004:	mov	w0, w19
  410008:	ldr	x19, [sp, #16]
  41000c:	ldp	x29, x30, [sp], #48
  410010:	ret
  410014:	strb	wzr, [x0, x1]
  410018:	ldr	x0, [sp, #32]
  41001c:	b	40fff0 <__fxstatat@plt+0xcf00>
  410020:	stp	x29, x30, [sp, #-32]!
  410024:	mov	x29, sp
  410028:	str	x19, [sp, #16]
  41002c:	mov	x19, x0
  410030:	cbz	x0, 410044 <__fxstatat@plt+0xcf54>
  410034:	bl	402fb0 <__freading@plt>
  410038:	cbz	w0, 410044 <__fxstatat@plt+0xcf54>
  41003c:	ldr	w0, [x19]
  410040:	tbnz	w0, #8, 410054 <__fxstatat@plt+0xcf64>
  410044:	mov	x0, x19
  410048:	ldr	x19, [sp, #16]
  41004c:	ldp	x29, x30, [sp], #32
  410050:	b	402ef0 <fflush@plt>
  410054:	mov	x0, x19
  410058:	mov	w2, #0x1                   	// #1
  41005c:	mov	x1, #0x0                   	// #0
  410060:	bl	4100b8 <__fxstatat@plt+0xcfc8>
  410064:	mov	x0, x19
  410068:	ldr	x19, [sp, #16]
  41006c:	ldp	x29, x30, [sp], #32
  410070:	b	402ef0 <fflush@plt>
  410074:	nop
  410078:	ldp	x1, x2, [x0, #32]
  41007c:	cmp	x2, x1
  410080:	b.hi	4100ac <__fxstatat@plt+0xcfbc>  // b.pmore
  410084:	ldp	x3, x1, [x0, #8]
  410088:	ldr	w2, [x0]
  41008c:	sub	x1, x1, x3
  410090:	tbz	w2, #8, 4100a4 <__fxstatat@plt+0xcfb4>
  410094:	ldr	x2, [x0, #72]
  410098:	ldr	x0, [x0, #88]
  41009c:	sub	x0, x0, x2
  4100a0:	add	x1, x1, x0
  4100a4:	mov	x0, x1
  4100a8:	ret
  4100ac:	mov	x0, #0x0                   	// #0
  4100b0:	ret
  4100b4:	nop
  4100b8:	stp	x29, x30, [sp, #-48]!
  4100bc:	mov	x29, sp
  4100c0:	ldp	x3, x4, [x0, #8]
  4100c4:	str	x19, [sp, #16]
  4100c8:	mov	x19, x0
  4100cc:	cmp	x4, x3
  4100d0:	b.eq	4100e4 <__fxstatat@plt+0xcff4>  // b.none
  4100d4:	mov	x0, x19
  4100d8:	ldr	x19, [sp, #16]
  4100dc:	ldp	x29, x30, [sp], #48
  4100e0:	b	402df0 <fseeko@plt>
  4100e4:	ldp	x3, x4, [x0, #32]
  4100e8:	cmp	x4, x3
  4100ec:	b.ne	4100d4 <__fxstatat@plt+0xcfe4>  // b.any
  4100f0:	ldr	x3, [x0, #72]
  4100f4:	cbnz	x3, 4100d4 <__fxstatat@plt+0xcfe4>
  4100f8:	str	x1, [sp, #32]
  4100fc:	str	w2, [sp, #44]
  410100:	bl	402aa0 <fileno@plt>
  410104:	ldr	w2, [sp, #44]
  410108:	ldr	x1, [sp, #32]
  41010c:	bl	402a60 <lseek@plt>
  410110:	mov	x1, x0
  410114:	cmn	x0, #0x1
  410118:	b.eq	410130 <__fxstatat@plt+0xd040>  // b.none
  41011c:	ldr	w2, [x19]
  410120:	mov	w0, #0x0                   	// #0
  410124:	str	x1, [x19, #144]
  410128:	and	w1, w2, #0xffffffef
  41012c:	str	w1, [x19]
  410130:	ldr	x19, [sp, #16]
  410134:	ldp	x29, x30, [sp], #48
  410138:	ret
  41013c:	nop
  410140:	ldr	x3, [x0, #8]
  410144:	ldr	x2, [x1, #8]
  410148:	cmp	x3, x2
  41014c:	b.eq	410158 <__fxstatat@plt+0xd068>  // b.none
  410150:	mov	w0, #0x0                   	// #0
  410154:	ret
  410158:	ldr	x2, [x0]
  41015c:	ldr	x0, [x1]
  410160:	cmp	x2, x0
  410164:	cset	w0, eq  // eq = none
  410168:	ret
  41016c:	nop
  410170:	ldr	x0, [x0, #8]
  410174:	udiv	x2, x0, x1
  410178:	msub	x0, x2, x1, x0
  41017c:	ret
  410180:	ldr	x0, [x0]
  410184:	udiv	x2, x0, x1
  410188:	msub	x0, x2, x1, x0
  41018c:	ret
  410190:	ldr	x2, [x0]
  410194:	ldr	x0, [x1]
  410198:	cmp	x2, x0
  41019c:	cset	w0, eq  // eq = none
  4101a0:	ret
  4101a4:	nop
  4101a8:	ldr	x2, [x0]
  4101ac:	mov	w3, #0xffffffff            	// #-1
  4101b0:	ldr	x0, [x1]
  4101b4:	ldr	x2, [x2, #128]
  4101b8:	ldr	x1, [x0, #128]
  4101bc:	cmp	x2, x1
  4101c0:	cset	w0, hi  // hi = pmore
  4101c4:	csel	w0, w0, w3, cs  // cs = hs, nlast
  4101c8:	ret
  4101cc:	nop
  4101d0:	stp	x29, x30, [sp, #-48]!
  4101d4:	mov	x29, sp
  4101d8:	stp	x19, x20, [sp, #16]
  4101dc:	mov	x19, x1
  4101e0:	mov	x20, x2
  4101e4:	stp	x21, x22, [sp, #32]
  4101e8:	mov	x21, x0
  4101ec:	ldr	x1, [x0, #56]
  4101f0:	ldr	x0, [x0, #16]
  4101f4:	cmp	x1, x2
  4101f8:	ldr	x22, [x21, #64]
  4101fc:	b.cs	410224 <__fxstatat@plt+0xd134>  // b.hs, b.nlast
  410200:	add	x1, x2, #0x28
  410204:	str	x1, [x21, #56]
  410208:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  41020c:	cmp	x1, x2
  410210:	b.hi	4102a4 <__fxstatat@plt+0xd1b4>  // b.pmore
  410214:	lsl	x1, x1, #3
  410218:	bl	402c30 <realloc@plt>
  41021c:	cbz	x0, 4102a0 <__fxstatat@plt+0xd1b0>
  410220:	str	x0, [x21, #16]
  410224:	mov	x1, x0
  410228:	cbz	x19, 41023c <__fxstatat@plt+0xd14c>
  41022c:	nop
  410230:	str	x19, [x1], #8
  410234:	ldr	x19, [x19, #16]
  410238:	cbnz	x19, 410230 <__fxstatat@plt+0xd140>
  41023c:	mov	x3, x22
  410240:	mov	x1, x20
  410244:	mov	x2, #0x8                   	// #8
  410248:	bl	402a20 <qsort@plt>
  41024c:	ldr	x2, [x21, #16]
  410250:	subs	x6, x20, #0x1
  410254:	mov	x1, #0x0                   	// #0
  410258:	mov	x5, x2
  41025c:	ldr	x0, [x5], #8
  410260:	mov	x3, x0
  410264:	b.ne	410270 <__fxstatat@plt+0xd180>  // b.any
  410268:	b	4102c4 <__fxstatat@plt+0xd1d4>
  41026c:	ldr	x3, [x2, x1, lsl #3]
  410270:	ldr	x4, [x5, x1, lsl #3]
  410274:	str	x4, [x3, #16]
  410278:	add	x1, x1, #0x1
  41027c:	cmp	x1, x6
  410280:	b.ne	41026c <__fxstatat@plt+0xd17c>  // b.any
  410284:	add	x20, x2, x20, lsl #3
  410288:	ldur	x1, [x20, #-8]
  41028c:	str	xzr, [x1, #16]
  410290:	ldp	x19, x20, [sp, #16]
  410294:	ldp	x21, x22, [sp, #32]
  410298:	ldp	x29, x30, [sp], #48
  41029c:	ret
  4102a0:	ldr	x0, [x21, #16]
  4102a4:	bl	402e00 <free@plt>
  4102a8:	str	xzr, [x21, #16]
  4102ac:	mov	x0, x19
  4102b0:	str	xzr, [x21, #56]
  4102b4:	ldp	x19, x20, [sp, #16]
  4102b8:	ldp	x21, x22, [sp, #32]
  4102bc:	ldp	x29, x30, [sp], #48
  4102c0:	ret
  4102c4:	mov	x1, x0
  4102c8:	b	41028c <__fxstatat@plt+0xd19c>
  4102cc:	nop
  4102d0:	stp	x29, x30, [sp, #-48]!
  4102d4:	mov	x29, sp
  4102d8:	stp	x19, x20, [sp, #16]
  4102dc:	mov	x20, x2
  4102e0:	add	x2, x2, #0x100
  4102e4:	stp	x21, x22, [sp, #32]
  4102e8:	mov	x21, x0
  4102ec:	mov	x22, x1
  4102f0:	and	x0, x2, #0xfffffffffffffff8
  4102f4:	bl	402b00 <malloc@plt>
  4102f8:	mov	x19, x0
  4102fc:	cbz	x0, 41033c <__fxstatat@plt+0xd24c>
  410300:	mov	x1, x22
  410304:	mov	x2, x20
  410308:	add	x0, x0, #0xf8
  41030c:	bl	4028f0 <memcpy@plt>
  410310:	add	x2, x19, x20
  410314:	mov	w0, #0x30000               	// #196608
  410318:	ldr	x1, [x21, #32]
  41031c:	strb	wzr, [x2, #248]
  410320:	stp	xzr, xzr, [x19, #24]
  410324:	str	xzr, [x19, #40]
  410328:	str	x1, [x19, #56]
  41032c:	str	wzr, [x19, #64]
  410330:	str	x21, [x19, #80]
  410334:	str	x20, [x19, #96]
  410338:	stur	w0, [x19, #110]
  41033c:	mov	x0, x19
  410340:	ldp	x19, x20, [sp, #16]
  410344:	ldp	x21, x22, [sp, #32]
  410348:	ldp	x29, x30, [sp], #48
  41034c:	ret
  410350:	cbz	x0, 410394 <__fxstatat@plt+0xd2a4>
  410354:	stp	x29, x30, [sp, #-32]!
  410358:	mov	x29, sp
  41035c:	stp	x19, x20, [sp, #16]
  410360:	mov	x19, x0
  410364:	nop
  410368:	mov	x20, x19
  41036c:	ldr	x19, [x19, #16]
  410370:	ldr	x0, [x20, #24]
  410374:	cbz	x0, 41037c <__fxstatat@plt+0xd28c>
  410378:	bl	402c80 <closedir@plt>
  41037c:	mov	x0, x20
  410380:	bl	402e00 <free@plt>
  410384:	cbnz	x19, 410368 <__fxstatat@plt+0xd278>
  410388:	ldp	x19, x20, [sp, #16]
  41038c:	ldp	x29, x30, [sp], #32
  410390:	ret
  410394:	ret
  410398:	stp	x29, x30, [sp, #-32]!
  41039c:	mov	x29, sp
  4103a0:	str	x19, [sp, #16]
  4103a4:	mov	x19, x0
  4103a8:	b	4103b4 <__fxstatat@plt+0xd2c4>
  4103ac:	bl	4130b8 <__fxstatat@plt+0xffc8>
  4103b0:	tbz	w0, #31, 4103d8 <__fxstatat@plt+0xd2e8>
  4103b4:	mov	x0, x19
  4103b8:	bl	413068 <__fxstatat@plt+0xff78>
  4103bc:	mov	w1, w0
  4103c0:	mov	x0, x19
  4103c4:	tst	w1, #0xff
  4103c8:	b.eq	4103ac <__fxstatat@plt+0xd2bc>  // b.none
  4103cc:	ldr	x19, [sp, #16]
  4103d0:	ldp	x29, x30, [sp], #32
  4103d4:	ret
  4103d8:	bl	402c90 <close@plt>
  4103dc:	b	4103b4 <__fxstatat@plt+0xd2c4>
  4103e0:	stp	x29, x30, [sp, #-176]!
  4103e4:	mov	x29, sp
  4103e8:	stp	x21, x22, [sp, #32]
  4103ec:	ldr	x22, [x0, #80]
  4103f0:	stp	x19, x20, [sp, #16]
  4103f4:	mov	x19, x0
  4103f8:	ldr	w0, [x22, #72]
  4103fc:	tbz	w0, #9, 410480 <__fxstatat@plt+0xd390>
  410400:	ldr	x21, [x22, #80]
  410404:	mov	w20, w1
  410408:	cbz	x21, 41043c <__fxstatat@plt+0xd34c>
  41040c:	ldr	x2, [x19, #120]
  410410:	add	x1, sp, #0x38
  410414:	mov	x0, x21
  410418:	str	x2, [sp, #56]
  41041c:	bl	40b410 <__fxstatat@plt+0x8320>
  410420:	cbz	x0, 41046c <__fxstatat@plt+0xd37c>
  410424:	ldr	x20, [x0, #8]
  410428:	ldp	x21, x22, [sp, #32]
  41042c:	mov	x0, x20
  410430:	ldp	x19, x20, [sp, #16]
  410434:	ldp	x29, x30, [sp], #176
  410438:	ret
  41043c:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  410440:	adrp	x3, 410000 <__fxstatat@plt+0xcf10>
  410444:	add	x4, x4, #0xe00
  410448:	add	x3, x3, #0x190
  41044c:	adrp	x2, 410000 <__fxstatat@plt+0xcf10>
  410450:	mov	x1, #0x0                   	// #0
  410454:	add	x2, x2, #0x180
  410458:	mov	x0, #0xd                   	// #13
  41045c:	bl	40b6a8 <__fxstatat@plt+0x85b8>
  410460:	str	x0, [x22, #80]
  410464:	mov	x21, x0
  410468:	cbnz	x0, 41040c <__fxstatat@plt+0xd31c>
  41046c:	tbnz	w20, #31, 410480 <__fxstatat@plt+0xd390>
  410470:	mov	w0, w20
  410474:	add	x1, sp, #0x38
  410478:	bl	402bc0 <fstatfs@plt>
  41047c:	cbz	w0, 410498 <__fxstatat@plt+0xd3a8>
  410480:	mov	x20, #0x0                   	// #0
  410484:	mov	x0, x20
  410488:	ldp	x19, x20, [sp, #16]
  41048c:	ldp	x21, x22, [sp, #32]
  410490:	ldp	x29, x30, [sp], #176
  410494:	ret
  410498:	ldr	x20, [sp, #56]
  41049c:	cbz	x21, 410484 <__fxstatat@plt+0xd394>
  4104a0:	mov	x0, #0x10                  	// #16
  4104a4:	bl	402b00 <malloc@plt>
  4104a8:	mov	x22, x0
  4104ac:	cbz	x0, 410484 <__fxstatat@plt+0xd394>
  4104b0:	ldr	x2, [x19, #120]
  4104b4:	stp	x2, x20, [x22]
  4104b8:	mov	x0, x21
  4104bc:	mov	x1, x22
  4104c0:	bl	40bc00 <__fxstatat@plt+0x8b10>
  4104c4:	cbz	x0, 4104d8 <__fxstatat@plt+0xd3e8>
  4104c8:	cmp	x22, x0
  4104cc:	b.ne	4104e8 <__fxstatat@plt+0xd3f8>  // b.any
  4104d0:	ldr	x20, [sp, #56]
  4104d4:	b	410484 <__fxstatat@plt+0xd394>
  4104d8:	mov	x0, x22
  4104dc:	bl	402e00 <free@plt>
  4104e0:	ldr	x20, [sp, #56]
  4104e4:	b	410484 <__fxstatat@plt+0xd394>
  4104e8:	bl	402ce0 <abort@plt>
  4104ec:	nop
  4104f0:	stp	x29, x30, [sp, #-16]!
  4104f4:	mov	x29, sp
  4104f8:	bl	4103e0 <__fxstatat@plt+0xd2f0>
  4104fc:	mov	x1, x0
  410500:	mov	x0, #0x4973                	// #18803
  410504:	movk	x0, #0x5265, lsl #16
  410508:	cmp	x1, x0
  41050c:	b.eq	410588 <__fxstatat@plt+0xd498>  // b.none
  410510:	b.le	410554 <__fxstatat@plt+0xd464>
  410514:	mov	x2, #0x5342                	// #21314
  410518:	mov	w0, #0x2                   	// #2
  41051c:	movk	x2, #0x5846, lsl #16
  410520:	cmp	x1, x2
  410524:	b.eq	41054c <__fxstatat@plt+0xd45c>  // b.none
  410528:	mov	x2, #0x4d42                	// #19778
  41052c:	mov	w0, #0x0                   	// #0
  410530:	movk	x2, #0xff53, lsl #16
  410534:	cmp	x1, x2
  410538:	b.eq	41054c <__fxstatat@plt+0xd45c>  // b.none
  41053c:	mov	x0, #0x414f                	// #16719
  410540:	movk	x0, #0x5346, lsl #16
  410544:	cmp	x1, x0
  410548:	cset	w0, ne  // ne = any
  41054c:	ldp	x29, x30, [sp], #16
  410550:	ret
  410554:	mov	x0, #0x6969                	// #26985
  410558:	cmp	x1, x0
  41055c:	b.eq	410580 <__fxstatat@plt+0xd490>  // b.none
  410560:	mov	x2, #0x9fa0                	// #40864
  410564:	mov	w0, #0x0                   	// #0
  410568:	cmp	x1, x2
  41056c:	b.eq	41054c <__fxstatat@plt+0xd45c>  // b.none
  410570:	cmp	x1, #0x0
  410574:	cset	w0, ne  // ne = any
  410578:	ldp	x29, x30, [sp], #16
  41057c:	ret
  410580:	mov	w0, #0x0                   	// #0
  410584:	b	41054c <__fxstatat@plt+0xd45c>
  410588:	mov	w0, #0x2                   	// #2
  41058c:	b	41054c <__fxstatat@plt+0xd45c>
  410590:	stp	x29, x30, [sp, #-32]!
  410594:	mov	x29, sp
  410598:	stp	x19, x20, [sp, #16]
  41059c:	mov	x19, x0
  4105a0:	mov	w20, w1
  4105a4:	mov	w0, #0xffffff9c            	// #-100
  4105a8:	ldr	w1, [x19, #44]
  4105ac:	cmp	w1, w20
  4105b0:	ccmp	w1, w0, #0x4, eq  // eq = none
  4105b4:	b.ne	41060c <__fxstatat@plt+0xd51c>  // b.any
  4105b8:	and	w2, w2, #0xff
  4105bc:	cbnz	w2, 4105e0 <__fxstatat@plt+0xd4f0>
  4105c0:	ldr	w0, [x19, #72]
  4105c4:	tst	x0, #0x4
  4105c8:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  4105cc:	b.ge	410600 <__fxstatat@plt+0xd510>  // b.tcont
  4105d0:	str	w20, [x19, #44]
  4105d4:	ldp	x19, x20, [sp, #16]
  4105d8:	ldp	x29, x30, [sp], #32
  4105dc:	ret
  4105e0:	add	x0, x19, #0x60
  4105e4:	bl	413070 <__fxstatat@plt+0xff80>
  4105e8:	tbnz	w0, #31, 4105d0 <__fxstatat@plt+0xd4e0>
  4105ec:	bl	402c90 <close@plt>
  4105f0:	str	w20, [x19, #44]
  4105f4:	ldp	x19, x20, [sp, #16]
  4105f8:	ldp	x29, x30, [sp], #32
  4105fc:	ret
  410600:	mov	w0, w1
  410604:	bl	402c90 <close@plt>
  410608:	b	4105f0 <__fxstatat@plt+0xd500>
  41060c:	bl	402ce0 <abort@plt>
  410610:	stp	x29, x30, [sp, #-32]!
  410614:	mov	x29, sp
  410618:	ldr	w1, [x0, #72]
  41061c:	stp	x19, x20, [sp, #16]
  410620:	mov	x19, x0
  410624:	mov	w20, #0x0                   	// #0
  410628:	tbnz	w1, #2, 410640 <__fxstatat@plt+0xd550>
  41062c:	tbz	w1, #9, 410658 <__fxstatat@plt+0xd568>
  410630:	and	w20, w1, #0x4
  410634:	mov	w2, #0x1                   	// #1
  410638:	mov	w1, #0xffffff9c            	// #-100
  41063c:	bl	410590 <__fxstatat@plt+0xd4a0>
  410640:	add	x0, x19, #0x60
  410644:	bl	410398 <__fxstatat@plt+0xd2a8>
  410648:	mov	w0, w20
  41064c:	ldp	x19, x20, [sp, #16]
  410650:	ldp	x29, x30, [sp], #32
  410654:	ret
  410658:	ldr	w0, [x0, #40]
  41065c:	bl	402960 <fchdir@plt>
  410660:	cmp	w0, #0x0
  410664:	cset	w20, ne  // ne = any
  410668:	add	x0, x19, #0x60
  41066c:	bl	410398 <__fxstatat@plt+0xd2a8>
  410670:	mov	w0, w20
  410674:	ldp	x19, x20, [sp, #16]
  410678:	ldp	x29, x30, [sp], #32
  41067c:	ret
  410680:	stp	x29, x30, [sp, #-48]!
  410684:	and	w3, w3, #0xff
  410688:	mov	x29, sp
  41068c:	ldr	x5, [x2, #88]
  410690:	stp	x19, x20, [sp, #16]
  410694:	ldr	w4, [x1]
  410698:	str	x21, [sp, #32]
  41069c:	mov	x19, x2
  4106a0:	mov	x21, x1
  4106a4:	add	x20, x2, #0x78
  4106a8:	ldr	x1, [x2, #48]
  4106ac:	cbnz	x5, 410704 <__fxstatat@plt+0xd614>
  4106b0:	tbz	w4, #0, 410704 <__fxstatat@plt+0xd614>
  4106b4:	mov	x2, x20
  4106b8:	mov	w0, #0x0                   	// #0
  4106bc:	bl	403060 <__xstat@plt>
  4106c0:	cbz	w0, 41072c <__fxstatat@plt+0xd63c>
  4106c4:	bl	403040 <__errno_location@plt>
  4106c8:	mov	x21, x0
  4106cc:	ldr	w0, [x0]
  4106d0:	cmp	w0, #0x2
  4106d4:	b.ne	41076c <__fxstatat@plt+0xd67c>  // b.any
  4106d8:	ldr	x1, [x19, #48]
  4106dc:	mov	x2, x20
  4106e0:	mov	w0, #0x0                   	// #0
  4106e4:	bl	402f40 <__lxstat@plt>
  4106e8:	cbnz	w0, 410810 <__fxstatat@plt+0xd720>
  4106ec:	str	wzr, [x21]
  4106f0:	mov	w0, #0xd                   	// #13
  4106f4:	ldp	x19, x20, [sp, #16]
  4106f8:	ldr	x21, [sp, #32]
  4106fc:	ldp	x29, x30, [sp], #48
  410700:	ret
  410704:	tst	x4, #0x2
  410708:	ccmp	w3, #0x0, #0x0, eq  // eq = none
  41070c:	b.ne	4106b4 <__fxstatat@plt+0xd5c4>  // b.any
  410710:	mov	x2, x1
  410714:	mov	x3, x20
  410718:	mov	w1, w0
  41071c:	mov	w4, #0x100                 	// #256
  410720:	mov	w0, #0x0                   	// #0
  410724:	bl	4030f0 <__fxstatat@plt>
  410728:	cbnz	w0, 410764 <__fxstatat@plt+0xd674>
  41072c:	ldr	w0, [x20, #16]
  410730:	and	w0, w0, #0xf000
  410734:	cmp	w0, #0x4, lsl #12
  410738:	b.eq	4107a4 <__fxstatat@plt+0xd6b4>  // b.none
  41073c:	cmp	w0, #0xa, lsl #12
  410740:	b.eq	410820 <__fxstatat@plt+0xd730>  // b.none
  410744:	cmp	w0, #0x8, lsl #12
  410748:	mov	w1, #0x8                   	// #8
  41074c:	mov	w0, #0x3                   	// #3
  410750:	csel	w0, w0, w1, ne  // ne = any
  410754:	ldp	x19, x20, [sp, #16]
  410758:	ldr	x21, [sp, #32]
  41075c:	ldp	x29, x30, [sp], #48
  410760:	ret
  410764:	bl	403040 <__errno_location@plt>
  410768:	ldr	w0, [x0]
  41076c:	str	w0, [x19, #64]
  410770:	mov	w0, #0xa                   	// #10
  410774:	stp	xzr, xzr, [x19, #120]
  410778:	stp	xzr, xzr, [x20, #16]
  41077c:	stp	xzr, xzr, [x20, #32]
  410780:	stp	xzr, xzr, [x20, #48]
  410784:	stp	xzr, xzr, [x20, #64]
  410788:	stp	xzr, xzr, [x20, #80]
  41078c:	stp	xzr, xzr, [x20, #96]
  410790:	stp	xzr, xzr, [x20, #112]
  410794:	ldp	x19, x20, [sp, #16]
  410798:	ldr	x21, [sp, #32]
  41079c:	ldp	x29, x30, [sp], #48
  4107a0:	ret
  4107a4:	ldr	w1, [x20, #20]
  4107a8:	cmp	w1, #0x1
  4107ac:	b.ls	410818 <__fxstatat@plt+0xd728>  // b.plast
  4107b0:	ldr	x0, [x19, #88]
  4107b4:	cmp	x0, #0x0
  4107b8:	b.le	410818 <__fxstatat@plt+0xd728>
  4107bc:	ldr	w2, [x21]
  4107c0:	sub	w0, w1, #0x2
  4107c4:	tst	x2, #0x20
  4107c8:	csel	w1, w0, w1, eq  // eq = none
  4107cc:	ldrb	w2, [x19, #248]
  4107d0:	mov	w0, #0x1                   	// #1
  4107d4:	str	w1, [x19, #104]
  4107d8:	cmp	w2, #0x2e
  4107dc:	b.ne	410754 <__fxstatat@plt+0xd664>  // b.any
  4107e0:	ldrb	w1, [x19, #249]
  4107e4:	cbz	w1, 4107fc <__fxstatat@plt+0xd70c>
  4107e8:	ldr	w1, [x19, #248]
  4107ec:	mov	w2, #0x2e00                	// #11776
  4107f0:	and	w1, w1, #0xffff00
  4107f4:	cmp	w1, w2
  4107f8:	b.ne	410754 <__fxstatat@plt+0xd664>  // b.any
  4107fc:	ldr	x1, [x19, #88]
  410800:	mov	w0, #0x5                   	// #5
  410804:	cmp	x1, #0x0
  410808:	csinc	w0, w0, wzr, ne  // ne = any
  41080c:	b	410754 <__fxstatat@plt+0xd664>
  410810:	ldr	w0, [x21]
  410814:	b	41076c <__fxstatat@plt+0xd67c>
  410818:	mov	w1, #0xffffffff            	// #-1
  41081c:	b	4107cc <__fxstatat@plt+0xd6dc>
  410820:	mov	w0, #0xc                   	// #12
  410824:	b	410754 <__fxstatat@plt+0xd664>
  410828:	stp	x29, x30, [sp, #-32]!
  41082c:	mov	x4, x1
  410830:	mov	x29, sp
  410834:	ldr	x5, [x1]
  410838:	str	x19, [sp, #16]
  41083c:	mov	x19, x0
  410840:	add	x3, x5, #0x100
  410844:	add	x1, x3, x2
  410848:	cmp	x5, x1
  41084c:	ldr	x0, [x0]
  410850:	b.hi	410878 <__fxstatat@plt+0xd788>  // b.pmore
  410854:	str	x1, [x4]
  410858:	bl	402c30 <realloc@plt>
  41085c:	mov	x1, x0
  410860:	cbz	x0, 4108a0 <__fxstatat@plt+0xd7b0>
  410864:	mov	w0, #0x1                   	// #1
  410868:	str	x1, [x19]
  41086c:	ldr	x19, [sp, #16]
  410870:	ldp	x29, x30, [sp], #32
  410874:	ret
  410878:	bl	402e00 <free@plt>
  41087c:	str	xzr, [x19]
  410880:	bl	403040 <__errno_location@plt>
  410884:	mov	x1, x0
  410888:	mov	w2, #0x24                  	// #36
  41088c:	mov	w0, #0x0                   	// #0
  410890:	ldr	x19, [sp, #16]
  410894:	str	w2, [x1]
  410898:	ldp	x29, x30, [sp], #32
  41089c:	ret
  4108a0:	ldr	x0, [x19]
  4108a4:	bl	402e00 <free@plt>
  4108a8:	str	xzr, [x19]
  4108ac:	mov	w0, #0x0                   	// #0
  4108b0:	b	41086c <__fxstatat@plt+0xd77c>
  4108b4:	nop
  4108b8:	stp	x29, x30, [sp, #-32]!
  4108bc:	mov	x29, sp
  4108c0:	str	x19, [sp, #16]
  4108c4:	mov	x19, x1
  4108c8:	mov	w1, #0x102                 	// #258
  4108cc:	tst	w0, w1
  4108d0:	b.eq	410910 <__fxstatat@plt+0xd820>  // b.none
  4108d4:	adrp	x4, 402000 <mbrtowc@plt-0x8e0>
  4108d8:	adrp	x3, 410000 <__fxstatat@plt+0xcf10>
  4108dc:	add	x4, x4, #0xe00
  4108e0:	add	x3, x3, #0x140
  4108e4:	adrp	x2, 410000 <__fxstatat@plt+0xcf10>
  4108e8:	mov	x1, #0x0                   	// #0
  4108ec:	add	x2, x2, #0x170
  4108f0:	mov	x0, #0x1f                  	// #31
  4108f4:	bl	40b6a8 <__fxstatat@plt+0x85b8>
  4108f8:	cmp	x0, #0x0
  4108fc:	str	x0, [x19]
  410900:	cset	w0, ne  // ne = any
  410904:	ldr	x19, [sp, #16]
  410908:	ldp	x29, x30, [sp], #32
  41090c:	ret
  410910:	mov	x0, #0x20                  	// #32
  410914:	bl	402b00 <malloc@plt>
  410918:	str	x0, [x19]
  41091c:	cbz	x0, 410934 <__fxstatat@plt+0xd844>
  410920:	bl	412e10 <__fxstatat@plt+0xfd20>
  410924:	mov	w0, #0x1                   	// #1
  410928:	ldr	x19, [sp, #16]
  41092c:	ldp	x29, x30, [sp], #32
  410930:	ret
  410934:	mov	w0, #0x0                   	// #0
  410938:	b	410904 <__fxstatat@plt+0xd814>
  41093c:	nop
  410940:	lsl	w3, w1, #11
  410944:	mov	x4, x2
  410948:	and	w3, w3, #0x8000
  41094c:	mov	w2, #0x4900                	// #18688
  410950:	movk	w2, #0x8, lsl #16
  410954:	orr	w2, w3, w2
  410958:	tbz	w1, #9, 410964 <__fxstatat@plt+0xd874>
  41095c:	mov	x1, x4
  410960:	b	413148 <__fxstatat@plt+0x10058>
  410964:	mov	w1, w2
  410968:	mov	x0, x4
  41096c:	b	40a898 <__fxstatat@plt+0x77a8>
  410970:	stp	x29, x30, [sp, #-208]!
  410974:	mov	x29, sp
  410978:	stp	x19, x20, [sp, #16]
  41097c:	mov	w20, w2
  410980:	mov	x19, x3
  410984:	stp	x21, x22, [sp, #32]
  410988:	mov	x21, x0
  41098c:	ldr	w22, [x0, #72]
  410990:	stp	x23, x24, [sp, #48]
  410994:	mov	x23, x1
  410998:	and	w0, w22, #0x4
  41099c:	str	x25, [sp, #64]
  4109a0:	cbz	x3, 4109b0 <__fxstatat@plt+0xd8c0>
  4109a4:	ldrb	w1, [x3]
  4109a8:	cmp	w1, #0x2e
  4109ac:	b.eq	410a20 <__fxstatat@plt+0xd930>  // b.none
  4109b0:	cbnz	w0, 410ae4 <__fxstatat@plt+0xd9f4>
  4109b4:	mov	w25, #0x0                   	// #0
  4109b8:	tbnz	w20, #31, 410a54 <__fxstatat@plt+0xd964>
  4109bc:	mov	w24, w20
  4109c0:	mov	w25, #0x0                   	// #0
  4109c4:	tbnz	w22, #1, 410a78 <__fxstatat@plt+0xd988>
  4109c8:	cbz	x19, 4109d8 <__fxstatat@plt+0xd8e8>
  4109cc:	ldrb	w1, [x19]
  4109d0:	cmp	w1, #0x2e
  4109d4:	b.eq	410b28 <__fxstatat@plt+0xda38>  // b.none
  4109d8:	tbnz	w22, #9, 410ab4 <__fxstatat@plt+0xd9c4>
  4109dc:	mov	w0, w24
  4109e0:	bl	402960 <fchdir@plt>
  4109e4:	mov	w19, w0
  4109e8:	tbz	w20, #31, 410af4 <__fxstatat@plt+0xda04>
  4109ec:	bl	403040 <__errno_location@plt>
  4109f0:	mov	x20, x0
  4109f4:	mov	w0, w24
  4109f8:	ldr	w21, [x20]
  4109fc:	bl	402c90 <close@plt>
  410a00:	str	w21, [x20]
  410a04:	mov	w0, w19
  410a08:	ldp	x19, x20, [sp, #16]
  410a0c:	ldp	x21, x22, [sp, #32]
  410a10:	ldp	x23, x24, [sp, #48]
  410a14:	ldr	x25, [sp, #64]
  410a18:	ldp	x29, x30, [sp], #208
  410a1c:	ret
  410a20:	ldrb	w2, [x3, #1]
  410a24:	cmp	w2, #0x2e
  410a28:	b.ne	4109b0 <__fxstatat@plt+0xd8c0>  // b.any
  410a2c:	ldrb	w2, [x3, #2]
  410a30:	cbnz	w2, 4109b0 <__fxstatat@plt+0xd8c0>
  410a34:	cbnz	w0, 410ae4 <__fxstatat@plt+0xd9f4>
  410a38:	tbz	w20, #31, 410b8c <__fxstatat@plt+0xda9c>
  410a3c:	tbz	w22, #9, 410b40 <__fxstatat@plt+0xda50>
  410a40:	add	x24, x21, #0x60
  410a44:	mov	x0, x24
  410a48:	bl	413068 <__fxstatat@plt+0xff78>
  410a4c:	ands	w25, w0, #0xff
  410a50:	b.eq	410b54 <__fxstatat@plt+0xda64>  // b.none
  410a54:	ldr	w0, [x21, #44]
  410a58:	mov	w1, w22
  410a5c:	mov	x2, x19
  410a60:	bl	410940 <__fxstatat@plt+0xd850>
  410a64:	mov	w24, w0
  410a68:	tbnz	w0, #31, 410b84 <__fxstatat@plt+0xda94>
  410a6c:	ldr	w22, [x21, #72]
  410a70:	tbz	w22, #1, 4109c8 <__fxstatat@plt+0xd8d8>
  410a74:	nop
  410a78:	add	x2, sp, #0x50
  410a7c:	mov	w1, w24
  410a80:	mov	w0, #0x0                   	// #0
  410a84:	bl	402f80 <__fxstat@plt>
  410a88:	cbnz	w0, 410b1c <__fxstatat@plt+0xda2c>
  410a8c:	ldr	x0, [sp, #80]
  410a90:	ldr	x1, [x23, #120]
  410a94:	cmp	x1, x0
  410a98:	b.ne	410b10 <__fxstatat@plt+0xda20>  // b.any
  410a9c:	ldr	x0, [sp, #88]
  410aa0:	ldr	x1, [x23, #128]
  410aa4:	cmp	x1, x0
  410aa8:	b.ne	410b10 <__fxstatat@plt+0xda20>  // b.any
  410aac:	ldr	w22, [x21, #72]
  410ab0:	tbz	w22, #9, 4109dc <__fxstatat@plt+0xd8ec>
  410ab4:	eor	w2, w25, #0x1
  410ab8:	mov	w1, w24
  410abc:	mov	x0, x21
  410ac0:	mov	w19, #0x0                   	// #0
  410ac4:	bl	410590 <__fxstatat@plt+0xd4a0>
  410ac8:	mov	w0, w19
  410acc:	ldp	x19, x20, [sp, #16]
  410ad0:	ldp	x21, x22, [sp, #32]
  410ad4:	ldp	x23, x24, [sp, #48]
  410ad8:	ldr	x25, [sp, #64]
  410adc:	ldp	x29, x30, [sp], #208
  410ae0:	ret
  410ae4:	tst	x22, #0x200
  410ae8:	mov	w19, #0x0                   	// #0
  410aec:	ccmp	w20, #0x0, #0x1, ne  // ne = any
  410af0:	b.ge	410b48 <__fxstatat@plt+0xda58>  // b.tcont
  410af4:	mov	w0, w19
  410af8:	ldp	x19, x20, [sp, #16]
  410afc:	ldp	x21, x22, [sp, #32]
  410b00:	ldp	x23, x24, [sp, #48]
  410b04:	ldr	x25, [sp, #64]
  410b08:	ldp	x29, x30, [sp], #208
  410b0c:	ret
  410b10:	bl	403040 <__errno_location@plt>
  410b14:	mov	w1, #0x2                   	// #2
  410b18:	str	w1, [x0]
  410b1c:	mov	w19, #0xffffffff            	// #-1
  410b20:	tbz	w20, #31, 410af4 <__fxstatat@plt+0xda04>
  410b24:	b	4109ec <__fxstatat@plt+0xd8fc>
  410b28:	ldrb	w0, [x19, #1]
  410b2c:	cmp	w0, #0x2e
  410b30:	b.ne	4109d8 <__fxstatat@plt+0xd8e8>  // b.any
  410b34:	ldrb	w0, [x19, #2]
  410b38:	cbz	w0, 410a78 <__fxstatat@plt+0xd988>
  410b3c:	b	4109d8 <__fxstatat@plt+0xd8e8>
  410b40:	mov	w25, #0x1                   	// #1
  410b44:	b	410a54 <__fxstatat@plt+0xd964>
  410b48:	mov	w0, w20
  410b4c:	bl	402c90 <close@plt>
  410b50:	b	410af4 <__fxstatat@plt+0xda04>
  410b54:	mov	x0, x24
  410b58:	bl	4130b8 <__fxstatat@plt+0xffc8>
  410b5c:	mov	w24, w0
  410b60:	tbnz	w0, #31, 410b78 <__fxstatat@plt+0xda88>
  410b64:	ldr	w22, [x21, #72]
  410b68:	mov	w20, w0
  410b6c:	mov	w25, #0x1                   	// #1
  410b70:	tbz	w22, #1, 4109d8 <__fxstatat@plt+0xd8e8>
  410b74:	b	410a78 <__fxstatat@plt+0xd988>
  410b78:	ldr	w22, [x21, #72]
  410b7c:	mov	w25, #0x1                   	// #1
  410b80:	b	410a54 <__fxstatat@plt+0xd964>
  410b84:	mov	w19, #0xffffffff            	// #-1
  410b88:	b	410af4 <__fxstatat@plt+0xda04>
  410b8c:	mov	w24, w20
  410b90:	mov	w25, #0x1                   	// #1
  410b94:	tbz	w22, #1, 4109d0 <__fxstatat@plt+0xd8e0>
  410b98:	b	410a78 <__fxstatat@plt+0xd988>
  410b9c:	nop
  410ba0:	stp	x29, x30, [sp, #-48]!
  410ba4:	mov	x29, sp
  410ba8:	stp	x19, x20, [sp, #16]
  410bac:	mov	x19, x2
  410bb0:	str	x21, [sp, #32]
  410bb4:	mov	x21, x1
  410bb8:	mov	w1, #0x102                 	// #258
  410bbc:	tst	w0, w1
  410bc0:	b.eq	410c30 <__fxstatat@plt+0xdb40>  // b.none
  410bc4:	mov	x0, #0x18                  	// #24
  410bc8:	bl	402b00 <malloc@plt>
  410bcc:	mov	x20, x0
  410bd0:	cbz	x0, 410c74 <__fxstatat@plt+0xdb84>
  410bd4:	ldr	x2, [x19, #120]
  410bd8:	mov	x1, x0
  410bdc:	str	x2, [x20]
  410be0:	ldr	x0, [x21]
  410be4:	str	x19, [x20, #16]
  410be8:	ldr	x2, [x19, #128]
  410bec:	str	x2, [x20, #8]
  410bf0:	bl	40bc00 <__fxstatat@plt+0x8b10>
  410bf4:	mov	x21, x0
  410bf8:	cmp	x20, x0
  410bfc:	b.eq	410c60 <__fxstatat@plt+0xdb70>  // b.none
  410c00:	mov	x0, x20
  410c04:	bl	402e00 <free@plt>
  410c08:	cbz	x21, 410c74 <__fxstatat@plt+0xdb84>
  410c0c:	ldr	x2, [x21, #16]
  410c10:	mov	w1, #0x2                   	// #2
  410c14:	mov	w0, #0x1                   	// #1
  410c18:	str	x2, [x19]
  410c1c:	strh	w1, [x19, #108]
  410c20:	ldp	x19, x20, [sp, #16]
  410c24:	ldr	x21, [sp, #32]
  410c28:	ldp	x29, x30, [sp], #48
  410c2c:	ret
  410c30:	ldr	x0, [x21]
  410c34:	add	x1, x2, #0x78
  410c38:	bl	412e28 <__fxstatat@plt+0xfd38>
  410c3c:	ands	w0, w0, #0xff
  410c40:	b.eq	410c60 <__fxstatat@plt+0xdb70>  // b.none
  410c44:	mov	w1, #0x2                   	// #2
  410c48:	str	x19, [x19]
  410c4c:	strh	w1, [x19, #108]
  410c50:	ldp	x19, x20, [sp, #16]
  410c54:	ldr	x21, [sp, #32]
  410c58:	ldp	x29, x30, [sp], #48
  410c5c:	ret
  410c60:	mov	w0, #0x1                   	// #1
  410c64:	ldp	x19, x20, [sp, #16]
  410c68:	ldr	x21, [sp, #32]
  410c6c:	ldp	x29, x30, [sp], #48
  410c70:	ret
  410c74:	mov	w0, #0x0                   	// #0
  410c78:	b	410c20 <__fxstatat@plt+0xdb30>
  410c7c:	nop
  410c80:	stp	x29, x30, [sp, #-48]!
  410c84:	mov	w3, #0x102                 	// #258
  410c88:	tst	w0, w3
  410c8c:	mov	x29, sp
  410c90:	b.ne	410cc8 <__fxstatat@plt+0xdbd8>  // b.any
  410c94:	ldr	x0, [x2, #8]
  410c98:	cbz	x0, 410cc0 <__fxstatat@plt+0xdbd0>
  410c9c:	ldr	x3, [x0, #88]
  410ca0:	tbnz	x3, #63, 410cc0 <__fxstatat@plt+0xdbd0>
  410ca4:	ldr	x1, [x1]
  410ca8:	ldr	x3, [x1, #16]
  410cac:	cbz	x3, 410d08 <__fxstatat@plt+0xdc18>
  410cb0:	ldr	x4, [x1]
  410cb4:	ldr	x3, [x2, #128]
  410cb8:	cmp	x4, x3
  410cbc:	b.eq	410cec <__fxstatat@plt+0xdbfc>  // b.none
  410cc0:	ldp	x29, x30, [sp], #48
  410cc4:	ret
  410cc8:	ldp	x3, x2, [x2, #120]
  410ccc:	stp	x3, x2, [sp, #24]
  410cd0:	ldr	x0, [x1]
  410cd4:	add	x1, sp, #0x18
  410cd8:	bl	40bc48 <__fxstatat@plt+0x8b58>
  410cdc:	cbz	x0, 410d08 <__fxstatat@plt+0xdc18>
  410ce0:	bl	402e00 <free@plt>
  410ce4:	ldp	x29, x30, [sp], #48
  410ce8:	ret
  410cec:	ldr	x3, [x1, #8]
  410cf0:	ldr	x2, [x2, #120]
  410cf4:	cmp	x3, x2
  410cf8:	b.ne	410cc0 <__fxstatat@plt+0xdbd0>  // b.any
  410cfc:	ldp	x2, x0, [x0, #120]
  410d00:	stp	x0, x2, [x1]
  410d04:	b	410cc0 <__fxstatat@plt+0xdbd0>
  410d08:	bl	402ce0 <abort@plt>
  410d0c:	nop
  410d10:	stp	x29, x30, [sp, #-192]!
  410d14:	mov	x29, sp
  410d18:	stp	x21, x22, [sp, #32]
  410d1c:	ldr	x21, [x0]
  410d20:	stp	x27, x28, [sp, #80]
  410d24:	mov	x28, x0
  410d28:	stp	x19, x20, [sp, #16]
  410d2c:	ldr	x0, [x21, #24]
  410d30:	stp	x23, x24, [sp, #48]
  410d34:	str	w1, [sp, #156]
  410d38:	str	x0, [sp, #160]
  410d3c:	cbz	x0, 411090 <__fxstatat@plt+0xdfa0>
  410d40:	bl	402f20 <dirfd@plt>
  410d44:	str	w0, [sp, #188]
  410d48:	tbnz	w0, #31, 411510 <__fxstatat@plt+0xe420>
  410d4c:	ldr	x0, [x28, #64]
  410d50:	stp	x25, x26, [sp, #64]
  410d54:	cbz	x0, 411470 <__fxstatat@plt+0xe380>
  410d58:	ldr	w0, [x28, #72]
  410d5c:	mov	x1, #0xffffffffffffffff    	// #-1
  410d60:	str	x1, [sp, #128]
  410d64:	mov	w1, #0x1                   	// #1
  410d68:	str	w1, [sp, #172]
  410d6c:	ldr	x20, [x21, #72]
  410d70:	ldr	x1, [x21, #56]
  410d74:	sub	x2, x20, #0x1
  410d78:	str	x2, [sp, #136]
  410d7c:	ldrb	w1, [x1, x2]
  410d80:	cmp	w1, #0x2f
  410d84:	b.eq	410d90 <__fxstatat@plt+0xdca0>  // b.none
  410d88:	str	x20, [sp, #136]
  410d8c:	add	x20, x20, #0x1
  410d90:	str	xzr, [sp, #120]
  410d94:	tbz	w0, #2, 410db4 <__fxstatat@plt+0xdcc4>
  410d98:	ldr	x0, [x28, #32]
  410d9c:	mov	w1, #0x2f                  	// #47
  410da0:	ldr	x2, [sp, #136]
  410da4:	add	x26, x0, x2
  410da8:	add	x3, x26, #0x1
  410dac:	strb	w1, [x0, x2]
  410db0:	str	x3, [sp, #120]
  410db4:	ldr	x0, [x21, #88]
  410db8:	ldr	x27, [x21, #24]
  410dbc:	add	x1, x0, #0x1
  410dc0:	ldr	x22, [x28, #48]
  410dc4:	str	x1, [sp, #112]
  410dc8:	sub	x22, x22, x20
  410dcc:	cbz	x27, 4115e0 <__fxstatat@plt+0xe4f0>
  410dd0:	bl	403040 <__errno_location@plt>
  410dd4:	mov	x24, #0x0                   	// #0
  410dd8:	mov	x19, #0x0                   	// #0
  410ddc:	mov	x23, #0x0                   	// #0
  410de0:	str	x0, [sp, #104]
  410de4:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  410de8:	add	x0, x0, #0x968
  410dec:	str	x0, [sp, #144]
  410df0:	str	wzr, [sp, #152]
  410df4:	str	wzr, [sp, #168]
  410df8:	ldr	x0, [sp, #104]
  410dfc:	str	wzr, [x0]
  410e00:	mov	x0, x27
  410e04:	bl	402c20 <readdir@plt>
  410e08:	mov	x26, x0
  410e0c:	cbz	x0, 411360 <__fxstatat@plt+0xe270>
  410e10:	ldr	w0, [x28, #72]
  410e14:	tbnz	w0, #5, 410e24 <__fxstatat@plt+0xdd34>
  410e18:	ldrb	w0, [x26, #19]
  410e1c:	cmp	w0, #0x2e
  410e20:	b.eq	411030 <__fxstatat@plt+0xdf40>  // b.none
  410e24:	add	x25, x26, #0x13
  410e28:	mov	x0, x25
  410e2c:	bl	402920 <strlen@plt>
  410e30:	mov	x1, x25
  410e34:	mov	x25, x0
  410e38:	mov	x2, x25
  410e3c:	mov	x0, x28
  410e40:	bl	4102d0 <__fxstatat@plt+0xd1e0>
  410e44:	mov	x27, x0
  410e48:	cbz	x0, 41123c <__fxstatat@plt+0xe14c>
  410e4c:	cmp	x25, x22
  410e50:	b.cs	410fb0 <__fxstatat@plt+0xdec0>  // b.hs, b.nlast
  410e54:	adds	x3, x25, x20
  410e58:	b.cs	4115f8 <__fxstatat@plt+0xe508>  // b.hs, b.nlast
  410e5c:	ldr	w0, [x28, #72]
  410e60:	add	x1, x27, #0xf8
  410e64:	ldr	x2, [x28]
  410e68:	str	x2, [x27, #8]
  410e6c:	ldr	x2, [x26]
  410e70:	str	x3, [x27, #72]
  410e74:	ldr	x3, [sp, #112]
  410e78:	str	x3, [x27, #88]
  410e7c:	str	x2, [x27, #128]
  410e80:	tbnz	w0, #2, 411008 <__fxstatat@plt+0xdf18>
  410e84:	str	x1, [x27, #48]
  410e88:	ldr	x1, [x28, #64]
  410e8c:	cbz	x1, 410e94 <__fxstatat@plt+0xdda4>
  410e90:	tbz	w0, #10, 41106c <__fxstatat@plt+0xdf7c>
  410e94:	ldrb	w1, [x26, #18]
  410e98:	and	w0, w0, #0x18
  410e9c:	cmp	w0, #0x18
  410ea0:	sub	w0, w1, #0x1
  410ea4:	b.eq	411048 <__fxstatat@plt+0xdf58>  // b.none
  410ea8:	mov	w1, #0xb                   	// #11
  410eac:	strh	w1, [x27, #108]
  410eb0:	cmp	w0, #0xb
  410eb4:	b.ls	410f88 <__fxstatat@plt+0xde98>  // b.plast
  410eb8:	mov	x1, #0x2                   	// #2
  410ebc:	str	wzr, [x27, #136]
  410ec0:	str	x1, [x27, #168]
  410ec4:	str	xzr, [x27, #16]
  410ec8:	cbz	x23, 411028 <__fxstatat@plt+0xdf38>
  410ecc:	str	x27, [x24, #16]
  410ed0:	mov	x0, #0x2710                	// #10000
  410ed4:	cmp	x19, x0
  410ed8:	b.eq	410f9c <__fxstatat@plt+0xdeac>  // b.none
  410edc:	ldr	x0, [sp, #128]
  410ee0:	add	x19, x19, #0x1
  410ee4:	cmp	x19, x0
  410ee8:	b.cs	410ef8 <__fxstatat@plt+0xde08>  // b.hs, b.nlast
  410eec:	mov	x24, x27
  410ef0:	ldr	x27, [x21, #24]
  410ef4:	cbnz	x27, 410df8 <__fxstatat@plt+0xdd08>
  410ef8:	ldr	w0, [sp, #152]
  410efc:	cbnz	w0, 4113a4 <__fxstatat@plt+0xe2b4>
  410f00:	ldr	w0, [x28, #72]
  410f04:	tbz	w0, #2, 410f2c <__fxstatat@plt+0xde3c>
  410f08:	ldr	x0, [x28, #48]
  410f0c:	cmp	x19, #0x0
  410f10:	ccmp	x0, x20, #0x4, ne  // ne = any
  410f14:	b.ne	410f24 <__fxstatat@plt+0xde34>  // b.any
  410f18:	ldr	x0, [sp, #120]
  410f1c:	sub	x0, x0, #0x1
  410f20:	str	x0, [sp, #120]
  410f24:	ldr	x0, [sp, #120]
  410f28:	strb	wzr, [x0]
  410f2c:	ldr	x0, [sp, #160]
  410f30:	cmp	x0, #0x0
  410f34:	ldr	w0, [sp, #172]
  410f38:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  410f3c:	b.eq	411208 <__fxstatat@plt+0xe118>  // b.none
  410f40:	ldr	w0, [sp, #156]
  410f44:	cmp	x19, #0x0
  410f48:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  410f4c:	b.eq	41129c <__fxstatat@plt+0xe1ac>  // b.none
  410f50:	ldr	w0, [sp, #168]
  410f54:	cbnz	w0, 41142c <__fxstatat@plt+0xe33c>
  410f58:	ldr	x0, [x28, #64]
  410f5c:	cmp	x0, #0x0
  410f60:	ccmp	x19, #0x1, #0x4, ne  // ne = any
  410f64:	b.ne	4112a4 <__fxstatat@plt+0xe1b4>  // b.any
  410f68:	mov	x0, x23
  410f6c:	ldp	x19, x20, [sp, #16]
  410f70:	ldp	x21, x22, [sp, #32]
  410f74:	ldp	x23, x24, [sp, #48]
  410f78:	ldp	x25, x26, [sp, #64]
  410f7c:	ldp	x27, x28, [sp, #80]
  410f80:	ldp	x29, x30, [sp], #192
  410f84:	ret
  410f88:	mov	x1, #0x2                   	// #2
  410f8c:	ldr	x2, [sp, #144]
  410f90:	ldr	w0, [x2, w0, uxtw #2]
  410f94:	str	w0, [x27, #136]
  410f98:	b	410ec0 <__fxstatat@plt+0xddd0>
  410f9c:	ldr	x0, [x28, #64]
  410fa0:	cbz	x0, 41118c <__fxstatat@plt+0xe09c>
  410fa4:	mov	x24, x27
  410fa8:	mov	x19, #0x2711                	// #10001
  410fac:	b	410ef0 <__fxstatat@plt+0xde00>
  410fb0:	ldr	x0, [sp, #136]
  410fb4:	add	x1, x28, #0x30
  410fb8:	ldr	x22, [x28, #32]
  410fbc:	add	x2, x0, #0x2
  410fc0:	add	x2, x2, x25
  410fc4:	add	x0, x28, #0x20
  410fc8:	bl	410828 <__fxstatat@plt+0xd738>
  410fcc:	ands	w0, w0, #0xff
  410fd0:	b.eq	41123c <__fxstatat@plt+0xe14c>  // b.none
  410fd4:	ldr	x1, [x28, #32]
  410fd8:	cmp	x1, x22
  410fdc:	b.eq	411088 <__fxstatat@plt+0xdf98>  // b.none
  410fe0:	ldr	w2, [x28, #72]
  410fe4:	add	x1, x1, x20
  410fe8:	tst	x2, #0x4
  410fec:	ldr	x2, [sp, #120]
  410ff0:	csel	x1, x1, x2, ne  // ne = any
  410ff4:	str	x1, [sp, #120]
  410ff8:	ldr	x22, [x28, #48]
  410ffc:	str	w0, [sp, #152]
  411000:	sub	x22, x22, x20
  411004:	b	410e54 <__fxstatat@plt+0xdd64>
  411008:	ldr	x0, [x27, #56]
  41100c:	str	x0, [x27, #48]
  411010:	ldr	x0, [sp, #120]
  411014:	ldr	x2, [x27, #96]
  411018:	add	x2, x2, #0x1
  41101c:	bl	402900 <memmove@plt>
  411020:	ldr	w0, [x28, #72]
  411024:	b	410e88 <__fxstatat@plt+0xdd98>
  411028:	mov	x23, x27
  41102c:	b	410ed0 <__fxstatat@plt+0xdde0>
  411030:	ldrb	w0, [x26, #20]
  411034:	cbz	w0, 410ef0 <__fxstatat@plt+0xde00>
  411038:	ldrh	w0, [x26, #20]
  41103c:	cmp	w0, #0x2e
  411040:	b.ne	410e24 <__fxstatat@plt+0xdd34>  // b.any
  411044:	b	410ef0 <__fxstatat@plt+0xde00>
  411048:	and	w1, w1, #0xfffffffb
  41104c:	cbz	w1, 410ea8 <__fxstatat@plt+0xddb8>
  411050:	mov	w1, #0xb                   	// #11
  411054:	strh	w1, [x27, #108]
  411058:	cmp	w0, #0xb
  41105c:	mov	x1, #0x1                   	// #1
  411060:	b.ls	410f8c <__fxstatat@plt+0xde9c>  // b.plast
  411064:	str	wzr, [x27, #136]
  411068:	b	410ec0 <__fxstatat@plt+0xddd0>
  41106c:	ldr	w0, [x28, #44]
  411070:	mov	x2, x27
  411074:	add	x1, x28, #0x48
  411078:	mov	w3, #0x0                   	// #0
  41107c:	bl	410680 <__fxstatat@plt+0xd590>
  411080:	strh	w0, [x27, #108]
  411084:	b	410ec4 <__fxstatat@plt+0xddd4>
  411088:	ldr	w0, [sp, #152]
  41108c:	b	410ff8 <__fxstatat@plt+0xdf08>
  411090:	ldr	w3, [x28, #72]
  411094:	mov	w1, #0x204                 	// #516
  411098:	mov	w0, #0xffffff9c            	// #-100
  41109c:	and	w1, w3, w1
  4110a0:	cmp	w1, #0x200
  4110a4:	b.ne	4110ac <__fxstatat@plt+0xdfbc>  // b.any
  4110a8:	ldr	w0, [x28, #44]
  4110ac:	and	w2, w3, #0x10
  4110b0:	ldr	x1, [x21, #48]
  4110b4:	tbz	w3, #4, 4110c0 <__fxstatat@plt+0xdfd0>
  4110b8:	mov	w2, #0x8000                	// #32768
  4110bc:	tbnz	w3, #0, 4112d8 <__fxstatat@plt+0xe1e8>
  4110c0:	add	x3, sp, #0xbc
  4110c4:	bl	40be50 <__fxstatat@plt+0x8d60>
  4110c8:	str	x0, [x21, #24]
  4110cc:	mov	x23, x0
  4110d0:	cbz	x0, 4115a0 <__fxstatat@plt+0xe4b0>
  4110d4:	ldrh	w0, [x21, #108]
  4110d8:	cmp	w0, #0xb
  4110dc:	b.eq	411498 <__fxstatat@plt+0xe3a8>  // b.none
  4110e0:	ldr	w0, [x28, #72]
  4110e4:	tbnz	w0, #8, 4112ec <__fxstatat@plt+0xe1fc>
  4110e8:	stp	x25, x26, [sp, #64]
  4110ec:	mov	x0, #0x86a0                	// #34464
  4110f0:	ldr	x1, [x28, #64]
  4110f4:	movk	x0, #0x1, lsl #16
  4110f8:	cmp	x1, #0x0
  4110fc:	csinv	x0, x0, xzr, eq  // eq = none
  411100:	str	x0, [sp, #128]
  411104:	ldr	w0, [sp, #156]
  411108:	cmp	w0, #0x2
  41110c:	b.eq	41148c <__fxstatat@plt+0xe39c>  // b.none
  411110:	ldr	w3, [x28, #72]
  411114:	ldr	w0, [sp, #188]
  411118:	and	w3, w3, #0x38
  41111c:	cmp	w3, #0x18
  411120:	b.eq	41133c <__fxstatat@plt+0xe24c>  // b.none
  411124:	ldr	w1, [sp, #156]
  411128:	mov	w20, #0x1                   	// #1
  41112c:	cmp	w1, #0x3
  411130:	cset	w19, eq  // eq = none
  411134:	ldr	w1, [x28, #72]
  411138:	tbnz	w1, #9, 4114fc <__fxstatat@plt+0xe40c>
  41113c:	tbz	w0, #31, 4114e0 <__fxstatat@plt+0xe3f0>
  411140:	cmp	w19, #0x0
  411144:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  411148:	b.eq	411158 <__fxstatat@plt+0xe068>  // b.none
  41114c:	bl	403040 <__errno_location@plt>
  411150:	ldr	w0, [x0]
  411154:	str	w0, [x21, #64]
  411158:	ldrh	w1, [x21, #110]
  41115c:	ldr	x0, [x21, #24]
  411160:	orr	w1, w1, #0x1
  411164:	strh	w1, [x21, #110]
  411168:	bl	402c80 <closedir@plt>
  41116c:	ldr	w0, [x28, #72]
  411170:	str	xzr, [x21, #24]
  411174:	tbz	w0, #9, 411180 <__fxstatat@plt+0xe090>
  411178:	ldr	w1, [sp, #188]
  41117c:	tbz	w1, #31, 411530 <__fxstatat@plt+0xe440>
  411180:	str	xzr, [x21, #24]
  411184:	str	wzr, [sp, #172]
  411188:	b	410d6c <__fxstatat@plt+0xdc7c>
  41118c:	ldr	w1, [sp, #188]
  411190:	mov	x0, x21
  411194:	bl	4103e0 <__fxstatat@plt+0xd2f0>
  411198:	mov	x1, #0x1994                	// #6548
  41119c:	movk	x1, #0x102, lsl #16
  4111a0:	cmp	x0, x1
  4111a4:	b.eq	41122c <__fxstatat@plt+0xe13c>  // b.none
  4111a8:	mov	x1, #0x4d42                	// #19778
  4111ac:	movk	x1, #0xff53, lsl #16
  4111b0:	cmp	x0, x1
  4111b4:	b.eq	41122c <__fxstatat@plt+0xe13c>  // b.none
  4111b8:	mov	x1, #0x6969                	// #26985
  4111bc:	cmp	x0, x1
  4111c0:	b.eq	41122c <__fxstatat@plt+0xe13c>  // b.none
  4111c4:	mov	w0, #0x1                   	// #1
  4111c8:	str	w0, [sp, #168]
  4111cc:	b	410fa4 <__fxstatat@plt+0xdeb4>
  4111d0:	ldr	x1, [sp, #160]
  4111d4:	mov	x23, #0x0                   	// #0
  4111d8:	cmp	x1, #0x0
  4111dc:	ldr	w1, [sp, #172]
  4111e0:	csel	w1, w1, wzr, eq  // eq = none
  4111e4:	cbz	w1, 41120c <__fxstatat@plt+0xe11c>
  4111e8:	mov	x19, #0x0                   	// #0
  4111ec:	str	wzr, [sp, #168]
  4111f0:	cbnz	x0, 4114b8 <__fxstatat@plt+0xe3c8>
  4111f4:	mov	x0, x28
  4111f8:	bl	410610 <__fxstatat@plt+0xd520>
  4111fc:	cmp	w0, #0x0
  411200:	cset	w0, ne  // ne = any
  411204:	cbnz	w0, 41155c <__fxstatat@plt+0xe46c>
  411208:	cbnz	x19, 410f50 <__fxstatat@plt+0xde60>
  41120c:	ldr	w0, [sp, #156]
  411210:	cmp	w0, #0x3
  411214:	b.eq	4115c4 <__fxstatat@plt+0xe4d4>  // b.none
  411218:	mov	x0, x23
  41121c:	mov	x23, #0x0                   	// #0
  411220:	bl	410350 <__fxstatat@plt+0xd260>
  411224:	ldp	x25, x26, [sp, #64]
  411228:	b	411280 <__fxstatat@plt+0xe190>
  41122c:	mov	x24, x27
  411230:	mov	x19, #0x2711                	// #10001
  411234:	str	wzr, [sp, #168]
  411238:	b	410ef0 <__fxstatat@plt+0xde00>
  41123c:	ldr	x20, [sp, #104]
  411240:	mov	x0, x27
  411244:	ldr	w19, [x20]
  411248:	bl	402e00 <free@plt>
  41124c:	mov	x0, x23
  411250:	bl	410350 <__fxstatat@plt+0xd260>
  411254:	ldr	x0, [x21, #24]
  411258:	mov	x23, #0x0                   	// #0
  41125c:	bl	402c80 <closedir@plt>
  411260:	ldr	w0, [x28, #72]
  411264:	mov	w1, #0x7                   	// #7
  411268:	ldp	x25, x26, [sp, #64]
  41126c:	str	xzr, [x21, #24]
  411270:	strh	w1, [x21, #108]
  411274:	orr	w0, w0, #0x2000
  411278:	str	w0, [x28, #72]
  41127c:	str	w19, [x20]
  411280:	mov	x0, x23
  411284:	ldp	x19, x20, [sp, #16]
  411288:	ldp	x21, x22, [sp, #32]
  41128c:	ldp	x23, x24, [sp, #48]
  411290:	ldp	x27, x28, [sp, #80]
  411294:	ldp	x29, x30, [sp], #192
  411298:	ret
  41129c:	ldr	x0, [x21, #88]
  4112a0:	b	4111f0 <__fxstatat@plt+0xe100>
  4112a4:	mov	x2, x19
  4112a8:	mov	x1, x23
  4112ac:	mov	x0, x28
  4112b0:	bl	4101d0 <__fxstatat@plt+0xd0e0>
  4112b4:	mov	x23, x0
  4112b8:	mov	x0, x23
  4112bc:	ldp	x19, x20, [sp, #16]
  4112c0:	ldp	x21, x22, [sp, #32]
  4112c4:	ldp	x23, x24, [sp, #48]
  4112c8:	ldp	x25, x26, [sp, #64]
  4112cc:	ldp	x27, x28, [sp, #80]
  4112d0:	ldp	x29, x30, [sp], #192
  4112d4:	ret
  4112d8:	ldr	x2, [x21, #88]
  4112dc:	cmp	x2, #0x0
  4112e0:	cset	w2, ne  // ne = any
  4112e4:	lsl	w2, w2, #15
  4112e8:	b	4110c0 <__fxstatat@plt+0xdfd0>
  4112ec:	add	x19, x28, #0x58
  4112f0:	mov	x2, x21
  4112f4:	mov	x1, x19
  4112f8:	bl	410c80 <__fxstatat@plt+0xdb90>
  4112fc:	ldr	w0, [x28, #44]
  411300:	mov	x2, x21
  411304:	add	x1, x28, #0x48
  411308:	mov	w3, #0x0                   	// #0
  41130c:	bl	410680 <__fxstatat@plt+0xd590>
  411310:	ldr	w0, [x28, #72]
  411314:	mov	x2, x21
  411318:	mov	x1, x19
  41131c:	bl	410ba0 <__fxstatat@plt+0xdab0>
  411320:	tst	w0, #0xff
  411324:	b.ne	4110e8 <__fxstatat@plt+0xdff8>  // b.any
  411328:	bl	403040 <__errno_location@plt>
  41132c:	mov	x23, #0x0                   	// #0
  411330:	mov	w1, #0xc                   	// #12
  411334:	str	w1, [x0]
  411338:	b	411280 <__fxstatat@plt+0xe190>
  41133c:	ldr	w1, [x21, #140]
  411340:	cmp	w1, #0x2
  411344:	b.ne	411124 <__fxstatat@plt+0xe034>  // b.any
  411348:	mov	w1, w0
  41134c:	mov	x0, x21
  411350:	bl	4104f0 <__fxstatat@plt+0xd400>
  411354:	cbnz	w0, 411584 <__fxstatat@plt+0xe494>
  411358:	ldr	w0, [sp, #188]
  41135c:	b	411124 <__fxstatat@plt+0xe034>
  411360:	ldr	x0, [sp, #104]
  411364:	ldr	w0, [x0]
  411368:	cbz	w0, 41138c <__fxstatat@plt+0xe29c>
  41136c:	ldr	x1, [sp, #160]
  411370:	str	w0, [x21, #64]
  411374:	orr	x2, x1, x19
  411378:	mov	w1, #0x4                   	// #4
  41137c:	cmp	x2, #0x0
  411380:	mov	w2, #0x7                   	// #7
  411384:	csel	w1, w1, w2, eq  // eq = none
  411388:	strh	w1, [x21, #108]
  41138c:	ldr	x0, [x21, #24]
  411390:	cbz	x0, 410ef8 <__fxstatat@plt+0xde08>
  411394:	bl	402c80 <closedir@plt>
  411398:	str	xzr, [x21, #24]
  41139c:	ldr	w0, [sp, #152]
  4113a0:	cbz	w0, 410f00 <__fxstatat@plt+0xde10>
  4113a4:	ldr	x0, [x28, #8]
  4113a8:	ldr	x2, [x28, #32]
  4113ac:	cbz	x0, 4113dc <__fxstatat@plt+0xe2ec>
  4113b0:	ldr	x1, [x0, #48]
  4113b4:	add	x3, x0, #0xf8
  4113b8:	cmp	x1, x3
  4113bc:	b.eq	4113d0 <__fxstatat@plt+0xe2e0>  // b.none
  4113c0:	ldr	x3, [x0, #56]
  4113c4:	sub	x1, x1, x3
  4113c8:	add	x1, x2, x1
  4113cc:	str	x1, [x0, #48]
  4113d0:	str	x2, [x0, #56]
  4113d4:	ldr	x0, [x0, #16]
  4113d8:	cbnz	x0, 4113b0 <__fxstatat@plt+0xe2c0>
  4113dc:	ldr	x1, [x23, #88]
  4113e0:	mov	x0, x23
  4113e4:	tbz	x1, #63, 4113f8 <__fxstatat@plt+0xe308>
  4113e8:	b	410f00 <__fxstatat@plt+0xde10>
  4113ec:	mov	x0, x1
  4113f0:	ldr	x1, [x0, #88]
  4113f4:	tbnz	x1, #63, 410f00 <__fxstatat@plt+0xde10>
  4113f8:	ldr	x1, [x0, #48]
  4113fc:	add	x3, x0, #0xf8
  411400:	cmp	x1, x3
  411404:	b.eq	411418 <__fxstatat@plt+0xe328>  // b.none
  411408:	ldr	x3, [x0, #56]
  41140c:	sub	x1, x1, x3
  411410:	add	x1, x2, x1
  411414:	str	x1, [x0, #48]
  411418:	ldr	x1, [x0, #16]
  41141c:	str	x2, [x0, #56]
  411420:	cbnz	x1, 4113ec <__fxstatat@plt+0xe2fc>
  411424:	ldr	x0, [x0, #8]
  411428:	b	4113f0 <__fxstatat@plt+0xe300>
  41142c:	adrp	x0, 410000 <__fxstatat@plt+0xcf10>
  411430:	add	x0, x0, #0x1a8
  411434:	str	x0, [x28, #64]
  411438:	mov	x2, x19
  41143c:	mov	x1, x23
  411440:	mov	x0, x28
  411444:	bl	4101d0 <__fxstatat@plt+0xd0e0>
  411448:	mov	x23, x0
  41144c:	ldp	x25, x26, [sp, #64]
  411450:	str	xzr, [x28, #64]
  411454:	mov	x0, x23
  411458:	ldp	x19, x20, [sp, #16]
  41145c:	ldp	x21, x22, [sp, #32]
  411460:	ldp	x23, x24, [sp, #48]
  411464:	ldp	x27, x28, [sp, #80]
  411468:	ldp	x29, x30, [sp], #192
  41146c:	ret
  411470:	mov	x0, #0x86a0                	// #34464
  411474:	movk	x0, #0x1, lsl #16
  411478:	str	x0, [sp, #128]
  41147c:	mov	w0, #0x1                   	// #1
  411480:	str	w0, [sp, #172]
  411484:	ldr	w0, [x28, #72]
  411488:	b	410d6c <__fxstatat@plt+0xdc7c>
  41148c:	ldr	w0, [x28, #72]
  411490:	str	wzr, [sp, #172]
  411494:	b	410d6c <__fxstatat@plt+0xdc7c>
  411498:	ldr	w0, [x28, #44]
  41149c:	mov	x2, x21
  4114a0:	add	x1, x28, #0x48
  4114a4:	mov	w3, #0x0                   	// #0
  4114a8:	stp	x25, x26, [sp, #64]
  4114ac:	bl	410680 <__fxstatat@plt+0xd590>
  4114b0:	strh	w0, [x21, #108]
  4114b4:	b	4110ec <__fxstatat@plt+0xdffc>
  4114b8:	ldr	x1, [x21, #8]
  4114bc:	mov	x0, x28
  4114c0:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  4114c4:	mov	w2, #0xffffffff            	// #-1
  4114c8:	add	x3, x3, #0x138
  4114cc:	bl	410970 <__fxstatat@plt+0xd880>
  4114d0:	cmp	w0, #0x0
  4114d4:	cset	w0, ne  // ne = any
  4114d8:	cbz	w0, 411208 <__fxstatat@plt+0xe118>
  4114dc:	b	41155c <__fxstatat@plt+0xe46c>
  4114e0:	mov	w2, w0
  4114e4:	mov	x1, x21
  4114e8:	mov	x0, x28
  4114ec:	mov	x3, #0x0                   	// #0
  4114f0:	bl	410970 <__fxstatat@plt+0xd880>
  4114f4:	cbnz	w0, 411140 <__fxstatat@plt+0xe050>
  4114f8:	b	41147c <__fxstatat@plt+0xe38c>
  4114fc:	mov	w2, #0x3                   	// #3
  411500:	mov	w1, #0x406                 	// #1030
  411504:	bl	413d68 <__fxstatat@plt+0x10c78>
  411508:	str	w0, [sp, #188]
  41150c:	b	41113c <__fxstatat@plt+0xe04c>
  411510:	ldr	x0, [x21, #24]
  411514:	bl	402c80 <closedir@plt>
  411518:	str	xzr, [x21, #24]
  41151c:	ldr	w0, [sp, #156]
  411520:	cmp	w0, #0x3
  411524:	b.eq	411540 <__fxstatat@plt+0xe450>  // b.none
  411528:	mov	x23, #0x0                   	// #0
  41152c:	b	411280 <__fxstatat@plt+0xe190>
  411530:	mov	w0, w1
  411534:	bl	402c90 <close@plt>
  411538:	ldr	w0, [x28, #72]
  41153c:	b	411180 <__fxstatat@plt+0xe090>
  411540:	mov	w0, #0x4                   	// #4
  411544:	strh	w0, [x21, #108]
  411548:	mov	x23, #0x0                   	// #0
  41154c:	bl	403040 <__errno_location@plt>
  411550:	ldr	w0, [x0]
  411554:	str	w0, [x21, #64]
  411558:	b	411280 <__fxstatat@plt+0xe190>
  41155c:	ldr	w1, [x28, #72]
  411560:	mov	w0, #0x7                   	// #7
  411564:	strh	w0, [x21, #108]
  411568:	mov	x0, x23
  41156c:	orr	w1, w1, #0x2000
  411570:	str	w1, [x28, #72]
  411574:	mov	x23, #0x0                   	// #0
  411578:	bl	410350 <__fxstatat@plt+0xd260>
  41157c:	ldp	x25, x26, [sp, #64]
  411580:	b	411280 <__fxstatat@plt+0xe190>
  411584:	ldr	w0, [sp, #156]
  411588:	cmp	w0, #0x3
  41158c:	b.ne	41148c <__fxstatat@plt+0xe39c>  // b.any
  411590:	ldr	w0, [sp, #188]
  411594:	mov	w20, #0x0                   	// #0
  411598:	mov	w19, #0x1                   	// #1
  41159c:	b	411134 <__fxstatat@plt+0xe044>
  4115a0:	ldr	w0, [sp, #156]
  4115a4:	cmp	w0, #0x3
  4115a8:	b.ne	411528 <__fxstatat@plt+0xe438>  // b.any
  4115ac:	mov	w0, #0x4                   	// #4
  4115b0:	strh	w0, [x21, #108]
  4115b4:	bl	403040 <__errno_location@plt>
  4115b8:	ldr	w0, [x0]
  4115bc:	str	w0, [x21, #64]
  4115c0:	b	411280 <__fxstatat@plt+0xe190>
  4115c4:	ldrh	w0, [x21, #108]
  4115c8:	cmp	w0, #0x4
  4115cc:	ccmp	w0, #0x7, #0x4, ne  // ne = any
  4115d0:	b.eq	411218 <__fxstatat@plt+0xe128>  // b.none
  4115d4:	mov	w0, #0x6                   	// #6
  4115d8:	strh	w0, [x21, #108]
  4115dc:	b	411218 <__fxstatat@plt+0xe128>
  4115e0:	ldr	w1, [x28, #72]
  4115e4:	tbz	w1, #2, 4111d0 <__fxstatat@plt+0xe0e0>
  4115e8:	mov	x23, #0x0                   	// #0
  4115ec:	mov	x19, #0x0                   	// #0
  4115f0:	str	wzr, [sp, #168]
  4115f4:	b	410f18 <__fxstatat@plt+0xde28>
  4115f8:	mov	x0, x27
  4115fc:	bl	402e00 <free@plt>
  411600:	mov	x0, x23
  411604:	bl	410350 <__fxstatat@plt+0xd260>
  411608:	ldr	x0, [x21, #24]
  41160c:	mov	x23, #0x0                   	// #0
  411610:	bl	402c80 <closedir@plt>
  411614:	mov	w1, #0x7                   	// #7
  411618:	ldr	w0, [x28, #72]
  41161c:	ldp	x25, x26, [sp, #64]
  411620:	strh	w1, [x21, #108]
  411624:	ldr	x1, [sp, #104]
  411628:	str	xzr, [x21, #24]
  41162c:	orr	w0, w0, #0x2000
  411630:	str	w0, [x28, #72]
  411634:	mov	w0, #0x24                  	// #36
  411638:	str	w0, [x1]
  41163c:	b	411280 <__fxstatat@plt+0xe190>
  411640:	stp	x29, x30, [sp, #-112]!
  411644:	tst	w1, #0xfffff000
  411648:	mov	x29, sp
  41164c:	stp	x19, x20, [sp, #16]
  411650:	b.ne	411984 <__fxstatat@plt+0xe894>  // b.any
  411654:	stp	x23, x24, [sp, #48]
  411658:	mov	x23, x0
  41165c:	mov	w0, #0x204                 	// #516
  411660:	and	w0, w1, w0
  411664:	mov	w20, w1
  411668:	cmp	w0, #0x204
  41166c:	b.eq	411944 <__fxstatat@plt+0xe854>  // b.none
  411670:	mov	w0, #0x12                  	// #18
  411674:	tst	w1, w0
  411678:	b.eq	411944 <__fxstatat@plt+0xe854>  // b.none
  41167c:	mov	x24, x2
  411680:	mov	x1, #0x1                   	// #1
  411684:	mov	x0, #0x80                  	// #128
  411688:	bl	402c10 <calloc@plt>
  41168c:	mov	x19, x0
  411690:	cbz	x0, 4119d4 <__fxstatat@plt+0xe8e4>
  411694:	and	w1, w20, #0xfffffdff
  411698:	tst	x20, #0x2
  41169c:	ldr	x0, [x23]
  4116a0:	orr	w1, w1, #0x4
  4116a4:	stp	x21, x22, [sp, #32]
  4116a8:	csel	w1, w20, w1, eq  // eq = none
  4116ac:	mov	w2, #0xffffff9c            	// #-100
  4116b0:	stp	x25, x26, [sp, #64]
  4116b4:	str	w2, [x19, #44]
  4116b8:	str	x24, [x19, #64]
  4116bc:	str	w1, [x19, #72]
  4116c0:	cbz	x0, 41197c <__fxstatat@plt+0xe88c>
  4116c4:	mov	x22, x23
  4116c8:	mov	x21, #0x0                   	// #0
  4116cc:	nop
  4116d0:	bl	402920 <strlen@plt>
  4116d4:	mov	x3, x0
  4116d8:	ldr	x0, [x22, #8]!
  4116dc:	cmp	x21, x3
  4116e0:	csel	x21, x21, x3, cs  // cs = hs, nlast
  4116e4:	cbnz	x0, 4116d0 <__fxstatat@plt+0xe5e0>
  4116e8:	add	x2, x21, #0x1
  4116ec:	mov	x0, #0x1000                	// #4096
  4116f0:	cmp	x2, x0
  4116f4:	csel	x2, x2, x0, cs  // cs = hs, nlast
  4116f8:	add	x1, x19, #0x30
  4116fc:	add	x0, x19, #0x20
  411700:	bl	410828 <__fxstatat@plt+0xd738>
  411704:	ands	w25, w0, #0xff
  411708:	b.eq	41191c <__fxstatat@plt+0xe82c>  // b.none
  41170c:	ldr	x26, [x23]
  411710:	stp	x27, x28, [sp, #80]
  411714:	cbz	x26, 411968 <__fxstatat@plt+0xe878>
  411718:	mov	x0, x19
  41171c:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  411720:	mov	x2, #0x0                   	// #0
  411724:	add	x1, x1, #0x78
  411728:	bl	4102d0 <__fxstatat@plt+0xd1e0>
  41172c:	mov	x26, x0
  411730:	cbz	x0, 411910 <__fxstatat@plt+0xe820>
  411734:	mov	x0, #0xffffffffffffffff    	// #-1
  411738:	ldr	x27, [x23]
  41173c:	str	x0, [x26, #88]
  411740:	str	w0, [x26, #104]
  411744:	cbz	x24, 411750 <__fxstatat@plt+0xe660>
  411748:	ldr	w25, [x19, #72]
  41174c:	ubfx	x25, x25, #10, #1
  411750:	cbz	x27, 4119a4 <__fxstatat@plt+0xe8b4>
  411754:	eor	x20, x20, #0x800
  411758:	add	x0, x19, #0x48
  41175c:	mov	x21, #0x0                   	// #0
  411760:	mov	x22, #0x0                   	// #0
  411764:	ubfx	w20, w20, #11, #1
  411768:	mov	w28, #0xb                   	// #11
  41176c:	stp	xzr, x0, [sp, #96]
  411770:	b	411798 <__fxstatat@plt+0xe6a8>
  411774:	mov	x0, #0x2                   	// #2
  411778:	strh	w28, [x27, #108]
  41177c:	str	x0, [x27, #168]
  411780:	cbz	x24, 4118ec <__fxstatat@plt+0xe7fc>
  411784:	str	x22, [x27, #16]
  411788:	mov	x22, x27
  41178c:	add	x21, x21, #0x1
  411790:	ldr	x27, [x23, x21, lsl #3]
  411794:	cbz	x27, 411818 <__fxstatat@plt+0xe728>
  411798:	mov	x0, x27
  41179c:	bl	402920 <strlen@plt>
  4117a0:	cmp	w20, #0x0
  4117a4:	mov	x2, x0
  4117a8:	ccmp	x0, #0x2, #0x0, ne  // ne = any
  4117ac:	b.hi	4118bc <__fxstatat@plt+0xe7cc>  // b.pmore
  4117b0:	mov	x1, x27
  4117b4:	mov	x0, x19
  4117b8:	bl	4102d0 <__fxstatat@plt+0xd1e0>
  4117bc:	mov	x27, x0
  4117c0:	cbz	x0, 411900 <__fxstatat@plt+0xe810>
  4117c4:	add	x0, x0, #0xf8
  4117c8:	str	x26, [x27, #8]
  4117cc:	str	x0, [x27, #48]
  4117d0:	cmp	x22, #0x0
  4117d4:	str	xzr, [x27, #88]
  4117d8:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  4117dc:	b.ne	411774 <__fxstatat@plt+0xe684>  // b.any
  4117e0:	ldr	w0, [x19, #44]
  4117e4:	mov	x2, x27
  4117e8:	ldr	x1, [sp, #104]
  4117ec:	mov	w3, #0x0                   	// #0
  4117f0:	bl	410680 <__fxstatat@plt+0xd590>
  4117f4:	strh	w0, [x27, #108]
  4117f8:	cbnz	x24, 411784 <__fxstatat@plt+0xe694>
  4117fc:	str	xzr, [x27, #16]
  411800:	cbnz	x22, 4118f0 <__fxstatat@plt+0xe800>
  411804:	add	x21, x21, #0x1
  411808:	mov	x22, x27
  41180c:	str	x27, [sp, #96]
  411810:	ldr	x27, [x23, x21, lsl #3]
  411814:	cbnz	x27, 411798 <__fxstatat@plt+0xe6a8>
  411818:	cmp	x24, #0x0
  41181c:	ccmp	x21, #0x1, #0x0, ne  // ne = any
  411820:	b.ls	411838 <__fxstatat@plt+0xe748>  // b.plast
  411824:	mov	x1, x22
  411828:	mov	x2, x21
  41182c:	mov	x0, x19
  411830:	bl	4101d0 <__fxstatat@plt+0xd0e0>
  411834:	mov	x22, x0
  411838:	mov	x2, #0x0                   	// #0
  41183c:	mov	x0, x19
  411840:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  411844:	add	x1, x1, #0x78
  411848:	bl	4102d0 <__fxstatat@plt+0xd1e0>
  41184c:	str	x0, [x19]
  411850:	mov	x2, x0
  411854:	cbz	x0, 411900 <__fxstatat@plt+0xe810>
  411858:	ldr	w0, [x19, #72]
  41185c:	mov	w3, #0x9                   	// #9
  411860:	mov	x1, #0x1                   	// #1
  411864:	str	x22, [x2, #16]
  411868:	str	x1, [x2, #88]
  41186c:	add	x1, x19, #0x58
  411870:	strh	w3, [x2, #108]
  411874:	bl	4108b8 <__fxstatat@plt+0xd7c8>
  411878:	tst	w0, #0xff
  41187c:	b.eq	411900 <__fxstatat@plt+0xe810>  // b.none
  411880:	ldr	w1, [x19, #72]
  411884:	mov	w0, #0x204                 	// #516
  411888:	tst	w1, w0
  41188c:	b.eq	4119ac <__fxstatat@plt+0xe8bc>  // b.none
  411890:	add	x0, x19, #0x60
  411894:	mov	w1, #0xffffffff            	// #-1
  411898:	bl	413048 <__fxstatat@plt+0xff58>
  41189c:	mov	x0, x19
  4118a0:	ldp	x19, x20, [sp, #16]
  4118a4:	ldp	x21, x22, [sp, #32]
  4118a8:	ldp	x23, x24, [sp, #48]
  4118ac:	ldp	x25, x26, [sp, #64]
  4118b0:	ldp	x27, x28, [sp, #80]
  4118b4:	ldp	x29, x30, [sp], #112
  4118b8:	ret
  4118bc:	add	x0, x27, x0
  4118c0:	sub	x3, x27, #0x2
  4118c4:	ldurb	w0, [x0, #-1]
  4118c8:	cmp	w0, #0x2f
  4118cc:	b.ne	4117b0 <__fxstatat@plt+0xe6c0>  // b.any
  4118d0:	ldrb	w0, [x3, x2]
  4118d4:	cmp	w0, #0x2f
  4118d8:	b.ne	4117b0 <__fxstatat@plt+0xe6c0>  // b.any
  4118dc:	sub	x2, x2, #0x1
  4118e0:	cmp	x2, #0x1
  4118e4:	b.ne	4118d0 <__fxstatat@plt+0xe7e0>  // b.any
  4118e8:	b	4117b0 <__fxstatat@plt+0xe6c0>
  4118ec:	str	xzr, [x27, #16]
  4118f0:	ldr	x0, [sp, #96]
  4118f4:	str	x27, [sp, #96]
  4118f8:	str	x27, [x0, #16]
  4118fc:	b	41178c <__fxstatat@plt+0xe69c>
  411900:	mov	x0, x22
  411904:	bl	410350 <__fxstatat@plt+0xd260>
  411908:	mov	x0, x26
  41190c:	bl	402e00 <free@plt>
  411910:	ldr	x0, [x19, #32]
  411914:	bl	402e00 <free@plt>
  411918:	ldp	x27, x28, [sp, #80]
  41191c:	mov	x0, x19
  411920:	bl	402e00 <free@plt>
  411924:	mov	x19, #0x0                   	// #0
  411928:	ldp	x21, x22, [sp, #32]
  41192c:	ldp	x23, x24, [sp, #48]
  411930:	ldp	x25, x26, [sp, #64]
  411934:	mov	x0, x19
  411938:	ldp	x19, x20, [sp, #16]
  41193c:	ldp	x29, x30, [sp], #112
  411940:	ret
  411944:	bl	403040 <__errno_location@plt>
  411948:	mov	x19, #0x0                   	// #0
  41194c:	mov	w1, #0x16                  	// #22
  411950:	ldp	x23, x24, [sp, #48]
  411954:	str	w1, [x0]
  411958:	mov	x0, x19
  41195c:	ldp	x19, x20, [sp, #16]
  411960:	ldp	x29, x30, [sp], #112
  411964:	ret
  411968:	cbz	x24, 4119a4 <__fxstatat@plt+0xe8b4>
  41196c:	ldr	w25, [x19, #72]
  411970:	mov	x27, #0x0                   	// #0
  411974:	ubfx	x25, x25, #10, #1
  411978:	b	411750 <__fxstatat@plt+0xe660>
  41197c:	mov	x2, #0x1000                	// #4096
  411980:	b	4116f8 <__fxstatat@plt+0xe608>
  411984:	bl	403040 <__errno_location@plt>
  411988:	mov	x19, #0x0                   	// #0
  41198c:	mov	w1, #0x16                  	// #22
  411990:	str	w1, [x0]
  411994:	mov	x0, x19
  411998:	ldp	x19, x20, [sp, #16]
  41199c:	ldp	x29, x30, [sp], #112
  4119a0:	ret
  4119a4:	mov	x22, #0x0                   	// #0
  4119a8:	b	411838 <__fxstatat@plt+0xe748>
  4119ac:	ldr	w0, [x19, #44]
  4119b0:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  4119b4:	add	x2, x2, #0x390
  4119b8:	bl	410940 <__fxstatat@plt+0xd850>
  4119bc:	str	w0, [x19, #40]
  4119c0:	tbz	w0, #31, 411890 <__fxstatat@plt+0xe7a0>
  4119c4:	ldr	w0, [x19, #72]
  4119c8:	orr	w0, w0, #0x4
  4119cc:	str	w0, [x19, #72]
  4119d0:	b	411890 <__fxstatat@plt+0xe7a0>
  4119d4:	ldp	x23, x24, [sp, #48]
  4119d8:	b	411934 <__fxstatat@plt+0xe844>
  4119dc:	nop
  4119e0:	stp	x29, x30, [sp, #-48]!
  4119e4:	mov	x29, sp
  4119e8:	ldr	x1, [x0]
  4119ec:	stp	x19, x20, [sp, #16]
  4119f0:	mov	x20, x0
  4119f4:	cbz	x1, 411a3c <__fxstatat@plt+0xe94c>
  4119f8:	ldr	x0, [x1, #88]
  4119fc:	tbz	x0, #63, 411a14 <__fxstatat@plt+0xe924>
  411a00:	b	411b30 <__fxstatat@plt+0xea40>
  411a04:	bl	402e00 <free@plt>
  411a08:	ldr	x0, [x19, #88]
  411a0c:	mov	x1, x19
  411a10:	tbnz	x0, #63, 411a34 <__fxstatat@plt+0xe944>
  411a14:	ldr	x19, [x1, #16]
  411a18:	mov	x0, x1
  411a1c:	cbnz	x19, 411a04 <__fxstatat@plt+0xe914>
  411a20:	ldr	x19, [x1, #8]
  411a24:	bl	402e00 <free@plt>
  411a28:	mov	x1, x19
  411a2c:	ldr	x0, [x19, #88]
  411a30:	tbz	x0, #63, 411a14 <__fxstatat@plt+0xe924>
  411a34:	mov	x0, x19
  411a38:	bl	402e00 <free@plt>
  411a3c:	ldr	x0, [x20, #8]
  411a40:	cbz	x0, 411a48 <__fxstatat@plt+0xe958>
  411a44:	bl	410350 <__fxstatat@plt+0xd260>
  411a48:	ldr	x0, [x20, #16]
  411a4c:	bl	402e00 <free@plt>
  411a50:	ldr	x0, [x20, #32]
  411a54:	bl	402e00 <free@plt>
  411a58:	ldr	w0, [x20, #72]
  411a5c:	tbz	w0, #9, 411ab8 <__fxstatat@plt+0xe9c8>
  411a60:	ldr	w0, [x20, #44]
  411a64:	tbz	w0, #31, 411aec <__fxstatat@plt+0xe9fc>
  411a68:	mov	w19, #0x0                   	// #0
  411a6c:	add	x0, x20, #0x60
  411a70:	bl	410398 <__fxstatat@plt+0xd2a8>
  411a74:	ldr	x0, [x20, #80]
  411a78:	cbz	x0, 411a80 <__fxstatat@plt+0xe990>
  411a7c:	bl	40b840 <__fxstatat@plt+0x8750>
  411a80:	ldr	w2, [x20, #72]
  411a84:	mov	w1, #0x102                 	// #258
  411a88:	ldr	x0, [x20, #88]
  411a8c:	tst	w2, w1
  411a90:	b.eq	411b00 <__fxstatat@plt+0xea10>  // b.none
  411a94:	cbz	x0, 411a9c <__fxstatat@plt+0xe9ac>
  411a98:	bl	40b840 <__fxstatat@plt+0x8750>
  411a9c:	mov	x0, x20
  411aa0:	bl	402e00 <free@plt>
  411aa4:	cbnz	w19, 411b40 <__fxstatat@plt+0xea50>
  411aa8:	mov	w0, w19
  411aac:	ldp	x19, x20, [sp, #16]
  411ab0:	ldp	x29, x30, [sp], #48
  411ab4:	ret
  411ab8:	tbnz	w0, #2, 411a68 <__fxstatat@plt+0xe978>
  411abc:	ldr	w0, [x20, #40]
  411ac0:	str	x21, [sp, #32]
  411ac4:	bl	402960 <fchdir@plt>
  411ac8:	cbnz	w0, 411b08 <__fxstatat@plt+0xea18>
  411acc:	ldr	w0, [x20, #40]
  411ad0:	bl	402c90 <close@plt>
  411ad4:	cbz	w0, 411b38 <__fxstatat@plt+0xea48>
  411ad8:	bl	403040 <__errno_location@plt>
  411adc:	mov	x21, x0
  411ae0:	ldr	w19, [x21]
  411ae4:	ldr	x21, [sp, #32]
  411ae8:	b	411a6c <__fxstatat@plt+0xe97c>
  411aec:	bl	402c90 <close@plt>
  411af0:	cbz	w0, 411a68 <__fxstatat@plt+0xe978>
  411af4:	bl	403040 <__errno_location@plt>
  411af8:	ldr	w19, [x0]
  411afc:	b	411a6c <__fxstatat@plt+0xe97c>
  411b00:	bl	402e00 <free@plt>
  411b04:	b	411a9c <__fxstatat@plt+0xe9ac>
  411b08:	bl	403040 <__errno_location@plt>
  411b0c:	mov	x21, x0
  411b10:	ldr	w0, [x20, #40]
  411b14:	ldr	w19, [x21]
  411b18:	bl	402c90 <close@plt>
  411b1c:	cmp	w19, #0x0
  411b20:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  411b24:	b.ne	411ae0 <__fxstatat@plt+0xe9f0>  // b.any
  411b28:	ldr	x21, [sp, #32]
  411b2c:	b	411a6c <__fxstatat@plt+0xe97c>
  411b30:	mov	x19, x1
  411b34:	b	411a34 <__fxstatat@plt+0xe944>
  411b38:	ldr	x21, [sp, #32]
  411b3c:	b	411a68 <__fxstatat@plt+0xe978>
  411b40:	bl	403040 <__errno_location@plt>
  411b44:	str	w19, [x0]
  411b48:	mov	w19, #0xffffffff            	// #-1
  411b4c:	b	411aa8 <__fxstatat@plt+0xe9b8>
  411b50:	stp	x29, x30, [sp, #-48]!
  411b54:	mov	x29, sp
  411b58:	stp	x19, x20, [sp, #16]
  411b5c:	ldr	x19, [x0]
  411b60:	cbz	x19, 411d60 <__fxstatat@plt+0xec70>
  411b64:	ldr	w1, [x0, #72]
  411b68:	mov	x20, x0
  411b6c:	tbnz	w1, #13, 411d60 <__fxstatat@plt+0xec70>
  411b70:	ldrh	w0, [x19, #112]
  411b74:	mov	w2, #0x3                   	// #3
  411b78:	strh	w2, [x19, #112]
  411b7c:	cmp	w0, #0x1
  411b80:	b.eq	411f3c <__fxstatat@plt+0xee4c>  // b.none
  411b84:	ldrh	w2, [x19, #108]
  411b88:	cmp	w0, #0x2
  411b8c:	b.eq	411c80 <__fxstatat@plt+0xeb90>  // b.none
  411b90:	cmp	w2, #0x1
  411b94:	b.eq	411d74 <__fxstatat@plt+0xec84>  // b.none
  411b98:	stp	x21, x22, [sp, #32]
  411b9c:	b	411bc0 <__fxstatat@plt+0xead0>
  411ba0:	str	x19, [x20]
  411ba4:	mov	x0, x21
  411ba8:	bl	402e00 <free@plt>
  411bac:	ldr	x0, [x19, #88]
  411bb0:	cbz	x0, 411db0 <__fxstatat@plt+0xecc0>
  411bb4:	ldrh	w0, [x19, #112]
  411bb8:	cmp	w0, #0x4
  411bbc:	b.ne	411e50 <__fxstatat@plt+0xed60>  // b.any
  411bc0:	mov	x21, x19
  411bc4:	ldr	x19, [x19, #16]
  411bc8:	cbnz	x19, 411ba0 <__fxstatat@plt+0xeab0>
  411bcc:	ldr	x22, [x21, #8]
  411bd0:	ldr	x0, [x22, #24]
  411bd4:	cbnz	x0, 412064 <__fxstatat@plt+0xef74>
  411bd8:	str	x22, [x20]
  411bdc:	mov	x0, x21
  411be0:	bl	402e00 <free@plt>
  411be4:	ldr	x0, [x22, #88]
  411be8:	cmn	x0, #0x1
  411bec:	b.eq	411fe8 <__fxstatat@plt+0xeef8>  // b.none
  411bf0:	ldrh	w0, [x22, #108]
  411bf4:	cmp	w0, #0xb
  411bf8:	b.eq	411f38 <__fxstatat@plt+0xee48>  // b.none
  411bfc:	ldr	x1, [x20, #32]
  411c00:	ldr	x0, [x22, #72]
  411c04:	strb	wzr, [x1, x0]
  411c08:	ldr	x0, [x22, #88]
  411c0c:	cbz	x0, 411f94 <__fxstatat@plt+0xeea4>
  411c10:	ldrh	w0, [x22, #110]
  411c14:	tbz	w0, #1, 411d14 <__fxstatat@plt+0xec24>
  411c18:	ldr	w1, [x20, #72]
  411c1c:	ldr	w0, [x22, #68]
  411c20:	tbnz	w1, #2, 411c3c <__fxstatat@plt+0xeb4c>
  411c24:	tbz	w1, #9, 412134 <__fxstatat@plt+0xf044>
  411c28:	mov	w1, w0
  411c2c:	mov	w2, #0x1                   	// #1
  411c30:	mov	x0, x20
  411c34:	bl	410590 <__fxstatat@plt+0xd4a0>
  411c38:	ldr	w0, [x22, #68]
  411c3c:	bl	402c90 <close@plt>
  411c40:	ldr	w0, [x20, #72]
  411c44:	ldrh	w1, [x22, #108]
  411c48:	cmp	w1, #0x2
  411c4c:	b.eq	411c70 <__fxstatat@plt+0xeb80>  // b.none
  411c50:	ldr	w1, [x22, #64]
  411c54:	cbnz	w1, 412004 <__fxstatat@plt+0xef14>
  411c58:	mov	w1, #0x6                   	// #6
  411c5c:	strh	w1, [x22, #108]
  411c60:	mov	x2, x22
  411c64:	add	x1, x20, #0x58
  411c68:	bl	410c80 <__fxstatat@plt+0xdb90>
  411c6c:	ldr	w0, [x20, #72]
  411c70:	tbnz	w0, #13, 411d58 <__fxstatat@plt+0xec68>
  411c74:	mov	x19, x22
  411c78:	ldp	x21, x22, [sp, #32]
  411c7c:	b	411d64 <__fxstatat@plt+0xec74>
  411c80:	sub	w0, w2, #0xc
  411c84:	and	w0, w0, #0xffff
  411c88:	cmp	w0, #0x1
  411c8c:	b.ls	411ef0 <__fxstatat@plt+0xee00>  // b.plast
  411c90:	cmp	w2, #0x1
  411c94:	b.ne	411b98 <__fxstatat@plt+0xeaa8>  // b.any
  411c98:	tbz	w1, #6, 411cac <__fxstatat@plt+0xebbc>
  411c9c:	ldr	x0, [x20, #24]
  411ca0:	ldr	x2, [x19, #120]
  411ca4:	cmp	x2, x0
  411ca8:	b.ne	411d7c <__fxstatat@plt+0xec8c>  // b.any
  411cac:	ldr	x0, [x20, #8]
  411cb0:	cbz	x0, 411f68 <__fxstatat@plt+0xee78>
  411cb4:	tbnz	w1, #12, 411f58 <__fxstatat@plt+0xee68>
  411cb8:	ldr	x3, [x19, #48]
  411cbc:	mov	x1, x19
  411cc0:	mov	x0, x20
  411cc4:	mov	w2, #0xffffffff            	// #-1
  411cc8:	bl	410970 <__fxstatat@plt+0xd880>
  411ccc:	cbz	w0, 411f88 <__fxstatat@plt+0xee98>
  411cd0:	bl	403040 <__errno_location@plt>
  411cd4:	ldr	w0, [x0]
  411cd8:	ldrh	w1, [x19, #110]
  411cdc:	str	w0, [x19, #64]
  411ce0:	orr	w1, w1, #0x1
  411ce4:	strh	w1, [x19, #110]
  411ce8:	ldr	x19, [x20, #8]
  411cec:	cbz	x19, 411d0c <__fxstatat@plt+0xec1c>
  411cf0:	mov	x0, x19
  411cf4:	nop
  411cf8:	ldr	x1, [x0, #8]
  411cfc:	ldr	x1, [x1, #48]
  411d00:	str	x1, [x0, #48]
  411d04:	ldr	x0, [x0, #16]
  411d08:	cbnz	x0, 411cf8 <__fxstatat@plt+0xec08>
  411d0c:	str	xzr, [x20, #8]
  411d10:	b	411e5c <__fxstatat@plt+0xed6c>
  411d14:	tbnz	w0, #0, 411fa0 <__fxstatat@plt+0xeeb0>
  411d18:	ldr	x1, [x22, #8]
  411d1c:	adrp	x3, 415000 <__fxstatat@plt+0x11f10>
  411d20:	mov	x0, x20
  411d24:	add	x3, x3, #0x138
  411d28:	mov	w2, #0xffffffff            	// #-1
  411d2c:	bl	410970 <__fxstatat@plt+0xd880>
  411d30:	cbz	w0, 411fa0 <__fxstatat@plt+0xeeb0>
  411d34:	bl	403040 <__errno_location@plt>
  411d38:	ldr	w2, [x0]
  411d3c:	ldr	w1, [x20, #72]
  411d40:	str	w2, [x22, #64]
  411d44:	orr	w0, w1, #0x2000
  411d48:	ldrh	w1, [x22, #108]
  411d4c:	str	w0, [x20, #72]
  411d50:	cmp	w1, #0x2
  411d54:	b.ne	411c50 <__fxstatat@plt+0xeb60>  // b.any
  411d58:	ldp	x21, x22, [sp, #32]
  411d5c:	nop
  411d60:	mov	x19, #0x0                   	// #0
  411d64:	mov	x0, x19
  411d68:	ldp	x19, x20, [sp, #16]
  411d6c:	ldp	x29, x30, [sp], #48
  411d70:	ret
  411d74:	cmp	w0, #0x4
  411d78:	b.ne	411c98 <__fxstatat@plt+0xeba8>  // b.any
  411d7c:	ldrh	w0, [x19, #110]
  411d80:	tbnz	w0, #1, 4120b8 <__fxstatat@plt+0xefc8>
  411d84:	ldr	x0, [x20, #8]
  411d88:	cbz	x0, 411d94 <__fxstatat@plt+0xeca4>
  411d8c:	bl	410350 <__fxstatat@plt+0xd260>
  411d90:	str	xzr, [x20, #8]
  411d94:	ldr	w0, [x20, #72]
  411d98:	mov	w1, #0x6                   	// #6
  411d9c:	strh	w1, [x19, #108]
  411da0:	mov	x2, x19
  411da4:	add	x1, x20, #0x58
  411da8:	bl	410c80 <__fxstatat@plt+0xdb90>
  411dac:	b	411d64 <__fxstatat@plt+0xec74>
  411db0:	mov	x0, x20
  411db4:	bl	410610 <__fxstatat@plt+0xd520>
  411db8:	cbnz	w0, 412098 <__fxstatat@plt+0xefa8>
  411dbc:	ldr	w2, [x20, #72]
  411dc0:	mov	w1, #0x102                 	// #258
  411dc4:	ldr	x0, [x20, #88]
  411dc8:	tst	w2, w1
  411dcc:	b.eq	4120b0 <__fxstatat@plt+0xefc0>  // b.none
  411dd0:	cbz	x0, 411dd8 <__fxstatat@plt+0xece8>
  411dd4:	bl	40b840 <__fxstatat@plt+0x8750>
  411dd8:	ldr	x2, [x19, #96]
  411ddc:	add	x22, x19, #0xf8
  411de0:	ldr	x0, [x20, #32]
  411de4:	str	x2, [x19, #72]
  411de8:	add	x2, x2, #0x1
  411dec:	mov	x1, x22
  411df0:	bl	402900 <memmove@plt>
  411df4:	mov	x0, x22
  411df8:	mov	w1, #0x2f                  	// #47
  411dfc:	bl	402ca0 <strrchr@plt>
  411e00:	cbz	x0, 411e30 <__fxstatat@plt+0xed40>
  411e04:	cmp	x22, x0
  411e08:	b.eq	411fa8 <__fxstatat@plt+0xeeb8>  // b.none
  411e0c:	add	x21, x0, #0x1
  411e10:	mov	x0, x21
  411e14:	bl	402920 <strlen@plt>
  411e18:	mov	x1, x21
  411e1c:	mov	x21, x0
  411e20:	add	x2, x21, #0x1
  411e24:	mov	x0, x22
  411e28:	bl	402900 <memmove@plt>
  411e2c:	str	x21, [x19, #96]
  411e30:	ldr	w0, [x20, #72]
  411e34:	add	x1, x20, #0x58
  411e38:	ldr	x2, [x20, #32]
  411e3c:	stp	x2, x2, [x19, #48]
  411e40:	bl	4108b8 <__fxstatat@plt+0xd7c8>
  411e44:	ldrh	w0, [x19, #108]
  411e48:	ldp	x21, x22, [sp, #32]
  411e4c:	b	411ea0 <__fxstatat@plt+0xedb0>
  411e50:	cmp	w0, #0x2
  411e54:	b.eq	4120c4 <__fxstatat@plt+0xefd4>  // b.none
  411e58:	ldp	x21, x22, [sp, #32]
  411e5c:	mov	w4, #0x2f                  	// #47
  411e60:	ldr	x2, [x19, #8]
  411e64:	add	x1, x19, #0xf8
  411e68:	ldr	x3, [x20, #32]
  411e6c:	ldr	x0, [x2, #72]
  411e70:	ldr	x5, [x2, #56]
  411e74:	sub	x2, x0, #0x1
  411e78:	ldrb	w5, [x5, x2]
  411e7c:	cmp	w5, #0x2f
  411e80:	csel	x2, x2, x0, eq  // eq = none
  411e84:	add	x0, x3, x2
  411e88:	add	x0, x0, #0x1
  411e8c:	strb	w4, [x3, x2]
  411e90:	ldr	x2, [x19, #96]
  411e94:	add	x2, x2, #0x1
  411e98:	bl	402900 <memmove@plt>
  411e9c:	ldrh	w0, [x19, #108]
  411ea0:	str	x19, [x20]
  411ea4:	cmp	w0, #0xb
  411ea8:	b.eq	411f20 <__fxstatat@plt+0xee30>  // b.none
  411eac:	cmp	w0, #0x1
  411eb0:	b.ne	411d64 <__fxstatat@plt+0xec74>  // b.any
  411eb4:	ldr	x0, [x19, #88]
  411eb8:	cbnz	x0, 411ec4 <__fxstatat@plt+0xedd4>
  411ebc:	ldr	x0, [x19, #120]
  411ec0:	str	x0, [x20, #24]
  411ec4:	ldr	w0, [x20, #72]
  411ec8:	add	x1, x20, #0x58
  411ecc:	mov	x2, x19
  411ed0:	bl	410ba0 <__fxstatat@plt+0xdab0>
  411ed4:	tst	w0, #0xff
  411ed8:	b.ne	411d64 <__fxstatat@plt+0xec74>  // b.any
  411edc:	bl	403040 <__errno_location@plt>
  411ee0:	mov	x19, #0x0                   	// #0
  411ee4:	mov	w1, #0xc                   	// #12
  411ee8:	str	w1, [x0]
  411eec:	b	411d64 <__fxstatat@plt+0xec74>
  411ef0:	ldr	w0, [x20, #44]
  411ef4:	mov	x2, x19
  411ef8:	add	x1, x20, #0x48
  411efc:	mov	w3, #0x1                   	// #1
  411f00:	bl	410680 <__fxstatat@plt+0xd590>
  411f04:	strh	w0, [x19, #108]
  411f08:	and	w0, w0, #0xffff
  411f0c:	cmp	w0, #0x1
  411f10:	b.eq	412144 <__fxstatat@plt+0xf054>  // b.none
  411f14:	str	x19, [x20]
  411f18:	cmp	w0, #0xb
  411f1c:	b.ne	411d64 <__fxstatat@plt+0xec74>  // b.any
  411f20:	ldr	x0, [x19, #168]
  411f24:	cmp	x0, #0x2
  411f28:	b.eq	412010 <__fxstatat@plt+0xef20>  // b.none
  411f2c:	cmp	x0, #0x1
  411f30:	b.eq	411d64 <__fxstatat@plt+0xec74>  // b.none
  411f34:	stp	x21, x22, [sp, #32]
  411f38:	bl	402ce0 <abort@plt>
  411f3c:	ldr	w0, [x20, #44]
  411f40:	add	x1, x20, #0x48
  411f44:	mov	x2, x19
  411f48:	mov	w3, #0x0                   	// #0
  411f4c:	bl	410680 <__fxstatat@plt+0xd590>
  411f50:	strh	w0, [x19, #108]
  411f54:	b	411d64 <__fxstatat@plt+0xec74>
  411f58:	and	w1, w1, #0xffffefff
  411f5c:	str	w1, [x20, #72]
  411f60:	bl	410350 <__fxstatat@plt+0xd260>
  411f64:	str	xzr, [x20, #8]
  411f68:	mov	x0, x20
  411f6c:	mov	w1, #0x3                   	// #3
  411f70:	bl	410d10 <__fxstatat@plt+0xdc20>
  411f74:	str	x0, [x20, #8]
  411f78:	cbz	x0, 411fb4 <__fxstatat@plt+0xeec4>
  411f7c:	mov	x19, x0
  411f80:	str	xzr, [x20, #8]
  411f84:	b	411e5c <__fxstatat@plt+0xed6c>
  411f88:	ldr	x19, [x20, #8]
  411f8c:	str	xzr, [x20, #8]
  411f90:	b	411e5c <__fxstatat@plt+0xed6c>
  411f94:	mov	x0, x20
  411f98:	bl	410610 <__fxstatat@plt+0xd520>
  411f9c:	cbnz	w0, 411d34 <__fxstatat@plt+0xec44>
  411fa0:	ldr	w0, [x20, #72]
  411fa4:	b	411c44 <__fxstatat@plt+0xeb54>
  411fa8:	ldrb	w1, [x22, #1]
  411fac:	cbz	w1, 411e30 <__fxstatat@plt+0xed40>
  411fb0:	b	411e0c <__fxstatat@plt+0xed1c>
  411fb4:	ldr	w0, [x20, #72]
  411fb8:	tbnz	w0, #13, 411d60 <__fxstatat@plt+0xec70>
  411fbc:	ldr	w1, [x19, #64]
  411fc0:	cbz	w1, 411fd8 <__fxstatat@plt+0xeee8>
  411fc4:	ldrh	w1, [x19, #108]
  411fc8:	cmp	w1, #0x4
  411fcc:	b.eq	411fd8 <__fxstatat@plt+0xeee8>  // b.none
  411fd0:	mov	w1, #0x7                   	// #7
  411fd4:	strh	w1, [x19, #108]
  411fd8:	add	x1, x20, #0x58
  411fdc:	mov	x2, x19
  411fe0:	bl	410c80 <__fxstatat@plt+0xdb90>
  411fe4:	b	411d64 <__fxstatat@plt+0xec74>
  411fe8:	mov	x0, x22
  411fec:	bl	402e00 <free@plt>
  411ff0:	bl	403040 <__errno_location@plt>
  411ff4:	ldp	x21, x22, [sp, #32]
  411ff8:	str	wzr, [x0]
  411ffc:	str	xzr, [x20]
  412000:	b	411d64 <__fxstatat@plt+0xec74>
  412004:	mov	w1, #0x7                   	// #7
  412008:	strh	w1, [x22, #108]
  41200c:	b	411c70 <__fxstatat@plt+0xeb80>
  412010:	stp	x21, x22, [sp, #32]
  412014:	ldr	w0, [x20, #44]
  412018:	ldr	x21, [x19, #8]
  41201c:	ldr	w1, [x21, #104]
  412020:	cbnz	w1, 412034 <__fxstatat@plt+0xef44>
  412024:	ldr	w2, [x20, #72]
  412028:	and	w2, w2, #0x18
  41202c:	cmp	w2, #0x18
  412030:	b.eq	412194 <__fxstatat@plt+0xf0a4>  // b.none
  412034:	add	x1, x20, #0x48
  412038:	mov	x2, x19
  41203c:	mov	w3, #0x0                   	// #0
  412040:	bl	410680 <__fxstatat@plt+0xd590>
  412044:	ldr	w1, [x19, #136]
  412048:	strh	w0, [x19, #108]
  41204c:	and	w0, w0, #0xffff
  412050:	and	w1, w1, #0xf000
  412054:	cmp	w1, #0x4, lsl #12
  412058:	b.eq	41210c <__fxstatat@plt+0xf01c>  // b.none
  41205c:	ldp	x21, x22, [sp, #32]
  412060:	b	411eac <__fxstatat@plt+0xedbc>
  412064:	ldr	x3, [x20, #32]
  412068:	mov	w1, #0x3                   	// #3
  41206c:	ldr	x2, [x22, #72]
  412070:	str	x22, [x20]
  412074:	mov	x0, x20
  412078:	strb	wzr, [x3, x2]
  41207c:	bl	410d10 <__fxstatat@plt+0xdc20>
  412080:	mov	x1, x0
  412084:	cbnz	x0, 4120f8 <__fxstatat@plt+0xf008>
  412088:	ldr	w0, [x20, #72]
  41208c:	tbnz	w0, #13, 411d58 <__fxstatat@plt+0xec68>
  412090:	ldr	x22, [x21, #8]
  412094:	b	411bd8 <__fxstatat@plt+0xeae8>
  412098:	ldr	w0, [x20, #72]
  41209c:	mov	x19, #0x0                   	// #0
  4120a0:	ldp	x21, x22, [sp, #32]
  4120a4:	orr	w0, w0, #0x2000
  4120a8:	str	w0, [x20, #72]
  4120ac:	b	411d64 <__fxstatat@plt+0xec74>
  4120b0:	bl	402e00 <free@plt>
  4120b4:	b	411dd8 <__fxstatat@plt+0xece8>
  4120b8:	ldr	w0, [x19, #68]
  4120bc:	bl	402c90 <close@plt>
  4120c0:	b	411d84 <__fxstatat@plt+0xec94>
  4120c4:	ldr	w0, [x20, #44]
  4120c8:	mov	x2, x19
  4120cc:	add	x1, x20, #0x48
  4120d0:	mov	w3, #0x1                   	// #1
  4120d4:	bl	410680 <__fxstatat@plt+0xd590>
  4120d8:	strh	w0, [x19, #108]
  4120dc:	and	w0, w0, #0xffff
  4120e0:	cmp	w0, #0x1
  4120e4:	b.eq	412154 <__fxstatat@plt+0xf064>  // b.none
  4120e8:	mov	w0, #0x3                   	// #3
  4120ec:	strh	w0, [x19, #112]
  4120f0:	ldp	x21, x22, [sp, #32]
  4120f4:	b	411e5c <__fxstatat@plt+0xed6c>
  4120f8:	mov	x0, x21
  4120fc:	mov	x19, x1
  412100:	bl	402e00 <free@plt>
  412104:	ldp	x21, x22, [sp, #32]
  412108:	b	411e5c <__fxstatat@plt+0xed6c>
  41210c:	ldr	x1, [x19, #88]
  412110:	cbz	x1, 412184 <__fxstatat@plt+0xf094>
  412114:	ldr	w1, [x21, #104]
  412118:	sub	w1, w1, #0x1
  41211c:	cmn	w1, #0x3
  412120:	b.ls	4121fc <__fxstatat@plt+0xf10c>  // b.plast
  412124:	cmp	w0, #0x1
  412128:	ldp	x21, x22, [sp, #32]
  41212c:	b.eq	411ec4 <__fxstatat@plt+0xedd4>  // b.none
  412130:	b	411d64 <__fxstatat@plt+0xec74>
  412134:	bl	402960 <fchdir@plt>
  412138:	cbnz	w0, 4121b0 <__fxstatat@plt+0xf0c0>
  41213c:	ldr	w0, [x22, #68]
  412140:	b	411c3c <__fxstatat@plt+0xeb4c>
  412144:	ldr	w1, [x20, #72]
  412148:	tbz	w1, #2, 4121d0 <__fxstatat@plt+0xf0e0>
  41214c:	str	x19, [x20]
  412150:	b	411eb4 <__fxstatat@plt+0xedc4>
  412154:	ldr	w1, [x20, #72]
  412158:	tbnz	w1, #2, 4120e8 <__fxstatat@plt+0xeff8>
  41215c:	ldr	w0, [x20, #44]
  412160:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  412164:	add	x2, x2, #0x390
  412168:	bl	410940 <__fxstatat@plt+0xd850>
  41216c:	str	w0, [x19, #68]
  412170:	tbnz	w0, #31, 41222c <__fxstatat@plt+0xf13c>
  412174:	ldrh	w0, [x19, #110]
  412178:	orr	w0, w0, #0x2
  41217c:	strh	w0, [x19, #110]
  412180:	b	4120e8 <__fxstatat@plt+0xeff8>
  412184:	cmp	w0, #0x1
  412188:	ldp	x21, x22, [sp, #32]
  41218c:	b.eq	411ebc <__fxstatat@plt+0xedcc>  // b.none
  412190:	b	411d64 <__fxstatat@plt+0xec74>
  412194:	mov	w1, w0
  412198:	mov	x0, x21
  41219c:	bl	4104f0 <__fxstatat@plt+0xd400>
  4121a0:	cmp	w0, #0x2
  4121a4:	b.eq	412204 <__fxstatat@plt+0xf114>  // b.none
  4121a8:	ldr	w0, [x20, #44]
  4121ac:	b	412034 <__fxstatat@plt+0xef44>
  4121b0:	bl	403040 <__errno_location@plt>
  4121b4:	ldr	w2, [x0]
  4121b8:	ldr	w1, [x20, #72]
  4121bc:	str	w2, [x22, #64]
  4121c0:	ldr	w0, [x22, #68]
  4121c4:	orr	w1, w1, #0x2000
  4121c8:	str	w1, [x20, #72]
  4121cc:	b	411c3c <__fxstatat@plt+0xeb4c>
  4121d0:	ldr	w0, [x20, #44]
  4121d4:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  4121d8:	add	x2, x2, #0x390
  4121dc:	bl	410940 <__fxstatat@plt+0xd850>
  4121e0:	str	w0, [x19, #68]
  4121e4:	tbnz	w0, #31, 412210 <__fxstatat@plt+0xf120>
  4121e8:	ldrh	w1, [x19, #110]
  4121ec:	ldrh	w0, [x19, #108]
  4121f0:	orr	w1, w1, #0x2
  4121f4:	strh	w1, [x19, #110]
  4121f8:	b	411ea0 <__fxstatat@plt+0xedb0>
  4121fc:	str	w1, [x21, #104]
  412200:	b	412124 <__fxstatat@plt+0xf034>
  412204:	ldrh	w0, [x19, #108]
  412208:	ldp	x21, x22, [sp, #32]
  41220c:	b	411eac <__fxstatat@plt+0xedbc>
  412210:	bl	403040 <__errno_location@plt>
  412214:	ldr	w0, [x0]
  412218:	mov	w1, #0x7                   	// #7
  41221c:	str	w0, [x19, #64]
  412220:	strh	w1, [x19, #108]
  412224:	str	x19, [x20]
  412228:	b	411d64 <__fxstatat@plt+0xec74>
  41222c:	bl	403040 <__errno_location@plt>
  412230:	ldr	w0, [x0]
  412234:	mov	w1, #0x7                   	// #7
  412238:	str	w0, [x19, #64]
  41223c:	strh	w1, [x19, #108]
  412240:	b	4120e8 <__fxstatat@plt+0xeff8>
  412244:	nop
  412248:	cmp	w2, #0x4
  41224c:	b.hi	41225c <__fxstatat@plt+0xf16c>  // b.pmore
  412250:	mov	w0, #0x0                   	// #0
  412254:	strh	w2, [x1, #112]
  412258:	ret
  41225c:	stp	x29, x30, [sp, #-16]!
  412260:	mov	x29, sp
  412264:	bl	403040 <__errno_location@plt>
  412268:	mov	x1, x0
  41226c:	mov	w2, #0x16                  	// #22
  412270:	mov	w0, #0x1                   	// #1
  412274:	str	w2, [x1]
  412278:	ldp	x29, x30, [sp], #16
  41227c:	ret
  412280:	stp	x29, x30, [sp, #-48]!
  412284:	mov	x29, sp
  412288:	stp	x19, x20, [sp, #16]
  41228c:	mov	w20, w1
  412290:	mov	x19, x0
  412294:	stp	x21, x22, [sp, #32]
  412298:	bl	403040 <__errno_location@plt>
  41229c:	tst	w20, #0xffffefff
  4122a0:	mov	x21, x0
  4122a4:	b.ne	412384 <__fxstatat@plt+0xf294>  // b.any
  4122a8:	ldr	x22, [x19]
  4122ac:	str	wzr, [x0]
  4122b0:	ldr	w0, [x19, #72]
  4122b4:	tbnz	w0, #13, 4123a0 <__fxstatat@plt+0xf2b0>
  4122b8:	ldrh	w0, [x22, #108]
  4122bc:	cmp	w0, #0x9
  4122c0:	b.eq	4123b4 <__fxstatat@plt+0xf2c4>  // b.none
  4122c4:	cmp	w0, #0x1
  4122c8:	mov	x0, #0x0                   	// #0
  4122cc:	b.ne	412328 <__fxstatat@plt+0xf238>  // b.any
  4122d0:	ldr	x0, [x19, #8]
  4122d4:	cbz	x0, 4122dc <__fxstatat@plt+0xf1ec>
  4122d8:	bl	410350 <__fxstatat@plt+0xd260>
  4122dc:	cmp	w20, #0x1, lsl #12
  4122e0:	mov	w20, #0x1                   	// #1
  4122e4:	b.ne	4122f8 <__fxstatat@plt+0xf208>  // b.any
  4122e8:	ldr	w0, [x19, #72]
  4122ec:	mov	w20, #0x2                   	// #2
  4122f0:	orr	w0, w0, #0x1000
  4122f4:	str	w0, [x19, #72]
  4122f8:	ldr	x0, [x22, #88]
  4122fc:	cbnz	x0, 412318 <__fxstatat@plt+0xf228>
  412300:	ldr	x0, [x22, #48]
  412304:	ldrb	w0, [x0]
  412308:	cmp	w0, #0x2f
  41230c:	b.eq	412318 <__fxstatat@plt+0xf228>  // b.none
  412310:	ldr	w1, [x19, #72]
  412314:	tbz	w1, #2, 412338 <__fxstatat@plt+0xf248>
  412318:	mov	w1, w20
  41231c:	mov	x0, x19
  412320:	bl	410d10 <__fxstatat@plt+0xdc20>
  412324:	str	x0, [x19, #8]
  412328:	ldp	x19, x20, [sp, #16]
  41232c:	ldp	x21, x22, [sp, #32]
  412330:	ldp	x29, x30, [sp], #48
  412334:	ret
  412338:	ldr	w0, [x19, #44]
  41233c:	adrp	x2, 415000 <__fxstatat@plt+0x11f10>
  412340:	add	x2, x2, #0x390
  412344:	bl	410940 <__fxstatat@plt+0xd850>
  412348:	mov	w22, w0
  41234c:	tbnz	w0, #31, 4123e0 <__fxstatat@plt+0xf2f0>
  412350:	mov	w1, w20
  412354:	mov	x0, x19
  412358:	bl	410d10 <__fxstatat@plt+0xdc20>
  41235c:	str	x0, [x19, #8]
  412360:	ldr	w1, [x19, #72]
  412364:	tbnz	w1, #9, 4123c8 <__fxstatat@plt+0xf2d8>
  412368:	mov	w0, w22
  41236c:	bl	402960 <fchdir@plt>
  412370:	cbnz	w0, 4123ec <__fxstatat@plt+0xf2fc>
  412374:	mov	w0, w22
  412378:	bl	402c90 <close@plt>
  41237c:	ldr	x0, [x19, #8]
  412380:	b	412328 <__fxstatat@plt+0xf238>
  412384:	mov	w1, #0x16                  	// #22
  412388:	str	w1, [x21]
  41238c:	mov	x0, #0x0                   	// #0
  412390:	ldp	x19, x20, [sp, #16]
  412394:	ldp	x21, x22, [sp, #32]
  412398:	ldp	x29, x30, [sp], #48
  41239c:	ret
  4123a0:	mov	x0, #0x0                   	// #0
  4123a4:	ldp	x19, x20, [sp, #16]
  4123a8:	ldp	x21, x22, [sp, #32]
  4123ac:	ldp	x29, x30, [sp], #48
  4123b0:	ret
  4123b4:	ldr	x0, [x22, #16]
  4123b8:	ldp	x19, x20, [sp, #16]
  4123bc:	ldp	x21, x22, [sp, #32]
  4123c0:	ldp	x29, x30, [sp], #48
  4123c4:	ret
  4123c8:	mov	x0, x19
  4123cc:	mov	w1, w22
  4123d0:	mov	w2, #0x1                   	// #1
  4123d4:	bl	410590 <__fxstatat@plt+0xd4a0>
  4123d8:	ldr	x0, [x19, #8]
  4123dc:	b	412328 <__fxstatat@plt+0xf238>
  4123e0:	mov	x0, #0x0                   	// #0
  4123e4:	str	xzr, [x19, #8]
  4123e8:	b	412328 <__fxstatat@plt+0xf238>
  4123ec:	ldr	w19, [x21]
  4123f0:	mov	w0, w22
  4123f4:	bl	402c90 <close@plt>
  4123f8:	str	w19, [x21]
  4123fc:	mov	x0, #0x0                   	// #0
  412400:	b	412328 <__fxstatat@plt+0xf238>
  412404:	nop
  412408:	stp	x29, x30, [sp, #-64]!
  41240c:	cmp	x0, #0x0
  412410:	add	x4, sp, #0x3c
  412414:	mov	x29, sp
  412418:	stp	x19, x20, [sp, #16]
  41241c:	csel	x19, x4, x0, eq  // eq = none
  412420:	mov	x20, x2
  412424:	mov	x0, x19
  412428:	str	x21, [sp, #32]
  41242c:	mov	x21, x1
  412430:	bl	4028e0 <mbrtowc@plt>
  412434:	cmp	x20, #0x0
  412438:	mov	x20, x0
  41243c:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  412440:	b.hi	412458 <__fxstatat@plt+0xf368>  // b.pmore
  412444:	mov	x0, x20
  412448:	ldp	x19, x20, [sp, #16]
  41244c:	ldr	x21, [sp, #32]
  412450:	ldp	x29, x30, [sp], #64
  412454:	ret
  412458:	mov	w0, #0x0                   	// #0
  41245c:	bl	412fb0 <__fxstatat@plt+0xfec0>
  412460:	tst	w0, #0xff
  412464:	b.ne	412444 <__fxstatat@plt+0xf354>  // b.any
  412468:	ldrb	w0, [x21]
  41246c:	mov	x20, #0x1                   	// #1
  412470:	str	w0, [x19]
  412474:	mov	x0, x20
  412478:	ldp	x19, x20, [sp, #16]
  41247c:	ldr	x21, [sp, #32]
  412480:	ldp	x29, x30, [sp], #64
  412484:	ret
  412488:	stp	x29, x30, [sp, #-32]!
  41248c:	mov	w3, w1
  412490:	and	w1, w1, #0xf000
  412494:	mov	x29, sp
  412498:	cmp	w1, #0x1, lsl #12
  41249c:	ccmp	x2, #0x0, #0x0, eq  // eq = none
  4124a0:	b.eq	4124c8 <__fxstatat@plt+0xf3d8>  // b.none
  4124a4:	mov	x4, x2
  4124a8:	mov	x1, x0
  4124ac:	mov	w2, w3
  4124b0:	mov	w0, #0x0                   	// #0
  4124b4:	add	x3, sp, #0x18
  4124b8:	str	x4, [sp, #24]
  4124bc:	bl	4029a0 <__xmknod@plt>
  4124c0:	ldp	x29, x30, [sp], #32
  4124c4:	ret
  4124c8:	and	w1, w3, #0xffffefff
  4124cc:	bl	402a70 <mkfifo@plt>
  4124d0:	ldp	x29, x30, [sp], #32
  4124d4:	ret
  4124d8:	stp	x29, x30, [sp, #-48]!
  4124dc:	mov	w1, #0x0                   	// #0
  4124e0:	mov	x29, sp
  4124e4:	add	x2, sp, #0x28
  4124e8:	stp	x19, x20, [sp, #16]
  4124ec:	mov	x19, x0
  4124f0:	bl	402e70 <acl_get_entry@plt>
  4124f4:	cmp	w0, #0x0
  4124f8:	b.le	412548 <__fxstatat@plt+0xf458>
  4124fc:	mov	w20, #0x20                  	// #32
  412500:	b	412524 <__fxstatat@plt+0xf434>
  412504:	ldr	w3, [sp, #36]
  412508:	cmp	w3, w1
  41250c:	ccmp	w3, #0x4, #0x4, ne  // ne = any
  412510:	ccmp	w3, w20, #0x4, ne  // ne = any
  412514:	b.ne	412554 <__fxstatat@plt+0xf464>  // b.any
  412518:	bl	402e70 <acl_get_entry@plt>
  41251c:	cmp	w0, #0x0
  412520:	b.le	412548 <__fxstatat@plt+0xf458>
  412524:	ldr	x0, [sp, #40]
  412528:	add	x1, sp, #0x24
  41252c:	bl	402bb0 <acl_get_tag_type@plt>
  412530:	mov	w3, w0
  412534:	add	x2, sp, #0x28
  412538:	mov	x0, x19
  41253c:	mov	w1, #0x1                   	// #1
  412540:	tbz	w3, #31, 412504 <__fxstatat@plt+0xf414>
  412544:	mov	w0, #0xffffffff            	// #-1
  412548:	ldp	x19, x20, [sp, #16]
  41254c:	ldp	x29, x30, [sp], #48
  412550:	ret
  412554:	mov	w0, #0x1                   	// #1
  412558:	ldp	x19, x20, [sp, #16]
  41255c:	ldp	x29, x30, [sp], #48
  412560:	ret
  412564:	nop
  412568:	stp	x29, x30, [sp, #-16]!
  41256c:	mov	x29, sp
  412570:	bl	402980 <acl_entries@plt>
  412574:	cmp	w0, #0x0
  412578:	cset	w0, gt
  41257c:	ldp	x29, x30, [sp], #16
  412580:	ret
  412584:	nop
  412588:	stp	x29, x30, [sp, #-32]!
  41258c:	mov	x29, sp
  412590:	str	x19, [sp, #16]
  412594:	mov	x19, x0
  412598:	ldr	x0, [x0, #8]
  41259c:	cbz	x0, 4125a4 <__fxstatat@plt+0xf4b4>
  4125a0:	bl	4030e0 <acl_free@plt>
  4125a4:	ldr	x0, [x19, #16]
  4125a8:	cbz	x0, 4125b8 <__fxstatat@plt+0xf4c8>
  4125ac:	ldr	x19, [sp, #16]
  4125b0:	ldp	x29, x30, [sp], #32
  4125b4:	b	4030e0 <acl_free@plt>
  4125b8:	ldr	x19, [sp, #16]
  4125bc:	ldp	x29, x30, [sp], #32
  4125c0:	ret
  4125c4:	nop
  4125c8:	stp	x29, x30, [sp, #-48]!
  4125cc:	cmn	w1, #0x1
  4125d0:	mov	x29, sp
  4125d4:	stp	xzr, xzr, [x3]
  4125d8:	str	w2, [x3]
  4125dc:	stp	x19, x20, [sp, #16]
  4125e0:	mov	x19, x3
  4125e4:	mov	w20, w2
  4125e8:	stp	xzr, xzr, [x3, #16]
  4125ec:	str	x21, [sp, #32]
  4125f0:	mov	x21, x0
  4125f4:	b.eq	412628 <__fxstatat@plt+0xf538>  // b.none
  4125f8:	mov	w0, w1
  4125fc:	bl	402c70 <acl_get_fd@plt>
  412600:	str	x0, [x19, #8]
  412604:	cbz	x0, 412638 <__fxstatat@plt+0xf548>
  412608:	and	w1, w20, #0xf000
  41260c:	mov	w0, #0x0                   	// #0
  412610:	cmp	w1, #0x4, lsl #12
  412614:	b.eq	41265c <__fxstatat@plt+0xf56c>  // b.none
  412618:	ldp	x19, x20, [sp, #16]
  41261c:	ldr	x21, [sp, #32]
  412620:	ldp	x29, x30, [sp], #48
  412624:	ret
  412628:	mov	w1, #0x8000                	// #32768
  41262c:	bl	402de0 <acl_get_file@plt>
  412630:	str	x0, [x19, #8]
  412634:	cbnz	x0, 412608 <__fxstatat@plt+0xf518>
  412638:	bl	403040 <__errno_location@plt>
  41263c:	ldr	w0, [x0]
  412640:	bl	413fc0 <__fxstatat@plt+0x10ed0>
  412644:	and	w0, w0, #0xff
  412648:	neg	w0, w0
  41264c:	ldp	x19, x20, [sp, #16]
  412650:	ldr	x21, [sp, #32]
  412654:	ldp	x29, x30, [sp], #48
  412658:	ret
  41265c:	mov	x0, x21
  412660:	bl	402de0 <acl_get_file@plt>
  412664:	str	x0, [x19, #16]
  412668:	cmp	x0, #0x0
  41266c:	csetm	w0, eq  // eq = none
  412670:	ldp	x19, x20, [sp, #16]
  412674:	ldr	x21, [sp, #32]
  412678:	ldp	x29, x30, [sp], #48
  41267c:	ret
  412680:	stp	x29, x30, [sp, #-64]!
  412684:	mov	x29, sp
  412688:	stp	x21, x22, [sp, #32]
  41268c:	mov	x21, x1
  412690:	ldr	x1, [x0, #8]
  412694:	stp	x19, x20, [sp, #16]
  412698:	cbz	x1, 4126f8 <__fxstatat@plt+0xf608>
  41269c:	str	x23, [sp, #48]
  4126a0:	mov	x19, x0
  4126a4:	mov	x22, x4
  4126a8:	cmn	w2, #0x1
  4126ac:	mov	w23, w3
  4126b0:	b.eq	412710 <__fxstatat@plt+0xf620>  // b.none
  4126b4:	mov	w0, w2
  4126b8:	bl	402930 <acl_set_fd@plt>
  4126bc:	mov	w20, w0
  4126c0:	cbz	w20, 412728 <__fxstatat@plt+0xf638>
  4126c4:	bl	403040 <__errno_location@plt>
  4126c8:	ldr	w0, [x0]
  4126cc:	bl	413fc0 <__fxstatat@plt+0x10ed0>
  4126d0:	tst	w0, #0xff
  4126d4:	b.ne	412748 <__fxstatat@plt+0xf658>  // b.any
  4126d8:	mov	w0, #0x1                   	// #1
  4126dc:	strb	w0, [x19, #24]
  4126e0:	cbnz	w23, 412740 <__fxstatat@plt+0xf650>
  4126e4:	ldr	x0, [x19, #8]
  4126e8:	bl	4124d8 <__fxstatat@plt+0xf3e8>
  4126ec:	ldr	x23, [sp, #48]
  4126f0:	cbnz	w0, 4126fc <__fxstatat@plt+0xf60c>
  4126f4:	nop
  4126f8:	mov	w20, #0x0                   	// #0
  4126fc:	mov	w0, w20
  412700:	ldp	x19, x20, [sp, #16]
  412704:	ldp	x21, x22, [sp, #32]
  412708:	ldp	x29, x30, [sp], #64
  41270c:	ret
  412710:	mov	x2, x1
  412714:	mov	x0, x21
  412718:	mov	w1, #0x8000                	// #32768
  41271c:	bl	402c40 <acl_set_file@plt>
  412720:	mov	w20, w0
  412724:	cbnz	w20, 4126c4 <__fxstatat@plt+0xf5d4>
  412728:	ldr	w20, [x19]
  41272c:	mov	w0, #0x1                   	// #1
  412730:	strb	w0, [x22]
  412734:	and	w20, w20, #0xf000
  412738:	cmp	w20, #0x4, lsl #12
  41273c:	b.eq	412760 <__fxstatat@plt+0xf670>  // b.none
  412740:	ldr	x23, [sp, #48]
  412744:	b	4126f8 <__fxstatat@plt+0xf608>
  412748:	mov	w0, w20
  41274c:	ldp	x19, x20, [sp, #16]
  412750:	ldp	x21, x22, [sp, #32]
  412754:	ldr	x23, [sp, #48]
  412758:	ldp	x29, x30, [sp], #64
  41275c:	ret
  412760:	cbnz	w23, 412794 <__fxstatat@plt+0xf6a4>
  412764:	ldr	x0, [x19, #16]
  412768:	cbz	x0, 412794 <__fxstatat@plt+0xf6a4>
  41276c:	bl	412568 <__fxstatat@plt+0xf478>
  412770:	cbz	w0, 412794 <__fxstatat@plt+0xf6a4>
  412774:	mov	w1, w20
  412778:	mov	x0, x21
  41277c:	ldr	x2, [x19, #16]
  412780:	ldp	x19, x20, [sp, #16]
  412784:	ldp	x21, x22, [sp, #32]
  412788:	ldr	x23, [sp, #48]
  41278c:	ldp	x29, x30, [sp], #64
  412790:	b	402c40 <acl_set_file@plt>
  412794:	mov	x0, x21
  412798:	ldp	x19, x20, [sp, #16]
  41279c:	ldp	x21, x22, [sp, #32]
  4127a0:	ldr	x23, [sp, #48]
  4127a4:	ldp	x29, x30, [sp], #64
  4127a8:	b	402ab0 <acl_delete_def_file@plt>
  4127ac:	nop
  4127b0:	mov	w3, w1
  4127b4:	mov	w1, w2
  4127b8:	cmn	w3, #0x1
  4127bc:	b.eq	4127c8 <__fxstatat@plt+0xf6d8>  // b.none
  4127c0:	mov	w0, w3
  4127c4:	b	402c00 <fchmod@plt>
  4127c8:	b	402b20 <chmod@plt>
  4127cc:	nop
  4127d0:	stp	x29, x30, [sp, #-80]!
  4127d4:	mov	x29, sp
  4127d8:	stp	x19, x20, [sp, #16]
  4127dc:	mov	x19, x0
  4127e0:	mov	x20, x1
  4127e4:	stp	x21, x22, [sp, #32]
  4127e8:	mov	w21, w2
  4127ec:	ldr	w2, [x0]
  4127f0:	strb	wzr, [sp, #79]
  4127f4:	ands	w22, w2, #0xe00
  4127f8:	b.ne	4128b8 <__fxstatat@plt+0xf7c8>  // b.any
  4127fc:	ldrb	w0, [x0, #24]
  412800:	cbnz	w0, 4128f8 <__fxstatat@plt+0xf808>
  412804:	mov	x1, x20
  412808:	add	x4, sp, #0x4f
  41280c:	mov	w2, w21
  412810:	mov	x0, x19
  412814:	mov	w3, #0x0                   	// #0
  412818:	bl	412680 <__fxstatat@plt+0xf590>
  41281c:	ldrb	w1, [sp, #79]
  412820:	cbnz	w1, 4128a8 <__fxstatat@plt+0xf7b8>
  412824:	stp	x23, x24, [sp, #48]
  412828:	ldrb	w24, [x19, #24]
  41282c:	cbz	w0, 41292c <__fxstatat@plt+0xf83c>
  412830:	bl	403040 <__errno_location@plt>
  412834:	ldr	w23, [x0]
  412838:	cbnz	w24, 412958 <__fxstatat@plt+0xf868>
  41283c:	ldr	x0, [x19, #8]
  412840:	cbz	x0, 412848 <__fxstatat@plt+0xf758>
  412844:	bl	4030e0 <acl_free@plt>
  412848:	ldr	w0, [x19]
  41284c:	bl	402c60 <acl_from_mode@plt>
  412850:	str	x0, [x19, #8]
  412854:	cbz	x0, 41296c <__fxstatat@plt+0xf87c>
  412858:	mov	x1, x20
  41285c:	add	x4, sp, #0x4f
  412860:	mov	w2, w21
  412864:	mov	x0, x19
  412868:	mov	w3, #0x1                   	// #1
  41286c:	bl	412680 <__fxstatat@plt+0xf590>
  412870:	ldrb	w1, [sp, #79]
  412874:	cbnz	w1, 4128a0 <__fxstatat@plt+0xf7b0>
  412878:	cbz	w23, 4128e4 <__fxstatat@plt+0xf7f4>
  41287c:	bl	403040 <__errno_location@plt>
  412880:	str	w23, [x0]
  412884:	mov	x24, x0
  412888:	cbz	w22, 412938 <__fxstatat@plt+0xf848>
  41288c:	ldp	x23, x24, [sp, #48]
  412890:	mov	w0, #0xffffffff            	// #-1
  412894:	b	4128a8 <__fxstatat@plt+0xf7b8>
  412898:	mov	w0, #0xffffffff            	// #-1
  41289c:	nop
  4128a0:	cbnz	w23, 412908 <__fxstatat@plt+0xf818>
  4128a4:	ldp	x23, x24, [sp, #48]
  4128a8:	ldp	x19, x20, [sp, #16]
  4128ac:	ldp	x21, x22, [sp, #32]
  4128b0:	ldp	x29, x30, [sp], #80
  4128b4:	ret
  4128b8:	mov	w1, w21
  4128bc:	mov	x0, x20
  4128c0:	bl	4127b0 <__fxstatat@plt+0xf6c0>
  4128c4:	cbnz	w0, 412890 <__fxstatat@plt+0xf7a0>
  4128c8:	ldrb	w0, [x19, #24]
  4128cc:	cbz	w0, 412804 <__fxstatat@plt+0xf714>
  4128d0:	mov	w0, #0x0                   	// #0
  4128d4:	ldp	x19, x20, [sp, #16]
  4128d8:	ldp	x21, x22, [sp, #32]
  4128dc:	ldp	x29, x30, [sp], #80
  4128e0:	ret
  4128e4:	cbnz	w22, 4128a4 <__fxstatat@plt+0xf7b4>
  4128e8:	cbnz	w0, 412980 <__fxstatat@plt+0xf890>
  4128ec:	ldp	x23, x24, [sp, #48]
  4128f0:	ldr	w2, [x19]
  4128f4:	nop
  4128f8:	mov	w1, w21
  4128fc:	mov	x0, x20
  412900:	bl	4127b0 <__fxstatat@plt+0xf6c0>
  412904:	b	4128a8 <__fxstatat@plt+0xf7b8>
  412908:	bl	403040 <__errno_location@plt>
  41290c:	mov	x1, x0
  412910:	mov	w0, #0xffffffff            	// #-1
  412914:	ldp	x19, x20, [sp, #16]
  412918:	str	w23, [x1]
  41291c:	ldp	x21, x22, [sp, #32]
  412920:	ldp	x23, x24, [sp, #48]
  412924:	ldp	x29, x30, [sp], #80
  412928:	ret
  41292c:	cbnz	w24, 41295c <__fxstatat@plt+0xf86c>
  412930:	mov	w23, #0x0                   	// #0
  412934:	b	41283c <__fxstatat@plt+0xf74c>
  412938:	ldr	w2, [x19]
  41293c:	mov	w1, w21
  412940:	mov	x0, x20
  412944:	bl	4127b0 <__fxstatat@plt+0xf6c0>
  412948:	mov	w0, #0xffffffff            	// #-1
  41294c:	str	w23, [x24]
  412950:	ldp	x23, x24, [sp, #48]
  412954:	b	4128a8 <__fxstatat@plt+0xf7b8>
  412958:	cbnz	w23, 41287c <__fxstatat@plt+0xf78c>
  41295c:	cbz	w22, 4128ec <__fxstatat@plt+0xf7fc>
  412960:	mov	w0, #0x0                   	// #0
  412964:	ldp	x23, x24, [sp, #48]
  412968:	b	4128d4 <__fxstatat@plt+0xf7e4>
  41296c:	ldrb	w0, [sp, #79]
  412970:	cbnz	w0, 412898 <__fxstatat@plt+0xf7a8>
  412974:	cbnz	w23, 41287c <__fxstatat@plt+0xf78c>
  412978:	cbnz	w22, 41288c <__fxstatat@plt+0xf79c>
  41297c:	nop
  412980:	bl	403040 <__errno_location@plt>
  412984:	mov	x24, x0
  412988:	ldr	w2, [x19]
  41298c:	mov	w1, w21
  412990:	mov	x0, x20
  412994:	ldr	w23, [x24]
  412998:	bl	4127b0 <__fxstatat@plt+0xf6c0>
  41299c:	cbz	w23, 4128a4 <__fxstatat@plt+0xf7b4>
  4129a0:	b	412948 <__fxstatat@plt+0xf858>
  4129a4:	nop
  4129a8:	mov	w0, #0x1                   	// #1
  4129ac:	b	403a40 <__fxstatat@plt+0x950>
  4129b0:	stp	x29, x30, [sp, #-96]!
  4129b4:	mov	x29, sp
  4129b8:	stp	x23, x24, [sp, #48]
  4129bc:	mov	x24, x1
  4129c0:	stp	x21, x22, [sp, #32]
  4129c4:	mov	x21, x3
  4129c8:	stp	x25, x26, [sp, #64]
  4129cc:	mov	x26, x2
  4129d0:	mov	x25, x0
  4129d4:	stp	x27, x28, [sp, #80]
  4129d8:	bl	402920 <strlen@plt>
  4129dc:	ldr	x28, [x24]
  4129e0:	cbz	x28, 412ad0 <__fxstatat@plt+0xf9e0>
  4129e4:	mov	x22, x0
  4129e8:	mov	w27, #0x0                   	// #0
  4129ec:	mov	x23, #0xffffffffffffffff    	// #-1
  4129f0:	stp	x19, x20, [sp, #16]
  4129f4:	mov	x20, x26
  4129f8:	mov	x19, #0x0                   	// #0
  4129fc:	b	412a20 <__fxstatat@plt+0xf930>
  412a00:	cbz	x26, 412aa4 <__fxstatat@plt+0xf9b4>
  412a04:	bl	402d50 <memcmp@plt>
  412a08:	cmp	w0, #0x0
  412a0c:	csinc	w27, w27, wzr, eq  // eq = none
  412a10:	add	x19, x19, #0x1
  412a14:	add	x20, x20, x21
  412a18:	ldr	x28, [x24, x19, lsl #3]
  412a1c:	cbz	x28, 412a78 <__fxstatat@plt+0xf988>
  412a20:	mov	x1, x25
  412a24:	mov	x2, x22
  412a28:	mov	x0, x28
  412a2c:	bl	402b70 <strncmp@plt>
  412a30:	mov	w1, w0
  412a34:	mov	x0, x28
  412a38:	cbnz	w1, 412a10 <__fxstatat@plt+0xf920>
  412a3c:	bl	402920 <strlen@plt>
  412a40:	mov	x3, x0
  412a44:	mov	x2, x21
  412a48:	madd	x0, x23, x21, x26
  412a4c:	mov	x1, x20
  412a50:	cmp	x3, x22
  412a54:	b.eq	412aac <__fxstatat@plt+0xf9bc>  // b.none
  412a58:	cmn	x23, #0x1
  412a5c:	b.ne	412a00 <__fxstatat@plt+0xf910>  // b.any
  412a60:	mov	x23, x19
  412a64:	add	x19, x19, #0x1
  412a68:	add	x20, x20, x21
  412a6c:	ldr	x28, [x24, x19, lsl #3]
  412a70:	cbnz	x28, 412a20 <__fxstatat@plt+0xf930>
  412a74:	nop
  412a78:	ldp	x19, x20, [sp, #16]
  412a7c:	cmp	w27, #0x0
  412a80:	mov	x0, #0xfffffffffffffffe    	// #-2
  412a84:	csel	x23, x23, x0, eq  // eq = none
  412a88:	mov	x0, x23
  412a8c:	ldp	x21, x22, [sp, #32]
  412a90:	ldp	x23, x24, [sp, #48]
  412a94:	ldp	x25, x26, [sp, #64]
  412a98:	ldp	x27, x28, [sp, #80]
  412a9c:	ldp	x29, x30, [sp], #96
  412aa0:	ret
  412aa4:	mov	w27, #0x1                   	// #1
  412aa8:	b	412a10 <__fxstatat@plt+0xf920>
  412aac:	mov	x23, x19
  412ab0:	mov	x0, x23
  412ab4:	ldp	x19, x20, [sp, #16]
  412ab8:	ldp	x21, x22, [sp, #32]
  412abc:	ldp	x23, x24, [sp, #48]
  412ac0:	ldp	x25, x26, [sp, #64]
  412ac4:	ldp	x27, x28, [sp, #80]
  412ac8:	ldp	x29, x30, [sp], #96
  412acc:	ret
  412ad0:	mov	x23, #0xffffffffffffffff    	// #-1
  412ad4:	b	412a88 <__fxstatat@plt+0xf998>
  412ad8:	stp	x29, x30, [sp, #-48]!
  412adc:	cmn	x2, #0x1
  412ae0:	mov	x29, sp
  412ae4:	stp	x19, x20, [sp, #16]
  412ae8:	mov	x20, x0
  412aec:	str	x21, [sp, #32]
  412af0:	mov	x21, x1
  412af4:	b.eq	412b54 <__fxstatat@plt+0xfa64>  // b.none
  412af8:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  412afc:	mov	w2, #0x5                   	// #5
  412b00:	add	x1, x1, #0x9b8
  412b04:	mov	x0, #0x0                   	// #0
  412b08:	bl	402f90 <dcgettext@plt>
  412b0c:	mov	x19, x0
  412b10:	mov	x2, x21
  412b14:	mov	w1, #0x8                   	// #8
  412b18:	mov	w0, #0x0                   	// #0
  412b1c:	bl	40d7a0 <__fxstatat@plt+0xa6b0>
  412b20:	mov	x1, x20
  412b24:	mov	x20, x0
  412b28:	mov	w0, #0x1                   	// #1
  412b2c:	bl	40da60 <__fxstatat@plt+0xa970>
  412b30:	mov	x3, x20
  412b34:	mov	x2, x19
  412b38:	ldp	x19, x20, [sp, #16]
  412b3c:	mov	x4, x0
  412b40:	ldr	x21, [sp, #32]
  412b44:	mov	w1, #0x0                   	// #0
  412b48:	ldp	x29, x30, [sp], #48
  412b4c:	mov	w0, #0x0                   	// #0
  412b50:	b	402950 <error@plt>
  412b54:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  412b58:	mov	w2, #0x5                   	// #5
  412b5c:	add	x1, x1, #0x998
  412b60:	mov	x0, #0x0                   	// #0
  412b64:	bl	402f90 <dcgettext@plt>
  412b68:	mov	x19, x0
  412b6c:	b	412b10 <__fxstatat@plt+0xfa20>
  412b70:	stp	x29, x30, [sp, #-112]!
  412b74:	mov	x29, sp
  412b78:	stp	x27, x28, [sp, #80]
  412b7c:	adrp	x28, 42b000 <__fxstatat@plt+0x27f10>
  412b80:	stp	x19, x20, [sp, #16]
  412b84:	mov	x20, x1
  412b88:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  412b8c:	add	x1, x1, #0x9d8
  412b90:	stp	x21, x22, [sp, #32]
  412b94:	mov	x22, x2
  412b98:	mov	w2, #0x5                   	// #5
  412b9c:	stp	x23, x24, [sp, #48]
  412ba0:	mov	x24, x0
  412ba4:	mov	x0, #0x0                   	// #0
  412ba8:	bl	402f90 <dcgettext@plt>
  412bac:	ldr	x1, [x28, #1192]
  412bb0:	bl	402fa0 <fputs_unlocked@plt>
  412bb4:	ldr	x21, [x24]
  412bb8:	cbz	x21, 412c30 <__fxstatat@plt+0xfb40>
  412bbc:	adrp	x27, 415000 <__fxstatat@plt+0x11f10>
  412bc0:	add	x27, x27, #0x830
  412bc4:	stp	x25, x26, [sp, #64]
  412bc8:	adrp	x26, 416000 <__fxstatat@plt+0x12f10>
  412bcc:	add	x25, x28, #0x4a8
  412bd0:	add	x26, x26, #0x9f0
  412bd4:	mov	x23, #0x0                   	// #0
  412bd8:	mov	x19, #0x0                   	// #0
  412bdc:	nop
  412be0:	cbz	x19, 412bf8 <__fxstatat@plt+0xfb08>
  412be4:	mov	x2, x22
  412be8:	mov	x1, x20
  412bec:	mov	x0, x23
  412bf0:	bl	402d50 <memcmp@plt>
  412bf4:	cbz	w0, 412c68 <__fxstatat@plt+0xfb78>
  412bf8:	ldr	x23, [x25]
  412bfc:	mov	x0, x21
  412c00:	bl	40da78 <__fxstatat@plt+0xa988>
  412c04:	mov	x3, x0
  412c08:	mov	x2, x26
  412c0c:	mov	x0, x23
  412c10:	mov	w1, #0x1                   	// #1
  412c14:	mov	x23, x20
  412c18:	bl	402d80 <__fprintf_chk@plt>
  412c1c:	add	x19, x19, #0x1
  412c20:	add	x20, x20, x22
  412c24:	ldr	x21, [x24, x19, lsl #3]
  412c28:	cbnz	x21, 412be0 <__fxstatat@plt+0xfaf0>
  412c2c:	ldp	x25, x26, [sp, #64]
  412c30:	ldr	x0, [x28, #1192]
  412c34:	ldp	x1, x2, [x0, #40]
  412c38:	cmp	x1, x2
  412c3c:	b.cs	412c94 <__fxstatat@plt+0xfba4>  // b.hs, b.nlast
  412c40:	add	x2, x1, #0x1
  412c44:	str	x2, [x0, #40]
  412c48:	mov	w0, #0xa                   	// #10
  412c4c:	strb	w0, [x1]
  412c50:	ldp	x19, x20, [sp, #16]
  412c54:	ldp	x21, x22, [sp, #32]
  412c58:	ldp	x23, x24, [sp, #48]
  412c5c:	ldp	x27, x28, [sp, #80]
  412c60:	ldp	x29, x30, [sp], #112
  412c64:	ret
  412c68:	ldr	x1, [x25]
  412c6c:	mov	x0, x21
  412c70:	str	x1, [sp, #104]
  412c74:	bl	40da78 <__fxstatat@plt+0xa988>
  412c78:	mov	x3, x0
  412c7c:	ldr	x1, [sp, #104]
  412c80:	mov	x2, x27
  412c84:	mov	x0, x1
  412c88:	mov	w1, #0x1                   	// #1
  412c8c:	bl	402d80 <__fprintf_chk@plt>
  412c90:	b	412c1c <__fxstatat@plt+0xfb2c>
  412c94:	ldp	x19, x20, [sp, #16]
  412c98:	mov	w1, #0xa                   	// #10
  412c9c:	ldp	x21, x22, [sp, #32]
  412ca0:	ldp	x23, x24, [sp, #48]
  412ca4:	ldp	x27, x28, [sp, #80]
  412ca8:	ldp	x29, x30, [sp], #112
  412cac:	b	402d10 <__overflow@plt>
  412cb0:	stp	x29, x30, [sp, #-64]!
  412cb4:	mov	x29, sp
  412cb8:	stp	x19, x20, [sp, #16]
  412cbc:	mov	x19, x2
  412cc0:	mov	x20, x3
  412cc4:	stp	x21, x22, [sp, #32]
  412cc8:	mov	x22, x1
  412ccc:	mov	x21, x4
  412cd0:	mov	x3, x4
  412cd4:	mov	x2, x20
  412cd8:	mov	x1, x19
  412cdc:	stp	x23, x24, [sp, #48]
  412ce0:	mov	x24, x0
  412ce4:	mov	x23, x5
  412ce8:	mov	x0, x22
  412cec:	bl	4129b0 <__fxstatat@plt+0xf8c0>
  412cf0:	tbnz	x0, #63, 412d08 <__fxstatat@plt+0xfc18>
  412cf4:	ldp	x19, x20, [sp, #16]
  412cf8:	ldp	x21, x22, [sp, #32]
  412cfc:	ldp	x23, x24, [sp, #48]
  412d00:	ldp	x29, x30, [sp], #64
  412d04:	ret
  412d08:	mov	x2, x0
  412d0c:	mov	x1, x22
  412d10:	mov	x0, x24
  412d14:	bl	412ad8 <__fxstatat@plt+0xf9e8>
  412d18:	mov	x0, x19
  412d1c:	mov	x2, x21
  412d20:	mov	x1, x20
  412d24:	bl	412b70 <__fxstatat@plt+0xfa80>
  412d28:	blr	x23
  412d2c:	mov	x0, #0xffffffffffffffff    	// #-1
  412d30:	b	412cf4 <__fxstatat@plt+0xfc04>
  412d34:	nop
  412d38:	stp	x29, x30, [sp, #-64]!
  412d3c:	mov	x29, sp
  412d40:	stp	x21, x22, [sp, #32]
  412d44:	ldr	x22, [x1]
  412d48:	cbz	x22, 412d90 <__fxstatat@plt+0xfca0>
  412d4c:	mov	x21, x3
  412d50:	stp	x19, x20, [sp, #16]
  412d54:	mov	x19, x2
  412d58:	add	x20, x1, #0x8
  412d5c:	str	x23, [sp, #48]
  412d60:	mov	x23, x0
  412d64:	b	412d74 <__fxstatat@plt+0xfc84>
  412d68:	ldr	x22, [x20], #8
  412d6c:	add	x19, x19, x21
  412d70:	cbz	x22, 412d88 <__fxstatat@plt+0xfc98>
  412d74:	mov	x2, x21
  412d78:	mov	x1, x19
  412d7c:	mov	x0, x23
  412d80:	bl	402d50 <memcmp@plt>
  412d84:	cbnz	w0, 412d68 <__fxstatat@plt+0xfc78>
  412d88:	ldp	x19, x20, [sp, #16]
  412d8c:	ldr	x23, [sp, #48]
  412d90:	mov	x0, x22
  412d94:	ldp	x21, x22, [sp, #32]
  412d98:	ldp	x29, x30, [sp], #64
  412d9c:	ret
  412da0:	stp	x29, x30, [sp, #-32]!
  412da4:	mov	x29, sp
  412da8:	stp	x19, x20, [sp, #16]
  412dac:	mov	x19, x0
  412db0:	bl	402a80 <__fpending@plt>
  412db4:	mov	x20, x0
  412db8:	mov	x0, x19
  412dbc:	ldr	w19, [x19]
  412dc0:	and	w19, w19, #0x20
  412dc4:	bl	413cd8 <__fxstatat@plt+0x10be8>
  412dc8:	cbnz	w19, 412df0 <__fxstatat@plt+0xfd00>
  412dcc:	cbz	w0, 412de4 <__fxstatat@plt+0xfcf4>
  412dd0:	cbnz	x20, 412e08 <__fxstatat@plt+0xfd18>
  412dd4:	bl	403040 <__errno_location@plt>
  412dd8:	ldr	w0, [x0]
  412ddc:	cmp	w0, #0x9
  412de0:	csetm	w0, ne  // ne = any
  412de4:	ldp	x19, x20, [sp, #16]
  412de8:	ldp	x29, x30, [sp], #32
  412dec:	ret
  412df0:	cbnz	w0, 412e08 <__fxstatat@plt+0xfd18>
  412df4:	bl	403040 <__errno_location@plt>
  412df8:	mov	x1, x0
  412dfc:	mov	w0, #0xffffffff            	// #-1
  412e00:	str	wzr, [x1]
  412e04:	b	412de4 <__fxstatat@plt+0xfcf4>
  412e08:	mov	w0, #0xffffffff            	// #-1
  412e0c:	b	412de4 <__fxstatat@plt+0xfcf4>
  412e10:	mov	w1, #0xf616                	// #62998
  412e14:	str	xzr, [x0, #16]
  412e18:	movk	w1, #0x95, lsl #16
  412e1c:	str	w1, [x0, #24]
  412e20:	ret
  412e24:	nop
  412e28:	mov	x2, x0
  412e2c:	mov	w0, #0xf616                	// #62998
  412e30:	movk	w0, #0x95, lsl #16
  412e34:	ldr	w3, [x2, #24]
  412e38:	cmp	w3, w0
  412e3c:	b.ne	412eac <__fxstatat@plt+0xfdbc>  // b.any
  412e40:	ldr	x0, [x2, #16]
  412e44:	ldr	x3, [x1, #8]
  412e48:	cbz	x0, 412e70 <__fxstatat@plt+0xfd80>
  412e4c:	ldr	x4, [x2]
  412e50:	cmp	x4, x3
  412e54:	b.eq	412e88 <__fxstatat@plt+0xfd98>  // b.none
  412e58:	add	x4, x0, #0x1
  412e5c:	str	x4, [x2, #16]
  412e60:	tst	x0, x4
  412e64:	mov	w0, #0x0                   	// #0
  412e68:	b.eq	412ea0 <__fxstatat@plt+0xfdb0>  // b.none
  412e6c:	ret
  412e70:	mov	x0, #0x1                   	// #1
  412e74:	str	x0, [x2, #16]
  412e78:	ldr	x1, [x1]
  412e7c:	mov	w0, #0x0                   	// #0
  412e80:	stp	x3, x1, [x2]
  412e84:	ret
  412e88:	ldr	x5, [x1]
  412e8c:	ldr	x4, [x2, #8]
  412e90:	cmp	x5, x4
  412e94:	b.ne	412e58 <__fxstatat@plt+0xfd68>  // b.any
  412e98:	mov	w0, #0x1                   	// #1
  412e9c:	ret
  412ea0:	cbnz	x4, 412e78 <__fxstatat@plt+0xfd88>
  412ea4:	mov	w0, #0x1                   	// #1
  412ea8:	ret
  412eac:	stp	x29, x30, [sp, #-16]!
  412eb0:	adrp	x3, 416000 <__fxstatat@plt+0x12f10>
  412eb4:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  412eb8:	mov	x29, sp
  412ebc:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  412ec0:	add	x3, x3, #0xa28
  412ec4:	add	x1, x1, #0x9f8
  412ec8:	add	x0, x0, #0xa10
  412ecc:	mov	w2, #0x3c                  	// #60
  412ed0:	bl	403030 <__assert_fail@plt>
  412ed4:	nop
  412ed8:	stp	x29, x30, [sp, #-64]!
  412edc:	mov	x29, sp
  412ee0:	stp	x19, x20, [sp, #16]
  412ee4:	bl	4029e0 <opendir@plt>
  412ee8:	mov	x19, x0
  412eec:	cbz	x0, 412efc <__fxstatat@plt+0xfe0c>
  412ef0:	bl	402f20 <dirfd@plt>
  412ef4:	cmp	w0, #0x2
  412ef8:	b.ls	412f0c <__fxstatat@plt+0xfe1c>  // b.plast
  412efc:	mov	x0, x19
  412f00:	ldp	x19, x20, [sp, #16]
  412f04:	ldp	x29, x30, [sp], #64
  412f08:	ret
  412f0c:	mov	w2, #0x3                   	// #3
  412f10:	mov	w1, #0x406                 	// #1030
  412f14:	stp	x21, x22, [sp, #32]
  412f18:	str	x23, [sp, #48]
  412f1c:	bl	413d68 <__fxstatat@plt+0x10c78>
  412f20:	mov	w21, w0
  412f24:	bl	403040 <__errno_location@plt>
  412f28:	mov	x20, x0
  412f2c:	tbz	w21, #31, 412f60 <__fxstatat@plt+0xfe70>
  412f30:	ldr	w23, [x0]
  412f34:	mov	x22, #0x0                   	// #0
  412f38:	mov	x0, x19
  412f3c:	mov	x19, x22
  412f40:	bl	402c80 <closedir@plt>
  412f44:	ldp	x21, x22, [sp, #32]
  412f48:	str	w23, [x20]
  412f4c:	mov	x0, x19
  412f50:	ldp	x19, x20, [sp, #16]
  412f54:	ldr	x23, [sp, #48]
  412f58:	ldp	x29, x30, [sp], #64
  412f5c:	ret
  412f60:	mov	w0, w21
  412f64:	bl	402cc0 <fdopendir@plt>
  412f68:	ldr	w23, [x20]
  412f6c:	mov	x22, x0
  412f70:	cbnz	x0, 412f38 <__fxstatat@plt+0xfe48>
  412f74:	mov	w0, w21
  412f78:	bl	402c90 <close@plt>
  412f7c:	b	412f38 <__fxstatat@plt+0xfe48>
  412f80:	mov	x1, x0
  412f84:	mov	w0, #0x0                   	// #0
  412f88:	b	402a10 <clock_gettime@plt>
  412f8c:	nop
  412f90:	stp	x29, x30, [sp, #-32]!
  412f94:	mov	w0, #0x0                   	// #0
  412f98:	mov	x29, sp
  412f9c:	add	x1, sp, #0x10
  412fa0:	bl	402a10 <clock_gettime@plt>
  412fa4:	ldp	x0, x1, [sp, #16]
  412fa8:	ldp	x29, x30, [sp], #32
  412fac:	ret
  412fb0:	stp	x29, x30, [sp, #-16]!
  412fb4:	mov	x1, #0x0                   	// #0
  412fb8:	mov	x29, sp
  412fbc:	bl	4030d0 <setlocale@plt>
  412fc0:	mov	w1, #0x1                   	// #1
  412fc4:	cbz	x0, 412fe8 <__fxstatat@plt+0xfef8>
  412fc8:	ldrb	w1, [x0]
  412fcc:	cmp	w1, #0x43
  412fd0:	b.eq	412ff4 <__fxstatat@plt+0xff04>  // b.none
  412fd4:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  412fd8:	add	x1, x1, #0xa38
  412fdc:	bl	402d90 <strcmp@plt>
  412fe0:	cmp	w0, #0x0
  412fe4:	cset	w1, ne  // ne = any
  412fe8:	mov	w0, w1
  412fec:	ldp	x29, x30, [sp], #16
  412ff0:	ret
  412ff4:	ldrb	w2, [x0, #1]
  412ff8:	mov	w1, #0x0                   	// #0
  412ffc:	cbnz	w2, 412fd4 <__fxstatat@plt+0xfee4>
  413000:	mov	w0, w1
  413004:	ldp	x29, x30, [sp], #16
  413008:	ret
  41300c:	nop
  413010:	ldrb	w3, [x0]
  413014:	cbz	w3, 41303c <__fxstatat@plt+0xff4c>
  413018:	mov	x2, #0x0                   	// #0
  41301c:	nop
  413020:	ror	x2, x2, #55
  413024:	add	x2, x2, w3, uxtb
  413028:	ldrb	w3, [x0, #1]!
  41302c:	cbnz	w3, 413020 <__fxstatat@plt+0xff30>
  413030:	udiv	x0, x2, x1
  413034:	msub	x0, x0, x1, x2
  413038:	ret
  41303c:	mov	x0, #0x0                   	// #0
  413040:	ret
  413044:	nop
  413048:	mov	w2, #0x1                   	// #1
  41304c:	stp	w1, w1, [x0]
  413050:	stp	w1, w1, [x0, #8]
  413054:	str	w1, [x0, #16]
  413058:	stur	xzr, [x0, #20]
  41305c:	strb	w2, [x0, #28]
  413060:	ret
  413064:	nop
  413068:	ldrb	w0, [x0, #28]
  41306c:	ret
  413070:	ldrb	w4, [x0, #28]
  413074:	mov	x2, x0
  413078:	ldr	w3, [x0, #20]
  41307c:	eor	w4, w4, #0x1
  413080:	add	w3, w4, w3
  413084:	and	x5, x3, #0x3
  413088:	and	w3, w3, #0x3
  41308c:	ldr	w0, [x0, x5, lsl #2]
  413090:	str	w1, [x2, x5, lsl #2]
  413094:	str	w3, [x2, #20]
  413098:	ldr	w1, [x2, #24]
  41309c:	cmp	w1, w3
  4130a0:	b.ne	4130b0 <__fxstatat@plt+0xffc0>  // b.any
  4130a4:	add	w4, w4, w1
  4130a8:	and	w4, w4, #0x3
  4130ac:	str	w4, [x2, #24]
  4130b0:	strb	wzr, [x2, #28]
  4130b4:	ret
  4130b8:	mov	x1, x0
  4130bc:	ldrb	w0, [x0, #28]
  4130c0:	cbnz	w0, 4130fc <__fxstatat@plt+0x1000c>
  4130c4:	ldp	w4, w2, [x1, #16]
  4130c8:	mov	w3, w2
  4130cc:	ldr	w0, [x1, x3, lsl #2]
  4130d0:	str	w4, [x1, x3, lsl #2]
  4130d4:	ldr	w3, [x1, #24]
  4130d8:	cmp	w2, w3
  4130dc:	b.eq	4130f0 <__fxstatat@plt+0x10000>  // b.none
  4130e0:	add	w2, w2, #0x3
  4130e4:	and	w2, w2, #0x3
  4130e8:	str	w2, [x1, #20]
  4130ec:	ret
  4130f0:	mov	w2, #0x1                   	// #1
  4130f4:	strb	w2, [x1, #28]
  4130f8:	ret
  4130fc:	stp	x29, x30, [sp, #-16]!
  413100:	mov	x29, sp
  413104:	bl	402ce0 <abort@plt>
  413108:	stp	x29, x30, [sp, #-16]!
  41310c:	mov	w0, #0xe                   	// #14
  413110:	mov	x29, sp
  413114:	bl	402ae0 <nl_langinfo@plt>
  413118:	cbz	x0, 413138 <__fxstatat@plt+0x10048>
  41311c:	ldrb	w2, [x0]
  413120:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  413124:	add	x1, x1, #0xa40
  413128:	cmp	w2, #0x0
  41312c:	csel	x0, x1, x0, eq  // eq = none
  413130:	ldp	x29, x30, [sp], #16
  413134:	ret
  413138:	ldp	x29, x30, [sp], #16
  41313c:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  413140:	add	x0, x0, #0xa40
  413144:	ret
  413148:	stp	x29, x30, [sp, #-64]!
  41314c:	mov	x29, sp
  413150:	str	x3, [sp, #56]
  413154:	mov	w3, #0x0                   	// #0
  413158:	tbnz	w2, #6, 41316c <__fxstatat@plt+0x1007c>
  41315c:	bl	403020 <openat@plt>
  413160:	bl	40e598 <__fxstatat@plt+0xb4a8>
  413164:	ldp	x29, x30, [sp], #64
  413168:	ret
  41316c:	mov	w3, #0xfffffff8            	// #-8
  413170:	stp	w3, wzr, [sp, #40]
  413174:	ldr	w3, [sp, #56]
  413178:	add	x4, sp, #0x30
  41317c:	add	x5, sp, #0x40
  413180:	stp	x5, x5, [sp, #16]
  413184:	str	x4, [sp, #32]
  413188:	bl	403020 <openat@plt>
  41318c:	bl	40e598 <__fxstatat@plt+0xb4a8>
  413190:	ldp	x29, x30, [sp], #64
  413194:	ret
  413198:	stp	x29, x30, [sp, #-32]!
  41319c:	mov	x29, sp
  4131a0:	str	x19, [sp, #16]
  4131a4:	mov	x19, x0
  4131a8:	mov	x0, #0x18                  	// #24
  4131ac:	bl	40fa18 <__fxstatat@plt+0xc928>
  4131b0:	stp	x19, xzr, [x0]
  4131b4:	str	xzr, [x0, #16]
  4131b8:	ldr	x19, [sp, #16]
  4131bc:	ldp	x29, x30, [sp], #32
  4131c0:	ret
  4131c4:	nop
  4131c8:	stp	x29, x30, [sp, #-32]!
  4131cc:	mov	x29, sp
  4131d0:	bl	413418 <__fxstatat@plt+0x10328>
  4131d4:	cbz	x0, 4131fc <__fxstatat@plt+0x1010c>
  4131d8:	str	x19, [sp, #16]
  4131dc:	mov	x19, x0
  4131e0:	mov	x0, #0x18                  	// #24
  4131e4:	bl	40fa18 <__fxstatat@plt+0xc928>
  4131e8:	stp	x19, xzr, [x0]
  4131ec:	str	xzr, [x0, #16]
  4131f0:	ldr	x19, [sp, #16]
  4131f4:	ldp	x29, x30, [sp], #32
  4131f8:	ret
  4131fc:	mov	x0, #0x0                   	// #0
  413200:	ldp	x29, x30, [sp], #32
  413204:	ret
  413208:	ldr	x0, [x0]
  41320c:	ret
  413210:	stp	x29, x30, [sp, #-80]!
  413214:	mov	x29, sp
  413218:	stp	x19, x20, [sp, #16]
  41321c:	stp	x21, x22, [sp, #32]
  413220:	mov	x21, x1
  413224:	add	x22, x1, #0x1
  413228:	stp	x23, x24, [sp, #48]
  41322c:	mov	x23, x0
  413230:	ldp	x24, x20, [x0]
  413234:	ldr	x19, [x0, #16]
  413238:	b	41326c <__fxstatat@plt+0x1017c>
  41323c:	cmp	x19, x21
  413240:	b.eq	4132c8 <__fxstatat@plt+0x101d8>  // b.none
  413244:	udiv	x3, x20, x22
  413248:	sub	x1, x19, x21
  41324c:	udiv	x2, x1, x22
  413250:	msub	x4, x3, x22, x20
  413254:	msub	x1, x2, x22, x1
  413258:	sub	x19, x19, x1
  41325c:	cmp	x20, x19
  413260:	b.ls	4132e4 <__fxstatat@plt+0x101f4>  // b.plast
  413264:	sub	x19, x1, #0x1
  413268:	mov	x20, x4
  41326c:	cmp	x19, x21
  413270:	b.cs	41323c <__fxstatat@plt+0x1014c>  // b.hs, b.nlast
  413274:	mov	x3, x19
  413278:	mov	x2, #0x0                   	// #0
  41327c:	nop
  413280:	lsl	x3, x3, #8
  413284:	add	x2, x2, #0x1
  413288:	add	x3, x3, #0xff
  41328c:	cmp	x21, x3
  413290:	b.hi	413280 <__fxstatat@plt+0x10190>  // b.pmore
  413294:	add	x1, sp, #0x48
  413298:	mov	x0, x24
  41329c:	bl	4136d0 <__fxstatat@plt+0x105e0>
  4132a0:	add	x1, sp, #0x48
  4132a4:	nop
  4132a8:	ldrb	w2, [x1], #1
  4132ac:	lsl	x19, x19, #8
  4132b0:	add	x19, x19, #0xff
  4132b4:	cmp	x21, x19
  4132b8:	add	x20, x2, x20, lsl #8
  4132bc:	b.hi	4132a8 <__fxstatat@plt+0x101b8>  // b.pmore
  4132c0:	cmp	x19, x21
  4132c4:	b.ne	413244 <__fxstatat@plt+0x10154>  // b.any
  4132c8:	stp	xzr, xzr, [x23, #8]
  4132cc:	mov	x0, x20
  4132d0:	ldp	x19, x20, [sp, #16]
  4132d4:	ldp	x21, x22, [sp, #32]
  4132d8:	ldp	x23, x24, [sp, #48]
  4132dc:	ldp	x29, x30, [sp], #80
  4132e0:	ret
  4132e4:	stp	x3, x2, [x23, #8]
  4132e8:	mov	x20, x4
  4132ec:	mov	x0, x20
  4132f0:	ldp	x19, x20, [sp, #16]
  4132f4:	ldp	x21, x22, [sp, #32]
  4132f8:	ldp	x23, x24, [sp, #48]
  4132fc:	ldp	x29, x30, [sp], #80
  413300:	ret
  413304:	nop
  413308:	stp	x29, x30, [sp, #-32]!
  41330c:	mov	x2, #0xffffffffffffffff    	// #-1
  413310:	mov	x1, #0x18                  	// #24
  413314:	mov	x29, sp
  413318:	str	x19, [sp, #16]
  41331c:	mov	x19, x0
  413320:	bl	402f30 <__explicit_bzero_chk@plt>
  413324:	mov	x0, x19
  413328:	ldr	x19, [sp, #16]
  41332c:	ldp	x29, x30, [sp], #32
  413330:	b	402e00 <free@plt>
  413334:	nop
  413338:	stp	x29, x30, [sp, #-48]!
  41333c:	mov	x29, sp
  413340:	stp	x19, x20, [sp, #16]
  413344:	mov	x19, x0
  413348:	ldr	x0, [x0]
  41334c:	stp	x21, x22, [sp, #32]
  413350:	bl	413840 <__fxstatat@plt+0x10750>
  413354:	mov	w21, w0
  413358:	bl	403040 <__errno_location@plt>
  41335c:	mov	x20, x0
  413360:	mov	x2, #0xffffffffffffffff    	// #-1
  413364:	mov	x1, #0x18                  	// #24
  413368:	mov	x0, x19
  41336c:	ldr	w22, [x20]
  413370:	bl	402f30 <__explicit_bzero_chk@plt>
  413374:	mov	x0, x19
  413378:	bl	402e00 <free@plt>
  41337c:	str	w22, [x20]
  413380:	mov	w0, w21
  413384:	ldp	x19, x20, [sp, #16]
  413388:	ldp	x21, x22, [sp, #32]
  41338c:	ldp	x29, x30, [sp], #48
  413390:	ret
  413394:	nop
  413398:	stp	x29, x30, [sp, #-48]!
  41339c:	mov	x29, sp
  4133a0:	stp	x19, x20, [sp, #16]
  4133a4:	stp	x21, x22, [sp, #32]
  4133a8:	cbz	x0, 4133f8 <__fxstatat@plt+0x10308>
  4133ac:	mov	x19, x0
  4133b0:	adrp	x0, 42b000 <__fxstatat@plt+0x27f10>
  4133b4:	ldr	w22, [x0, #1080]
  4133b8:	bl	403040 <__errno_location@plt>
  4133bc:	ldr	w21, [x0]
  4133c0:	cbnz	w21, 4133fc <__fxstatat@plt+0x1030c>
  4133c4:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  4133c8:	mov	w2, #0x5                   	// #5
  4133cc:	add	x1, x1, #0xa48
  4133d0:	mov	x0, #0x0                   	// #0
  4133d4:	bl	402f90 <dcgettext@plt>
  4133d8:	mov	x20, x0
  4133dc:	mov	x0, x19
  4133e0:	bl	40da78 <__fxstatat@plt+0xa988>
  4133e4:	mov	x2, x20
  4133e8:	mov	x3, x0
  4133ec:	mov	w1, w21
  4133f0:	mov	w0, w22
  4133f4:	bl	402950 <error@plt>
  4133f8:	bl	402ce0 <abort@plt>
  4133fc:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  413400:	mov	w2, #0x5                   	// #5
  413404:	add	x1, x1, #0xa58
  413408:	mov	x0, #0x0                   	// #0
  41340c:	bl	402f90 <dcgettext@plt>
  413410:	mov	x20, x0
  413414:	b	4133dc <__fxstatat@plt+0x102ec>
  413418:	stp	x29, x30, [sp, #-96]!
  41341c:	mov	x29, sp
  413420:	stp	x19, x20, [sp, #16]
  413424:	cbz	x1, 413520 <__fxstatat@plt+0x10430>
  413428:	stp	x21, x22, [sp, #32]
  41342c:	mov	x20, x1
  413430:	mov	x21, x0
  413434:	cbz	x0, 413498 <__fxstatat@plt+0x103a8>
  413438:	adrp	x1, 416000 <__fxstatat@plt+0x12f10>
  41343c:	add	x1, x1, #0xa78
  413440:	bl	414000 <__fxstatat@plt+0x10f10>
  413444:	mov	x22, x0
  413448:	cbz	x0, 413624 <__fxstatat@plt+0x10534>
  41344c:	mov	x0, #0x1038                	// #4152
  413450:	bl	40fa18 <__fxstatat@plt+0xc928>
  413454:	mov	x19, x0
  413458:	cmp	x20, #0x1, lsl #12
  41345c:	adrp	x2, 413000 <__fxstatat@plt+0xff10>
  413460:	add	x2, x2, #0x398
  413464:	mov	x0, x22
  413468:	add	x1, x19, #0x18
  41346c:	stp	x22, x2, [x19]
  413470:	mov	x3, #0x1000                	// #4096
  413474:	mov	w2, #0x0                   	// #0
  413478:	str	x21, [x19, #16]
  41347c:	csel	x3, x20, x3, ls  // ls = plast
  413480:	bl	402a30 <setvbuf@plt>
  413484:	ldp	x21, x22, [sp, #32]
  413488:	mov	x0, x19
  41348c:	ldp	x19, x20, [sp, #16]
  413490:	ldp	x29, x30, [sp], #96
  413494:	ret
  413498:	mov	x0, #0x1038                	// #4152
  41349c:	stp	x23, x24, [sp, #48]
  4134a0:	bl	40fa18 <__fxstatat@plt+0xc928>
  4134a4:	mov	x19, x0
  4134a8:	adrp	x2, 413000 <__fxstatat@plt+0xff10>
  4134ac:	add	x2, x2, #0x398
  4134b0:	adrp	x0, 416000 <__fxstatat@plt+0x12f10>
  4134b4:	mov	w1, #0x0                   	// #0
  4134b8:	add	x0, x0, #0xa68
  4134bc:	stp	xzr, x2, [x19]
  4134c0:	add	x22, x19, #0x20
  4134c4:	stp	xzr, xzr, [x19, #16]
  4134c8:	bl	402b30 <open@plt>
  4134cc:	mov	w21, w0
  4134d0:	tbnz	w0, #31, 41354c <__fxstatat@plt+0x1045c>
  4134d4:	cmp	x20, #0x800
  4134d8:	mov	x1, x22
  4134dc:	mov	x23, #0x800                 	// #2048
  4134e0:	csel	x2, x20, x23, ls  // ls = plast
  4134e4:	mov	x3, #0x1018                	// #4120
  4134e8:	bl	402ec0 <__read_chk@plt>
  4134ec:	mov	x20, x0
  4134f0:	mov	w0, w21
  4134f4:	bl	402c90 <close@plt>
  4134f8:	cmp	x20, #0x7ff
  4134fc:	b.le	413630 <__fxstatat@plt+0x10540>
  413500:	mov	x0, x22
  413504:	bl	413ab8 <__fxstatat@plt+0x109c8>
  413508:	mov	x0, x19
  41350c:	ldp	x19, x20, [sp, #16]
  413510:	ldp	x21, x22, [sp, #32]
  413514:	ldp	x23, x24, [sp, #48]
  413518:	ldp	x29, x30, [sp], #96
  41351c:	ret
  413520:	mov	x0, #0x1038                	// #4152
  413524:	bl	40fa18 <__fxstatat@plt+0xc928>
  413528:	adrp	x1, 413000 <__fxstatat@plt+0xff10>
  41352c:	add	x1, x1, #0x398
  413530:	stp	xzr, x1, [x0]
  413534:	mov	x19, x0
  413538:	str	xzr, [x0, #16]
  41353c:	mov	x0, x19
  413540:	ldp	x19, x20, [sp, #16]
  413544:	ldp	x29, x30, [sp], #96
  413548:	ret
  41354c:	add	x21, sp, #0x50
  413550:	mov	x1, #0x0                   	// #0
  413554:	mov	x0, x21
  413558:	stp	x25, x26, [sp, #64]
  41355c:	bl	402bf0 <gettimeofday@plt>
  413560:	ldp	x0, x1, [sp, #80]
  413564:	stp	x0, x1, [x19, #32]
  413568:	mov	x25, #0x14                  	// #20
  41356c:	bl	402ad0 <getpid@plt>
  413570:	mov	w3, w0
  413574:	mov	x1, x21
  413578:	add	x0, x19, #0x30
  41357c:	mov	x2, #0x4                   	// #4
  413580:	str	w3, [sp, #80]
  413584:	bl	4028f0 <memcpy@plt>
  413588:	mov	x20, #0x800                 	// #2048
  41358c:	sub	x23, x20, x25
  413590:	cmp	x23, #0x4
  413594:	mov	x26, #0x4                   	// #4
  413598:	csel	x23, x23, x26, ls  // ls = plast
  41359c:	add	x24, x23, x25
  4135a0:	bl	402b50 <getppid@plt>
  4135a4:	mov	w3, w0
  4135a8:	mov	x2, x23
  4135ac:	add	x0, x22, x25
  4135b0:	mov	x1, x21
  4135b4:	str	w3, [sp, #80]
  4135b8:	bl	4028f0 <memcpy@plt>
  4135bc:	cmp	x24, #0x7ff
  4135c0:	b.hi	4136b4 <__fxstatat@plt+0x105c4>  // b.pmore
  4135c4:	sub	x23, x20, x24
  4135c8:	cmp	x23, x26
  4135cc:	csel	x23, x23, x26, ls  // ls = plast
  4135d0:	add	x25, x24, x23
  4135d4:	bl	4029d0 <getuid@plt>
  4135d8:	mov	w3, w0
  4135dc:	mov	x2, x23
  4135e0:	add	x0, x22, x24
  4135e4:	mov	x1, x21
  4135e8:	str	w3, [sp, #80]
  4135ec:	bl	4028f0 <memcpy@plt>
  4135f0:	cmp	x25, #0x7ff
  4135f4:	b.hi	4136b4 <__fxstatat@plt+0x105c4>  // b.pmore
  4135f8:	bl	402e30 <getgid@plt>
  4135fc:	mov	w3, w0
  413600:	sub	x2, x20, x25
  413604:	add	x0, x22, x25
  413608:	cmp	x2, x26
  41360c:	mov	x1, x21
  413610:	csel	x2, x2, x26, ls  // ls = plast
  413614:	str	w3, [sp, #80]
  413618:	bl	4028f0 <memcpy@plt>
  41361c:	ldp	x25, x26, [sp, #64]
  413620:	b	413500 <__fxstatat@plt+0x10410>
  413624:	mov	x19, #0x0                   	// #0
  413628:	ldp	x21, x22, [sp, #32]
  41362c:	b	413488 <__fxstatat@plt+0x10398>
  413630:	cmp	x20, #0x0
  413634:	mov	x1, #0x10                  	// #16
  413638:	csel	x20, x20, xzr, ge  // ge = tcont
  41363c:	add	x21, sp, #0x50
  413640:	sub	x24, x23, x20
  413644:	mov	x0, x21
  413648:	cmp	x24, x1
  41364c:	stp	x25, x26, [sp, #64]
  413650:	csel	x24, x24, x1, ls  // ls = plast
  413654:	add	x25, x22, x20
  413658:	mov	x1, #0x0                   	// #0
  41365c:	bl	402bf0 <gettimeofday@plt>
  413660:	add	x20, x24, x20
  413664:	mov	x2, x24
  413668:	mov	x1, x21
  41366c:	mov	x0, x25
  413670:	bl	4028f0 <memcpy@plt>
  413674:	cmp	x20, #0x7ff
  413678:	b.hi	4136b4 <__fxstatat@plt+0x105c4>  // b.pmore
  41367c:	sub	x23, x23, x20
  413680:	mov	x0, #0x4                   	// #4
  413684:	cmp	x23, x0
  413688:	csel	x23, x23, x0, ls  // ls = plast
  41368c:	add	x25, x20, x23
  413690:	bl	402ad0 <getpid@plt>
  413694:	mov	w3, w0
  413698:	mov	x2, x23
  41369c:	add	x0, x22, x20
  4136a0:	mov	x1, x21
  4136a4:	str	w3, [sp, #80]
  4136a8:	bl	4028f0 <memcpy@plt>
  4136ac:	cmp	x25, #0x7ff
  4136b0:	b.ls	413588 <__fxstatat@plt+0x10498>  // b.plast
  4136b4:	ldp	x25, x26, [sp, #64]
  4136b8:	b	413500 <__fxstatat@plt+0x10410>
  4136bc:	nop
  4136c0:	str	x1, [x0, #8]
  4136c4:	ret
  4136c8:	str	x1, [x0, #16]
  4136cc:	ret
  4136d0:	stp	x29, x30, [sp, #-80]!
  4136d4:	mov	x29, sp
  4136d8:	stp	x23, x24, [sp, #48]
  4136dc:	ldr	x23, [x0]
  4136e0:	stp	x19, x20, [sp, #16]
  4136e4:	mov	x20, x1
  4136e8:	stp	x21, x22, [sp, #32]
  4136ec:	mov	x19, x2
  4136f0:	mov	x21, x0
  4136f4:	cbz	x23, 41375c <__fxstatat@plt+0x1066c>
  4136f8:	bl	403040 <__errno_location@plt>
  4136fc:	mov	x22, x0
  413700:	b	413724 <__fxstatat@plt+0x10634>
  413704:	ldp	x0, x2, [x21]
  413708:	ldr	w3, [x0]
  41370c:	ldr	x0, [x21, #16]
  413710:	tst	x3, #0x20
  413714:	csel	w1, w1, wzr, ne  // ne = any
  413718:	str	w1, [x22]
  41371c:	blr	x2
  413720:	ldr	x23, [x21]
  413724:	mov	x2, x19
  413728:	mov	x0, x20
  41372c:	mov	x1, #0x1                   	// #1
  413730:	mov	x3, x23
  413734:	bl	402d30 <fread_unlocked@plt>
  413738:	ldr	w1, [x22]
  41373c:	add	x20, x20, x0
  413740:	subs	x19, x19, x0
  413744:	b.ne	413704 <__fxstatat@plt+0x10614>  // b.any
  413748:	ldp	x19, x20, [sp, #16]
  41374c:	ldp	x21, x22, [sp, #32]
  413750:	ldp	x23, x24, [sp, #48]
  413754:	ldp	x29, x30, [sp], #80
  413758:	ret
  41375c:	ldr	x22, [x0, #24]
  413760:	str	x25, [sp, #64]
  413764:	add	x23, x0, #0x838
  413768:	add	x24, x0, #0x20
  41376c:	cmp	x2, x22
  413770:	mov	x25, #0x800                 	// #2048
  413774:	b.ls	413834 <__fxstatat@plt+0x10744>  // b.plast
  413778:	mov	x0, x20
  41377c:	sub	x1, x25, x22
  413780:	add	x20, x20, x22
  413784:	add	x1, x23, x1
  413788:	mov	x2, x22
  41378c:	bl	4028f0 <memcpy@plt>
  413790:	mov	x1, x23
  413794:	mov	x0, x24
  413798:	sub	x19, x19, x22
  41379c:	tst	x20, #0x7
  4137a0:	b.eq	4137dc <__fxstatat@plt+0x106ec>  // b.none
  4137a4:	bl	413890 <__fxstatat@plt+0x107a0>
  4137a8:	mov	x22, #0x800                 	// #2048
  4137ac:	cmp	x19, x22
  4137b0:	b.hi	413778 <__fxstatat@plt+0x10688>  // b.pmore
  4137b4:	nop
  4137b8:	mov	x22, #0x800                 	// #2048
  4137bc:	mov	x2, x19
  4137c0:	mov	x1, x23
  4137c4:	mov	x0, x20
  4137c8:	sub	x19, x22, x19
  4137cc:	bl	4028f0 <memcpy@plt>
  4137d0:	ldr	x25, [sp, #64]
  4137d4:	str	x19, [x21, #24]
  4137d8:	b	413748 <__fxstatat@plt+0x10658>
  4137dc:	mov	x22, x19
  4137e0:	and	x19, x19, #0x7ff
  4137e4:	add	x25, x20, x22
  4137e8:	b	4137fc <__fxstatat@plt+0x1070c>
  4137ec:	mov	x1, x20
  4137f0:	bl	413890 <__fxstatat@plt+0x107a0>
  4137f4:	subs	x22, x22, #0x800
  4137f8:	b.eq	413818 <__fxstatat@plt+0x10728>  // b.none
  4137fc:	mov	x0, x24
  413800:	cmp	x22, x19
  413804:	sub	x20, x25, x22
  413808:	b.ne	4137ec <__fxstatat@plt+0x106fc>  // b.any
  41380c:	mov	x1, x23
  413810:	bl	413890 <__fxstatat@plt+0x107a0>
  413814:	b	4137b8 <__fxstatat@plt+0x106c8>
  413818:	ldr	x25, [sp, #64]
  41381c:	str	xzr, [x21, #24]
  413820:	ldp	x19, x20, [sp, #16]
  413824:	ldp	x21, x22, [sp, #32]
  413828:	ldp	x23, x24, [sp, #48]
  41382c:	ldp	x29, x30, [sp], #80
  413830:	ret
  413834:	sub	x23, x23, x22
  413838:	add	x23, x23, x25
  41383c:	b	4137bc <__fxstatat@plt+0x106cc>
  413840:	stp	x29, x30, [sp, #-32]!
  413844:	mov	x2, #0xffffffffffffffff    	// #-1
  413848:	mov	x1, #0x1038                	// #4152
  41384c:	mov	x29, sp
  413850:	stp	x19, x20, [sp, #16]
  413854:	mov	x19, x0
  413858:	ldr	x20, [x0]
  41385c:	bl	402f30 <__explicit_bzero_chk@plt>
  413860:	mov	x0, x19
  413864:	bl	402e00 <free@plt>
  413868:	cbz	x20, 41387c <__fxstatat@plt+0x1078c>
  41386c:	mov	x0, x20
  413870:	ldp	x19, x20, [sp, #16]
  413874:	ldp	x29, x30, [sp], #32
  413878:	b	413cd8 <__fxstatat@plt+0x10be8>
  41387c:	mov	w0, #0x0                   	// #0
  413880:	ldp	x19, x20, [sp, #16]
  413884:	ldp	x29, x30, [sp], #32
  413888:	ret
  41388c:	nop
  413890:	ldr	x8, [x0, #2064]
  413894:	add	x6, x0, #0x400
  413898:	ldr	x4, [x0, #2056]
  41389c:	add	x8, x8, #0x1
  4138a0:	ldr	x2, [x0, #2048]
  4138a4:	mov	x5, x1
  4138a8:	mov	x3, x0
  4138ac:	add	x7, x4, x8
  4138b0:	str	x8, [x0, #2064]
  4138b4:	nop
  4138b8:	ldr	x8, [x3]
  4138bc:	eor	x9, x2, x2, lsl #21
  4138c0:	ldr	x2, [x3, #1024]
  4138c4:	and	x4, x8, #0x7f8
  4138c8:	add	x3, x3, #0x20
  4138cc:	add	x5, x5, #0x20
  4138d0:	sub	x2, x2, #0x1
  4138d4:	ldr	x4, [x0, x4]
  4138d8:	sub	x2, x2, x9
  4138dc:	add	x4, x2, x4
  4138e0:	eor	x2, x2, x2, lsr #5
  4138e4:	add	x4, x4, x7
  4138e8:	stur	x4, [x3, #-32]
  4138ec:	lsr	x4, x4, #8
  4138f0:	and	x4, x4, #0x7f8
  4138f4:	ldr	x4, [x0, x4]
  4138f8:	add	x8, x8, x4
  4138fc:	stur	x8, [x5, #-32]
  413900:	ldur	x7, [x3, #-24]
  413904:	ldr	x9, [x3, #1000]
  413908:	and	x4, x7, #0x7f8
  41390c:	add	x2, x2, x9
  413910:	ldr	x9, [x0, x4]
  413914:	eor	x4, x2, x2, lsl #12
  413918:	add	x2, x2, x9
  41391c:	add	x2, x2, x8
  413920:	stur	x2, [x3, #-24]
  413924:	lsr	x2, x2, #8
  413928:	and	x2, x2, #0x7f8
  41392c:	ldr	x2, [x0, x2]
  413930:	add	x7, x7, x2
  413934:	stur	x7, [x5, #-24]
  413938:	ldur	x8, [x3, #-16]
  41393c:	ldr	x9, [x3, #1008]
  413940:	and	x2, x8, #0x7f8
  413944:	add	x4, x4, x9
  413948:	ldr	x2, [x0, x2]
  41394c:	eor	x9, x4, x4, lsr #33
  413950:	add	x4, x4, x2
  413954:	add	x4, x4, x7
  413958:	stur	x4, [x3, #-16]
  41395c:	lsr	x4, x4, #8
  413960:	and	x4, x4, #0x7f8
  413964:	ldr	x4, [x0, x4]
  413968:	add	x8, x8, x4
  41396c:	stur	x8, [x5, #-16]
  413970:	ldur	x7, [x3, #-8]
  413974:	ldr	x2, [x3, #1016]
  413978:	and	x4, x7, #0x7f8
  41397c:	add	x2, x9, x2
  413980:	ldr	x4, [x0, x4]
  413984:	add	x4, x2, x4
  413988:	add	x4, x4, x8
  41398c:	stur	x4, [x3, #-8]
  413990:	cmp	x3, x6
  413994:	lsr	x4, x4, #8
  413998:	and	x4, x4, #0x7f8
  41399c:	ldr	x4, [x0, x4]
  4139a0:	add	x7, x7, x4
  4139a4:	stur	x7, [x5, #-8]
  4139a8:	b.ne	4138b8 <__fxstatat@plt+0x107c8>  // b.any
  4139ac:	add	x6, x1, #0x400
  4139b0:	mov	x5, x0
  4139b4:	add	x1, x1, #0x800
  4139b8:	ldr	x8, [x5, #1024]
  4139bc:	eor	x2, x2, x2, lsl #21
  4139c0:	ldr	x3, [x5]
  4139c4:	and	x4, x8, #0x7f8
  4139c8:	add	x6, x6, #0x20
  4139cc:	add	x5, x5, #0x20
  4139d0:	sub	x3, x3, #0x1
  4139d4:	ldr	x4, [x0, x4]
  4139d8:	sub	x2, x3, x2
  4139dc:	add	x4, x2, x4
  4139e0:	eor	x2, x2, x2, lsr #5
  4139e4:	add	x4, x4, x7
  4139e8:	str	x4, [x5, #992]
  4139ec:	lsr	x4, x4, #8
  4139f0:	and	x4, x4, #0x7f8
  4139f4:	ldr	x7, [x0, x4]
  4139f8:	add	x7, x8, x7
  4139fc:	stur	x7, [x6, #-32]
  413a00:	ldr	x4, [x5, #1000]
  413a04:	ldur	x8, [x5, #-24]
  413a08:	and	x3, x4, #0x7f8
  413a0c:	add	x2, x2, x8
  413a10:	ldr	x8, [x0, x3]
  413a14:	eor	x3, x2, x2, lsl #12
  413a18:	add	x2, x2, x8
  413a1c:	add	x2, x2, x7
  413a20:	str	x2, [x5, #1000]
  413a24:	lsr	x2, x2, #8
  413a28:	and	x2, x2, #0x7f8
  413a2c:	ldr	x2, [x0, x2]
  413a30:	add	x4, x4, x2
  413a34:	stur	x4, [x6, #-24]
  413a38:	ldr	x7, [x5, #1008]
  413a3c:	ldur	x8, [x5, #-16]
  413a40:	and	x2, x7, #0x7f8
  413a44:	add	x3, x3, x8
  413a48:	ldr	x2, [x0, x2]
  413a4c:	eor	x8, x3, x3, lsr #33
  413a50:	add	x3, x3, x2
  413a54:	add	x3, x3, x4
  413a58:	str	x3, [x5, #1008]
  413a5c:	lsr	x3, x3, #8
  413a60:	and	x3, x3, #0x7f8
  413a64:	ldr	x3, [x0, x3]
  413a68:	add	x7, x7, x3
  413a6c:	stur	x7, [x6, #-16]
  413a70:	ldr	x4, [x5, #1016]
  413a74:	ldur	x2, [x5, #-8]
  413a78:	and	x3, x4, #0x7f8
  413a7c:	add	x2, x8, x2
  413a80:	ldr	x3, [x0, x3]
  413a84:	add	x3, x2, x3
  413a88:	add	x3, x3, x7
  413a8c:	str	x3, [x5, #1016]
  413a90:	lsr	x3, x3, #8
  413a94:	and	x3, x3, #0x7f8
  413a98:	ldr	x7, [x0, x3]
  413a9c:	add	x7, x4, x7
  413aa0:	stur	x7, [x6, #-8]
  413aa4:	cmp	x6, x1
  413aa8:	b.ne	4139b8 <__fxstatat@plt+0x108c8>  // b.any
  413aac:	str	x2, [x0, #2048]
  413ab0:	str	x7, [x0, #2056]
  413ab4:	ret
  413ab8:	mov	x3, #0xc0ab                	// #49323
  413abc:	mov	x14, #0x89ed                	// #35309
  413ac0:	mov	x1, #0x9315                	// #37653
  413ac4:	mov	x2, #0xe0ce                	// #57550
  413ac8:	mov	x7, #0x5524                	// #21796
  413acc:	mov	x6, #0x12a0                	// #4768
  413ad0:	mov	x10, #0xc862                	// #51298
  413ad4:	mov	x9, #0x4b7c                	// #19324
  413ad8:	movk	x3, #0x6c44, lsl #16
  413adc:	movk	x14, #0xcbfc, lsl #16
  413ae0:	movk	x1, #0xa5a0, lsl #16
  413ae4:	movk	x2, #0x8355, lsl #16
  413ae8:	movk	x7, #0x4a59, lsl #16
  413aec:	movk	x6, #0x3d47, lsl #16
  413af0:	movk	x10, #0xc73a, lsl #16
  413af4:	movk	x9, #0xa288, lsl #16
  413af8:	movk	x3, #0x704f, lsl #32
  413afc:	movk	x14, #0x5bf2, lsl #32
  413b00:	movk	x1, #0x4a0f, lsl #32
  413b04:	movk	x2, #0x53db, lsl #32
  413b08:	movk	x7, #0x2e82, lsl #32
  413b0c:	movk	x6, #0xa505, lsl #32
  413b10:	movk	x10, #0xb322, lsl #32
  413b14:	movk	x9, #0x4677, lsl #32
  413b18:	mov	x5, x0
  413b1c:	add	x8, x0, #0x800
  413b20:	mov	x4, x0
  413b24:	movk	x3, #0x98f5, lsl #48
  413b28:	movk	x14, #0xae98, lsl #48
  413b2c:	movk	x1, #0x48fe, lsl #48
  413b30:	movk	x2, #0x82f0, lsl #48
  413b34:	movk	x7, #0xb29b, lsl #48
  413b38:	movk	x6, #0x8c0e, lsl #48
  413b3c:	movk	x10, #0xb9f8, lsl #48
  413b40:	movk	x9, #0x647c, lsl #48
  413b44:	nop
  413b48:	ldr	x12, [x4, #32]
  413b4c:	ldr	x13, [x4]
  413b50:	add	x2, x2, x12
  413b54:	ldr	x11, [x4, #56]
  413b58:	sub	x13, x13, x2
  413b5c:	add	x9, x13, x9
  413b60:	ldp	x12, x13, [x4, #8]
  413b64:	add	x3, x3, x11
  413b68:	ldr	x11, [x4, #40]
  413b6c:	add	x1, x1, x11
  413b70:	ldr	x11, [x4, #48]
  413b74:	eor	x1, x1, x3, lsr #9
  413b78:	sub	x12, x12, x1
  413b7c:	add	x3, x3, x9
  413b80:	add	x10, x12, x10
  413b84:	add	x11, x14, x11
  413b88:	ldr	x12, [x4, #24]
  413b8c:	eor	x11, x11, x9, lsl #9
  413b90:	eor	x3, x3, x10, lsr #23
  413b94:	sub	x13, x13, x11
  413b98:	add	x6, x13, x6
  413b9c:	sub	x12, x12, x3
  413ba0:	add	x7, x12, x7
  413ba4:	add	x9, x9, x10
  413ba8:	eor	x9, x9, x6, lsl #15
  413bac:	add	x10, x10, x6
  413bb0:	eor	x10, x10, x7, lsr #14
  413bb4:	sub	x2, x2, x9
  413bb8:	sub	x1, x1, x10
  413bbc:	add	x6, x6, x7
  413bc0:	eor	x6, x6, x2, lsl #20
  413bc4:	add	x7, x7, x2
  413bc8:	eor	x7, x7, x1, lsr #17
  413bcc:	sub	x11, x11, x6
  413bd0:	sub	x3, x3, x7
  413bd4:	add	x2, x2, x1
  413bd8:	eor	x2, x2, x11, lsl #14
  413bdc:	add	x1, x1, x11
  413be0:	add	x14, x11, x3
  413be4:	stp	x9, x10, [x4]
  413be8:	stp	x6, x7, [x4, #16]
  413bec:	stp	x2, x1, [x4, #32]
  413bf0:	stp	x14, x3, [x4, #48]
  413bf4:	add	x4, x4, #0x40
  413bf8:	cmp	x8, x4
  413bfc:	b.ne	413b48 <__fxstatat@plt+0x10a58>  // b.any
  413c00:	ldp	x12, x13, [x5]
  413c04:	ldr	x11, [x5, #32]
  413c08:	ldr	x4, [x5, #56]
  413c0c:	add	x2, x2, x11
  413c10:	sub	x12, x12, x2
  413c14:	add	x3, x3, x4
  413c18:	add	x9, x12, x9
  413c1c:	ldr	x4, [x5, #40]
  413c20:	ldp	x12, x11, [x5, #16]
  413c24:	add	x1, x1, x4
  413c28:	ldr	x4, [x5, #48]
  413c2c:	eor	x1, x1, x3, lsr #9
  413c30:	sub	x13, x13, x1
  413c34:	add	x3, x3, x9
  413c38:	add	x10, x13, x10
  413c3c:	add	x4, x14, x4
  413c40:	eor	x4, x4, x9, lsl #9
  413c44:	add	x9, x9, x10
  413c48:	eor	x3, x3, x10, lsr #23
  413c4c:	sub	x12, x12, x4
  413c50:	add	x6, x12, x6
  413c54:	sub	x11, x11, x3
  413c58:	add	x7, x11, x7
  413c5c:	add	x10, x10, x6
  413c60:	eor	x9, x9, x6, lsl #15
  413c64:	add	x6, x6, x7
  413c68:	eor	x10, x10, x7, lsr #14
  413c6c:	sub	x2, x2, x9
  413c70:	sub	x1, x1, x10
  413c74:	add	x7, x7, x2
  413c78:	eor	x6, x6, x2, lsl #20
  413c7c:	add	x2, x2, x1
  413c80:	eor	x7, x7, x1, lsr #17
  413c84:	sub	x4, x4, x6
  413c88:	sub	x3, x3, x7
  413c8c:	add	x1, x1, x4
  413c90:	eor	x2, x2, x4, lsl #14
  413c94:	add	x14, x4, x3
  413c98:	stp	x9, x10, [x5]
  413c9c:	stp	x6, x7, [x5, #16]
  413ca0:	stp	x2, x1, [x5, #32]
  413ca4:	stp	x14, x3, [x5, #48]
  413ca8:	add	x5, x5, #0x40
  413cac:	cmp	x8, x5
  413cb0:	b.ne	413c00 <__fxstatat@plt+0x10b10>  // b.any
  413cb4:	str	xzr, [x0, #2048]
  413cb8:	str	xzr, [x0, #2056]
  413cbc:	str	xzr, [x0, #2064]
  413cc0:	ret
  413cc4:	nop
  413cc8:	mov	w2, #0x3                   	// #3
  413ccc:	mov	w1, #0x0                   	// #0
  413cd0:	b	413d68 <__fxstatat@plt+0x10c78>
  413cd4:	nop
  413cd8:	stp	x29, x30, [sp, #-32]!
  413cdc:	mov	x29, sp
  413ce0:	stp	x19, x20, [sp, #16]
  413ce4:	mov	x19, x0
  413ce8:	bl	402aa0 <fileno@plt>
  413cec:	tbnz	w0, #31, 413d48 <__fxstatat@plt+0x10c58>
  413cf0:	mov	x0, x19
  413cf4:	bl	402fb0 <__freading@plt>
  413cf8:	cbnz	w0, 413d2c <__fxstatat@plt+0x10c3c>
  413cfc:	mov	x0, x19
  413d00:	bl	410020 <__fxstatat@plt+0xcf30>
  413d04:	cbz	w0, 413d48 <__fxstatat@plt+0x10c58>
  413d08:	bl	403040 <__errno_location@plt>
  413d0c:	mov	x20, x0
  413d10:	mov	x0, x19
  413d14:	ldr	w19, [x20]
  413d18:	bl	402ac0 <fclose@plt>
  413d1c:	cbnz	w19, 413d58 <__fxstatat@plt+0x10c68>
  413d20:	ldp	x19, x20, [sp, #16]
  413d24:	ldp	x29, x30, [sp], #32
  413d28:	ret
  413d2c:	mov	x0, x19
  413d30:	bl	402aa0 <fileno@plt>
  413d34:	mov	w2, #0x1                   	// #1
  413d38:	mov	x1, #0x0                   	// #0
  413d3c:	bl	402a60 <lseek@plt>
  413d40:	cmn	x0, #0x1
  413d44:	b.ne	413cfc <__fxstatat@plt+0x10c0c>  // b.any
  413d48:	mov	x0, x19
  413d4c:	ldp	x19, x20, [sp, #16]
  413d50:	ldp	x29, x30, [sp], #32
  413d54:	b	402ac0 <fclose@plt>
  413d58:	mov	w0, #0xffffffff            	// #-1
  413d5c:	str	w19, [x20]
  413d60:	b	413d20 <__fxstatat@plt+0x10c30>
  413d64:	nop
  413d68:	stp	x29, x30, [sp, #-112]!
  413d6c:	mov	w6, #0xffffffe0            	// #-32
  413d70:	mov	x29, sp
  413d74:	add	x7, sp, #0x50
  413d78:	stp	x19, x20, [sp, #16]
  413d7c:	str	x7, [sp, #64]
  413d80:	stp	w6, wzr, [sp, #72]
  413d84:	stp	x2, x3, [sp, #80]
  413d88:	add	x2, sp, #0x70
  413d8c:	stp	x2, x2, [sp, #48]
  413d90:	stp	x4, x5, [sp, #96]
  413d94:	cbz	w1, 413e54 <__fxstatat@plt+0x10d64>
  413d98:	mov	w20, w0
  413d9c:	mov	w3, w1
  413da0:	cmp	w1, #0x406
  413da4:	b.eq	413e70 <__fxstatat@plt+0x10d80>  // b.none
  413da8:	cmp	w1, #0xb
  413dac:	b.gt	413df8 <__fxstatat@plt+0x10d08>
  413db0:	cmp	w1, #0x0
  413db4:	b.le	413e24 <__fxstatat@plt+0x10d34>
  413db8:	mov	x1, #0x1                   	// #1
  413dbc:	mov	x2, #0x514                 	// #1300
  413dc0:	lsl	x1, x1, x3
  413dc4:	tst	x1, x2
  413dc8:	b.ne	413eec <__fxstatat@plt+0x10dfc>  // b.any
  413dcc:	mov	x2, #0xa0a                 	// #2570
  413dd0:	tst	x1, x2
  413dd4:	b.eq	413e24 <__fxstatat@plt+0x10d34>  // b.none
  413dd8:	mov	w1, w3
  413ddc:	mov	w0, w20
  413de0:	bl	402ed0 <fcntl@plt>
  413de4:	mov	w19, w0
  413de8:	mov	w0, w19
  413dec:	ldp	x19, x20, [sp, #16]
  413df0:	ldp	x29, x30, [sp], #112
  413df4:	ret
  413df8:	sub	w0, w1, #0x400
  413dfc:	cmp	w0, #0xa
  413e00:	b.hi	413e24 <__fxstatat@plt+0x10d34>  // b.pmore
  413e04:	mov	x1, #0x1                   	// #1
  413e08:	mov	x2, #0x2c5                 	// #709
  413e0c:	lsl	x1, x1, x0
  413e10:	tst	x1, x2
  413e14:	b.ne	413eec <__fxstatat@plt+0x10dfc>  // b.any
  413e18:	mov	x2, #0x502                 	// #1282
  413e1c:	tst	x1, x2
  413e20:	b.ne	413dd8 <__fxstatat@plt+0x10ce8>  // b.any
  413e24:	ldr	w0, [sp, #72]
  413e28:	ldr	x1, [sp, #48]
  413e2c:	tbnz	w0, #31, 413f98 <__fxstatat@plt+0x10ea8>
  413e30:	ldr	x2, [x1]
  413e34:	mov	w0, w20
  413e38:	mov	w1, w3
  413e3c:	bl	402ed0 <fcntl@plt>
  413e40:	mov	w19, w0
  413e44:	mov	w0, w19
  413e48:	ldp	x19, x20, [sp, #16]
  413e4c:	ldp	x29, x30, [sp], #112
  413e50:	ret
  413e54:	ldr	w2, [sp, #80]
  413e58:	bl	402ed0 <fcntl@plt>
  413e5c:	mov	w19, w0
  413e60:	mov	w0, w19
  413e64:	ldp	x19, x20, [sp, #16]
  413e68:	ldp	x29, x30, [sp], #112
  413e6c:	ret
  413e70:	stp	x21, x22, [sp, #32]
  413e74:	adrp	x21, 42b000 <__fxstatat@plt+0x27f10>
  413e78:	mov	w2, #0xffffffe8            	// #-24
  413e7c:	str	w2, [sp, #72]
  413e80:	ldr	w2, [x21, #2708]
  413e84:	ldr	w22, [sp, #80]
  413e88:	tbnz	w2, #31, 413eb8 <__fxstatat@plt+0x10dc8>
  413e8c:	mov	w2, w22
  413e90:	bl	402ed0 <fcntl@plt>
  413e94:	mov	w19, w0
  413e98:	tbnz	w0, #31, 413f1c <__fxstatat@plt+0x10e2c>
  413e9c:	mov	w0, #0x1                   	// #1
  413ea0:	str	w0, [x21, #2708]
  413ea4:	mov	w0, w19
  413ea8:	ldp	x19, x20, [sp, #16]
  413eac:	ldp	x21, x22, [sp, #32]
  413eb0:	ldp	x29, x30, [sp], #112
  413eb4:	ret
  413eb8:	mov	w2, w22
  413ebc:	mov	w1, #0x0                   	// #0
  413ec0:	bl	402ed0 <fcntl@plt>
  413ec4:	mov	w19, w0
  413ec8:	tbnz	w0, #31, 413ed8 <__fxstatat@plt+0x10de8>
  413ecc:	ldr	w0, [x21, #2708]
  413ed0:	cmn	w0, #0x1
  413ed4:	b.eq	413f4c <__fxstatat@plt+0x10e5c>  // b.none
  413ed8:	mov	w0, w19
  413edc:	ldp	x19, x20, [sp, #16]
  413ee0:	ldp	x21, x22, [sp, #32]
  413ee4:	ldp	x29, x30, [sp], #112
  413ee8:	ret
  413eec:	ldr	w0, [sp, #72]
  413ef0:	ldr	x1, [sp, #48]
  413ef4:	tbnz	w0, #31, 413fac <__fxstatat@plt+0x10ebc>
  413ef8:	ldr	w2, [x1]
  413efc:	mov	w0, w20
  413f00:	mov	w1, w3
  413f04:	bl	402ed0 <fcntl@plt>
  413f08:	mov	w19, w0
  413f0c:	mov	w0, w19
  413f10:	ldp	x19, x20, [sp, #16]
  413f14:	ldp	x29, x30, [sp], #112
  413f18:	ret
  413f1c:	bl	403040 <__errno_location@plt>
  413f20:	ldr	w0, [x0]
  413f24:	cmp	w0, #0x16
  413f28:	b.ne	413e9c <__fxstatat@plt+0x10dac>  // b.any
  413f2c:	mov	w2, w22
  413f30:	mov	w0, w20
  413f34:	mov	w1, #0x0                   	// #0
  413f38:	bl	402ed0 <fcntl@plt>
  413f3c:	mov	w19, w0
  413f40:	tbnz	w0, #31, 413ed8 <__fxstatat@plt+0x10de8>
  413f44:	mov	w0, #0xffffffff            	// #-1
  413f48:	str	w0, [x21, #2708]
  413f4c:	mov	w0, w19
  413f50:	mov	w1, #0x1                   	// #1
  413f54:	bl	402ed0 <fcntl@plt>
  413f58:	tbnz	w0, #31, 413f74 <__fxstatat@plt+0x10e84>
  413f5c:	orr	w2, w0, #0x1
  413f60:	mov	w1, #0x2                   	// #2
  413f64:	mov	w0, w19
  413f68:	bl	402ed0 <fcntl@plt>
  413f6c:	cmn	w0, #0x1
  413f70:	b.ne	413ed8 <__fxstatat@plt+0x10de8>  // b.any
  413f74:	bl	403040 <__errno_location@plt>
  413f78:	mov	x20, x0
  413f7c:	mov	w0, w19
  413f80:	mov	w19, #0xffffffff            	// #-1
  413f84:	ldr	w21, [x20]
  413f88:	bl	402c90 <close@plt>
  413f8c:	str	w21, [x20]
  413f90:	ldp	x21, x22, [sp, #32]
  413f94:	b	413de8 <__fxstatat@plt+0x10cf8>
  413f98:	cmn	w0, #0x7
  413f9c:	b.ge	413e30 <__fxstatat@plt+0x10d40>  // b.tcont
  413fa0:	ldr	x1, [sp, #56]
  413fa4:	add	x1, x1, w0, sxtw
  413fa8:	b	413e30 <__fxstatat@plt+0x10d40>
  413fac:	cmn	w0, #0x7
  413fb0:	b.ge	413ef8 <__fxstatat@plt+0x10e08>  // b.tcont
  413fb4:	ldr	x1, [sp, #56]
  413fb8:	add	x1, x1, w0, sxtw
  413fbc:	b	413ef8 <__fxstatat@plt+0x10e08>
  413fc0:	mov	w1, w0
  413fc4:	cmp	w0, #0x26
  413fc8:	b.eq	413ff4 <__fxstatat@plt+0x10f04>  // b.none
  413fcc:	b.gt	413fe8 <__fxstatat@plt+0x10ef8>
  413fd0:	cmp	w0, #0x10
  413fd4:	mov	w0, #0x0                   	// #0
  413fd8:	b.eq	413fe4 <__fxstatat@plt+0x10ef4>  // b.none
  413fdc:	cmp	w1, #0x16
  413fe0:	cset	w0, ne  // ne = any
  413fe4:	ret
  413fe8:	cmp	w0, #0x5f
  413fec:	cset	w0, ne  // ne = any
  413ff0:	ret
  413ff4:	mov	w0, #0x0                   	// #0
  413ff8:	ret
  413ffc:	nop
  414000:	stp	x29, x30, [sp, #-48]!
  414004:	mov	x29, sp
  414008:	stp	x19, x20, [sp, #16]
  41400c:	mov	x20, x1
  414010:	bl	402af0 <fopen@plt>
  414014:	mov	x19, x0
  414018:	cbz	x0, 414028 <__fxstatat@plt+0x10f38>
  41401c:	bl	402aa0 <fileno@plt>
  414020:	cmp	w0, #0x2
  414024:	b.ls	414038 <__fxstatat@plt+0x10f48>  // b.plast
  414028:	mov	x0, x19
  41402c:	ldp	x19, x20, [sp, #16]
  414030:	ldp	x29, x30, [sp], #48
  414034:	ret
  414038:	str	x21, [sp, #32]
  41403c:	bl	413cc8 <__fxstatat@plt+0x10bd8>
  414040:	mov	w21, w0
  414044:	tbnz	w0, #31, 4140a0 <__fxstatat@plt+0x10fb0>
  414048:	mov	x0, x19
  41404c:	bl	413cd8 <__fxstatat@plt+0x10be8>
  414050:	cbnz	w0, 41407c <__fxstatat@plt+0x10f8c>
  414054:	mov	x1, x20
  414058:	mov	w0, w21
  41405c:	bl	402be0 <fdopen@plt>
  414060:	mov	x19, x0
  414064:	cbz	x0, 41407c <__fxstatat@plt+0x10f8c>
  414068:	mov	x0, x19
  41406c:	ldp	x19, x20, [sp, #16]
  414070:	ldr	x21, [sp, #32]
  414074:	ldp	x29, x30, [sp], #48
  414078:	ret
  41407c:	bl	403040 <__errno_location@plt>
  414080:	mov	x20, x0
  414084:	mov	w0, w21
  414088:	mov	x19, #0x0                   	// #0
  41408c:	ldr	w21, [x20]
  414090:	bl	402c90 <close@plt>
  414094:	str	w21, [x20]
  414098:	ldr	x21, [sp, #32]
  41409c:	b	414028 <__fxstatat@plt+0x10f38>
  4140a0:	bl	403040 <__errno_location@plt>
  4140a4:	mov	x20, x0
  4140a8:	mov	x0, x19
  4140ac:	mov	x19, #0x0                   	// #0
  4140b0:	ldr	w21, [x20]
  4140b4:	bl	413cd8 <__fxstatat@plt+0x10be8>
  4140b8:	str	w21, [x20]
  4140bc:	ldr	x21, [sp, #32]
  4140c0:	b	414028 <__fxstatat@plt+0x10f38>
  4140c4:	nop
  4140c8:	stp	x29, x30, [sp, #-64]!
  4140cc:	mov	x29, sp
  4140d0:	stp	x19, x20, [sp, #16]
  4140d4:	adrp	x20, 42a000 <__fxstatat@plt+0x26f10>
  4140d8:	add	x20, x20, #0xdd0
  4140dc:	stp	x21, x22, [sp, #32]
  4140e0:	adrp	x21, 42a000 <__fxstatat@plt+0x26f10>
  4140e4:	add	x21, x21, #0xdc8
  4140e8:	sub	x20, x20, x21
  4140ec:	mov	w22, w0
  4140f0:	stp	x23, x24, [sp, #48]
  4140f4:	mov	x23, x1
  4140f8:	mov	x24, x2
  4140fc:	bl	4028a8 <mbrtowc@plt-0x38>
  414100:	cmp	xzr, x20, asr #3
  414104:	b.eq	414130 <__fxstatat@plt+0x11040>  // b.none
  414108:	asr	x20, x20, #3
  41410c:	mov	x19, #0x0                   	// #0
  414110:	ldr	x3, [x21, x19, lsl #3]
  414114:	mov	x2, x24
  414118:	add	x19, x19, #0x1
  41411c:	mov	x1, x23
  414120:	mov	w0, w22
  414124:	blr	x3
  414128:	cmp	x20, x19
  41412c:	b.ne	414110 <__fxstatat@plt+0x11020>  // b.any
  414130:	ldp	x19, x20, [sp, #16]
  414134:	ldp	x21, x22, [sp, #32]
  414138:	ldp	x23, x24, [sp, #48]
  41413c:	ldp	x29, x30, [sp], #64
  414140:	ret
  414144:	nop
  414148:	ret
  41414c:	nop
  414150:	adrp	x2, 42b000 <__fxstatat@plt+0x27f10>
  414154:	mov	x1, #0x0                   	// #0
  414158:	ldr	x2, [x2, #1048]
  41415c:	b	4029f0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000414160 <.fini>:
  414160:	stp	x29, x30, [sp, #-16]!
  414164:	mov	x29, sp
  414168:	ldp	x29, x30, [sp], #16
  41416c:	ret
