
Advanced Circuit Simulator
A Rigorous, High-Precision DC Circuit Analysis Tool using Modified Nodal Analysis (MNA)


ðŸŽ¥ Watch Demo Video (coming soon)

ðŸ“Œ Table of Contents
Overview

Key Features

Mathematical Foundations

Numerical Methods

Workflow

Example Analysis

Verification & Validation

Advanced Extensions

Future Roadmap

Demo Video

ðŸ“– Overview
The Advanced Circuit Simulator is designed to perform accurate, stable, and verifiable DC circuit analysis using Modified Nodal Analysis (MNA).
Itâ€™s not just a black-box solver â€” itâ€™s an educational and professional tool that lets you:

See the full equation system your circuit produces

Understand matrix assembly from physical components

Verify your results against KCL, KVL, and power conservation

Extend to AC, nonlinear, and transient analyses

ðŸš€ Key Features
ðŸ” Accurate MNA Implementation for DC steady-state analysis

ðŸ“ Union-Find Node Detection for correct topology mapping

âš™ï¸ LU Decomposition with Partial Pivoting for stable solving

ðŸ“Š Post-Processing: per-component currents & power

âœ… Automatic Verification of physical conservation laws

ðŸ“ˆ Residual Norm & Condition Number reporting

ðŸ”„ Ground Node Reduction for efficiency

ðŸ›  Educational Mode showing intermediate matrices

ðŸ“š Mathematical Foundations
Problem Setup
Given a circuit with:

ð‘›
n non-ground nodes

ð‘š
m voltage sources

The MNA formulation is:

[
ðº
ðµ
ðµ
ð‘‡
0
]
[
ð‘‰
ð¼
]
=
[
ð¼
ð‘ 
ð‘‰
ð‘ 
]
[ 
G
B 
T
 
â€‹
  
B
0
â€‹
 ][ 
V
I
â€‹
 ]=[ 
I 
s
â€‹
 
V 
s
â€‹
 
â€‹
 ]
Where:

ðº
G: Conductance matrix (Ohmâ€™s law contributions)

ðµ
B: Voltage source incidence matrix

ð¼
ð‘ 
I 
s
â€‹
 : Current injection vector

ð‘‰
ð‘ 
V 
s
â€‹
 : Voltage source vector

Dimension: 
(
ð‘›
+
ð‘š
)
Ã—
(
ð‘›
+
ð‘š
)
(n+m)Ã—(n+m)

ðŸ”¢ Numerical Methods
The simulator is numerically robust thanks to careful preprocessing and solving strategies.

1. Ground Node Reduction
We select one node as reference (ground) and remove its row and column from the MNA system.

Why?

Ground voltage is fixed (
ð‘‰
ð‘”
=
0
V 
g
â€‹
 =0) â†’ no need to solve for it

Reduces size from 
(
ð‘›
+
ð‘š
)
(n+m) to 
(
ð‘›
+
ð‘š
âˆ’
1
)
(n+mâˆ’1)

Improves conditioning by removing a trivial equation

2. LU Decomposition with Partial Pivoting
We solve:

ð´
ð‘Ÿ
ð‘’
ð‘‘
â‹…
ð‘¥
ð‘Ÿ
ð‘’
ð‘‘
=
ð‘§
ð‘Ÿ
ð‘’
ð‘‘
A 
red
â€‹
 â‹…x 
red
â€‹
 =z 
red
â€‹
 
Using the factorization:

ð‘ƒ
â‹…
ð´
ð‘Ÿ
ð‘’
ð‘‘
=
ð¿
â‹…
ð‘ˆ
Pâ‹…A 
red
â€‹
 =Lâ‹…U
ð¿
L: Lower triangular (1â€™s on diagonal)

ð‘ˆ
U: Upper triangular

ð‘ƒ
P: Row permutation matrix (from pivoting)

Partial Pivoting:

Finds the largest pivot element in the current column

Swaps rows to place it on the diagonal

Prevents division by small numbers

Reduces round-off error growth

Algorithm (Doolittle with Pivoting):

For column 
ð‘˜
k:

ð‘
=
arg
â¡
max
â¡
ð‘–
â‰¥
ð‘˜
âˆ£
ð´
[
ð‘–
,
ð‘˜
]
âˆ£
p=argmax 
iâ‰¥k
â€‹
 âˆ£A[i,k]âˆ£

Swap rows 
ð‘˜
k and 
ð‘
p in 
ð´
A, update 
ð‘ƒ
P

For rows 
ð‘–
>
ð‘˜
i>k:

ð¿
[
ð‘–
,
ð‘˜
]
=
ð´
[
ð‘–
,
ð‘˜
]
ð´
[
ð‘˜
,
ð‘˜
]
L[i,k]= 
A[k,k]
A[i,k]
â€‹
 
Update:

ð´
[
ð‘–
,
ð‘—
]
=
ð´
[
ð‘–
,
ð‘—
]
âˆ’
ð¿
[
ð‘–
,
ð‘˜
]
â‹…
ð´
[
ð‘˜
,
ð‘—
]
A[i,j]=A[i,j]âˆ’L[i,k]â‹…A[k,j]
After factorization:

Forward substitution: 
ð¿
â‹…
ð‘¦
=
ð‘ƒ
â‹…
ð‘§
ð‘Ÿ
ð‘’
ð‘‘
Lâ‹…y=Pâ‹…z 
red
â€‹
 

Backward substitution: 
ð‘ˆ
â‹…
ð‘¥
ð‘Ÿ
ð‘’
ð‘‘
=
ð‘¦
Uâ‹…x 
red
â€‹
 =y

Complexity:

ð‘‚
(
(
ð‘›
+
ð‘š
)
3
)
O((n+m) 
3
 ) worst-case for dense systems

Reduced by ground removal

3. Residual & Accuracy Checks
After solving:

ð‘Ÿ
=
âˆ¥
ð´
ð‘Ÿ
ð‘’
ð‘‘
ð‘¥
ð‘Ÿ
ð‘’
ð‘‘
âˆ’
ð‘§
ð‘Ÿ
ð‘’
ð‘‘
âˆ¥
2
r=âˆ¥A 
red
â€‹
 x 
red
â€‹
 âˆ’z 
red
â€‹
 âˆ¥ 
2
â€‹
 
Goal: 
ð‘Ÿ
â‰¤
10
âˆ’
10
râ‰¤10 
âˆ’10
 

Large residual â†’ possible ill-conditioning or singularity

4. Condition Number Analysis
The simulator computes:

ðœ…
(
ð´
)
=
âˆ¥
ð´
âˆ¥
â‹…
âˆ¥
ð´
âˆ’
1
âˆ¥
Îº(A)=âˆ¥Aâˆ¥â‹…âˆ¥A 
âˆ’1
 âˆ¥
High 
ðœ…
(
ð´
)
Îº(A) â†’ sensitive to rounding & component tolerances

Helps detect unstable circuits before trusting results

5. Error Handling
Singular matrix detection â†’ missing connections or floating subcircuits

Ill-conditioning warnings â†’ extreme resistor ratios (e.g., 
1
Î©
1Î© with 
1
ð‘€
Î©
1MÎ©)

ðŸ›  Workflow
mermaid
Copy
Edit
graph TD;
    A[Component & Wire Input] --> B[Node Identification (Union-Find)]
    B --> C[MNA Matrix Assembly (G, B, I_s, V_s)]
    C --> D[Ground Node Reduction]
    D --> E[LU Decomposition & Solve]
    E --> F[Post-Processing (Currents & Powers)]
    F --> G[Verification (KCL, KVL, Power)]
ðŸ’¡ Example Analysis â€” Voltage Divider
Circuit:

Vs = 12 V

R1 = 1 kÎ©

R2 = 2 kÎ©

Results:

Quantity	Value
Vâ‚‚	8 V
I	4 mA
P_R1	16 mW
P_R2	32 mW
P_Vs	-48 mW

âœ… KCL/KVL & Power Conservation verified.

âœ… Verification & Validation
KCL: Currents at every node sum to â‰ˆ 0

KVL: Loop voltages sum to â‰ˆ 0

Power: Total supplied = total consumed

Residual Norm: Reports how close numerical solution is to exact

Condition Number: Alerts on stability risk
