Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Dec 19 13:16:29 2021
| Host         : ExMachina running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab111_timing_summary_routed.rpt -pb lab111_timing_summary_routed.pb -rpx lab111_timing_summary_routed.rpx -warn_on_violation
| Design       : lab111
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (67)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (118)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (67)
-------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (118)
--------------------------------------------------
 There are 118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  134          inf        0.000                      0                  134           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            res_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.400ns  (logic 2.398ns (44.399%)  route 3.003ns (55.601%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  din_IBUF[7]_inst/O
                         net (fo=3, routed)           2.000     2.936    din_IBUF[7]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.150     3.086 r  res[11]_i_5/O
                         net (fo=2, routed)           1.003     4.088    res[11]_i_5_n_0
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.332     4.420 r  res[11]_i_9/O
                         net (fo=1, routed)           0.000     4.420    res[11]_i_9_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.952 r  res_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    res_reg[11]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.066 r  res_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.066    res_reg[15]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.400 r  res_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.400    res_reg[18]_i_1_n_6
    SLICE_X0Y18          FDRE                                         r  res_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            res_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.305ns  (logic 2.303ns (43.404%)  route 3.003ns (56.596%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  din_IBUF[7]_inst/O
                         net (fo=3, routed)           2.000     2.936    din_IBUF[7]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.150     3.086 r  res[11]_i_5/O
                         net (fo=2, routed)           1.003     4.088    res[11]_i_5_n_0
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.332     4.420 r  res[11]_i_9/O
                         net (fo=1, routed)           0.000     4.420    res[11]_i_9_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.952 r  res_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    res_reg[11]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.066 r  res_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.066    res_reg[15]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.305 r  res_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.305    res_reg[18]_i_1_n_5
    SLICE_X0Y18          FDRE                                         r  res_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            res_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.289ns  (logic 2.287ns (43.232%)  route 3.003ns (56.768%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  din_IBUF[7]_inst/O
                         net (fo=3, routed)           2.000     2.936    din_IBUF[7]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.150     3.086 r  res[11]_i_5/O
                         net (fo=2, routed)           1.003     4.088    res[11]_i_5_n_0
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.332     4.420 r  res[11]_i_9/O
                         net (fo=1, routed)           0.000     4.420    res[11]_i_9_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.952 r  res_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    res_reg[11]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.066 r  res_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.066    res_reg[15]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.289 r  res_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.289    res_reg[18]_i_1_n_7
    SLICE_X0Y18          FDRE                                         r  res_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            res_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.286ns  (logic 2.284ns (43.200%)  route 3.003ns (56.800%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  din_IBUF[7]_inst/O
                         net (fo=3, routed)           2.000     2.936    din_IBUF[7]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.150     3.086 r  res[11]_i_5/O
                         net (fo=2, routed)           1.003     4.088    res[11]_i_5_n_0
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.332     4.420 r  res[11]_i_9/O
                         net (fo=1, routed)           0.000     4.420    res[11]_i_9_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.952 r  res_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    res_reg[11]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.286 r  res_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.286    res_reg[15]_i_1_n_6
    SLICE_X0Y17          FDRE                                         r  res_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            res_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.265ns  (logic 2.263ns (42.974%)  route 3.003ns (57.026%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  din_IBUF[7]_inst/O
                         net (fo=3, routed)           2.000     2.936    din_IBUF[7]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.150     3.086 r  res[11]_i_5/O
                         net (fo=2, routed)           1.003     4.088    res[11]_i_5_n_0
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.332     4.420 r  res[11]_i_9/O
                         net (fo=1, routed)           0.000     4.420    res[11]_i_9_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.952 r  res_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    res_reg[11]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.265 r  res_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.265    res_reg[15]_i_1_n_4
    SLICE_X0Y17          FDRE                                         r  res_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            res_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.191ns  (logic 2.189ns (42.161%)  route 3.003ns (57.839%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  din_IBUF[7]_inst/O
                         net (fo=3, routed)           2.000     2.936    din_IBUF[7]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.150     3.086 r  res[11]_i_5/O
                         net (fo=2, routed)           1.003     4.088    res[11]_i_5_n_0
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.332     4.420 r  res[11]_i_9/O
                         net (fo=1, routed)           0.000     4.420    res[11]_i_9_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.952 r  res_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    res_reg[11]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.191 r  res_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.191    res_reg[15]_i_1_n_5
    SLICE_X0Y17          FDRE                                         r  res_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            res_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.175ns  (logic 2.173ns (41.982%)  route 3.003ns (58.018%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  din_IBUF[7]_inst/O
                         net (fo=3, routed)           2.000     2.936    din_IBUF[7]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.150     3.086 r  res[11]_i_5/O
                         net (fo=2, routed)           1.003     4.088    res[11]_i_5_n_0
    SLICE_X0Y16          LUT4 (Prop_lut4_I3_O)        0.332     4.420 r  res[11]_i_9/O
                         net (fo=1, routed)           0.000     4.420    res[11]_i_9_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.952 r  res_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.952    res_reg[11]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.175 r  res_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.175    res_reg[15]_i_1_n_7
    SLICE_X0Y17          FDRE                                         r  res_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.162ns  (logic 3.068ns (59.433%)  route 2.094ns (40.567%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  dout_reg[15]/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dout_reg[15]/Q
                         net (fo=1, routed)           2.094     2.550    dout_OBUF[15]
    K18                  OBUF (Prop_obuf_I_O)         2.612     5.162 r  dout_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.162    dout[15]
    K18                                                               r  dout[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            res_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.154ns  (logic 2.305ns (44.717%)  route 2.849ns (55.283%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  din_IBUF[4]_inst/O
                         net (fo=3, routed)           1.696     2.640    din_IBUF[4]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.150     2.790 r  res[7]_i_4/O
                         net (fo=2, routed)           1.153     3.944    res[7]_i_4_n_0
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.326     4.270 r  res[7]_i_8/O
                         net (fo=1, routed)           0.000     4.270    res[7]_i_8_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.820 r  res_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.820    res_reg[7]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.154 r  res_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.154    res_reg[11]_i_1_n_6
    SLICE_X0Y16          FDRE                                         r  res_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.147ns  (logic 3.218ns (62.513%)  route 1.930ns (37.487%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  dout_reg[9]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dout_reg[9]/Q
                         net (fo=1, routed)           1.930     2.349    dout_OBUF[9]
    L17                  OBUF (Prop_obuf_I_O)         2.799     5.147 r  dout_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.147    dout[9]
    L17                                                               r  dout[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 res_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.184%)  route 0.129ns (47.816%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  res_reg[6]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  res_reg[6]/Q
                         net (fo=3, routed)           0.129     0.270    p_0_in[3]
    SLICE_X0Y13          FDRE                                         r  dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (51.992%)  route 0.130ns (48.008%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  res_reg[14]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  res_reg[14]/Q
                         net (fo=3, routed)           0.130     0.271    p_0_in[11]
    SLICE_X1Y19          FDRE                                         r  dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.089%)  route 0.179ns (55.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  res_reg[13]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  res_reg[13]/Q
                         net (fo=3, routed)           0.179     0.320    p_0_in[10]
    SLICE_X1Y19          FDRE                                         r  dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.849%)  route 0.181ns (56.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  res_reg[4]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  res_reg[4]/Q
                         net (fo=3, routed)           0.181     0.322    p_0_in[1]
    SLICE_X0Y13          FDRE                                         r  dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.354%)  route 0.184ns (56.646%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  res_reg[10]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  res_reg[10]/Q
                         net (fo=3, routed)           0.184     0.325    p_0_in[7]
    SLICE_X1Y17          FDRE                                         r  dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.190%)  route 0.185ns (56.810%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  res_reg[3]/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  res_reg[3]/Q
                         net (fo=3, routed)           0.185     0.326    p_0_in[0]
    SLICE_X0Y13          FDRE                                         r  dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.110%)  route 0.186ns (56.890%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  res_reg[11]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  res_reg[11]/Q
                         net (fo=3, routed)           0.186     0.327    p_0_in[8]
    SLICE_X1Y19          FDRE                                         r  dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.107%)  route 0.186ns (56.893%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  res_reg[18]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  res_reg[18]/Q
                         net (fo=2, routed)           0.186     0.327    p_0_in[15]
    SLICE_X0Y21          FDRE                                         r  dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.747%)  route 0.189ns (57.253%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  res_reg[15]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  res_reg[15]/Q
                         net (fo=4, routed)           0.189     0.330    p_0_in[12]
    SLICE_X1Y19          FDRE                                         r  dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.844%)  route 0.196ns (58.156%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  res_reg[17]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  res_reg[17]/Q
                         net (fo=3, routed)           0.196     0.337    p_0_in[14]
    SLICE_X0Y21          FDRE                                         r  dout_reg[14]/D
  -------------------------------------------------------------------    -------------------





