VERILOG_SOURCES = /code/rtl/cont_adder.sv
TOPLEVEL        = cont_adder
MODULE          = test_cont_adder
IMPROVEMENTS = wires cells
CELLS = 1000
WIRES = 820
PERCENT_WIRES    = 19
PERCENT_CELLS    = 22
PERCENT_MEMORIES = 0
SIM             = icarus
TOPLEVEL_LANG   = verilog
PYTHONPATH      = /src
HASH            = 45-synth-code-review-with-advanced-functionality