/* Generated by Yosys 0.25 (git sha1 e02b7f64b, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os) */

(* top =  1  *)
(* src = "../hw/gen/HWITLTopLevel.v:7.1-671.10" *)
module HWITLTopLevel(io_uartCMD_txd, io_uartCMD_rxd, io_leds, io_gpio0_0, io_gpio0_1, io_gpio0_2, io_gpio0_3, io_gpio0_4, io_gpio0_5, io_gpio0_6, io_gpio0_7, io_gpio1_0, io_gpio1_1, io_gpio1_2, io_gpio1_3, io_gpio1_4, io_gpio1_5, io_gpio1_6, io_gpio1_7, io_uart0_txd, io_uart0_rxd
, clk, resetn);
  (* src = "../hw/gen/HWITLTopLevel.v:184.23-184.52" *)
  wire [14:0] _zz_timeout_counter_valueNext;
  (* src = "../hw/gen/HWITLTopLevel.v:185.23-185.54" *)
  wire _zz_timeout_counter_valueNext_1;
  (* hdlname = "builder _zz_payloadByte" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2279.23-2279.38" *)
  (* unused_bits = "0 1" *)
  wire [7:0] \builder._zz_payloadByte ;
  (* hdlname = "builder _zz_rbFSM_byteCounter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2277.23-2277.54" *)
  wire [2:0] \builder._zz_rbFSM_byteCounter_valueNext ;
  (* hdlname = "builder _zz_rbFSM_byteCounter_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2278.23-2278.56" *)
  wire \builder._zz_rbFSM_byteCounter_valueNext_1 ;
  (* hdlname = "builder clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2266.23-2266.26" *)
  wire \builder.clk ;
  (* hdlname = "builder io_ctrl_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2261.23-2261.35" *)
  wire \builder.io_ctrl_busy ;
  (* hdlname = "builder io_ctrl_respType" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2259.23-2259.39" *)
  wire \builder.io_ctrl_respType ;
  wire \builder.io_ctrl_respType_SB_DFFR_Q_D ;
  (* hdlname = "builder io_data_ack" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2263.23-2263.34" *)
  (* unused_bits = "0 1" *)
  wire [6:0] \builder.io_data_ack ;
  (* hdlname = "builder io_data_irq" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2264.23-2264.34" *)
  wire \builder.io_data_irq ;
  (* hdlname = "builder io_data_readData" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2265.23-2265.39" *)
  wire [31:0] \builder.io_data_readData ;
  (* hdlname = "builder rbFSM_busyFlag" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2289.23-2289.37" *)
  wire \builder.rbFSM_busyFlag ;
  wire \builder.rbFSM_busyFlag_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_busyFlag_SB_LUT4_I0_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I0_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_busyFlag_SB_LUT4_I2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* hdlname = "builder rbFSM_byteCounter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2286.23-2286.46" *)
  wire [2:0] \builder.rbFSM_byteCounter_value ;
  (* hdlname = "builder rbFSM_byteCounter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2285.23-2285.50" *)
  wire [2:0] \builder.rbFSM_byteCounter_valueNext ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2406.38-2406.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [2:0] \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 ;
  (* hdlname = "builder rbFSM_byteCounter_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2283.23-2283.54" *)
  wire \builder.rbFSM_byteCounter_willIncrement ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2406.38-2406.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO ;
  (* hdlname = "builder rbFSM_stateNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2292.23-2292.38" *)
  wire [2:0] \builder.rbFSM_stateNext ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \builder.rbFSM_stateNext_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_stateNext_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_stateNext_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_stateNext_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* hdlname = "builder rbFSM_stateReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2291.23-2291.37" *)
  wire [2:0] \builder.rbFSM_stateReg ;
  (* hdlname = "builder rbFSM_wantExit" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2280.23-2280.37" *)
  wire \builder.rbFSM_wantExit ;
  (* hdlname = "builder rbFSM_wantKill" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2282.23-2282.37" *)
  wire \builder.rbFSM_wantKill ;
  (* hdlname = "builder resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2267.23-2267.29" *)
  wire \builder.resetn ;
  (* hdlname = "builder when_ResponseBuilder_l68" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2296.23-2296.47" *)
  wire \builder.when_ResponseBuilder_l68 ;
  (* hdlname = "builder when_StateMachine_l237" *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2298.23-2298.45" *)
  wire \builder.when_StateMachine_l237 ;
  (* src = "../hw/gen/HWITLTopLevel.v:95.23-95.43" *)
  wire builder_io_ctrl_busy;
  (* hdlname = "busMaster _zz_ackCode" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1375.23-1375.34" *)
  (* unused_bits = "1" *)
  wire [6:0] \busMaster._zz_ackCode ;
  (* hdlname = "busMaster _zz_io_response_ack" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1368.23-1368.42" *)
  wire [6:0] \busMaster._zz_io_response_ack ;
  (* hdlname = "busMaster _zz_io_response_ack_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1369.23-1369.44" *)
  wire [6:0] \busMaster._zz_io_response_ack_1 ;
  (* hdlname = "busMaster _zz_io_sb_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1367.23-1367.42" *)
  wire [31:0] \busMaster._zz_io_sb_SBaddress ;
  (* hdlname = "busMaster ackCode" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1374.23-1374.30" *)
  (* unused_bits = "1" *)
  wire [6:0] \busMaster.ackCode ;
  (* hdlname = "busMaster address" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1371.23-1371.30" *)
  wire [31:0] \busMaster.address ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_20_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_21_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_22_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_24_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_25_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_26_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_27_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_28_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_29_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_30_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.address_SB_DFFER_Q_D ;
  (* hdlname = "busMaster busCtrl busStateMachine_busyFlag" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:3053.23-3053.47|../hw/gen/HWITLTopLevel.v:1380.29-1390.4" *)
  wire \busMaster.busCtrl.busStateMachine_busyFlag ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:3165.3-3178.6|../hw/gen/HWITLTopLevel.v:1380.29-1390.4" *)
  wire \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_D ;
  wire \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O ;
  (* hdlname = "busMaster busCtrl busStateMachine_stateNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:3055.23-3055.48|../hw/gen/HWITLTopLevel.v:1380.29-1390.4" *)
  wire [1:0] \busMaster.busCtrl.busStateMachine_stateNext ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.busCtrl.busStateMachine_stateNext_SB_LUT4_O_1_I3 ;
  (* hdlname = "busMaster busCtrl busStateMachine_stateReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:3054.23-3054.47|../hw/gen/HWITLTopLevel.v:1380.29-1390.4" *)
  wire [1:0] \busMaster.busCtrl.busStateMachine_stateReg ;
  (* hdlname = "busMaster busCtrl busStateMachine_wantExit" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:3050.23-3050.47|../hw/gen/HWITLTopLevel.v:1380.29-1390.4" *)
  wire \busMaster.busCtrl.busStateMachine_wantExit ;
  (* hdlname = "busMaster busCtrl busStateMachine_wantKill" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:3052.23-3052.47|../hw/gen/HWITLTopLevel.v:1380.29-1390.4" *)
  wire \busMaster.busCtrl.busStateMachine_wantKill ;
  (* hdlname = "busMaster busCtrl clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:3042.23-3042.26|../hw/gen/HWITLTopLevel.v:1380.29-1390.4" *)
  wire \busMaster.busCtrl.clk ;
  (* hdlname = "busMaster busCtrl io_bus_unmapped" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:3041.23-3041.38|../hw/gen/HWITLTopLevel.v:1380.29-1390.4" *)
  wire \busMaster.busCtrl.io_bus_unmapped ;
  (* hdlname = "busMaster busCtrl io_bus_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:3038.23-3038.35|../hw/gen/HWITLTopLevel.v:1380.29-1390.4" *)
  wire \busMaster.busCtrl.io_bus_valid ;
  (* hdlname = "busMaster busCtrl io_ctrl_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:3037.23-3037.35|../hw/gen/HWITLTopLevel.v:1380.29-1390.4" *)
  wire \busMaster.busCtrl.io_ctrl_busy ;
  (* hdlname = "busMaster busCtrl resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:3043.23-3043.29|../hw/gen/HWITLTopLevel.v:1380.29-1390.4" *)
  wire \busMaster.busCtrl.resetn ;
  (* hdlname = "busMaster busCtrl_io_bus_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1365.23-1365.43" *)
  wire \busMaster.busCtrl_io_bus_valid ;
  (* hdlname = "busMaster busCtrl_io_ctrl_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1364.23-1364.43" *)
  wire \busMaster.busCtrl_io_ctrl_busy ;
  (* hdlname = "busMaster clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1359.23-1359.26" *)
  wire \busMaster.clk ;
  (* hdlname = "busMaster command" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1370.23-1370.30" *)
  wire [7:0] \busMaster.command ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.command_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.command_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.command_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.command_SB_DFFER_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.command_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.command_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.command_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.command_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \busMaster.command_SB_DFFER_Q_E ;
  (* hdlname = "busMaster io_ctrl_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1347.23-1347.35" *)
  wire \busMaster.io_ctrl_busy ;
  (* hdlname = "busMaster io_ctrl_unmappedAccess" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1348.23-1348.45" *)
  wire \busMaster.io_ctrl_unmappedAccess ;
  (* hdlname = "busMaster io_ctrl_write" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1346.23-1346.36" *)
  wire \busMaster.io_ctrl_write ;
  wire \busMaster.io_ctrl_write_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.io_ctrl_write_SB_LUT4_I1_O ;
  (* hdlname = "busMaster io_reg_data" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1354.23-1354.34" *)
  wire [31:0] \busMaster.io_reg_data ;
  (* hdlname = "busMaster io_response_ack" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1357.23-1357.38" *)
  (* unused_bits = "0 1" *)
  wire [6:0] \busMaster.io_response_ack ;
  (* hdlname = "busMaster io_response_irq" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1356.23-1356.38" *)
  wire \busMaster.io_response_irq ;
  (* hdlname = "busMaster io_response_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1358.23-1358.42" *)
  wire [31:0] \busMaster.io_response_payload ;
  (* hdlname = "busMaster io_sb_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1338.23-1338.38" *)
  wire [31:0] \busMaster.io_sb_SBaddress ;
  (* hdlname = "busMaster io_sb_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1342.23-1342.35" *)
  wire [3:0] \busMaster.io_sb_SBsize ;
  (* hdlname = "busMaster io_sb_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1339.23-1339.36" *)
  wire \busMaster.io_sb_SBvalid ;
  (* hdlname = "busMaster io_sb_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1340.23-1340.36" *)
  wire [31:0] \busMaster.io_sb_SBwdata ;
  (* hdlname = "busMaster io_sb_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1341.23-1341.36" *)
  wire \busMaster.io_sb_SBwrite ;
  (* hdlname = "busMaster readData" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1373.23-1373.31" *)
  wire [31:0] \busMaster.readData ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_10_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_10_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_11_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_11_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_12_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_12_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_13_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_13_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_14_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_14_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_15_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_15_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_16_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_16_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_17_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_17_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_18_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_18_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_19_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_19_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_1_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_20_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_20_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_21_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_21_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_22_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_22_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_24_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O_I0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_25_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O_I0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_26_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O_I0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_27_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O_I0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_28_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O_I0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_29_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O_I0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_2_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_30_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O_I0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_31_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O_I0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_3_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_4_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_5_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_6_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_7_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_8_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_8_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_9_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_9_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.readData_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.readData_SB_DFFER_Q_D_SB_LUT4_O_I2 ;
  (* hdlname = "busMaster resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1360.23-1360.29" *)
  wire \busMaster.resetn ;
  (* hdlname = "busMaster writeData" *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1372.23-1372.32" *)
  wire [31:0] \busMaster.writeData ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_20_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_21_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_22_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_24_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_25_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_26_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_27_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_28_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_29_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_30_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:115.23-115.45" *)
  wire busMaster_io_ctrl_busy;
  (* unused_bits = "0 1" *)
  wire [1:0] busMaster_io_response_ack;
  (* src = "../hw/gen/HWITLTopLevel.v:116.23-116.48" *)
  wire busMaster_io_response_irq;
  (* src = "../hw/gen/HWITLTopLevel.v:118.23-118.52" *)
  wire [31:0] busMaster_io_response_payload;
  (* src = "../hw/gen/HWITLTopLevel.v:111.23-111.48" *)
  wire [31:0] busMaster_io_sb_SBaddress;
  (* src = "../hw/gen/HWITLTopLevel.v:114.23-114.45" *)
  wire [3:0] busMaster_io_sb_SBsize;
  (* src = "../hw/gen/HWITLTopLevel.v:110.23-110.46" *)
  wire busMaster_io_sb_SBvalid;
  (* src = "../hw/gen/HWITLTopLevel.v:112.23-112.46" *)
  wire [31:0] busMaster_io_sb_SBwdata;
  (* src = "../hw/gen/HWITLTopLevel.v:113.23-113.46" *)
  wire busMaster_io_sb_SBwrite;
  (* src = "../hw/gen/HWITLTopLevel.v:29.23-29.26" *)
  input clk;
  wire clk;
  (* hdlname = "gcd_periph _zz_sbDataOutputReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:840.23-840.42" *)
  wire \gcd_periph._zz_sbDataOutputReg ;
  (* hdlname = "gcd_periph busCtrl busStateMachine_readyFlag" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2605.23-2605.48|../hw/gen/HWITLTopLevel.v:870.28-876.4" *)
  wire \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  wire \gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_D ;
  wire \gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_E ;
  (* hdlname = "gcd_periph busCtrl busStateMachine_stateNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2607.23-2607.48|../hw/gen/HWITLTopLevel.v:870.28-876.4" *)
  wire [1:0] \gcd_periph.busCtrl.busStateMachine_stateNext ;
  (* hdlname = "gcd_periph busCtrl busStateMachine_stateReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2606.23-2606.47|../hw/gen/HWITLTopLevel.v:870.28-876.4" *)
  wire [1:0] \gcd_periph.busCtrl.busStateMachine_stateReg ;
  wire \gcd_periph.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_E ;
  (* hdlname = "gcd_periph busCtrl busStateMachine_wantExit" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2602.23-2602.47|../hw/gen/HWITLTopLevel.v:870.28-876.4" *)
  wire \gcd_periph.busCtrl.busStateMachine_wantExit ;
  (* hdlname = "gcd_periph busCtrl busStateMachine_wantKill" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2604.23-2604.47|../hw/gen/HWITLTopLevel.v:870.28-876.4" *)
  wire \gcd_periph.busCtrl.busStateMachine_wantKill ;
  (* hdlname = "gcd_periph busCtrl clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2595.23-2595.26|../hw/gen/HWITLTopLevel.v:870.28-876.4" *)
  wire \gcd_periph.busCtrl.clk ;
  (* hdlname = "gcd_periph busCtrl io_ready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2593.23-2593.31|../hw/gen/HWITLTopLevel.v:870.28-876.4" *)
  wire \gcd_periph.busCtrl.io_ready ;
  (* hdlname = "gcd_periph busCtrl io_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2592.23-2592.31|../hw/gen/HWITLTopLevel.v:870.28-876.4" *)
  wire \gcd_periph.busCtrl.io_valid ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.busCtrl.io_valid_SB_LUT4_I3_O ;
  (* hdlname = "gcd_periph busCtrl io_valid_regNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2608.23-2608.39|../hw/gen/HWITLTopLevel.v:870.28-876.4" *)
  wire \gcd_periph.busCtrl.io_valid_regNext ;
  (* hdlname = "gcd_periph busCtrl resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2596.23-2596.29|../hw/gen/HWITLTopLevel.v:870.28-876.4" *)
  wire \gcd_periph.busCtrl.resetn ;
  (* hdlname = "gcd_periph busCtrl_io_ready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:839.23-839.39" *)
  wire \gcd_periph.busCtrl_io_ready ;
  (* hdlname = "gcd_periph clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:833.23-833.26" *)
  wire \gcd_periph.clk ;
  (* hdlname = "gcd_periph gcdCtrl_1 clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2708.23-2708.26|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.clk ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdCtr clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2722.11-2734.4|../hw/gen/HWITLTopLevel.v:3249.23-3249.26|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdCtr.clk ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdCtr fsm_stateNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2722.11-2734.4|../hw/gen/HWITLTopLevel.v:3263.23-3263.36|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire [2:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdCtr fsm_stateReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2722.11-2734.4|../hw/gen/HWITLTopLevel.v:3262.23-3262.35|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire [2:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg ;
  wire \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdCtr fsm_wantExit" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2722.11-2734.4|../hw/gen/HWITLTopLevel.v:3259.23-3259.35|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdCtr.fsm_wantExit ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdCtr fsm_wantKill" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2722.11-2734.4|../hw/gen/HWITLTopLevel.v:3261.23-3261.35|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdCtr.fsm_wantKill ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdCtr io_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2722.11-2734.4|../hw/gen/HWITLTopLevel.v:3240.23-3240.31|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdCtr.io_valid ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdCtr resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2722.11-2734.4|../hw/gen/HWITLTopLevel.v:3250.23-3250.29|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdCtr.resetn ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat chX" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3206.23-3206.26|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.chX ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3198.23-3198.26|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.clk ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat io_a" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3188.23-3188.27|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.io_a ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat io_b" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3189.23-3189.27|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.io_b ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat io_res" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3190.23-3190.29|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.io_res ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat regA" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3202.23-3202.27|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.regA ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_20_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_21_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_22_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_24_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_25_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_26_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_27_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_28_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_29_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_30_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_D ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat regB" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3203.23-3203.27|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.regB ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_20_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_21_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_22_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_24_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_25_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_26_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_27_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_28_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_29_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_30_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_D ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3199.23-3199.29|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.gcdDat.resetn ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat subXY" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3208.23-3208.28|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.subXY ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 ;
  (* hdlname = "gcd_periph gcdCtrl_1 gcdDat_io_res" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2718.23-2718.36|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.gcdDat_io_res ;
  (* hdlname = "gcd_periph gcdCtrl_1 io_a" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2705.23-2705.27|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.io_a ;
  (* hdlname = "gcd_periph gcdCtrl_1 io_b" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2706.23-2706.27|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.io_b ;
  (* hdlname = "gcd_periph gcdCtrl_1 io_res" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2707.23-2707.29|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire [31:0] \gcd_periph.gcdCtrl_1.io_res ;
  (* hdlname = "gcd_periph gcdCtrl_1 io_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2703.23-2703.31|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.io_valid ;
  (* hdlname = "gcd_periph gcdCtrl_1 resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2709.23-2709.29|../hw/gen/HWITLTopLevel.v:861.10-869.4" *)
  wire \gcd_periph.gcdCtrl_1.resetn ;
  (* hdlname = "gcd_periph gcdCtrl_1_io_res" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:838.23-838.39" *)
  wire [31:0] \gcd_periph.gcdCtrl_1_io_res ;
  (* hdlname = "gcd_periph io_sb_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:825.23-825.38" *)
  wire [31:0] \gcd_periph.io_sb_SBaddress ;
  (* hdlname = "gcd_periph io_sb_SBrdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:831.23-831.36" *)
  wire [31:0] \gcd_periph.io_sb_SBrdata ;
  (* hdlname = "gcd_periph io_sb_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:830.23-830.36" *)
  wire \gcd_periph.io_sb_SBready ;
  (* hdlname = "gcd_periph io_sb_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:829.23-829.35" *)
  wire [3:0] \gcd_periph.io_sb_SBsize ;
  (* hdlname = "gcd_periph io_sb_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:826.23-826.36" *)
  wire \gcd_periph.io_sb_SBvalid ;
  (* hdlname = "gcd_periph io_sb_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:827.23-827.36" *)
  wire [31:0] \gcd_periph.io_sb_SBwdata ;
  (* hdlname = "gcd_periph io_sb_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:828.23-828.36" *)
  wire \gcd_periph.io_sb_SBwrite ;
  (* hdlname = "gcd_periph mmioRegLogic_addr" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:849.23-849.40" *)
  wire [7:0] \gcd_periph.mmioRegLogic_addr ;
  (* hdlname = "gcd_periph regA" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:841.23-841.27" *)
  wire [31:0] \gcd_periph.regA ;
  wire \gcd_periph.regA_SB_DFFER_Q_E ;
  (* hdlname = "gcd_periph regB" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:842.23-842.27" *)
  wire [31:0] \gcd_periph.regB ;
  wire \gcd_periph.regB_SB_DFFER_Q_E ;
  (* hdlname = "gcd_periph regReadyBuf" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:845.23-845.34" *)
  wire \gcd_periph.regReadyBuf ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regReadyBuf_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.regReadyBuf_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.regReadyBuf_SB_LUT4_I1_O ;
  (* hdlname = "gcd_periph regResBuf" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:843.23-843.32" *)
  wire [31:0] \gcd_periph.regResBuf ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_20_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_21_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_22_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_23_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_24_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_25_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_26_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_27_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_28_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_29_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_30_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6" *)
  wire \gcd_periph.regResBuf_SB_DFF_Q_D ;
  (* hdlname = "gcd_periph regValid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:844.23-844.31" *)
  wire \gcd_periph.regValid ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.regValid_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  wire \gcd_periph.regValid_SB_LUT4_I0_1_O ;
  wire \gcd_periph.regValid_SB_LUT4_I0_O ;
  (* hdlname = "gcd_periph resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:834.23-834.29" *)
  wire \gcd_periph.resetn ;
  (* hdlname = "gcd_periph sbDataOutputReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:846.23-846.38" *)
  wire [31:0] \gcd_periph.sbDataOutputReg ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_3_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6" *)
  wire \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:134.23-134.47" *)
  wire [31:0] gcd_periph_io_sb_SBrdata;
  (* src = "../hw/gen/HWITLTopLevel.v:133.23-133.47" *)
  wire gcd_periph_io_sb_SBready;
  (* hdlname = "gpio_bank0 SBGPIOLogic_directionReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1202.23-1202.47" *)
  wire [7:0] \gpio_bank0.SBGPIOLogic_directionReg ;
  (* hdlname = "gpio_bank0 SBGPIOLogic_inputReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1205.23-1205.43" *)
  wire [7:0] \gpio_bank0.SBGPIOLogic_inputReg ;
  (* hdlname = "gpio_bank0 SBGPIOLogic_inputStage" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1204.23-1204.45" *)
  wire [7:0] \gpio_bank0.SBGPIOLogic_inputStage ;
  (* hdlname = "gpio_bank0 SBGPIOLogic_outputReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1203.23-1203.44" *)
  wire [7:0] \gpio_bank0.SBGPIOLogic_outputReg ;
  (* hdlname = "gpio_bank0 SBGPIOLogic_sbDataOutputReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1207.23-1207.50" *)
  wire [31:0] \gpio_bank0.SBGPIOLogic_sbDataOutputReg ;
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_D ;
  (* hdlname = "gpio_bank0 clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1194.23-1194.26" *)
  wire \gpio_bank0.clk ;
  (* hdlname = "gpio_bank0 intAddr" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1199.23-1199.30" *)
  wire [7:0] \gpio_bank0.intAddr ;
  (* hdlname = "gpio_bank0 io_gpio_read" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1190.23-1190.35" *)
  wire [7:0] \gpio_bank0.io_gpio_read ;
  (* hdlname = "gpio_bank0 io_gpio_write" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1191.23-1191.36" *)
  wire [7:0] \gpio_bank0.io_gpio_write ;
  (* hdlname = "gpio_bank0 io_gpio_writeEnable" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1192.23-1192.42" *)
  wire [7:0] \gpio_bank0.io_gpio_writeEnable ;
  (* hdlname = "gpio_bank0 io_sb_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1183.23-1183.38" *)
  wire [31:0] \gpio_bank0.io_sb_SBaddress ;
  (* hdlname = "gpio_bank0 io_sb_SBrdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1189.23-1189.36" *)
  wire [31:0] \gpio_bank0.io_sb_SBrdata ;
  (* hdlname = "gpio_bank0 io_sb_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1188.23-1188.36" *)
  wire \gpio_bank0.io_sb_SBready ;
  (* hdlname = "gpio_bank0 io_sb_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1187.23-1187.35" *)
  wire [3:0] \gpio_bank0.io_sb_SBsize ;
  (* hdlname = "gpio_bank0 io_sb_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1184.23-1184.36" *)
  wire \gpio_bank0.io_sb_SBvalid ;
  (* hdlname = "gpio_bank0 io_sb_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1185.23-1185.36" *)
  wire [31:0] \gpio_bank0.io_sb_SBwdata ;
  (* hdlname = "gpio_bank0 io_sb_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1186.23-1186.36" *)
  wire \gpio_bank0.io_sb_SBwrite ;
  (* hdlname = "gpio_bank0 rdy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1198.23-1198.26" *)
  wire \gpio_bank0.rdy ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \gpio_bank0.rdy_SB_LUT4_I3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \gpio_bank0.rdy_SB_LUT4_I3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gpio_bank0.rdy_SB_LUT4_I3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gpio_bank0.rdy_SB_LUT4_I3_O ;
  (* hdlname = "gpio_bank0 resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1195.23-1195.29" *)
  wire \gpio_bank0.resetn ;
  (* hdlname = "gpio_bank0 when_GPIOBank_l69" *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1213.23-1213.40" *)
  wire \gpio_bank0.when_GPIOBank_l69 ;
  (* src = "../hw/gen/HWITLTopLevel.v:42.23-42.46" *)
  wire [7:0] gpio_bank0_io_gpio_read;
  (* src = "../hw/gen/HWITLTopLevel.v:124.23-124.47" *)
  wire [7:0] gpio_bank0_io_gpio_write;
  (* src = "../hw/gen/HWITLTopLevel.v:125.23-125.53" *)
  wire [7:0] gpio_bank0_io_gpio_writeEnable;
  (* src = "../hw/gen/HWITLTopLevel.v:123.23-123.47" *)
  wire [31:0] gpio_bank0_io_sb_SBrdata;
  (* src = "../hw/gen/HWITLTopLevel.v:122.23-122.47" *)
  wire gpio_bank0_io_sb_SBready;
  (* hdlname = "gpio_bank1 SBGPIOLogic_directionReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1202.23-1202.47" *)
  wire [7:0] \gpio_bank1.SBGPIOLogic_directionReg ;
  (* hdlname = "gpio_bank1 SBGPIOLogic_inputReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1205.23-1205.43" *)
  wire [7:0] \gpio_bank1.SBGPIOLogic_inputReg ;
  (* hdlname = "gpio_bank1 SBGPIOLogic_inputStage" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1204.23-1204.45" *)
  wire [7:0] \gpio_bank1.SBGPIOLogic_inputStage ;
  (* hdlname = "gpio_bank1 SBGPIOLogic_outputReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1203.23-1203.44" *)
  wire [7:0] \gpio_bank1.SBGPIOLogic_outputReg ;
  (* hdlname = "gpio_bank1 SBGPIOLogic_sbDataOutputReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1207.23-1207.50" *)
  wire [31:0] \gpio_bank1.SBGPIOLogic_sbDataOutputReg ;
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6" *)
  wire \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_D ;
  (* hdlname = "gpio_bank1 clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1194.23-1194.26" *)
  wire \gpio_bank1.clk ;
  (* hdlname = "gpio_bank1 intAddr" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1199.23-1199.30" *)
  wire [7:0] \gpio_bank1.intAddr ;
  (* hdlname = "gpio_bank1 io_gpio_read" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1190.23-1190.35" *)
  wire [7:0] \gpio_bank1.io_gpio_read ;
  (* hdlname = "gpio_bank1 io_gpio_write" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1191.23-1191.36" *)
  wire [7:0] \gpio_bank1.io_gpio_write ;
  (* hdlname = "gpio_bank1 io_gpio_writeEnable" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1192.23-1192.42" *)
  wire [7:0] \gpio_bank1.io_gpio_writeEnable ;
  (* hdlname = "gpio_bank1 io_sb_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1183.23-1183.38" *)
  wire [31:0] \gpio_bank1.io_sb_SBaddress ;
  (* hdlname = "gpio_bank1 io_sb_SBrdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1189.23-1189.36" *)
  wire [31:0] \gpio_bank1.io_sb_SBrdata ;
  (* hdlname = "gpio_bank1 io_sb_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1188.23-1188.36" *)
  wire \gpio_bank1.io_sb_SBready ;
  (* hdlname = "gpio_bank1 io_sb_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1187.23-1187.35" *)
  wire [3:0] \gpio_bank1.io_sb_SBsize ;
  (* hdlname = "gpio_bank1 io_sb_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1184.23-1184.36" *)
  wire \gpio_bank1.io_sb_SBvalid ;
  (* hdlname = "gpio_bank1 io_sb_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1185.23-1185.36" *)
  wire [31:0] \gpio_bank1.io_sb_SBwdata ;
  (* hdlname = "gpio_bank1 io_sb_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1186.23-1186.36" *)
  wire \gpio_bank1.io_sb_SBwrite ;
  (* hdlname = "gpio_bank1 rdy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1198.23-1198.26" *)
  wire \gpio_bank1.rdy ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \gpio_bank1.rdy_SB_LUT4_I0_I1 ;
  (* hdlname = "gpio_bank1 resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1195.23-1195.29" *)
  wire \gpio_bank1.resetn ;
  (* hdlname = "gpio_bank1 when_GPIOBank_l69" *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1213.23-1213.40" *)
  wire \gpio_bank1.when_GPIOBank_l69 ;
  (* src = "../hw/gen/HWITLTopLevel.v:43.23-43.46" *)
  wire [7:0] gpio_bank1_io_gpio_read;
  (* src = "../hw/gen/HWITLTopLevel.v:128.23-128.47" *)
  wire [7:0] gpio_bank1_io_gpio_write;
  (* src = "../hw/gen/HWITLTopLevel.v:129.23-129.53" *)
  wire [7:0] gpio_bank1_io_gpio_writeEnable;
  (* src = "../hw/gen/HWITLTopLevel.v:127.23-127.47" *)
  wire [31:0] gpio_bank1_io_sb_SBrdata;
  (* src = "../hw/gen/HWITLTopLevel.v:126.23-126.47" *)
  wire gpio_bank1_io_sb_SBready;
  (* hdlname = "gpio_led clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1285.23-1285.26" *)
  wire \gpio_led.clk ;
  (* hdlname = "gpio_led intAddr" *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1291.23-1291.30" *)
  wire [3:0] \gpio_led.intAddr ;
  (* hdlname = "gpio_led io_leds" *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1283.23-1283.30" *)
  wire [7:0] \gpio_led.io_leds ;
  (* hdlname = "gpio_led io_sb_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1276.23-1276.38" *)
  wire [31:0] \gpio_led.io_sb_SBaddress ;
  (* hdlname = "gpio_led io_sb_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1281.23-1281.36" *)
  wire \gpio_led.io_sb_SBready ;
  (* hdlname = "gpio_led io_sb_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1280.23-1280.35" *)
  wire [3:0] \gpio_led.io_sb_SBsize ;
  (* hdlname = "gpio_led io_sb_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1277.23-1277.36" *)
  wire \gpio_led.io_sb_SBvalid ;
  (* hdlname = "gpio_led io_sb_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1278.23-1278.36" *)
  wire [31:0] \gpio_led.io_sb_SBwdata ;
  (* hdlname = "gpio_led io_sb_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1279.23-1279.36" *)
  wire \gpio_led.io_sb_SBwrite ;
  (* hdlname = "gpio_led led_out_val" *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1290.23-1290.34" *)
  wire [31:0] \gpio_led.led_out_val ;
  (* hdlname = "gpio_led rdy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1289.23-1289.26" *)
  wire \gpio_led.rdy ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gpio_led.rdy_SB_LUT4_I3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \gpio_led.rdy_SB_LUT4_I3_O ;
  (* hdlname = "gpio_led resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1286.23-1286.29" *)
  wire \gpio_led.resetn ;
  (* hdlname = "gpio_led when_GPIOLED_l38" *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1296.23-1296.39" *)
  wire \gpio_led.when_GPIOLED_l38 ;
  wire \gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ;
  (* src = "../hw/gen/HWITLTopLevel.v:121.23-121.39" *)
  wire [7:0] gpio_led_io_leds;
  (* src = "../hw/gen/HWITLTopLevel.v:119.23-119.45" *)
  wire gpio_led_io_sb_SBready;
  (* src = "../hw/gen/HWITLTopLevel.v:11.23-11.33" *)
  inout io_gpio0_0;
  wire io_gpio0_0;
  (* src = "../hw/gen/HWITLTopLevel.v:12.23-12.33" *)
  inout io_gpio0_1;
  wire io_gpio0_1;
  (* src = "../hw/gen/HWITLTopLevel.v:13.23-13.33" *)
  inout io_gpio0_2;
  wire io_gpio0_2;
  (* src = "../hw/gen/HWITLTopLevel.v:14.23-14.33" *)
  inout io_gpio0_3;
  wire io_gpio0_3;
  (* src = "../hw/gen/HWITLTopLevel.v:15.23-15.33" *)
  inout io_gpio0_4;
  wire io_gpio0_4;
  (* src = "../hw/gen/HWITLTopLevel.v:16.23-16.33" *)
  inout io_gpio0_5;
  wire io_gpio0_5;
  (* src = "../hw/gen/HWITLTopLevel.v:17.23-17.33" *)
  inout io_gpio0_6;
  wire io_gpio0_6;
  (* src = "../hw/gen/HWITLTopLevel.v:18.23-18.33" *)
  inout io_gpio0_7;
  wire io_gpio0_7;
  (* src = "../hw/gen/HWITLTopLevel.v:19.23-19.33" *)
  inout io_gpio1_0;
  wire io_gpio1_0;
  (* src = "../hw/gen/HWITLTopLevel.v:20.23-20.33" *)
  inout io_gpio1_1;
  wire io_gpio1_1;
  (* src = "../hw/gen/HWITLTopLevel.v:21.23-21.33" *)
  inout io_gpio1_2;
  wire io_gpio1_2;
  (* src = "../hw/gen/HWITLTopLevel.v:22.23-22.33" *)
  inout io_gpio1_3;
  wire io_gpio1_3;
  (* src = "../hw/gen/HWITLTopLevel.v:23.23-23.33" *)
  inout io_gpio1_4;
  wire io_gpio1_4;
  (* src = "../hw/gen/HWITLTopLevel.v:24.23-24.33" *)
  inout io_gpio1_5;
  wire io_gpio1_5;
  (* src = "../hw/gen/HWITLTopLevel.v:25.23-25.33" *)
  inout io_gpio1_6;
  wire io_gpio1_6;
  (* src = "../hw/gen/HWITLTopLevel.v:26.23-26.33" *)
  inout io_gpio1_7;
  wire io_gpio1_7;
  (* src = "../hw/gen/HWITLTopLevel.v:10.23-10.30" *)
  output [7:0] io_leds;
  wire [7:0] io_leds;
  (* hdlname = "io_sb_decoder clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:723.23-723.26" *)
  wire \io_sb_decoder.clk ;
  (* hdlname = "io_sb_decoder decodeLogic_noHitReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:737.23-737.43" *)
  wire \io_sb_decoder.decodeLogic_noHitReg ;
  wire \io_sb_decoder.decodeLogic_noHitReg_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2441.5-2460.12|../hw/gen/HWITLTopLevel.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [7:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  wire [7:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q ;
  wire \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2 ;
  (* hdlname = "io_sb_decoder io_input_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:674.23-674.41" *)
  wire [31:0] \io_sb_decoder.io_input_SBaddress ;
  (* hdlname = "io_sb_decoder io_input_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:678.23-678.38" *)
  wire [3:0] \io_sb_decoder.io_input_SBsize ;
  (* hdlname = "io_sb_decoder io_input_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:675.23-675.39" *)
  wire \io_sb_decoder.io_input_SBvalid ;
  (* hdlname = "io_sb_decoder io_input_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:676.23-676.39" *)
  wire [31:0] \io_sb_decoder.io_input_SBwdata ;
  (* hdlname = "io_sb_decoder io_input_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:677.23-677.39" *)
  wire \io_sb_decoder.io_input_SBwrite ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:681.23-681.45" *)
  wire [31:0] \io_sb_decoder.io_outputs_0_SBaddress ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:686.23-686.43" *)
  wire \io_sb_decoder.io_outputs_0_SBready ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:685.23-685.42" *)
  wire [3:0] \io_sb_decoder.io_outputs_0_SBsize ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:682.23-682.43" *)
  wire \io_sb_decoder.io_outputs_0_SBvalid ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:683.23-683.43" *)
  wire [31:0] \io_sb_decoder.io_outputs_0_SBwdata ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:684.23-684.43" *)
  wire \io_sb_decoder.io_outputs_0_SBwrite ;
  (* hdlname = "io_sb_decoder io_outputs_1_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:688.23-688.45" *)
  wire [31:0] \io_sb_decoder.io_outputs_1_SBaddress ;
  (* hdlname = "io_sb_decoder io_outputs_1_SBrdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:694.23-694.43" *)
  wire [31:0] \io_sb_decoder.io_outputs_1_SBrdata ;
  (* hdlname = "io_sb_decoder io_outputs_1_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:693.23-693.43" *)
  wire \io_sb_decoder.io_outputs_1_SBready ;
  (* hdlname = "io_sb_decoder io_outputs_1_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:692.23-692.42" *)
  wire [3:0] \io_sb_decoder.io_outputs_1_SBsize ;
  (* hdlname = "io_sb_decoder io_outputs_1_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:689.23-689.43" *)
  wire \io_sb_decoder.io_outputs_1_SBvalid ;
  (* hdlname = "io_sb_decoder io_outputs_1_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:690.23-690.43" *)
  wire [31:0] \io_sb_decoder.io_outputs_1_SBwdata ;
  (* hdlname = "io_sb_decoder io_outputs_1_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:691.23-691.43" *)
  wire \io_sb_decoder.io_outputs_1_SBwrite ;
  (* hdlname = "io_sb_decoder io_outputs_2_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:695.23-695.45" *)
  wire [31:0] \io_sb_decoder.io_outputs_2_SBaddress ;
  (* hdlname = "io_sb_decoder io_outputs_2_SBrdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:701.23-701.43" *)
  wire [31:0] \io_sb_decoder.io_outputs_2_SBrdata ;
  (* hdlname = "io_sb_decoder io_outputs_2_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:700.23-700.43" *)
  wire \io_sb_decoder.io_outputs_2_SBready ;
  (* hdlname = "io_sb_decoder io_outputs_2_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:699.23-699.42" *)
  wire [3:0] \io_sb_decoder.io_outputs_2_SBsize ;
  (* hdlname = "io_sb_decoder io_outputs_2_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:696.23-696.43" *)
  wire \io_sb_decoder.io_outputs_2_SBvalid ;
  (* hdlname = "io_sb_decoder io_outputs_2_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:697.23-697.43" *)
  wire [31:0] \io_sb_decoder.io_outputs_2_SBwdata ;
  (* hdlname = "io_sb_decoder io_outputs_2_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:698.23-698.43" *)
  wire \io_sb_decoder.io_outputs_2_SBwrite ;
  (* hdlname = "io_sb_decoder io_outputs_3_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:702.23-702.45" *)
  wire [31:0] \io_sb_decoder.io_outputs_3_SBaddress ;
  (* hdlname = "io_sb_decoder io_outputs_3_SBrdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:708.23-708.43" *)
  wire [31:0] \io_sb_decoder.io_outputs_3_SBrdata ;
  (* hdlname = "io_sb_decoder io_outputs_3_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:707.23-707.43" *)
  wire \io_sb_decoder.io_outputs_3_SBready ;
  (* hdlname = "io_sb_decoder io_outputs_3_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:706.23-706.42" *)
  wire [3:0] \io_sb_decoder.io_outputs_3_SBsize ;
  (* hdlname = "io_sb_decoder io_outputs_3_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:703.23-703.43" *)
  wire \io_sb_decoder.io_outputs_3_SBvalid ;
  (* hdlname = "io_sb_decoder io_outputs_3_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:704.23-704.43" *)
  wire [31:0] \io_sb_decoder.io_outputs_3_SBwdata ;
  (* hdlname = "io_sb_decoder io_outputs_3_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:705.23-705.43" *)
  wire \io_sb_decoder.io_outputs_3_SBwrite ;
  (* hdlname = "io_sb_decoder io_outputs_4_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:709.23-709.45" *)
  wire [31:0] \io_sb_decoder.io_outputs_4_SBaddress ;
  (* hdlname = "io_sb_decoder io_outputs_4_SBrdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:715.23-715.43" *)
  wire [31:0] \io_sb_decoder.io_outputs_4_SBrdata ;
  (* hdlname = "io_sb_decoder io_outputs_4_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:714.23-714.43" *)
  wire \io_sb_decoder.io_outputs_4_SBready ;
  (* hdlname = "io_sb_decoder io_outputs_4_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:713.23-713.42" *)
  wire [3:0] \io_sb_decoder.io_outputs_4_SBsize ;
  (* hdlname = "io_sb_decoder io_outputs_4_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:710.23-710.43" *)
  wire \io_sb_decoder.io_outputs_4_SBvalid ;
  (* hdlname = "io_sb_decoder io_outputs_4_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:711.23-711.43" *)
  wire [31:0] \io_sb_decoder.io_outputs_4_SBwdata ;
  (* hdlname = "io_sb_decoder io_outputs_4_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:712.23-712.43" *)
  wire \io_sb_decoder.io_outputs_4_SBwrite ;
  (* hdlname = "io_sb_decoder io_unmapped_fired" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:721.23-721.40" *)
  wire \io_sb_decoder.io_unmapped_fired ;
  (* hdlname = "io_sb_decoder resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:724.23-724.29" *)
  wire \io_sb_decoder.resetn ;
  (* hdlname = "io_sb_decoder when_SimpleBusDecoder_l53" *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:738.23-738.48" *)
  wire \io_sb_decoder.when_SimpleBusDecoder_l53 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.when_SimpleBusDecoder_l53_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:138.23-138.59" *)
  wire [31:0] io_sb_decoder_io_outputs_0_SBaddress;
  (* src = "../hw/gen/HWITLTopLevel.v:141.23-141.56" *)
  wire [3:0] io_sb_decoder_io_outputs_0_SBsize;
  (* src = "../hw/gen/HWITLTopLevel.v:137.23-137.57" *)
  wire io_sb_decoder_io_outputs_0_SBvalid;
  (* src = "../hw/gen/HWITLTopLevel.v:139.23-139.57" *)
  wire [31:0] io_sb_decoder_io_outputs_0_SBwdata;
  (* src = "../hw/gen/HWITLTopLevel.v:140.23-140.57" *)
  wire io_sb_decoder_io_outputs_0_SBwrite;
  (* src = "../hw/gen/HWITLTopLevel.v:143.23-143.59" *)
  wire [31:0] io_sb_decoder_io_outputs_1_SBaddress;
  (* src = "../hw/gen/HWITLTopLevel.v:146.23-146.56" *)
  wire [3:0] io_sb_decoder_io_outputs_1_SBsize;
  (* src = "../hw/gen/HWITLTopLevel.v:142.23-142.57" *)
  wire io_sb_decoder_io_outputs_1_SBvalid;
  (* src = "../hw/gen/HWITLTopLevel.v:144.23-144.57" *)
  wire [31:0] io_sb_decoder_io_outputs_1_SBwdata;
  (* src = "../hw/gen/HWITLTopLevel.v:145.23-145.57" *)
  wire io_sb_decoder_io_outputs_1_SBwrite;
  (* src = "../hw/gen/HWITLTopLevel.v:148.23-148.59" *)
  wire [31:0] io_sb_decoder_io_outputs_2_SBaddress;
  (* src = "../hw/gen/HWITLTopLevel.v:151.23-151.56" *)
  wire [3:0] io_sb_decoder_io_outputs_2_SBsize;
  (* src = "../hw/gen/HWITLTopLevel.v:147.23-147.57" *)
  wire io_sb_decoder_io_outputs_2_SBvalid;
  (* src = "../hw/gen/HWITLTopLevel.v:149.23-149.57" *)
  wire [31:0] io_sb_decoder_io_outputs_2_SBwdata;
  (* src = "../hw/gen/HWITLTopLevel.v:150.23-150.57" *)
  wire io_sb_decoder_io_outputs_2_SBwrite;
  (* src = "../hw/gen/HWITLTopLevel.v:153.23-153.59" *)
  wire [31:0] io_sb_decoder_io_outputs_3_SBaddress;
  (* src = "../hw/gen/HWITLTopLevel.v:156.23-156.56" *)
  wire [3:0] io_sb_decoder_io_outputs_3_SBsize;
  (* src = "../hw/gen/HWITLTopLevel.v:152.23-152.57" *)
  wire io_sb_decoder_io_outputs_3_SBvalid;
  (* src = "../hw/gen/HWITLTopLevel.v:154.23-154.57" *)
  wire [31:0] io_sb_decoder_io_outputs_3_SBwdata;
  (* src = "../hw/gen/HWITLTopLevel.v:155.23-155.57" *)
  wire io_sb_decoder_io_outputs_3_SBwrite;
  (* src = "../hw/gen/HWITLTopLevel.v:158.23-158.59" *)
  wire [31:0] io_sb_decoder_io_outputs_4_SBaddress;
  (* src = "../hw/gen/HWITLTopLevel.v:161.23-161.56" *)
  wire [3:0] io_sb_decoder_io_outputs_4_SBsize;
  (* src = "../hw/gen/HWITLTopLevel.v:157.23-157.57" *)
  wire io_sb_decoder_io_outputs_4_SBvalid;
  (* src = "../hw/gen/HWITLTopLevel.v:159.23-159.57" *)
  wire [31:0] io_sb_decoder_io_outputs_4_SBwdata;
  (* src = "../hw/gen/HWITLTopLevel.v:160.23-160.57" *)
  wire io_sb_decoder_io_outputs_4_SBwrite;
  (* src = "../hw/gen/HWITLTopLevel.v:167.23-167.54" *)
  wire io_sb_decoder_io_unmapped_fired;
  (* src = "../hw/gen/HWITLTopLevel.v:28.23-28.35" *)
  input io_uart0_rxd;
  wire io_uart0_rxd;
  (* src = "../hw/gen/HWITLTopLevel.v:27.23-27.35" *)
  output io_uart0_txd;
  wire io_uart0_txd;
  (* src = "../hw/gen/HWITLTopLevel.v:9.23-9.37" *)
  input io_uartCMD_rxd;
  wire io_uartCMD_rxd;
  (* src = "../hw/gen/HWITLTopLevel.v:8.23-8.37" *)
  output io_uartCMD_txd;
  wire io_uartCMD_txd;
  (* src = "../hw/gen/HWITLTopLevel.v:30.23-30.29" *)
  input resetn;
  wire resetn;
  wire resetn_SB_LUT4_I3_O;
  (* hdlname = "rxFifo _zz_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2776.23-2776.28" *)
  wire \rxFifo._zz_1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \rxFifo._zz_1_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo._zz_1_SB_DFF_D_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo._zz_1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* hdlname = "rxFifo _zz_io_pop_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2774.23-2774.41" *)
  wire \rxFifo._zz_io_pop_payload ;
  (* hdlname = "rxFifo _zz_io_pop_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2795.23-2795.39" *)
  wire \rxFifo._zz_io_pop_valid ;
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6" *)
  wire \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O ;
  wire \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ;
  (* hdlname = "rxFifo _zz_logic_popPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2771.23-2771.49" *)
  wire [3:0] \rxFifo._zz_logic_popPtr_valueNext ;
  (* hdlname = "rxFifo _zz_logic_popPtr_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2772.23-2772.51" *)
  wire \rxFifo._zz_logic_popPtr_valueNext_1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO ;
  (* hdlname = "rxFifo _zz_logic_pushPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2769.23-2769.50" *)
  wire [3:0] \rxFifo._zz_logic_pushPtr_valueNext ;
  (* hdlname = "rxFifo _zz_logic_pushPtr_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2770.23-2770.52" *)
  wire \rxFifo._zz_logic_pushPtr_valueNext_1 ;
  (* hdlname = "rxFifo clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2764.23-2764.26" *)
  wire \rxFifo.clk ;
  (* hdlname = "rxFifo io_flush" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2761.23-2761.31" *)
  wire \rxFifo.io_flush ;
  (* hdlname = "rxFifo io_push_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2757.23-2757.38" *)
  wire [7:0] \rxFifo.io_push_payload ;
  (* hdlname = "rxFifo io_push_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2755.23-2755.36" *)
  wire \rxFifo.io_push_valid ;
  (* hdlname = "rxFifo logic_popPtr_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2786.23-2786.41" *)
  wire [3:0] \rxFifo.logic_popPtr_value ;
  (* hdlname = "rxFifo logic_popPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2785.23-2785.45" *)
  wire [3:0] \rxFifo.logic_popPtr_valueNext ;
  (* hdlname = "rxFifo logic_popPtr_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2784.23-2784.45" *)
  wire \rxFifo.logic_popPtr_willClear ;
  (* hdlname = "rxFifo logic_popPtr_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2783.23-2783.49" *)
  wire \rxFifo.logic_popPtr_willIncrement ;
  (* hdlname = "rxFifo logic_popping" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2792.23-2792.36" *)
  wire \rxFifo.logic_popping ;
  (* hdlname = "rxFifo logic_pushPtr_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2780.23-2780.42" *)
  wire [3:0] \rxFifo.logic_pushPtr_value ;
  (* hdlname = "rxFifo logic_pushPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2779.23-2779.46" *)
  wire [3:0] \rxFifo.logic_pushPtr_valueNext ;
  (* hdlname = "rxFifo logic_pushPtr_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2778.23-2778.46" *)
  wire \rxFifo.logic_pushPtr_willClear ;
  (* hdlname = "rxFifo logic_pushPtr_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2777.23-2777.50" *)
  wire \rxFifo.logic_pushPtr_willIncrement ;
  (* hdlname = "rxFifo logic_pushing" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2791.23-2791.36" *)
  wire \rxFifo.logic_pushing ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_4 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_RDATA_5 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_6 ;
  wire \rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \rxFifo.logic_ram.0.0_RDATA_7 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_8 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_WADDR ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_WADDR_1 ;
  wire [7:0] \rxFifo.logic_ram.0.0_WDATA ;
  (* hdlname = "rxFifo logic_risingOccupancy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2790.23-2790.44" *)
  wire \rxFifo.logic_risingOccupancy ;
  (* hdlname = "rxFifo resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2765.23-2765.29" *)
  wire \rxFifo.resetn ;
  (* hdlname = "rxFifo when_Stream_l1101" *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2796.23-2796.40" *)
  wire \rxFifo.when_Stream_l1101 ;
  (* src = "../hw/gen/HWITLTopLevel.v:177.23-177.38" *)
  wire sB_IO_10_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:63.23-63.39" *)
  wire sB_IO_10_D_OUT_0;
  (* src = "../hw/gen/HWITLTopLevel.v:62.23-62.45" *)
  wire sB_IO_10_OUTPUT_ENABLE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_10_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:178.23-178.38" *)
  wire sB_IO_11_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:65.23-65.39" *)
  wire sB_IO_11_D_OUT_0;
  (* src = "../hw/gen/HWITLTopLevel.v:64.23-64.45" *)
  wire sB_IO_11_OUTPUT_ENABLE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_11_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:179.23-179.38" *)
  wire sB_IO_12_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:67.23-67.39" *)
  wire sB_IO_12_D_OUT_0;
  (* src = "../hw/gen/HWITLTopLevel.v:66.23-66.45" *)
  wire sB_IO_12_OUTPUT_ENABLE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_12_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:180.23-180.38" *)
  wire sB_IO_13_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:69.23-69.39" *)
  wire sB_IO_13_D_OUT_0;
  (* src = "../hw/gen/HWITLTopLevel.v:68.23-68.45" *)
  wire sB_IO_13_OUTPUT_ENABLE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_13_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:181.23-181.38" *)
  wire sB_IO_14_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:71.23-71.39" *)
  wire sB_IO_14_D_OUT_0;
  (* src = "../hw/gen/HWITLTopLevel.v:70.23-70.45" *)
  wire sB_IO_14_OUTPUT_ENABLE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_14_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:182.23-182.38" *)
  wire sB_IO_15_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:73.23-73.39" *)
  wire sB_IO_15_D_OUT_0;
  (* src = "../hw/gen/HWITLTopLevel.v:72.23-72.45" *)
  wire sB_IO_15_OUTPUT_ENABLE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_15_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:183.23-183.38" *)
  wire sB_IO_16_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:75.23-75.39" *)
  wire sB_IO_16_D_OUT_0;
  (* src = "../hw/gen/HWITLTopLevel.v:74.23-74.45" *)
  wire sB_IO_16_OUTPUT_ENABLE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_16_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:168.23-168.37" *)
  wire sB_IO_1_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:45.23-45.38" *)
  wire sB_IO_1_D_OUT_0;
  wire sB_IO_1_D_OUT_0_SB_DFFER_Q_E;
  (* src = "../hw/gen/HWITLTopLevel.v:44.23-44.44" *)
  wire sB_IO_1_OUTPUT_ENABLE;
  wire sB_IO_1_OUTPUT_ENABLE_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_1_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:169.23-169.37" *)
  wire sB_IO_2_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:47.23-47.38" *)
  wire sB_IO_2_D_OUT_0;
  (* src = "../hw/gen/HWITLTopLevel.v:46.23-46.44" *)
  wire sB_IO_2_OUTPUT_ENABLE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_2_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:170.23-170.37" *)
  wire sB_IO_3_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:49.23-49.38" *)
  wire sB_IO_3_D_OUT_0;
  (* src = "../hw/gen/HWITLTopLevel.v:48.23-48.44" *)
  wire sB_IO_3_OUTPUT_ENABLE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_3_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:171.23-171.37" *)
  wire sB_IO_4_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:51.23-51.38" *)
  wire sB_IO_4_D_OUT_0;
  (* src = "../hw/gen/HWITLTopLevel.v:50.23-50.44" *)
  wire sB_IO_4_OUTPUT_ENABLE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:172.23-172.37" *)
  wire sB_IO_5_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:53.23-53.38" *)
  wire sB_IO_5_D_OUT_0;
  (* src = "../hw/gen/HWITLTopLevel.v:52.23-52.44" *)
  wire sB_IO_5_OUTPUT_ENABLE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_5_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:173.23-173.37" *)
  wire sB_IO_6_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:55.23-55.38" *)
  wire sB_IO_6_D_OUT_0;
  (* src = "../hw/gen/HWITLTopLevel.v:54.23-54.44" *)
  wire sB_IO_6_OUTPUT_ENABLE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_6_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:174.23-174.37" *)
  wire sB_IO_7_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:57.23-57.38" *)
  wire sB_IO_7_D_OUT_0;
  (* src = "../hw/gen/HWITLTopLevel.v:56.23-56.44" *)
  wire sB_IO_7_OUTPUT_ENABLE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_7_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:175.23-175.37" *)
  wire sB_IO_8_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:59.23-59.38" *)
  wire sB_IO_8_D_OUT_0;
  (* src = "../hw/gen/HWITLTopLevel.v:58.23-58.44" *)
  wire sB_IO_8_OUTPUT_ENABLE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_8_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* src = "../hw/gen/HWITLTopLevel.v:176.23-176.37" *)
  wire sB_IO_9_D_IN_0;
  (* src = "../hw/gen/HWITLTopLevel.v:61.23-61.38" *)
  wire sB_IO_9_D_OUT_0;
  wire sB_IO_9_D_OUT_0_SB_DFFER_Q_E;
  (* src = "../hw/gen/HWITLTopLevel.v:60.23-60.44" *)
  wire sB_IO_9_OUTPUT_ENABLE;
  wire sB_IO_9_OUTPUT_ENABLE_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O;
  (* hdlname = "serParConv clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2550.23-2550.26" *)
  wire \serParConv.clk ;
  (* hdlname = "serParConv io_outData" *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2549.23-2549.33" *)
  wire [31:0] \serParConv.io_outData ;
  (* hdlname = "serParConv io_outputEnable" *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2547.23-2547.38" *)
  wire \serParConv.io_outputEnable ;
  (* hdlname = "serParConv resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2551.23-2551.29" *)
  wire \serParConv.resetn ;
  (* hdlname = "serParConv shiftReg_0" *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2554.23-2554.33" *)
  wire [7:0] \serParConv.shiftReg_0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_D ;
  (* hdlname = "serParConv shiftReg_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2555.23-2555.33" *)
  wire [7:0] \serParConv.shiftReg_1 ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_D ;
  (* hdlname = "serParConv shiftReg_2" *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2556.23-2556.33" *)
  wire [7:0] \serParConv.shiftReg_2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_D ;
  (* hdlname = "serParConv shiftReg_3" *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2557.23-2557.33" *)
  wire [7:0] \serParConv.shiftReg_3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:92.23-92.44" *)
  wire [31:0] serParConv_io_outData;
  (* hdlname = "tic _zz_io_resp_respType" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1512.23-1512.43" *)
  wire \tic._zz_io_resp_respType ;
  (* hdlname = "tic _zz_tic_wordCounter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1500.23-1500.52" *)
  wire [2:0] \tic._zz_tic_wordCounter_valueNext ;
  (* hdlname = "tic _zz_tic_wordCounter_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1501.23-1501.54" *)
  wire \tic._zz_tic_wordCounter_valueNext_1 ;
  (* hdlname = "tic clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1477.23-1477.26" *)
  wire \tic.clk ;
  (* hdlname = "tic io_bus_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1468.23-1468.34" *)
  wire \tic.io_bus_busy ;
  (* hdlname = "tic io_bus_unmapped" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1469.23-1469.38" *)
  wire \tic.io_bus_unmapped ;
  (* hdlname = "tic io_bus_write" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1466.23-1466.35" *)
  wire \tic.io_bus_write ;
  (* hdlname = "tic io_resp_busy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1462.23-1462.35" *)
  wire \tic.io_resp_busy ;
  (* hdlname = "tic io_resp_respType" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1460.23-1460.39" *)
  wire \tic.io_resp_respType ;
  (* hdlname = "tic io_timeout_pending" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1464.23-1464.41" *)
  wire \tic.io_timeout_pending ;
  (* hdlname = "tic resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1478.23-1478.29" *)
  wire \tic.resetn ;
  (* onehot = 32'd1 *)
  wire [4:0] \tic.tic_commandFlag ;
  (* hdlname = "tic tic_stateNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1514.23-1514.36" *)
  wire [3:0] \tic.tic_stateNext ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_stateNext_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_stateNext_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_stateNext_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2 ;
  (* hdlname = "tic tic_stateReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1513.23-1513.35" *)
  wire [3:0] \tic.tic_stateReg ;
  (* hdlname = "tic tic_wantExit" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1502.23-1502.35" *)
  wire \tic.tic_wantExit ;
  (* hdlname = "tic tic_wantKill" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1504.23-1504.35" *)
  wire \tic.tic_wantKill ;
  (* hdlname = "tic tic_wordCounter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1508.23-1508.44" *)
  wire [2:0] \tic.tic_wordCounter_value ;
  (* hdlname = "tic tic_wordCounter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1507.23-1507.48" *)
  wire [2:0] \tic.tic_wordCounter_valueNext ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1700.36-1700.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "2" *)
  wire [2:0] \tic.tic_wordCounter_valueNext_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O ;
  (* hdlname = "tic tic_wordCounter_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1505.23-1505.52" *)
  wire \tic.tic_wordCounter_willIncrement ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1700.36-1700.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO ;
  wire \tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:101.23-101.39" *)
  wire tic_io_bus_write;
  (* src = "../hw/gen/HWITLTopLevel.v:97.23-97.43" *)
  wire tic_io_resp_respType;
  (* src = "../hw/gen/HWITLTopLevel.v:191.23-191.44" *)
  wire [14:0] timeout_counter_value;
  (* src = "../hw/gen/HWITLTopLevel.v:190.23-190.48" *)
  wire [14:0] timeout_counter_valueNext;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [14:0] timeout_counter_valueNext_SB_LUT4_O_I3;
  (* src = "../hw/gen/HWITLTopLevel.v:188.23-188.52" *)
  wire timeout_counter_willIncrement;
  (* src = "../hw/gen/HWITLTopLevel.v:186.23-186.36" *)
  wire timeout_state;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] timeout_state_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O;
  wire timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O;
  wire timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O;
  wire timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] timeout_state_SB_DFFER_Q_E;
  (* hdlname = "txFifo _zz_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2776.23-2776.28" *)
  wire \txFifo._zz_1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \txFifo._zz_1_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo._zz_1_SB_DFF_D_Q ;
  wire \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q ;
  (* hdlname = "txFifo _zz_io_pop_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2774.23-2774.41" *)
  wire \txFifo._zz_io_pop_payload ;
  (* hdlname = "txFifo _zz_io_pop_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2795.23-2795.39" *)
  wire \txFifo._zz_io_pop_valid ;
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6" *)
  wire \txFifo._zz_io_pop_valid_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  (* hdlname = "txFifo _zz_logic_popPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2771.23-2771.49" *)
  wire [3:0] \txFifo._zz_logic_popPtr_valueNext ;
  (* hdlname = "txFifo _zz_logic_popPtr_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2772.23-2772.51" *)
  wire \txFifo._zz_logic_popPtr_valueNext_1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* hdlname = "txFifo _zz_logic_pushPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2769.23-2769.50" *)
  wire [3:0] \txFifo._zz_logic_pushPtr_valueNext ;
  (* hdlname = "txFifo _zz_logic_pushPtr_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2770.23-2770.52" *)
  wire \txFifo._zz_logic_pushPtr_valueNext_1 ;
  (* hdlname = "txFifo clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2764.23-2764.26" *)
  wire \txFifo.clk ;
  (* hdlname = "txFifo io_flush" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2761.23-2761.31" *)
  wire \txFifo.io_flush ;
  (* hdlname = "txFifo io_occupancy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2762.23-2762.35" *)
  (* unused_bits = "4" *)
  wire [4:0] \txFifo.io_occupancy ;
  (* hdlname = "txFifo logic_full" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2794.23-2794.33" *)
  (* unused_bits = "0" *)
  wire \txFifo.logic_full ;
  (* hdlname = "txFifo logic_popPtr_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2786.23-2786.41" *)
  wire [3:0] \txFifo.logic_popPtr_value ;
  (* hdlname = "txFifo logic_popPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2785.23-2785.45" *)
  wire [3:0] \txFifo.logic_popPtr_valueNext ;
  (* hdlname = "txFifo logic_popPtr_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2784.23-2784.45" *)
  wire \txFifo.logic_popPtr_willClear ;
  (* hdlname = "txFifo logic_popPtr_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2783.23-2783.49" *)
  wire \txFifo.logic_popPtr_willIncrement ;
  (* hdlname = "txFifo logic_popping" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2792.23-2792.36" *)
  wire \txFifo.logic_popping ;
  (* hdlname = "txFifo logic_ptrDif" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2797.23-2797.35" *)
  wire [3:0] \txFifo.logic_ptrDif ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  (* unused_bits = "3" *)
  wire [3:0] \txFifo.logic_ptrDif_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \txFifo.logic_ptrDif_SB_LUT4_O_I3 ;
  (* hdlname = "txFifo logic_pushPtr_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2780.23-2780.42" *)
  wire [3:0] \txFifo.logic_pushPtr_value ;
  (* hdlname = "txFifo logic_pushPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2779.23-2779.46" *)
  wire [3:0] \txFifo.logic_pushPtr_valueNext ;
  (* hdlname = "txFifo logic_pushPtr_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2778.23-2778.46" *)
  wire \txFifo.logic_pushPtr_willClear ;
  (* hdlname = "txFifo logic_pushPtr_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2777.23-2777.50" *)
  wire \txFifo.logic_pushPtr_willIncrement ;
  (* hdlname = "txFifo logic_pushing" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2791.23-2791.36" *)
  wire \txFifo.logic_pushing ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo.logic_ram.0.0_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_2_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo.logic_ram.0.0_RDATA_3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_4 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \txFifo.logic_ram.0.0_RDATA_5 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_6 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_WADDR ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_WADDR_1 ;
  (* hdlname = "txFifo logic_risingOccupancy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2790.23-2790.44" *)
  wire \txFifo.logic_risingOccupancy ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo.logic_risingOccupancy_SB_LUT4_I3_O ;
  (* hdlname = "txFifo resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2765.23-2765.29" *)
  wire \txFifo.resetn ;
  (* hdlname = "txFifo when_Stream_l1101" *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2796.23-2796.40" *)
  wire \txFifo.when_Stream_l1101 ;
  (* src = "../hw/gen/HWITLTopLevel.v:90.23-90.42" *)
  (* unused_bits = "4" *)
  wire [4:0] txFifo_io_occupancy;
  (* hdlname = "uartCtrl_2 clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2921.23-2921.26" *)
  wire \uartCtrl_2.clk ;
  (* hdlname = "uartCtrl_2 clockDivider_counter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2937.23-2937.43" *)
  wire [19:0] \uartCtrl_2.clockDivider_counter ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6" *)
  wire \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [19:0] \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_2 clockDivider_tick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2938.23-2938.40" *)
  wire \uartCtrl_2.clockDivider_tick ;
  (* hdlname = "uartCtrl_2 clockDivider_tickReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2939.23-2939.43" *)
  wire \uartCtrl_2.clockDivider_tickReg ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 ;
  (* hdlname = "uartCtrl_2 io_config_clockDivider" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2909.23-2909.45" *)
  wire [19:0] \uartCtrl_2.io_config_clockDivider ;
  (* hdlname = "uartCtrl_2 io_config_frame_dataLength" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2906.23-2906.49" *)
  wire [2:0] \uartCtrl_2.io_config_frame_dataLength ;
  (* hdlname = "uartCtrl_2 io_config_frame_parity" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2908.23-2908.45" *)
  wire [1:0] \uartCtrl_2.io_config_frame_parity ;
  (* hdlname = "uartCtrl_2 io_config_frame_stop" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2907.23-2907.43" *)
  wire \uartCtrl_2.io_config_frame_stop ;
  (* hdlname = "uartCtrl_2 io_read_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2915.23-2915.38" *)
  wire [7:0] \uartCtrl_2.io_read_payload ;
  (* hdlname = "uartCtrl_2 io_read_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2913.23-2913.36" *)
  wire \uartCtrl_2.io_read_valid ;
  (* hdlname = "uartCtrl_2 io_uart_rxd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2917.23-2917.34" *)
  wire \uartCtrl_2.io_uart_rxd ;
  (* hdlname = "uartCtrl_2 io_uart_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2916.23-2916.34" *)
  wire \uartCtrl_2.io_uart_txd ;
  (* hdlname = "uartCtrl_2 io_writeBreak" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2919.23-2919.36" *)
  wire \uartCtrl_2.io_writeBreak ;
  (* hdlname = "uartCtrl_2 resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2922.23-2922.29" *)
  wire \uartCtrl_2.resetn ;
  (* hdlname = "uartCtrl_2 rx _zz_sampler_value_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3514.23-3514.42|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx._zz_sampler_value_1 ;
  (* hdlname = "uartCtrl_2 rx _zz_sampler_value_2" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3515.23-3515.42|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx._zz_sampler_value_2 ;
  (* hdlname = "uartCtrl_2 rx _zz_sampler_value_5" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3518.23-3518.42|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx._zz_sampler_value_5 ;
  (* hdlname = "uartCtrl_2 rx _zz_sampler_value_6" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3519.23-3519.42|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx._zz_sampler_value_6 ;
  (* hdlname = "uartCtrl_2 rx _zz_when_UartCtrlRx_l139" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3520.23-3520.47|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire [2:0] \uartCtrl_2.rx._zz_when_UartCtrlRx_l139 ;
  (* hdlname = "uartCtrl_2 rx _zz_when_UartCtrlRx_l139_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3521.23-3521.49|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx._zz_when_UartCtrlRx_l139_1 ;
  (* hdlname = "uartCtrl_2 rx bitCounter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3534.23-3534.39|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire [2:0] \uartCtrl_2.rx.bitCounter_value ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:3747.5-3774.12|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [2:0] \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3742.28-3742.53|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "2" *)
  wire [2:0] \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3742.28-3742.53|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3742.28-3742.53|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_2 rx bitTimer_counter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3531.23-3531.39|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire [2:0] \uartCtrl_2.rx.bitTimer_counter ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3739.28-3739.53|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 2" *)
  wire [2:0] \uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3739.28-3739.53|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_2 rx break_counter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3535.23-3535.36|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire [6:0] \uartCtrl_2.rx.break_counter ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.break_counter_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.break_counter_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.break_counter_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.break_counter_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.break_counter_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.break_counter_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.break_counter_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [6:0] \uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 ;
  wire \uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ;
  (* hdlname = "uartCtrl_2 rx clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3498.23-3498.26|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.clk ;
  (* hdlname = "uartCtrl_2 rx io_configFrame_dataLength" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3487.23-3487.48|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire [2:0] \uartCtrl_2.rx.io_configFrame_dataLength ;
  (* hdlname = "uartCtrl_2 rx io_configFrame_parity" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3489.23-3489.44|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire [1:0] \uartCtrl_2.rx.io_configFrame_parity ;
  (* hdlname = "uartCtrl_2 rx io_configFrame_stop" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3488.23-3488.42|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.io_configFrame_stop ;
  (* hdlname = "uartCtrl_2 rx io_read_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3493.23-3493.38|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire [7:0] \uartCtrl_2.rx.io_read_payload ;
  (* hdlname = "uartCtrl_2 rx io_read_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3491.23-3491.36|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.io_read_valid ;
  (* hdlname = "uartCtrl_2 rx io_rxd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3494.23-3494.29|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.io_rxd ;
  (* async_reg = "true" *)
  (* hdlname = "uartCtrl_2 rx io_rxd_buffercc buffers_0" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:4029.48-4029.57|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.io_rxd_buffercc.buffers_0 ;
  (* async_reg = "true" *)
  (* hdlname = "uartCtrl_2 rx io_rxd_buffercc buffers_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:4030.48-4030.57|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ;
  (* hdlname = "uartCtrl_2 rx io_rxd_buffercc clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:4025.23-4025.26|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.io_rxd_buffercc.clk ;
  (* hdlname = "uartCtrl_2 rx io_rxd_buffercc io_dataIn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:4023.23-4023.32|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.io_rxd_buffercc.io_dataIn ;
  (* hdlname = "uartCtrl_2 rx io_rxd_buffercc io_dataOut" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:4024.23-4024.33|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.io_rxd_buffercc.io_dataOut ;
  (* hdlname = "uartCtrl_2 rx io_rxd_buffercc resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:4026.23-4026.29|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.io_rxd_buffercc.resetn ;
  (* hdlname = "uartCtrl_2 rx io_rxd_buffercc_io_dataOut" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3512.23-3512.49|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.io_rxd_buffercc_io_dataOut ;
  (* hdlname = "uartCtrl_2 rx io_samplingTick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3490.23-3490.38|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.io_samplingTick ;
  (* hdlname = "uartCtrl_2 rx resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3499.23-3499.29|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.resetn ;
  (* hdlname = "uartCtrl_2 rx sampler_samples_0" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3524.23-3524.40|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.sampler_samples_0 ;
  (* hdlname = "uartCtrl_2 rx sampler_samples_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3525.23-3525.40|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.sampler_samples_1 ;
  (* hdlname = "uartCtrl_2 rx sampler_samples_2" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3526.23-3526.40|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.sampler_samples_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_2.rx.sampler_samples_2_SB_LUT4_I0_O ;
  (* hdlname = "uartCtrl_2 rx sampler_samples_3" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3527.23-3527.40|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.sampler_samples_3 ;
  (* hdlname = "uartCtrl_2 rx sampler_samples_4" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3528.23-3528.40|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.sampler_samples_4 ;
  (* hdlname = "uartCtrl_2 rx sampler_synchroniser" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3523.23-3523.43|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.sampler_synchroniser ;
  (* hdlname = "uartCtrl_2 rx sampler_tick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3530.23-3530.35|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.sampler_tick ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O ;
  (* hdlname = "uartCtrl_2 rx sampler_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3529.23-3529.36|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.sampler_value ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.sampler_value_SB_DFFS_Q_D ;
  (* hdlname = "uartCtrl_2 rx stateMachine_shifter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3540.23-3540.43|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire [7:0] \uartCtrl_2.rx.stateMachine_shifter ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3742.28-3742.53|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.23-33.24" *)
  wire [2:0] \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E ;
  (* onehot = 32'd1 *)
  wire [3:0] \uartCtrl_2.rx.stateMachine_state ;
  wire \uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 ;
  wire \uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_2_D ;
  wire \uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_D ;
  wire \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* hdlname = "uartCtrl_2 rx stateMachine_validReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3541.23-3541.44|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.stateMachine_validReg ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_2.rx.stateMachine_validReg_SB_DFFR_Q_D ;
  (* hdlname = "uartCtrl_2 rx when_UartCtrlRx_l103" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3543.23-3543.43|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.when_UartCtrlRx_l103 ;
  (* hdlname = "uartCtrl_2 rx when_UartCtrlRx_l113" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3545.23-3545.43|../hw/gen/HWITLTopLevel.v:2963.16-2977.4" *)
  wire \uartCtrl_2.rx.when_UartCtrlRx_l113 ;
  (* hdlname = "uartCtrl_2 rx_io_read_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2933.23-2933.41" *)
  wire [7:0] \uartCtrl_2.rx_io_read_payload ;
  (* hdlname = "uartCtrl_2 rx_io_read_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2932.23-2932.39" *)
  wire \uartCtrl_2.rx_io_read_valid ;
  (* hdlname = "uartCtrl_2 tx _zz_clockDivider_counter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3805.23-3805.57|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire [2:0] \uartCtrl_2.tx._zz_clockDivider_counter_valueNext ;
  (* hdlname = "uartCtrl_2 tx _zz_clockDivider_counter_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3806.23-3806.59|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire \uartCtrl_2.tx._zz_clockDivider_counter_valueNext_1 ;
  (* hdlname = "uartCtrl_2 tx _zz_io_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3824.23-3824.33|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire \uartCtrl_2.tx._zz_io_txd ;
  (* hdlname = "uartCtrl_2 tx _zz_when_UartCtrlTx_l93" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3807.23-3807.46|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire [2:0] \uartCtrl_2.tx._zz_when_UartCtrlTx_l93 ;
  (* hdlname = "uartCtrl_2 tx _zz_when_UartCtrlTx_l93_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3808.23-3808.48|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire \uartCtrl_2.tx._zz_when_UartCtrlTx_l93_1 ;
  (* hdlname = "uartCtrl_2 tx clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3791.23-3791.26|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire \uartCtrl_2.tx.clk ;
  (* hdlname = "uartCtrl_2 tx clockDivider_counter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3812.23-3812.49|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire [2:0] \uartCtrl_2.tx.clockDivider_counter_value ;
  (* hdlname = "uartCtrl_2 tx clockDivider_counter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3811.23-3811.53|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire [2:0] \uartCtrl_2.tx.clockDivider_counter_valueNext ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3886.39-3886.102|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_2 tx clockDivider_counter_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3810.23-3810.53|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire \uartCtrl_2.tx.clockDivider_counter_willClear ;
  (* hdlname = "uartCtrl_2 tx clockDivider_counter_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3809.23-3809.57|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire \uartCtrl_2.tx.clockDivider_counter_willIncrement ;
  (* hdlname = "uartCtrl_2 tx io_break" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3790.23-3790.31|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire \uartCtrl_2.tx.io_break ;
  (* hdlname = "uartCtrl_2 tx io_configFrame_dataLength" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3781.23-3781.48|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire [2:0] \uartCtrl_2.tx.io_configFrame_dataLength ;
  (* hdlname = "uartCtrl_2 tx io_configFrame_parity" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3783.23-3783.44|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire [1:0] \uartCtrl_2.tx.io_configFrame_parity ;
  (* hdlname = "uartCtrl_2 tx io_configFrame_stop" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3782.23-3782.42|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire \uartCtrl_2.tx.io_configFrame_stop ;
  (* hdlname = "uartCtrl_2 tx io_cts" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3788.23-3788.29|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire \uartCtrl_2.tx.io_cts ;
  (* hdlname = "uartCtrl_2 tx io_samplingTick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3784.23-3784.38|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire \uartCtrl_2.tx.io_samplingTick ;
  (* hdlname = "uartCtrl_2 tx io_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3789.23-3789.29|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire \uartCtrl_2.tx.io_txd ;
  (* hdlname = "uartCtrl_2 tx resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3792.23-3792.29|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire \uartCtrl_2.tx.resetn ;
  (* onehot = 32'd1 *)
  wire [3:0] \uartCtrl_2.tx.stateMachine_state ;
  wire \uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_1_D ;
  wire \uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 ;
  wire \uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D ;
  wire \uartCtrl_2.tx.stateMachine_state_SB_DFFS_Q_D ;
  (* hdlname = "uartCtrl_2 tx stateMachine_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3818.23-3818.39|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire \uartCtrl_2.tx.stateMachine_txd ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1_I0 ;
  (* hdlname = "uartCtrl_2 tx tickCounter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3815.23-3815.40|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire [2:0] \uartCtrl_2.tx.tickCounter_value ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:3991.5-4014.12|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [2:0] \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3986.29-3986.55|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 2" *)
  wire [2:0] \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3986.29-3986.55|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3986.29-3986.55|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_2 tx when_UartCtrlTx_l76" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3821.23-3821.42|../hw/gen/HWITLTopLevel.v:2949.16-2962.4" *)
  wire \uartCtrl_2.tx.when_UartCtrlTx_l76 ;
  (* hdlname = "uartCtrl_2 tx_io_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:2931.23-2931.32" *)
  wire \uartCtrl_2.tx_io_txd ;
  (* src = "../hw/gen/HWITLTopLevel.v:78.23-78.49" *)
  wire [7:0] uartCtrl_2_io_read_payload;
  (* src = "../hw/gen/HWITLTopLevel.v:77.23-77.47" *)
  wire uartCtrl_2_io_read_valid;
  (* src = "../hw/gen/HWITLTopLevel.v:79.23-79.45" *)
  wire uartCtrl_2_io_uart_txd;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo _zz_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2776.23-2776.28|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo._zz_1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_DFF_D_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_LUT4_O_I2 ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo _zz_io_pop_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2774.23-2774.41|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_payload ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo _zz_io_pop_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2795.23-2795.39|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo _zz_logic_popPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2771.23-2771.49|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo _zz_logic_popPtr_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2772.23-2772.51|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo _zz_logic_pushPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2769.23-2769.50|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo._zz_logic_pushPtr_valueNext ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo _zz_logic_pushPtr_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2770.23-2770.52|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo._zz_logic_pushPtr_valueNext_1 ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2764.23-2764.26|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo.clk ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo io_flush" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2761.23-2761.31|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo.io_flush ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo io_occupancy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2762.23-2762.35|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  (* unused_bits = "4" *)
  wire [4:0] \uart_peripheral.SBUartLogic_rxFifo.io_occupancy ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo io_push_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2757.23-2757.38|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire [7:0] \uart_peripheral.SBUartLogic_rxFifo.io_push_payload ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo io_push_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2755.23-2755.36|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo.io_push_valid ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo logic_full" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2794.23-2794.33|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  (* unused_bits = "0" *)
  wire \uart_peripheral.SBUartLogic_rxFifo.logic_full ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo logic_popPtr_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2786.23-2786.41|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo logic_popPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2785.23-2785.45|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo logic_popPtr_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2784.23-2784.45|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_willClear ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo logic_popPtr_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2783.23-2783.49|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_willIncrement ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo logic_popping" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2792.23-2792.36|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo.logic_popping ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo logic_ptrDif" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2797.23-2797.35|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  (* unused_bits = "3" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_I3 ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo logic_pushPtr_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2780.23-2780.42|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo logic_pushPtr_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2779.23-2779.46|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_valueNext ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo logic_pushPtr_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2778.23-2778.46|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_willClear ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo logic_pushPtr_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2777.23-2777.50|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_willIncrement ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo logic_pushing" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2791.23-2791.36|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo.logic_pushing ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_4 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 ;
  wire \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q_1_D ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_8 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR_1 ;
  wire [7:0] \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo logic_risingOccupancy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2790.23-2790.44|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo.logic_risingOccupancy ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2765.23-2765.29|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo.resetn ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo when_Stream_l1101" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2796.23-2796.40|../hw/gen/HWITLTopLevel.v:1055.16-1067.4" *)
  wire \uart_peripheral.SBUartLogic_rxFifo.when_Stream_l1101 ;
  (* hdlname = "uart_peripheral SBUartLogic_rxFifo_io_occupancy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:991.23-991.54" *)
  (* unused_bits = "4" *)
  wire [4:0] \uart_peripheral.SBUartLogic_rxFifo_io_occupancy ;
  (* hdlname = "uart_peripheral SBUartLogic_rxReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1007.23-1007.40" *)
  wire [7:0] \uart_peripheral.SBUartLogic_rxReg ;
  (* hdlname = "uart_peripheral SBUartLogic_sbDataOutputReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1008.23-1008.50" *)
  wire [31:0] \uart_peripheral.SBUartLogic_sbDataOutputReg ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6" *)
  wire \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6" *)
  wire \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6" *)
  wire \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_3_D_SB_LUT4_O_I3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6" *)
  wire \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6" *)
  wire \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6" *)
  wire \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6" *)
  wire \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I1 ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6" *)
  wire \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_D ;
  (* hdlname = "uart_peripheral SBUartLogic_txStream_m2sPipe_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1018.23-1018.59" *)
  wire [7:0] \uart_peripheral.SBUartLogic_txStream_m2sPipe_payload ;
  (* hdlname = "uart_peripheral SBUartLogic_txStream_m2sPipe_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1016.23-1016.57" *)
  wire \uart_peripheral.SBUartLogic_txStream_m2sPipe_valid ;
  (* hdlname = "uart_peripheral SBUartLogic_txStream_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1003.23-1003.51" *)
  wire [7:0] \uart_peripheral.SBUartLogic_txStream_payload ;
  (* hdlname = "uart_peripheral SBUartLogic_txStream_rData" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1020.23-1020.49" *)
  wire [7:0] \uart_peripheral.SBUartLogic_txStream_rData ;
  (* hdlname = "uart_peripheral SBUartLogic_txStream_rValid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1019.23-1019.50" *)
  wire \uart_peripheral.SBUartLogic_txStream_rValid ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_O ;
  (* hdlname = "uart_peripheral SBUartLogic_txStream_ready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1002.23-1002.49" *)
  wire \uart_peripheral.SBUartLogic_txStream_ready ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I2 ;
  (* hdlname = "uart_peripheral SBUartLogic_txStream_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1001.23-1001.49" *)
  wire \uart_peripheral.SBUartLogic_txStream_valid ;
  (* hdlname = "uart_peripheral SBUartLogic_uartTxPayload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1005.23-1005.48" *)
  wire [7:0] \uart_peripheral.SBUartLogic_uartTxPayload ;
  wire \uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_E ;
  (* hdlname = "uart_peripheral SBUartLogic_uartTxReady" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1006.23-1006.46" *)
  wire \uart_peripheral.SBUartLogic_uartTxReady ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_peripheral.SBUartLogic_uartTxReady_SB_LUT4_I3_O ;
  (* hdlname = "uart_peripheral SBUartLogic_uartTxValid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1004.23-1004.46" *)
  wire \uart_peripheral.SBUartLogic_uartTxValid ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6" *)
  wire \uart_peripheral.SBUartLogic_uartTxValid_SB_DFFR_Q_D ;
  (* hdlname = "uart_peripheral _zz_SBUartLogic_sbDataOutputReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:993.23-993.54" *)
  wire \uart_peripheral._zz_SBUartLogic_sbDataOutputReg ;
  (* hdlname = "uart_peripheral _zz_SBUartLogic_sbDataOutputReg_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:994.23-994.56" *)
  (* unused_bits = "4" *)
  wire [4:0] \uart_peripheral._zz_SBUartLogic_sbDataOutputReg_1 ;
  (* hdlname = "uart_peripheral clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:973.23-973.26" *)
  wire \uart_peripheral.clk ;
  (* hdlname = "uart_peripheral intAddr" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:998.23-998.30" *)
  wire [7:0] \uart_peripheral.intAddr ;
  (* hdlname = "uart_peripheral io_sb_SBaddress" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:963.23-963.38" *)
  wire [31:0] \uart_peripheral.io_sb_SBaddress ;
  (* hdlname = "uart_peripheral io_sb_SBrdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:969.23-969.36" *)
  wire [31:0] \uart_peripheral.io_sb_SBrdata ;
  (* hdlname = "uart_peripheral io_sb_SBready" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:968.23-968.36" *)
  wire \uart_peripheral.io_sb_SBready ;
  (* hdlname = "uart_peripheral io_sb_SBsize" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:967.23-967.35" *)
  wire [3:0] \uart_peripheral.io_sb_SBsize ;
  (* hdlname = "uart_peripheral io_sb_SBvalid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:964.23-964.36" *)
  wire \uart_peripheral.io_sb_SBvalid ;
  (* hdlname = "uart_peripheral io_sb_SBwdata" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:965.23-965.36" *)
  wire [31:0] \uart_peripheral.io_sb_SBwdata ;
  (* hdlname = "uart_peripheral io_sb_SBwrite" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:966.23-966.36" *)
  wire \uart_peripheral.io_sb_SBwrite ;
  (* hdlname = "uart_peripheral io_uart_rxd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:971.23-971.34" *)
  wire \uart_peripheral.io_uart_rxd ;
  (* hdlname = "uart_peripheral io_uart_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:970.23-970.34" *)
  wire \uart_peripheral.io_uart_txd ;
  (* hdlname = "uart_peripheral rdy" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:997.23-997.26" *)
  wire \uart_peripheral.rdy ;
  (* hdlname = "uart_peripheral resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:974.23-974.29" *)
  wire \uart_peripheral.resetn ;
  (* hdlname = "uart_peripheral uartCtrl_2 clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2921.23-2921.26|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clk ;
  (* hdlname = "uart_peripheral uartCtrl_2 clockDivider_counter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2937.23-2937.43|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [19:0] \uart_peripheral.uartCtrl_2.clockDivider_counter ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_10_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_11_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_12_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_13_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_14_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_15_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_16_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_17_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_18_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_19_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_7_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_8_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_9_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [19:0] \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uart_peripheral uartCtrl_2 clockDivider_tick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2938.23-2938.40|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_tick ;
  (* hdlname = "uart_peripheral uartCtrl_2 clockDivider_tickReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2939.23-2939.43|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.clockDivider_tickReg ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 ;
  (* hdlname = "uart_peripheral uartCtrl_2 io_config_clockDivider" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2909.23-2909.45|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [19:0] \uart_peripheral.uartCtrl_2.io_config_clockDivider ;
  (* hdlname = "uart_peripheral uartCtrl_2 io_config_frame_dataLength" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2906.23-2906.49|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.io_config_frame_dataLength ;
  (* hdlname = "uart_peripheral uartCtrl_2 io_config_frame_parity" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2908.23-2908.45|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [1:0] \uart_peripheral.uartCtrl_2.io_config_frame_parity ;
  (* hdlname = "uart_peripheral uartCtrl_2 io_config_frame_stop" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2907.23-2907.43|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.io_config_frame_stop ;
  (* hdlname = "uart_peripheral uartCtrl_2 io_read_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2915.23-2915.38|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [7:0] \uart_peripheral.uartCtrl_2.io_read_payload ;
  (* hdlname = "uart_peripheral uartCtrl_2 io_read_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2913.23-2913.36|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.io_read_valid ;
  (* hdlname = "uart_peripheral uartCtrl_2 io_uart_rxd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2917.23-2917.34|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.io_uart_rxd ;
  (* hdlname = "uart_peripheral uartCtrl_2 io_uart_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2916.23-2916.34|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.io_uart_txd ;
  (* hdlname = "uart_peripheral uartCtrl_2 io_writeBreak" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2919.23-2919.36|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.io_writeBreak ;
  (* hdlname = "uart_peripheral uartCtrl_2 io_write_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2912.23-2912.39|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [7:0] \uart_peripheral.uartCtrl_2.io_write_payload ;
  (* hdlname = "uart_peripheral uartCtrl_2 io_write_thrown_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2942.23-2942.46|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [7:0] \uart_peripheral.uartCtrl_2.io_write_thrown_payload ;
  (* hdlname = "uart_peripheral uartCtrl_2 io_write_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2910.23-2910.37|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.io_write_valid ;
  (* hdlname = "uart_peripheral uartCtrl_2 resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2922.23-2922.29|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.resetn ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx _zz_sampler_value_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3514.23-3514.42|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx._zz_sampler_value_1 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx _zz_sampler_value_2" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3515.23-3515.42|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx._zz_sampler_value_2 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx _zz_sampler_value_5" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3518.23-3518.42|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx._zz_sampler_value_5 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx _zz_sampler_value_6" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3519.23-3519.42|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx._zz_sampler_value_6 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx _zz_when_UartCtrlRx_l139" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3520.23-3520.47|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx._zz_when_UartCtrlRx_l139 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx _zz_when_UartCtrlRx_l139_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3521.23-3521.49|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx._zz_when_UartCtrlRx_l139_1 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx bitCounter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3534.23-3534.39|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.bitCounter_value ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3747.5-3774.12|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx bitTimer_counter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3531.23-3531.39|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.bitTimer_counter ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3739.28-3739.53|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 2" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3739.28-3739.53|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx break_counter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3535.23-3535.36|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [6:0] \uart_peripheral.uartCtrl_2.rx.break_counter ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_3_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_5_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_6_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [6:0] \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 ;
  wire \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3498.23-3498.26|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.clk ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx io_configFrame_dataLength" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3487.23-3487.48|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.io_configFrame_dataLength ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx io_configFrame_parity" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3489.23-3489.44|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [1:0] \uart_peripheral.uartCtrl_2.rx.io_configFrame_parity ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx io_configFrame_stop" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3488.23-3488.42|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.io_configFrame_stop ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx io_read_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3493.23-3493.38|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [7:0] \uart_peripheral.uartCtrl_2.rx.io_read_payload ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx io_read_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3491.23-3491.36|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.io_read_valid ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx io_rxd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3494.23-3494.29|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.io_rxd ;
  (* async_reg = "true" *)
  (* hdlname = "uart_peripheral uartCtrl_2 rx io_rxd_buffercc buffers_0" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:4029.48-4029.57|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_0 ;
  (* async_reg = "true" *)
  (* hdlname = "uart_peripheral uartCtrl_2 rx io_rxd_buffercc buffers_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:4030.48-4030.57|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx io_rxd_buffercc clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:4025.23-4025.26|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.clk ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx io_rxd_buffercc io_dataIn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:4023.23-4023.32|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.io_dataIn ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx io_rxd_buffercc io_dataOut" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:4024.23-4024.33|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.io_dataOut ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx io_rxd_buffercc resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:4026.23-4026.29|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.resetn ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx io_rxd_buffercc_io_dataOut" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3512.23-3512.49|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc_io_dataOut ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx io_samplingTick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3490.23-3490.38|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.io_samplingTick ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3499.23-3499.29|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.resetn ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx sampler_samples_0" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3524.23-3524.40|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.sampler_samples_0 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx sampler_samples_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3525.23-3525.40|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.sampler_samples_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.sampler_samples_1_SB_LUT4_I0_O ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx sampler_samples_2" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3526.23-3526.40|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.sampler_samples_2 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx sampler_samples_3" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3527.23-3527.40|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.sampler_samples_3 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx sampler_samples_4" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3528.23-3528.40|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.sampler_samples_4 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx sampler_synchroniser" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3523.23-3523.43|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.sampler_synchroniser ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx sampler_tick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3530.23-3530.35|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.sampler_tick ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx sampler_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3529.23-3529.36|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.sampler_value ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.sampler_value_SB_DFFS_Q_D ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx stateMachine_shifter" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3540.23-3540.43|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [7:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_1_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_2_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_4_D ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 ;
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3742.28-3742.53|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.23-33.24" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E ;
  (* onehot = 32'd1 *)
  wire [3:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_state ;
  wire \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3742.28-3742.53|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3742.28-3742.53|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "2" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3742.28-3742.53|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 ;
  wire \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_2_D ;
  wire \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_D ;
  wire \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx stateMachine_validReg" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3541.23-3541.44|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.stateMachine_validReg ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx when_UartCtrlRx_l103" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3543.23-3543.43|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.when_UartCtrlRx_l103 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx when_UartCtrlRx_l113" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3545.23-3545.43|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx.when_UartCtrlRx_l113 ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx_io_read_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2933.23-2933.41|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [7:0] \uart_peripheral.uartCtrl_2.rx_io_read_payload ;
  (* hdlname = "uart_peripheral uartCtrl_2 rx_io_read_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2932.23-2932.39|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.rx_io_read_valid ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx _zz_clockDivider_counter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3805.23-3805.57|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.tx._zz_clockDivider_counter_valueNext ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx _zz_clockDivider_counter_valueNext_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3806.23-3806.59|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx._zz_clockDivider_counter_valueNext_1 ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx _zz_io_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3824.23-3824.33|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx._zz_io_txd ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx _zz_when_UartCtrlTx_l93" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3807.23-3807.46|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.tx._zz_when_UartCtrlTx_l93 ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx _zz_when_UartCtrlTx_l93_1" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3808.23-3808.48|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx._zz_when_UartCtrlTx_l93_1 ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx clk" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3791.23-3791.26|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx.clk ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx clockDivider_counter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3812.23-3812.49|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx clockDivider_counter_valueNext" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3811.23-3811.53|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3886.39-3886.102|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx clockDivider_counter_willClear" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3810.23-3810.53|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_willClear ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx clockDivider_counter_willIncrement" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3809.23-3809.57|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_willIncrement ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx io_break" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3790.23-3790.31|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx.io_break ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx io_configFrame_dataLength" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3781.23-3781.48|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.tx.io_configFrame_dataLength ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx io_configFrame_parity" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3783.23-3783.44|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [1:0] \uart_peripheral.uartCtrl_2.tx.io_configFrame_parity ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx io_configFrame_stop" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3782.23-3782.42|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx.io_configFrame_stop ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx io_cts" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3788.23-3788.29|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx.io_cts ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx io_samplingTick" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3784.23-3784.38|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx.io_samplingTick ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx io_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3789.23-3789.29|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx.io_txd ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx io_write_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3787.23-3787.39|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [7:0] \uart_peripheral.uartCtrl_2.tx.io_write_payload ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx resetn" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3792.23-3792.29|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx.resetn ;
  (* onehot = 32'd1 *)
  wire [3:0] \uart_peripheral.uartCtrl_2.tx.stateMachine_state ;
  wire \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_1_D ;
  wire \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2_D ;
  wire \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I3 ;
  wire \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFS_Q_D ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx stateMachine_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3818.23-3818.39|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx.stateMachine_txd ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx tickCounter_value" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3815.23-3815.40|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.tx.tickCounter_value ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3991.5-4014.12|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3986.29-3986.55|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 2" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3986.29-3986.55|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3986.29-3986.55|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx when_UartCtrlTx_l76" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3821.23-3821.42|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx.when_UartCtrlTx_l76 ;
  (* hdlname = "uart_peripheral uartCtrl_2 tx_io_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2931.23-2931.32|../hw/gen/HWITLTopLevel.v:1036.14-1054.4" *)
  wire \uart_peripheral.uartCtrl_2.tx_io_txd ;
  (* hdlname = "uart_peripheral uartCtrl_2_io_read_payload" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:984.23-984.49" *)
  wire [7:0] \uart_peripheral.uartCtrl_2_io_read_payload ;
  (* hdlname = "uart_peripheral uartCtrl_2_io_read_valid" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:983.23-983.47" *)
  wire \uart_peripheral.uartCtrl_2_io_read_valid ;
  (* hdlname = "uart_peripheral uartCtrl_2_io_uart_txd" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:985.23-985.45" *)
  wire \uart_peripheral.uartCtrl_2_io_uart_txd ;
  (* hdlname = "uart_peripheral when_SBUart_l90" *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1030.23-1030.38" *)
  wire \uart_peripheral.when_SBUart_l90 ;
  (* src = "../hw/gen/HWITLTopLevel.v:131.23-131.52" *)
  wire [31:0] uart_peripheral_io_sb_SBrdata;
  (* src = "../hw/gen/HWITLTopLevel.v:130.23-130.52" *)
  wire uart_peripheral_io_sb_SBready;
  (* src = "../hw/gen/HWITLTopLevel.v:132.23-132.50" *)
  wire uart_peripheral_io_uart_txd;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.io_ctrl_respType_SB_DFFR_Q  (
    .C(clk),
    .D(\builder.io_ctrl_respType_SB_DFFR_Q_D ),
    .Q(\builder.io_ctrl_respType ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) \builder.io_ctrl_respType_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(timeout_state_SB_DFFER_Q_D[0]),
    .I1(\builder.io_ctrl_respType ),
    .I2(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O [1]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0]),
    .O(\builder.io_ctrl_respType_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2512.3-2539.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \builder.rbFSM_busyFlag_SB_DFFER_Q  (
    .C(clk),
    .D(\builder.when_StateMachine_l237 ),
    .E(\builder.rbFSM_busyFlag_SB_DFFER_Q_E ),
    .Q(\builder.rbFSM_busyFlag ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \builder.rbFSM_busyFlag_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [0]),
    .I3(\builder.when_StateMachine_l237 ),
    .O(\builder.rbFSM_busyFlag_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I0  (
    .I0(\builder.rbFSM_busyFlag ),
    .I1(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [1]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [2]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I0_1  (
    .I0(\builder.rbFSM_busyFlag ),
    .I1(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I0_1_I3 [2]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I0_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I0_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [3]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [1]),
    .I3(\tic.tic_stateReg [2]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I0_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I0_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [0]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I0_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [0]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [0]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [1]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2  (
    .I0(timeout_state),
    .I1(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [2]),
    .I2(\builder.rbFSM_busyFlag ),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [1]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [0]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [2]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [3]),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [2]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateReg [3]),
    .I3(\tic.tic_stateReg [2]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2_I3_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [1]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008f)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .I1(\tic.tic_stateNext_SB_LUT4_O_3_I1 [1]),
    .I2(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_O_I3 [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I1(\builder.io_ctrl_respType ),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf001)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(\tic.tic_stateReg [0]),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [3]),
    .I3(\tic.tic_stateReg [2]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [2]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I0_O [2]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [2]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(timeout_state),
    .I2(\tic.tic_stateReg [1]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [0]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O  (
    .I0(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [2]),
    .O(\builder.rbFSM_byteCounter_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_1  (
    .I0(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [1]),
    .O(\builder.rbFSM_byteCounter_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_2  (
    .I0(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .I3(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [0]),
    .O(\builder.rbFSM_byteCounter_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [1]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [2]),
    .O(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2406.38-2406.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_byteCounter_value [2]),
    .I3(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .O(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2406.38-2406.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_byteCounter_value [1]),
    .I3(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .O(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2512.3-2539.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_byteCounter_value_SB_DFFR_Q  (
    .C(clk),
    .D(\builder.rbFSM_byteCounter_valueNext [2]),
    .Q(\builder.rbFSM_byteCounter_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2512.3-2539.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_byteCounter_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\builder.rbFSM_byteCounter_valueNext [1]),
    .Q(\builder.rbFSM_byteCounter_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2512.3-2539.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_byteCounter_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\builder.rbFSM_byteCounter_valueNext [0]),
    .Q(\builder.rbFSM_byteCounter_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2406.38-2406.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .I0(\builder.rbFSM_byteCounter_willIncrement ),
    .I1(\builder.rbFSM_byteCounter_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2406.38-2406.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .CO(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2406.38-2406.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \builder.rbFSM_byteCounter_willIncrement_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(1'h0),
    .O(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \builder.rbFSM_byteCounter_willIncrement_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2]),
    .I2(\builder.rbFSM_stateReg [2]),
    .I3(\builder.rbFSM_stateReg [1]),
    .O(\builder.rbFSM_byteCounter_willIncrement )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \builder.rbFSM_stateNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.io_ctrl_respType ),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I2 [1]),
    .I3(\builder.rbFSM_stateNext_SB_LUT4_O_I3 [2]),
    .O(\builder.rbFSM_stateNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\builder.when_StateMachine_l237 ),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [0]),
    .I3(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1]),
    .O(\builder.rbFSM_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [0]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_2_I2 [1]),
    .I3(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1]),
    .O(\builder.rbFSM_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I3(\builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc13)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I1(\builder.rbFSM_stateReg [1]),
    .I2(\builder.rbFSM_stateReg [0]),
    .I3(\builder.rbFSM_stateReg [2]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\builder.rbFSM_stateReg [2]),
    .I1(\builder.rbFSM_stateReg [0]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\builder.rbFSM_stateReg [1]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(\builder.rbFSM_stateReg [2]),
    .I2(\builder.rbFSM_stateReg [1]),
    .I3(\builder.rbFSM_stateReg [0]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\builder.rbFSM_byteCounter_value [1]),
    .I3(\builder.rbFSM_byteCounter_value [0]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2]),
    .I1(\builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I3(\builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\txFifo.logic_ptrDif [0]),
    .I1(\txFifo.logic_ptrDif [1]),
    .I2(\txFifo.logic_ptrDif [2]),
    .I3(\txFifo.logic_ptrDif [3]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateReg [1]),
    .I2(\builder.rbFSM_stateReg [0]),
    .I3(\builder.rbFSM_stateReg [2]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\builder.rbFSM_stateReg [2]),
    .I1(\builder.rbFSM_stateReg [1]),
    .I2(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I3(\builder.rbFSM_stateReg [0]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2512.3-2539.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_stateReg_SB_DFFR_Q  (
    .C(clk),
    .D(\builder.rbFSM_stateNext [2]),
    .Q(\builder.rbFSM_stateReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2512.3-2539.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_stateReg_SB_DFFR_Q_1  (
    .C(clk),
    .D(\builder.rbFSM_stateNext [1]),
    .Q(\builder.rbFSM_stateReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:251.19-265.4|../hw/gen/HWITLTopLevel.v:2512.3-2539.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_stateReg_SB_DFFR_Q_2  (
    .C(clk),
    .D(\builder.rbFSM_stateNext [0]),
    .Q(\builder.rbFSM_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \builder.when_StateMachine_l237_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3_SB_LUT4_I2_O [0]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3_SB_LUT4_I2_O [1]),
    .O(\builder.when_StateMachine_l237 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_1_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_10_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_2 [5]),
    .O(\busMaster.address_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_11_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_2 [4]),
    .O(\busMaster.address_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_12_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_2 [3]),
    .O(\busMaster.address_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_13_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_2 [2]),
    .O(\busMaster.address_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_14_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_2 [1]),
    .O(\busMaster.address_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_15_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_2 [0]),
    .O(\busMaster.address_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_16_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_1 [7]),
    .O(\busMaster.address_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_17_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_1 [6]),
    .O(\busMaster.address_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_18_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_1 [5]),
    .O(\busMaster.address_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_19_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_1 [4]),
    .O(\busMaster.address_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_3 [6]),
    .O(\busMaster.address_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_2_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_20_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_1 [3]),
    .O(\busMaster.address_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_21_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_1 [2]),
    .O(\busMaster.address_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_22_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_1 [1]),
    .O(\busMaster.address_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_23_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_1 [0]),
    .O(\busMaster.address_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_24_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_0 [7]),
    .O(\busMaster.address_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_25_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_0 [6]),
    .O(\busMaster.address_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_26_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_0 [5]),
    .O(\busMaster.address_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_27_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_0 [4]),
    .O(\busMaster.address_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_28_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_0 [3]),
    .O(\busMaster.address_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_29_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_0 [2]),
    .O(\busMaster.address_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_3 [5]),
    .O(\busMaster.address_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_3_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_30_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_0 [1]),
    .O(\busMaster.address_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_31_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_0 [0]),
    .O(\busMaster.address_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_3 [4]),
    .O(\busMaster.address_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_4_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_3 [3]),
    .O(\busMaster.address_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_5_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_3 [2]),
    .O(\busMaster.address_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_6_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_3 [1]),
    .O(\busMaster.address_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_7_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_3 [0]),
    .O(\busMaster.address_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_8_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_2 [7]),
    .O(\busMaster.address_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_9_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O),
    .Q(\busMaster.address [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_2 [6]),
    .O(\busMaster.address_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(\serParConv.shiftReg_3 [7]),
    .O(\busMaster.address_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:3165.3-3178.6|../hw/gen/HWITLTopLevel.v:1380.29-1390.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_D ),
    .E(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_E ),
    .Q(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gpio_led.rdy_SB_LUT4_I3_O [0]),
    .I2(\gpio_led.rdy_SB_LUT4_I3_O [1]),
    .I3(\gpio_led.rdy_SB_LUT4_I3_O [2]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0ff)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(\gpio_led.rdy_SB_LUT4_I3_O [0]),
    .I1(\gpio_led.rdy_SB_LUT4_I3_O [1]),
    .I2(\gpio_led.rdy_SB_LUT4_I3_O [2]),
    .I3(\busMaster.busCtrl.busStateMachine_stateNext [0]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\io_sb_decoder.decodeLogic_noHitReg ),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3 [3]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1  (
    .I0(\tic.tic_stateReg [1]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg ),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3 [3]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(timeout_state),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O [1]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [3]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O [0]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I0_O [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O [2]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h01ba)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [0]),
    .I1(\tic.tic_stateReg [2]),
    .I2(\tic.tic_stateReg [1]),
    .I3(\tic.tic_stateReg [3]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write ),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O [1]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3 [3]),
    .I3(\tic.tic_stateReg [1]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateReg [1]),
    .I2(\builder.rbFSM_stateReg [2]),
    .I3(\builder.rbFSM_stateReg [0]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [0]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [3]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd4c3)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [0]),
    .I1(\tic.tic_stateReg [3]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [1]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfff)
  ) \busMaster.busCtrl.busStateMachine_stateNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.busCtrl.io_valid ),
    .I2(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I0_1_I3 [2]),
    .O(\busMaster.busCtrl.busStateMachine_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004f)
  ) \busMaster.busCtrl.busStateMachine_stateNext_SB_LUT4_O_1  (
    .I0(\gpio_led.rdy_SB_LUT4_I3_O [0]),
    .I1(\gpio_led.rdy_SB_LUT4_I3_O [1]),
    .I2(\gpio_led.rdy_SB_LUT4_I3_O [2]),
    .I3(\busMaster.busCtrl.busStateMachine_stateNext_SB_LUT4_O_1_I3 [3]),
    .O(\busMaster.busCtrl.busStateMachine_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:3165.3-3178.6|../hw/gen/HWITLTopLevel.v:1380.29-1390.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \busMaster.busCtrl.busStateMachine_stateReg_SB_DFFR_Q  (
    .C(clk),
    .D(\busMaster.busCtrl.busStateMachine_stateNext [0]),
    .Q(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \busMaster.busCtrl.busStateMachine_stateReg_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I0_1_I3 [2]),
    .I3(\gcd_periph.busCtrl.io_valid ),
    .O(\busMaster.busCtrl.busStateMachine_stateNext_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_1_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0]),
    .O(\busMaster.command_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_2_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0]),
    .O(\busMaster.command_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_3_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[1]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0]),
    .O(\busMaster.command_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_4_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O_I2 [3]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0]),
    .O(\busMaster.command_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_5_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \busMaster.command_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_5 [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_5 [1]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0]),
    .O(\busMaster.command_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_6_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0]),
    .O(\busMaster.command_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_7_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0]),
    .O(\busMaster.command_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0]),
    .O(\busMaster.command_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \busMaster.command_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0]),
    .I3(timeout_state_SB_DFFER_Q_D[0]),
    .O(\busMaster.command_SB_DFFER_Q_E [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \busMaster.io_ctrl_write_SB_DFFR_Q  (
    .C(clk),
    .D(\busMaster.io_ctrl_write_SB_DFFR_Q_D ),
    .Q(\busMaster.io_ctrl_write ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \busMaster.io_ctrl_write_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.command_SB_DFFER_Q_E [0]),
    .I2(\busMaster.io_ctrl_write ),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2]),
    .O(\busMaster.io_ctrl_write_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \busMaster.io_ctrl_write_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write ),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I3(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .O(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.io_ctrl_write_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write ),
    .I3(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.io_ctrl_write_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I3(\busMaster.io_ctrl_write ),
    .O(\gcd_periph.regB_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.io_ctrl_write_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\busMaster.io_ctrl_write ),
    .O(\gcd_periph.regA_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_1_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_10_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [21]),
    .I2(\busMaster.readData_SB_DFFER_Q_10_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [21]),
    .O(\busMaster.readData_SB_DFFER_Q_10_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_11_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [20]),
    .I2(\busMaster.readData_SB_DFFER_Q_11_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [20]),
    .O(\busMaster.readData_SB_DFFER_Q_11_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_12_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [19]),
    .I2(\busMaster.readData_SB_DFFER_Q_12_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [19]),
    .O(\busMaster.readData_SB_DFFER_Q_12_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_13_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [18]),
    .I2(\busMaster.readData_SB_DFFER_Q_13_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [18]),
    .O(\busMaster.readData_SB_DFFER_Q_13_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_14_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [17]),
    .I2(\busMaster.readData_SB_DFFER_Q_14_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [17]),
    .O(\busMaster.readData_SB_DFFER_Q_14_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_15_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [16]),
    .I2(\busMaster.readData_SB_DFFER_Q_15_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [16]),
    .O(\busMaster.readData_SB_DFFER_Q_15_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_16_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [15]),
    .I2(\busMaster.readData_SB_DFFER_Q_16_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [15]),
    .O(\busMaster.readData_SB_DFFER_Q_16_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_17_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [14]),
    .I2(\busMaster.readData_SB_DFFER_Q_17_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [14]),
    .O(\busMaster.readData_SB_DFFER_Q_17_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_18_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [13]),
    .I2(\busMaster.readData_SB_DFFER_Q_18_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [13]),
    .O(\busMaster.readData_SB_DFFER_Q_18_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_19_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [12]),
    .I2(\busMaster.readData_SB_DFFER_Q_19_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [12]),
    .O(\busMaster.readData_SB_DFFER_Q_19_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [30]),
    .I2(\busMaster.readData_SB_DFFER_Q_1_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [30]),
    .O(\busMaster.readData_SB_DFFER_Q_1_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_2_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_20_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [11]),
    .I2(\busMaster.readData_SB_DFFER_Q_20_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [11]),
    .O(\busMaster.readData_SB_DFFER_Q_20_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_21_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [10]),
    .I2(\busMaster.readData_SB_DFFER_Q_21_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [10]),
    .O(\busMaster.readData_SB_DFFER_Q_21_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_22_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [9]),
    .I2(\busMaster.readData_SB_DFFER_Q_22_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [9]),
    .O(\busMaster.readData_SB_DFFER_Q_22_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_23_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [8]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_24_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(\busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O_I0 [0]),
    .I1(\busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O_I0 [1]),
    .I2(\busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O_I0 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_sbDataOutputReg [7]),
    .I1(\uart_peripheral.when_SBUart_l90 ),
    .I2(\gpio_bank1.when_GPIOBank_l69 ),
    .I3(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [7]),
    .O(\busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\gpio_bank0.when_GPIOBank_l69 ),
    .I1(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [7]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [7]),
    .O(\busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I2(\gpio_bank1.rdy_SB_LUT4_I0_I1 [0]),
    .I3(\gpio_led.led_out_val [7]),
    .O(\busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_25_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(\busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O_I0 [0]),
    .I1(\busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O_I0 [1]),
    .I2(\busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O_I0 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_sbDataOutputReg [6]),
    .I1(\uart_peripheral.when_SBUart_l90 ),
    .I2(\gpio_bank1.when_GPIOBank_l69 ),
    .I3(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [6]),
    .O(\busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\gpio_bank0.when_GPIOBank_l69 ),
    .I1(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [6]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [6]),
    .O(\busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I2(\gpio_bank1.rdy_SB_LUT4_I0_I1 [0]),
    .I3(\gpio_led.led_out_val [6]),
    .O(\busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_26_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(\busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O_I0 [0]),
    .I1(\busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O_I0 [1]),
    .I2(\busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O_I0 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [5]),
    .I1(\gpio_bank1.when_GPIOBank_l69 ),
    .I2(\gpio_bank0.when_GPIOBank_l69 ),
    .I3(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [5]),
    .O(\busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\uart_peripheral.when_SBUart_l90 ),
    .I1(\uart_peripheral.SBUartLogic_sbDataOutputReg [5]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [5]),
    .O(\busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I2(\gpio_bank1.rdy_SB_LUT4_I0_I1 [0]),
    .I3(\gpio_led.led_out_val [5]),
    .O(\busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_27_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(\busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O_I0 [0]),
    .I1(\busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O_I0 [1]),
    .I2(\busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O_I0 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [4]),
    .I1(\gpio_bank1.when_GPIOBank_l69 ),
    .I2(\gpio_bank0.when_GPIOBank_l69 ),
    .I3(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [4]),
    .O(\busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\uart_peripheral.when_SBUart_l90 ),
    .I1(\uart_peripheral.SBUartLogic_sbDataOutputReg [4]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [4]),
    .O(\busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I2(\gpio_bank1.rdy_SB_LUT4_I0_I1 [0]),
    .I3(\gpio_led.led_out_val [4]),
    .O(\busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_28_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(\busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O_I0 [0]),
    .I1(\busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O_I0 [1]),
    .I2(\busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O_I0 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [3]),
    .I1(\gpio_bank1.when_GPIOBank_l69 ),
    .I2(\gpio_bank0.when_GPIOBank_l69 ),
    .I3(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [3]),
    .O(\busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\uart_peripheral.when_SBUart_l90 ),
    .I1(\uart_peripheral.SBUartLogic_sbDataOutputReg [3]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [3]),
    .O(\busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I2(\gpio_bank1.rdy_SB_LUT4_I0_I1 [0]),
    .I3(\gpio_led.led_out_val [3]),
    .O(\busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_29_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(\busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O_I0 [0]),
    .I1(\busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O_I0 [1]),
    .I2(\busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O_I0 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [2]),
    .I1(\gpio_bank1.when_GPIOBank_l69 ),
    .I2(\gpio_bank0.when_GPIOBank_l69 ),
    .I3(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [2]),
    .O(\busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\uart_peripheral.when_SBUart_l90 ),
    .I1(\uart_peripheral.SBUartLogic_sbDataOutputReg [2]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [2]),
    .O(\busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I2(\gpio_bank1.rdy_SB_LUT4_I0_I1 [0]),
    .I3(\gpio_led.led_out_val [2]),
    .O(\busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [29]),
    .I2(\busMaster.readData_SB_DFFER_Q_2_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [29]),
    .O(\busMaster.readData_SB_DFFER_Q_2_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_3_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_30_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(\busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O_I0 [0]),
    .I1(\busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O_I0 [1]),
    .I2(\busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O_I0 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [1]),
    .I1(\gpio_bank1.when_GPIOBank_l69 ),
    .I2(\gpio_bank0.when_GPIOBank_l69 ),
    .I3(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [1]),
    .O(\busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\uart_peripheral.when_SBUart_l90 ),
    .I1(\uart_peripheral.SBUartLogic_sbDataOutputReg [1]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [1]),
    .O(\busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I2(\gpio_bank1.rdy_SB_LUT4_I0_I1 [0]),
    .I3(\gpio_led.led_out_val [1]),
    .O(\busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_31_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(\busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O_I0 [0]),
    .I1(\busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O_I0 [1]),
    .I2(\busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O_I0 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [0]),
    .I1(\gpio_bank1.when_GPIOBank_l69 ),
    .I2(\gpio_bank0.when_GPIOBank_l69 ),
    .I3(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [0]),
    .O(\busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\uart_peripheral.when_SBUart_l90 ),
    .I1(\uart_peripheral.SBUartLogic_sbDataOutputReg [0]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [0]),
    .O(\busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O [0]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I2(\gpio_bank1.rdy_SB_LUT4_I0_I1 [0]),
    .I3(\gpio_led.led_out_val [0]),
    .O(\busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [28]),
    .I2(\busMaster.readData_SB_DFFER_Q_3_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [28]),
    .O(\busMaster.readData_SB_DFFER_Q_3_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_4_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [27]),
    .I2(\busMaster.readData_SB_DFFER_Q_4_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [27]),
    .O(\busMaster.readData_SB_DFFER_Q_4_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_5_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [26]),
    .I2(\busMaster.readData_SB_DFFER_Q_5_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [26]),
    .O(\busMaster.readData_SB_DFFER_Q_5_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_6_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [25]),
    .I2(\busMaster.readData_SB_DFFER_Q_6_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [25]),
    .O(\busMaster.readData_SB_DFFER_Q_6_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_7_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [24]),
    .I2(\busMaster.readData_SB_DFFER_Q_7_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [24]),
    .O(\busMaster.readData_SB_DFFER_Q_7_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_8_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [23]),
    .I2(\busMaster.readData_SB_DFFER_Q_8_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [23]),
    .O(\busMaster.readData_SB_DFFER_Q_8_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_9_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O),
    .Q(\busMaster.readData [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [22]),
    .I2(\busMaster.readData_SB_DFFER_Q_9_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [22]),
    .O(\busMaster.readData_SB_DFFER_Q_9_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.readData_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I1(\gpio_led.led_out_val [31]),
    .I2(\busMaster.readData_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .O(\busMaster.readData_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.readData_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [31]),
    .O(\busMaster.readData_SB_DFFER_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_1_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_10_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_2 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_11_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_2 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_12_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_2 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_13_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_2 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_14_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_2 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_15_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_2 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_16_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_1 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_17_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_1 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_18_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_1 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_19_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_1 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_3 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_2_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_20_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_1 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_21_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_1 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_22_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_1 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_23_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_1 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_24_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_0 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_25_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_0 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_26_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_0 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_27_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_0 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_28_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_0 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_29_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_0 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_3 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_3_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_30_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_0 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_31_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_0 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_3 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_4_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_3 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_5_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_3 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_6_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_3 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_7_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_3 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_8_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_2 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:1424.3-1450.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_9_D ),
    .E(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O),
    .Q(\busMaster.writeData [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_2 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(\serParConv.shiftReg_3 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2674.3-2693.6|../hw/gen/HWITLTopLevel.v:870.28-876.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q  (
    .C(clk),
    .D(\gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_D ),
    .E(\gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_E ),
    .Q(\gcd_periph.busCtrl.busStateMachine_readyFlag ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.busCtrl.busStateMachine_stateReg [0]),
    .I3(\gcd_periph.busCtrl.busStateMachine_stateReg [1]),
    .O(\gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.busCtrl.busStateMachine_stateNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.busCtrl.busStateMachine_stateNext [1]),
    .O(\gcd_periph.busCtrl.busStateMachine_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \gcd_periph.busCtrl.busStateMachine_stateNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.busCtrl.busStateMachine_stateReg [1]),
    .I3(\gcd_periph.busCtrl.busStateMachine_stateReg [0]),
    .O(\gcd_periph.busCtrl.busStateMachine_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2674.3-2693.6|../hw/gen/HWITLTopLevel.v:870.28-876.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.busCtrl.busStateMachine_stateReg_SB_DFFER_Q  (
    .C(clk),
    .D(\gcd_periph.busCtrl.busStateMachine_stateNext [1]),
    .E(\gcd_periph.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_E ),
    .Q(\gcd_periph.busCtrl.busStateMachine_stateReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2674.3-2693.6|../hw/gen/HWITLTopLevel.v:870.28-876.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_1  (
    .C(clk),
    .D(\gcd_periph.busCtrl.busStateMachine_stateNext [0]),
    .E(\gcd_periph.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_E ),
    .Q(\gcd_periph.busCtrl.busStateMachine_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:291.18-315.4|../hw/gen/HWITLTopLevel.v:3165.3-3178.6|../hw/gen/HWITLTopLevel.v:1380.29-1390.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.busCtrl.io_valid_SB_DFFR_Q  (
    .C(clk),
    .D(\busMaster.busCtrl.busStateMachine_stateNext [1]),
    .Q(\gcd_periph.busCtrl.io_valid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gcd_periph.busCtrl.io_valid_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.busCtrl.io_valid ),
    .I3(\busMaster.address [12]),
    .O(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\busMaster.address [4]),
    .I1(\busMaster.address [5]),
    .I2(\busMaster.address [6]),
    .I3(\busMaster.address [7]),
    .O(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\busMaster.address [8]),
    .I1(\busMaster.address [9]),
    .I2(\busMaster.address [10]),
    .I3(\busMaster.address [11]),
    .O(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(\busMaster.address [16]),
    .I1(\busMaster.address [17]),
    .I2(\busMaster.address [18]),
    .I3(\busMaster.address [19]),
    .O(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \gcd_periph.busCtrl.io_valid_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address [12]),
    .I3(\gcd_periph.busCtrl.io_valid ),
    .O(\gcd_periph.busCtrl.io_valid_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \gcd_periph.busCtrl.io_valid_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.address [13]),
    .I2(\busMaster.address [15]),
    .I3(\busMaster.address [14]),
    .O(\gcd_periph.busCtrl.io_valid_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2695.3-2697.6|../hw/gen/HWITLTopLevel.v:870.28-876.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.busCtrl.io_valid_regNext_SB_DFF_Q  (
    .C(clk),
    .D(\gcd_periph.busCtrl.io_valid ),
    .Q(\gcd_periph.busCtrl.io_valid_regNext )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h04f0)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I0  (
    .I0(\gcd_periph.busCtrl.io_valid_regNext ),
    .I1(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I2(\gcd_periph.busCtrl.busStateMachine_stateReg [1]),
    .I3(\gcd_periph.busCtrl.busStateMachine_stateReg [0]),
    .O(\gcd_periph.busCtrl.busStateMachine_readyFlag_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \gcd_periph.busCtrl.io_valid_regNext_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\gcd_periph.busCtrl.io_valid_regNext ),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.busCtrl.busStateMachine_stateNext [1]),
    .O(\gcd_periph.busCtrl.busStateMachine_stateReg_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2 [31]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h010e)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc23)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2 [31]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [4]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [4]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [3]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [3]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [12]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [12]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [8]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [8]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [28]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [28]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [21]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [21]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [6]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [6]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [1]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [25]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [25]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [5]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [5]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [25]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [25]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [6]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [6]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [31]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [31]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [14]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [14]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [9]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [9]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [16]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [16]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [3]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [23]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [23]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [10]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [10]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [13]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [13]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [10]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [10]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [5]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [5]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [28]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [28]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [18]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [18]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [11]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [11]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [15]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [15]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [18]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [18]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [23]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [23]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [30]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [30]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [12]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [12]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb00b)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [13]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [13]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [17]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [17]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [26]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [26]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [7]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [7]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [20]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [20]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [19]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [19]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [27]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [27]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [22]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [22]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [24]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regA [24]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [21]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [21]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [1]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [29]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regB [29]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [8]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [8]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [31]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [31]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [14]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [14]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regB [29]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [29]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regA [16]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [16]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [31]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2 [31]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [31]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [31])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [9]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [10]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [9]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [9])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [8]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [9]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [8]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [8])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [28]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [29]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [28]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [28])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [27]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [28]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [27]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [27])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [26]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [27]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [26]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [26])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [25]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [26]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [25]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [25])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [24]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [25]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [24]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [24])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [23]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [24]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [23]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [23])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [22]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [23]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [22]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [22])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [21]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [22]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [21]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [21])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [20]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [21]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [20]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [20])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [1]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [2]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [1]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [7]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [8]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [7]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [7])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [19]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [20]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [19]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [19])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [18]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [19]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [18]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [18])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_22  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [17]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [18]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [17]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [17])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_23  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [16]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [17]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [16]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [16])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_24  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [15]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [16]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [15]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [15])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_25  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [14]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [15]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [14]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [14])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_26  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [13]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [14]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [13]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [13])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_27  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [12]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [13]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [12]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [12])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_28  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [11]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [12]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [11]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [11])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_29  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [10]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [11]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [10]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [10])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [6]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [7]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [6]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [6])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_30  (
    .CI(1'h1),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [1]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [5]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [6]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [5]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [5])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [4]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [5]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [4]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [4])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [3]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [4]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [3]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [30]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [31]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [30]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [30])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [2]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [3]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [2]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3210.18-3210.29|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9  (
    .CI(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [29]),
    .CO(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [30]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.regA [29]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [31]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [30]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [21]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [20]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [19]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [18]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [17]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [16]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [15]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [14]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [13]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [12]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [29]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [11]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [10]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [9]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [8]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [7]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [6]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [5]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [4]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [28]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [1]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [0]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [27]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [26]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [25]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [24]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [23]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.regB [22]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_I1 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2722.11-2734.4|../hw/gen/HWITLTopLevel.v:3475.3-3481.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext [2]),
    .E(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q_E ),
    .Q(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2722.11-2734.4|../hw/gen/HWITLTopLevel.v:3475.3-3481.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q_1  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext [1]),
    .E(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q_E ),
    .Q(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2722.11-2734.4|../hw/gen/HWITLTopLevel.v:3475.3-3481.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q_2  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext [0]),
    .E(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q_E ),
    .Q(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .O(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [31]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [31]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [30]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [30]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_10  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [21]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [21]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_11  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [20]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [20]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_12  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [19]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [19]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_13  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [18]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [18]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_14  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [17]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [17]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_15  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [16]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [16]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_16  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [15]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [15]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_17  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [14]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [14]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_18  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [13]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [13]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_19  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [12]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [12]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_2  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [29]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [29]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_20  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [11]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [11]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_21  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [10]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [10]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_22  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [9]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [9]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_23  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [8]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [8]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_24  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [7]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [7]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_25  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [6]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [6]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_26  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [5]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [5]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_27  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [4]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [4]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_28  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [3]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [3]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_29  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [2]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_3  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [28]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [28]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_30  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_31  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [0]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_4  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [27]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [27]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_5  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [26]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [26]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_6  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [25]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [25]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_7  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [24]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [24]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_8  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [23]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [23]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O_SB_LUT4_I3_9  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [22]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [22]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [22])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [9]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [10]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [9]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [9])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_1  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [8]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [9]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [8]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [8])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_10  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [28]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [29]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [28]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [28])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_11  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [27]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [28]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [27]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [27])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_12  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [26]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [27]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [26]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [26])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_13  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [25]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [26]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [25]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [25])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_14  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [24]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [25]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [24]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [24])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_15  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [23]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [24]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [23]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [23])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_16  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [22]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [23]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [22]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [22])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_17  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [21]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [22]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [21]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [21])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_18  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [20]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [21]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [20]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [20])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_19  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [1]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [2]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [1]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_2  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [7]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [8]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [7]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [7])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_20  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [19]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [20]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [19]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [19])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_21  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [18]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [19]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [18]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [18])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_22  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [17]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [18]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [17]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [17])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_23  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [16]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [17]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [16]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [16])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_24  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [15]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [16]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [15]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [15])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_25  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [14]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [15]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [14]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [14])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_26  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [13]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [14]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [13]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [13])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_27  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [12]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [13]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [12]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [12])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_28  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [11]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [12]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [11]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [11])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_29  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [10]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [11]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [10]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [10])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_3  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [6]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [7]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [6]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [6])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_30  (
    .CI(1'h1),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [1]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_4  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [5]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [6]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [5]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [5])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_5  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [4]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [5]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [4]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [4])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_6  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [3]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [4]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [3]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_7  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [30]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [31]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [30]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [30])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_8  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [2]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [3]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [2]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_CARRY_I0_9  (
    .CI(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [29]),
    .CO(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [30]),
    .I0(\gcd_periph.gcdCtrl_1.gcdDat.chX [29]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [31]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [31]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [30]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [30]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [21]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [21]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [20]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [20]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [19]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [19]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [18]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [18]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [17]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [17]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [16]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [16]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [15]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [15]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [14]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [14]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [13]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [13]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [12]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [12]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [29]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [29]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [11]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [11]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [10]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [10]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [9]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [9]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [8]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [8]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [7]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [7]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [6]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [6]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [5]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [5]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [4]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [4]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [3]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [3]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [2]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [28]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [28]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [0]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [27]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [27]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [26]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [26]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [25]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [25]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [24]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [24]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [23]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [23]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.chX_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [22]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.regB [22]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.chX [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_1  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_1_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_10  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_10_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [21]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [21]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_11  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_11_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [20]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [20]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_12  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_12_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [19]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [19]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_13  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_13_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [18]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [18]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_14  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_14_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [17]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [17]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_15  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_15_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [16]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [16]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_16  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_16_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [15]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [15]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_17  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_17_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [14]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [14]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_18  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_18_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [13]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [13]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_19  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_19_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [12]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [12]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [30]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [30]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_2  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_2_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_20  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_20_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [11]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [11]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_21  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_21_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [10]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [10]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_22  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_22_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [9]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [9]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_23  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_23_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [8]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [8]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_24  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_24_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [7]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [7]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_25  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_25_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [6]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [6]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_26  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_26_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [5]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [5]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_27  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_27_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [4]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [4]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_28  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_28_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [3]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [3]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_29  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_29_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [2]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [29]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [29]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_3  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_3_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_30  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_30_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_31  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_31_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [0]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [28]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [28]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_4  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_4_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [27]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [27]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_5  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_5_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [26]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [26]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_6  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_6_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [25]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [25]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_7  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_7_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [24]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [24]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_8  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_8_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [23]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [23]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_9  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_9_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_1_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regA [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [22]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [22]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regA [31]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [31]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regA_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_1  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_1_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_10  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_10_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [21]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [21]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_11  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_11_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [20]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [20]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_12  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_12_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [19]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [19]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_13  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_13_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [18]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [18]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_14  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_14_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [17]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [17]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_15  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_15_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [16]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [16]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_16  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_16_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [15]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [15]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_17  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_17_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [14]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [14]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_18  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_18_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [13]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [13]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_19  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_19_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [12]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [12]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [30]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [30]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_2  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_2_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_20  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_20_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [11]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [11]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_21  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_21_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [10]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [10]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_22  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_22_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [9]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [9]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_23  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_23_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [8]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [8]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_24  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_24_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [7]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [7]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_25  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_25_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [6]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [6]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_26  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_26_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [5]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [5]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_27  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_27_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [4]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [4]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_28  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_28_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [3]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [3]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_29  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_29_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [2]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [29]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [29]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_3  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_3_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_30  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_30_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_31  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_31_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [0]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [28]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [28]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_4  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_4_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [27]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [27]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_5  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_5_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [26]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [26]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_6  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_6_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [25]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [25]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_7  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_7_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [24]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [24]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_8  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_8_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [23]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [23]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3218.3-3234.6|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_9  (
    .C(clk),
    .D(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_9_D ),
    .E(\gcd_periph.regValid_SB_LUT4_I0_O ),
    .Q(\gcd_periph.gcdCtrl_1.gcdDat.regB [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [22]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [22]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regB [31]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY [31]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.regB_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [9]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [9]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [9]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [8]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [8]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [8]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_10  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [29]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [29]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [29]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [28]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [28]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [28]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_12  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [27]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [27]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [27]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [26]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [26]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [26]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [25]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [25]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [25]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_15  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [24]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [24]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [24]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [23]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [23]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [23]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [22]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [22]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [22]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_18  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [21]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [21]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [21]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_19  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [20]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [20]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [20]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [7]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [7]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [7]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [1]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [1]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [19]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [19]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [19]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_22  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [18]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [18]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [18]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [17]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [17]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [17]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_24  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [16]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [16]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [16]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_25  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [15]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [15]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [15]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_26  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [14]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [14]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [14]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_27  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [13]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [13]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [13]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_28  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [12]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [12]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [12]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_29  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [11]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [11]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [11]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [6]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [6]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [6]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_30  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [10]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [10]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [10]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [0]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [0]),
    .I3(1'h1),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [5]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [5]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [5]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [4]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [4]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [4]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [3]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [3]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [3]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_7  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [31]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [31]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [31]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [30]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [30]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [30]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:2735.11-2748.4|../hw/gen/HWITLTopLevel.v:3214.19-3214.28|../hw/gen/HWITLTopLevel.v:861.10-869.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_9  (
    .I0(1'h0),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.chX [2]),
    .I2(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [2]),
    .O(\gcd_periph.gcdCtrl_1.gcdDat.subXY [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.writeData [31]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.writeData [30]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.writeData [21]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.writeData [20]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.writeData [19]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.writeData [18]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.writeData [17]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.writeData [16]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.writeData [15]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.writeData [14]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.writeData [13]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.writeData [12]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.writeData [29]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.writeData [11]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.writeData [10]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.writeData [9]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.writeData [8]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.writeData [7]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.writeData [6]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.writeData [5]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.writeData [4]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.writeData [3]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.writeData [2]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.writeData [28]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.writeData [1]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.writeData [0]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.writeData [27]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.writeData [26]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.writeData [25]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.writeData [24]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.writeData [23]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regA_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.writeData [22]),
    .E(\gcd_periph.regA_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regA [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.writeData [31]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.writeData [30]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.writeData [21]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.writeData [20]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.writeData [19]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.writeData [18]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.writeData [17]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.writeData [16]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.writeData [15]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.writeData [14]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.writeData [13]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.writeData [12]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.writeData [29]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.writeData [11]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.writeData [10]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.writeData [9]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.writeData [8]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.writeData [7]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.writeData [6]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.writeData [5]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.writeData [4]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.writeData [3]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.writeData [2]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.writeData [28]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.writeData [1]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.writeData [0]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.writeData [27]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.writeData [26]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.writeData [25]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.writeData [24]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.writeData [23]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gcd_periph.regB_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.writeData [22]),
    .E(\gcd_periph.regB_SB_DFFER_Q_E ),
    .Q(\gcd_periph.regB [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regReadyBuf_SB_DFF_Q  (
    .C(clk),
    .D(\gcd_periph.regReadyBuf_SB_DFF_Q_D ),
    .Q(\gcd_periph.regReadyBuf )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \gcd_periph.regReadyBuf_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regReadyBuf ),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .O(\gcd_periph.regReadyBuf_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I1  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0 [1]),
    .I1(\gcd_periph.regReadyBuf ),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [0]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O  (
    .I0(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [2]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1 [1]),
    .I2(\busMaster.address [2]),
    .I3(\busMaster.address [3]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(\busMaster.address [2]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1 [1]),
    .I2(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [2]),
    .I3(\busMaster.address [3]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1  (
    .I0(\busMaster.address [3]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1 [1]),
    .I2(\busMaster.address [2]),
    .I3(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [2]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\busMaster.address [2]),
    .I2(\busMaster.address [3]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1 [1]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I3(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [2]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address [0]),
    .I3(\busMaster.address [1]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.regReadyBuf_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [0]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I3(\gcd_periph.regB [0]),
    .O(\gcd_periph.regReadyBuf_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_D ),
    .Q(\gcd_periph.regResBuf [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_1  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_1_D ),
    .Q(\gcd_periph.regResBuf [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_10  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_10_D ),
    .Q(\gcd_periph.regResBuf [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_10_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [21]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [21]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_11  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_11_D ),
    .Q(\gcd_periph.regResBuf [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_11_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [20]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [20]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_12  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_12_D ),
    .Q(\gcd_periph.regResBuf [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_12_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [19]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [19]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_13  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_13_D ),
    .Q(\gcd_periph.regResBuf [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_13_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [18]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [18]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_14  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_14_D ),
    .Q(\gcd_periph.regResBuf [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_14_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [17]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [17]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_15  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_15_D ),
    .Q(\gcd_periph.regResBuf [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_15_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [16]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [16]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_16  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_16_D ),
    .Q(\gcd_periph.regResBuf [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_16_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [15]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [15]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_17  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_17_D ),
    .Q(\gcd_periph.regResBuf [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_17_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [14]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [14]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_18  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_18_D ),
    .Q(\gcd_periph.regResBuf [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_18_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [13]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [13]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_19  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_19_D ),
    .Q(\gcd_periph.regResBuf [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_19_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [12]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [12]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_1_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [30]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [30]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_2  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_2_D ),
    .Q(\gcd_periph.regResBuf [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_20  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_20_D ),
    .Q(\gcd_periph.regResBuf [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_20_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [11]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [11]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_21  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_21_D ),
    .Q(\gcd_periph.regResBuf [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_21_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [10]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [10]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_22  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_22_D ),
    .Q(\gcd_periph.regResBuf [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_22_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [9]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [9]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_23  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_23_D ),
    .Q(\gcd_periph.regResBuf [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_23_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [8]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [8]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_24  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_24_D ),
    .Q(\gcd_periph.regResBuf [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_24_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [7]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [7]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_25  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_25_D ),
    .Q(\gcd_periph.regResBuf [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_25_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [6]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [6]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_26  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_26_D ),
    .Q(\gcd_periph.regResBuf [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_26_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [5]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [5]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_27  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_27_D ),
    .Q(\gcd_periph.regResBuf [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_27_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [4]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [4]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_28  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_28_D ),
    .Q(\gcd_periph.regResBuf [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_28_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [3]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [3]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_29  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_29_D ),
    .Q(\gcd_periph.regResBuf [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_29_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [2]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [2]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_2_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [29]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [29]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_3  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_3_D ),
    .Q(\gcd_periph.regResBuf [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_30  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_30_D ),
    .Q(\gcd_periph.regResBuf [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_30_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [1]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [1]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_31  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_31_D ),
    .Q(\gcd_periph.regResBuf [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_31_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [0]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [0]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_3_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [28]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [28]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_4  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_4_D ),
    .Q(\gcd_periph.regResBuf [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_4_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [27]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [27]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_5  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_5_D ),
    .Q(\gcd_periph.regResBuf [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_5_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [26]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [26]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_6  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_6_D ),
    .Q(\gcd_periph.regResBuf [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_6_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [25]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [25]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_7  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_7_D ),
    .Q(\gcd_periph.regResBuf [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_7_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [24]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [24]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_8  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_8_D ),
    .Q(\gcd_periph.regResBuf [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_8_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [23]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [23]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:938.3-957.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gcd_periph.regResBuf_SB_DFF_Q_9  (
    .C(clk),
    .D(\gcd_periph.regResBuf_SB_DFF_Q_9_D ),
    .Q(\gcd_periph.regResBuf [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_9_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [22]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [22]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \gcd_periph.regResBuf_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\gcd_periph.regResBuf [31]),
    .I1(\gcd_periph.gcdCtrl_1.gcdDat.regA [31]),
    .I2(\busMaster.io_ctrl_write_SB_LUT4_I1_O [2]),
    .I3(\busMaster.io_ctrl_write_SB_LUT4_I1_O [3]),
    .O(\gcd_periph.regResBuf_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.regValid_SB_DFFR_Q  (
    .C(clk),
    .D(\gcd_periph.regValid_SB_DFFR_Q_D ),
    .Q(\gcd_periph.regValid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\busMaster.io_ctrl_write ),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I3(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [2]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 [0]),
    .I3(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\busMaster.address [5]),
    .I1(\busMaster.address [6]),
    .I2(\busMaster.address [7]),
    .I3(\busMaster.address [4]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 [2]),
    .I3(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 [3]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\busMaster.writeData [24]),
    .I1(\busMaster.writeData [25]),
    .I2(\busMaster.writeData [26]),
    .I3(\busMaster.writeData [27]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\busMaster.writeData [28]),
    .I1(\busMaster.writeData [29]),
    .I2(\busMaster.writeData [30]),
    .I3(\busMaster.writeData [31]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\busMaster.writeData [16]),
    .I1(\busMaster.writeData [17]),
    .I2(\busMaster.writeData [18]),
    .I3(\busMaster.writeData [19]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\busMaster.writeData [20]),
    .I1(\busMaster.writeData [21]),
    .I2(\busMaster.writeData [22]),
    .I3(\busMaster.writeData [23]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\busMaster.writeData [8]),
    .I1(\busMaster.writeData [9]),
    .I2(\busMaster.writeData [10]),
    .I3(\busMaster.writeData [11]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\busMaster.writeData [12]),
    .I1(\busMaster.writeData [13]),
    .I2(\busMaster.writeData [14]),
    .I3(\busMaster.writeData [15]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\busMaster.writeData [1]),
    .I1(\busMaster.writeData [2]),
    .I2(\busMaster.writeData [3]),
    .I3(\busMaster.writeData [0]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\busMaster.writeData [4]),
    .I1(\busMaster.writeData [5]),
    .I2(\busMaster.writeData [6]),
    .I3(\busMaster.writeData [7]),
    .O(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0230)
  ) \gcd_periph.regValid_SB_LUT4_I0  (
    .I0(\gcd_periph.regValid ),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .O(\gcd_periph.regValid_SB_LUT4_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) \gcd_periph.regValid_SB_LUT4_I0_1  (
    .I0(\gcd_periph.regValid ),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I2(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .O(\gcd_periph.regValid_SB_LUT4_I0_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeff)
  ) \gcd_periph.regValid_SB_LUT4_I2  (
    .I0(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [2]),
    .I1(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [1]),
    .I2(\gcd_periph.regValid ),
    .I3(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg [0]),
    .O(\gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D ),
    .Q(\gcd_periph.sbDataOutputReg [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_1  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D ),
    .Q(\gcd_periph.sbDataOutputReg [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_10  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D ),
    .Q(\gcd_periph.sbDataOutputReg [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [21]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [21]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [21]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_11  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D ),
    .Q(\gcd_periph.sbDataOutputReg [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [20]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [20]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [20]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_12  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D ),
    .Q(\gcd_periph.sbDataOutputReg [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [19]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [19]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [19]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_13  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D ),
    .Q(\gcd_periph.sbDataOutputReg [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [18]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [18]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [18]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_14  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D ),
    .Q(\gcd_periph.sbDataOutputReg [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [17]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [17]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [17]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_15  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D ),
    .Q(\gcd_periph.sbDataOutputReg [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [16]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [16]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [16]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_16  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D ),
    .Q(\gcd_periph.sbDataOutputReg [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [15]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [15]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [15]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_17  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D ),
    .Q(\gcd_periph.sbDataOutputReg [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [14]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [14]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [14]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_18  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D ),
    .Q(\gcd_periph.sbDataOutputReg [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [13]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [13]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [13]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_19  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D ),
    .Q(\gcd_periph.sbDataOutputReg [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [12]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [12]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [12]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [30]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [30]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [30]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_2  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D ),
    .Q(\gcd_periph.sbDataOutputReg [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_20  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D ),
    .Q(\gcd_periph.sbDataOutputReg [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [11]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [11]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [11]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_21  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D ),
    .Q(\gcd_periph.sbDataOutputReg [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [10]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [10]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [10]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_22  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D ),
    .Q(\gcd_periph.sbDataOutputReg [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [9]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [9]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [9]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_23  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D ),
    .Q(\gcd_periph.sbDataOutputReg [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [8]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [8]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [8]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_24  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D ),
    .Q(\gcd_periph.sbDataOutputReg [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [7]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [7]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [7]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_25  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D ),
    .Q(\gcd_periph.sbDataOutputReg [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [6]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [6]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [6]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_26  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D ),
    .Q(\gcd_periph.sbDataOutputReg [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [5]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [5]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [5]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_27  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D ),
    .Q(\gcd_periph.sbDataOutputReg [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [4]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [4]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [4]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_28  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D ),
    .Q(\gcd_periph.sbDataOutputReg [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [3]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [3]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_29  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D ),
    .Q(\gcd_periph.sbDataOutputReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [2]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [2]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [2]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [29]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [29]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [29]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_3  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_3_D ),
    .Q(\gcd_periph.sbDataOutputReg [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_30  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D ),
    .Q(\gcd_periph.sbDataOutputReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [1]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [1]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [1]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_31  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D ),
    .Q(\gcd_periph.sbDataOutputReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I1_O [0]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_O [1]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_3_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [28]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_3_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [28]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [28]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_3_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_4  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D ),
    .Q(\gcd_periph.sbDataOutputReg [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [27]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [27]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [27]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_5  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D ),
    .Q(\gcd_periph.sbDataOutputReg [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [26]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [26]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [26]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_6  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D ),
    .Q(\gcd_periph.sbDataOutputReg [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [25]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [25]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [25]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_7  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D ),
    .Q(\gcd_periph.sbDataOutputReg [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [24]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [24]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [24]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_8  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D ),
    .Q(\gcd_periph.sbDataOutputReg [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [23]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [23]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [23]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:373.13-384.4|../hw/gen/HWITLTopLevel.v:891.3-936.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gcd_periph.sbDataOutputReg_SB_DFFR_Q_9  (
    .C(clk),
    .D(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D ),
    .Q(\gcd_periph.sbDataOutputReg [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [22]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [22]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [22]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f00)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gcd_periph.regResBuf [31]),
    .I2(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(\gcd_periph.regB [31]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\gcd_periph.regA [31]),
    .O(\gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputReg_SB_DFF_Q  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_inputStage [7]),
    .Q(\gpio_bank0.SBGPIOLogic_inputReg [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputReg_SB_DFF_Q_1  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_inputStage [6]),
    .Q(\gpio_bank0.SBGPIOLogic_inputReg [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputReg_SB_DFF_Q_2  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_inputStage [5]),
    .Q(\gpio_bank0.SBGPIOLogic_inputReg [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputReg_SB_DFF_Q_3  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_inputStage [4]),
    .Q(\gpio_bank0.SBGPIOLogic_inputReg [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputReg_SB_DFF_Q_4  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_inputStage [3]),
    .Q(\gpio_bank0.SBGPIOLogic_inputReg [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputReg_SB_DFF_Q_5  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_inputStage [2]),
    .Q(\gpio_bank0.SBGPIOLogic_inputReg [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputReg_SB_DFF_Q_6  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_inputStage [1]),
    .Q(\gpio_bank0.SBGPIOLogic_inputReg [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputReg_SB_DFF_Q_7  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_inputStage [0]),
    .Q(\gpio_bank0.SBGPIOLogic_inputReg [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputStage_SB_DFF_Q  (
    .C(clk),
    .D(sB_IO_8_D_IN_0),
    .Q(\gpio_bank0.SBGPIOLogic_inputStage [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputStage_SB_DFF_Q_1  (
    .C(clk),
    .D(sB_IO_7_D_IN_0),
    .Q(\gpio_bank0.SBGPIOLogic_inputStage [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputStage_SB_DFF_Q_2  (
    .C(clk),
    .D(sB_IO_6_D_IN_0),
    .Q(\gpio_bank0.SBGPIOLogic_inputStage [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputStage_SB_DFF_Q_3  (
    .C(clk),
    .D(sB_IO_5_D_IN_0),
    .Q(\gpio_bank0.SBGPIOLogic_inputStage [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputStage_SB_DFF_Q_4  (
    .C(clk),
    .D(sB_IO_4_D_IN_0),
    .Q(\gpio_bank0.SBGPIOLogic_inputStage [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputStage_SB_DFF_Q_5  (
    .C(clk),
    .D(sB_IO_3_D_IN_0),
    .Q(\gpio_bank0.SBGPIOLogic_inputStage [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputStage_SB_DFF_Q_6  (
    .C(clk),
    .D(sB_IO_2_D_IN_0),
    .Q(\gpio_bank0.SBGPIOLogic_inputStage [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank0.SBGPIOLogic_inputStage_SB_DFF_Q_7  (
    .C(clk),
    .D(sB_IO_1_D_IN_0),
    .Q(\gpio_bank0.SBGPIOLogic_inputStage [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_D ),
    .Q(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_1  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_1_D ),
    .Q(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_2  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_2_D ),
    .Q(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_3  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_3_D ),
    .Q(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_4  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_4_D ),
    .Q(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_5  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_5_D ),
    .Q(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_6  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_6_D ),
    .Q(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_7  (
    .C(clk),
    .D(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_7_D ),
    .Q(\gpio_bank0.SBGPIOLogic_sbDataOutputReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank0.rdy_SB_DFFR_Q  (
    .C(clk),
    .D(\gpio_bank0.when_GPIOBank_l69 ),
    .Q(\gpio_bank0.rdy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gpio_bank0.rdy_SB_LUT4_I3  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I0 [0]),
    .I1(\gpio_bank0.rdy_SB_LUT4_I3_I1 [0]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I2 [2]),
    .I3(\gpio_bank0.rdy ),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0 [0]),
    .I3(\gpio_bank0.rdy_SB_LUT4_I3_I0 [1]),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_O  (
    .I0(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [1]),
    .I2(\gcd_periph.busCtrl.io_valid_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_SB_LUT4_I3_O [3]),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0 [0]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0 [1]),
    .I3(\gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0 [2]),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0 [0]),
    .I1(\gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0 [1]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0 [2]),
    .I3(\gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0 [3]),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_1  (
    .I0(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [1]),
    .I2(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [3]),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.address [14]),
    .I2(\busMaster.address [15]),
    .I3(\busMaster.address [13]),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\busMaster.address [29]),
    .I1(\busMaster.address [31]),
    .I2(\busMaster.address [30]),
    .I3(\busMaster.address [28]),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\busMaster.address [20]),
    .I1(\busMaster.address [21]),
    .I2(\busMaster.address [22]),
    .I3(\busMaster.address [23]),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\busMaster.address [24]),
    .I1(\busMaster.address [25]),
    .I2(\busMaster.address [26]),
    .I3(\busMaster.address [27]),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0 [0]),
    .I3(\gpio_bank0.rdy_SB_LUT4_I3_I2 [2]),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O [0]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I3(\gpio_bank1.rdy_SB_LUT4_I0_I1 [0]),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I3(\gcd_periph.sbDataOutputReg [8]),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.address [14]),
    .I2(\busMaster.address [13]),
    .I3(\busMaster.address [15]),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h007f)
  ) \gpio_bank0.rdy_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\gcd_periph.busCtrl.busStateMachine_readyFlag ),
    .I1(\gpio_bank0.rdy_SB_LUT4_I3_I0 [1]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I0 [0]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg ),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \gpio_bank0.when_GPIOBank_l69_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gpio_bank0.rdy_SB_LUT4_I3_I0 [0]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I1 [0]),
    .I3(\gpio_bank0.rdy_SB_LUT4_I3_I2 [2]),
    .O(\gpio_bank0.when_GPIOBank_l69 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputReg_SB_DFF_Q  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_inputStage [7]),
    .Q(\gpio_bank1.SBGPIOLogic_inputReg [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputReg_SB_DFF_Q_1  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_inputStage [6]),
    .Q(\gpio_bank1.SBGPIOLogic_inputReg [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputReg_SB_DFF_Q_2  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_inputStage [5]),
    .Q(\gpio_bank1.SBGPIOLogic_inputReg [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputReg_SB_DFF_Q_3  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_inputStage [4]),
    .Q(\gpio_bank1.SBGPIOLogic_inputReg [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputReg_SB_DFF_Q_4  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_inputStage [3]),
    .Q(\gpio_bank1.SBGPIOLogic_inputReg [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputReg_SB_DFF_Q_5  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_inputStage [2]),
    .Q(\gpio_bank1.SBGPIOLogic_inputReg [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputReg_SB_DFF_Q_6  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_inputStage [1]),
    .Q(\gpio_bank1.SBGPIOLogic_inputReg [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputReg_SB_DFF_Q_7  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_inputStage [0]),
    .Q(\gpio_bank1.SBGPIOLogic_inputReg [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputStage_SB_DFF_Q  (
    .C(clk),
    .D(sB_IO_16_D_IN_0),
    .Q(\gpio_bank1.SBGPIOLogic_inputStage [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputStage_SB_DFF_Q_1  (
    .C(clk),
    .D(sB_IO_15_D_IN_0),
    .Q(\gpio_bank1.SBGPIOLogic_inputStage [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputStage_SB_DFF_Q_2  (
    .C(clk),
    .D(sB_IO_14_D_IN_0),
    .Q(\gpio_bank1.SBGPIOLogic_inputStage [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputStage_SB_DFF_Q_3  (
    .C(clk),
    .D(sB_IO_13_D_IN_0),
    .Q(\gpio_bank1.SBGPIOLogic_inputStage [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputStage_SB_DFF_Q_4  (
    .C(clk),
    .D(sB_IO_12_D_IN_0),
    .Q(\gpio_bank1.SBGPIOLogic_inputStage [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputStage_SB_DFF_Q_5  (
    .C(clk),
    .D(sB_IO_11_D_IN_0),
    .Q(\gpio_bank1.SBGPIOLogic_inputStage [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputStage_SB_DFF_Q_6  (
    .C(clk),
    .D(sB_IO_10_D_IN_0),
    .Q(\gpio_bank1.SBGPIOLogic_inputStage [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1267.3-1270.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \gpio_bank1.SBGPIOLogic_inputStage_SB_DFF_Q_7  (
    .C(clk),
    .D(sB_IO_9_D_IN_0),
    .Q(\gpio_bank1.SBGPIOLogic_inputStage [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_D ),
    .Q(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_1  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_1_D ),
    .Q(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_2  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_2_D ),
    .Q(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_3  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_3_D ),
    .Q(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_4  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_4_D ),
    .Q(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_5  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_5_D ),
    .Q(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_6  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_6_D ),
    .Q(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_7  (
    .C(clk),
    .D(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_7_D ),
    .Q(\gpio_bank1.SBGPIOLogic_sbDataOutputReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_bank1.rdy_SB_DFFR_Q  (
    .C(clk),
    .D(\gpio_bank1.when_GPIOBank_l69 ),
    .Q(\gpio_bank1.rdy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) \gpio_bank1.rdy_SB_LUT4_I0  (
    .I0(\gpio_bank1.rdy ),
    .I1(\gpio_bank1.rdy_SB_LUT4_I0_I1 [0]),
    .I2(\uart_peripheral.rdy ),
    .I3(\gpio_bank0.rdy_SB_LUT4_I3_I1 [0]),
    .O(\gpio_bank0.rdy_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gpio_bank1.rdy_SB_LUT4_I0_I1_SB_LUT4_O  (
    .I0(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [0]),
    .I1(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [1]),
    .I2(\gcd_periph.busCtrl.io_valid_SB_LUT4_I3_O [2]),
    .I3(\gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [2]),
    .O(\gpio_bank1.rdy_SB_LUT4_I0_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \gpio_bank1.when_GPIOBank_l69_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\gpio_bank1.when_GPIOBank_l69 ),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I3(\busMaster.io_ctrl_write ),
    .O(sB_IO_9_D_OUT_0_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \gpio_bank1.when_GPIOBank_l69_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\gpio_bank1.when_GPIOBank_l69 ),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\busMaster.io_ctrl_write ),
    .O(sB_IO_9_OUTPUT_ENABLE_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gpio_bank1.when_GPIOBank_l69_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank1.rdy_SB_LUT4_I0_I1 [0]),
    .I3(\gpio_bank0.rdy_SB_LUT4_I3_I1 [1]),
    .O(\gpio_bank1.when_GPIOBank_l69 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.writeData [31]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.writeData [30]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.writeData [21]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.writeData [20]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.writeData [19]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.writeData [18]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.writeData [17]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.writeData [16]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.writeData [15]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.writeData [14]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.writeData [13]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.writeData [12]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.writeData [29]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.writeData [11]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.writeData [10]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.writeData [9]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.writeData [8]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.writeData [7]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.writeData [6]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.writeData [5]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.writeData [4]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.writeData [3]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.writeData [2]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.writeData [28]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.writeData [1]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.writeData [0]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.writeData [27]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.writeData [26]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.writeData [25]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.writeData [24]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.writeData [23]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.writeData [22]),
    .E(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O ),
    .Q(\gpio_led.led_out_val [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:316.11-328.4|../hw/gen/HWITLTopLevel.v:1317.3-1332.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_led.rdy_SB_DFFR_Q  (
    .C(clk),
    .D(\gpio_led.when_GPIOLED_l38 ),
    .Q(\gpio_led.rdy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \gpio_led.rdy_SB_LUT4_I3  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I1(\gpio_bank0.when_GPIOBank_l69 ),
    .I2(\gpio_led.rdy_SB_LUT4_I3_I2 [2]),
    .I3(\gpio_led.rdy ),
    .O(\gpio_led.rdy_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03ff)
  ) \gpio_led.rdy_SB_LUT4_I3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gpio_bank1.rdy_SB_LUT4_I0_I1 [0]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I1 [0]),
    .I3(\gpio_bank0.rdy_SB_LUT4_I3_I1 [1]),
    .O(\gpio_led.rdy_SB_LUT4_I3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \gpio_led.rdy_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\gpio_bank0.rdy_SB_LUT4_I3_I1 [1]),
    .I1(\gpio_bank0.rdy_SB_LUT4_I3_O [1]),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_O [2]),
    .I3(\gpio_bank0.rdy_SB_LUT4_I3_O [3]),
    .O(\gpio_led.rdy_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gpio_led.rdy_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .I3(\gcd_periph.busCtrl.io_valid ),
    .O(\gpio_led.rdy_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \gpio_led.when_GPIOLED_l38_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\gpio_led.when_GPIOLED_l38 ),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I3(\busMaster.io_ctrl_write ),
    .O(\gpio_led.when_GPIOLED_l38_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gpio_led.when_GPIOLED_l38_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O [0]),
    .I3(\gpio_bank1.rdy_SB_LUT4_I0_I1 [0]),
    .O(\gpio_led.when_GPIOLED_l38 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:385.20-437.4|../hw/gen/HWITLTopLevel.v:807.3-819.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \io_sb_decoder.decodeLogic_noHitReg_SB_DFFER_Q  (
    .C(clk),
    .D(\io_sb_decoder.when_SimpleBusDecoder_l53 ),
    .E(\io_sb_decoder.decodeLogic_noHitReg_SB_DFFER_Q_E ),
    .Q(\io_sb_decoder.decodeLogic_noHitReg ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(\gpio_led.when_GPIOLED_l38 ),
    .I1(\io_sb_decoder.when_SimpleBusDecoder_l53_SB_LUT4_O_I2 [1]),
    .I2(\gcd_periph.busCtrl.io_valid ),
    .I3(timeout_state_SB_DFFER_Q_D[0]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg ),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_I3 [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(\busMaster.readData [0]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [2]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O [2]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [0]),
    .I2(\builder.rbFSM_byteCounter_value [1]),
    .I3(\builder.rbFSM_byteCounter_value [2]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [0]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [0]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_1  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [1]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [1]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_2  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [2]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_3  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [3]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [3]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_4  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [4]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [4]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_5  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [5]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [5]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_6  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [6]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [6]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_7  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [7]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [7]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [1]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [2]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O [0]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O [1]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O [2]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [0]),
    .I1(\busMaster.readData [23]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [2]),
    .I3(\busMaster.readData [7]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\busMaster.readData [15]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.readData [31]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [0]),
    .I1(\busMaster.readData [22]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [2]),
    .I3(\busMaster.readData [6]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\busMaster.readData [14]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.readData [30]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [0]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [5]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [2]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.readData [29]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [0]),
    .I1(\busMaster.readData [21]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1]),
    .I3(\busMaster.readData [13]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [0]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [4]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [2]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.readData [28]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1  (
    .I0(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [0]),
    .I1(\busMaster.readData [20]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1]),
    .I3(\busMaster.readData [12]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5  (
    .I0(\busMaster.readData [19]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [0]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [2]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [11]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.readData [27]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [2]),
    .I3(\busMaster.readData [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [0]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O  (
    .I0(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [0]),
    .I1(\busMaster.readData [18]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [2]),
    .I3(\busMaster.readData [2]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_1  (
    .I0(\busMaster.readData [10]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.readData [26]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf1ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\busMaster.readData [16]),
    .I1(\builder.rbFSM_byteCounter_value [0]),
    .I2(\builder.rbFSM_byteCounter_value [2]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_O_I3 [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\busMaster.readData [24]),
    .I1(\busMaster.readData [8]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3  (
    .I0(\busMaster.command [5]),
    .I1(\busMaster.command [6]),
    .I2(\busMaster.command [7]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg ),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1  (
    .I0(\busMaster.command [3]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [1]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [2]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_I3 [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\busMaster.readData [1]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [2]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\busMaster.readData [25]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [0]),
    .I1(\busMaster.readData [17]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1]),
    .I3(\busMaster.readData [9]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0017)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\busMaster.command [2]),
    .I1(\busMaster.command [1]),
    .I2(\busMaster.command [0]),
    .I3(\busMaster.command [4]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \io_sb_decoder.when_SimpleBusDecoder_l53_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gpio_led.when_GPIOLED_l38 ),
    .I2(\io_sb_decoder.when_SimpleBusDecoder_l53_SB_LUT4_O_I2 [1]),
    .I3(\gcd_periph.busCtrl.io_valid ),
    .O(\io_sb_decoder.when_SimpleBusDecoder_l53 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \io_sb_decoder.when_SimpleBusDecoder_l53_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2]),
    .I2(\gpio_bank0.when_GPIOBank_l69 ),
    .I3(\gpio_led.rdy_SB_LUT4_I3_I2 [2]),
    .O(\io_sb_decoder.when_SimpleBusDecoder_l53_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) resetn_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(resetn),
    .O(resetn_SB_LUT4_I3_O)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .I0(\rxFifo._zz_1 ),
    .I1(\rxFifo.logic_pushPtr_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .CO(\rxFifo._zz_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\rxFifo.logic_pushPtr_value [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .CO(\rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\rxFifo.logic_pushPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo._zz_1_SB_DFF_D  (
    .C(clk),
    .D(\rxFifo._zz_1 ),
    .Q(\rxFifo._zz_1_SB_DFF_D_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O  (
    .I0(\rxFifo.logic_popPtr_valueNext [2]),
    .I1(\rxFifo.logic_ram.0.0_WADDR [1]),
    .I2(\rxFifo.logic_popPtr_valueNext [3]),
    .I3(\rxFifo.logic_ram.0.0_WADDR [3]),
    .O(\rxFifo._zz_1_SB_DFF_D_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_popPtr_valueNext [0]),
    .I1(\rxFifo.logic_ram.0.0_WADDR_1 [1]),
    .I2(\rxFifo.logic_popPtr_valueNext [1]),
    .I3(\rxFifo.logic_ram.0.0_WADDR_1 [3]),
    .O(\rxFifo._zz_1_SB_DFF_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \rxFifo._zz_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo.logic_risingOccupancy ),
    .I2(\rxFifo._zz_1_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_2.rx.stateMachine_validReg ),
    .O(\rxFifo._zz_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I3(\rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .O(\rxFifo._zz_1_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\rxFifo.logic_pushPtr_value [2]),
    .I1(\rxFifo.logic_popPtr_value [2]),
    .I2(\rxFifo.logic_pushPtr_value [3]),
    .I3(\rxFifo.logic_popPtr_value [3]),
    .O(\rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_pushPtr_value [0]),
    .I1(\rxFifo.logic_popPtr_value [0]),
    .I2(\rxFifo.logic_pushPtr_value [1]),
    .I3(\rxFifo.logic_popPtr_value [1]),
    .O(\rxFifo._zz_1_SB_LUT4_O_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo._zz_io_pop_valid_SB_DFFR_Q  (
    .C(clk),
    .D(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D ),
    .Q(\rxFifo._zz_io_pop_valid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1]),
    .O(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\rxFifo.logic_popPtr_valueNext [2]),
    .I1(\rxFifo.logic_pushPtr_value [2]),
    .I2(\rxFifo.logic_popPtr_valueNext [3]),
    .I3(\rxFifo.logic_pushPtr_value [3]),
    .O(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_popPtr_valueNext [0]),
    .I1(\rxFifo.logic_pushPtr_value [0]),
    .I2(\rxFifo.logic_popPtr_valueNext [1]),
    .I3(\rxFifo.logic_pushPtr_value [1]),
    .O(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo._zz_io_pop_valid ),
    .I2(\rxFifo.logic_risingOccupancy ),
    .I3(\rxFifo._zz_1_SB_LUT4_O_I2 [2]),
    .O(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff03)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I2(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .I3(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .O(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [0]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [1]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [2]),
    .O(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .I0(\rxFifo._zz_logic_popPtr_valueNext_1 ),
    .I1(\rxFifo.logic_popPtr_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .CO(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\rxFifo.logic_popPtr_value [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .CO(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\rxFifo.logic_popPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O  (
    .I0(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [0]),
    .I1(\tic.tic_stateReg [1]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [2]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_popPtr_value [3]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .O(\rxFifo.logic_popPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_popPtr_value [2]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .O(\rxFifo.logic_popPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_popPtr_value [1]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .O(\rxFifo.logic_popPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\rxFifo._zz_logic_popPtr_valueNext_1 ),
    .I2(\rxFifo.logic_popPtr_value [0]),
    .I3(1'h0),
    .O(\rxFifo.logic_popPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [3]),
    .Q(\rxFifo.logic_popPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [2]),
    .Q(\rxFifo.logic_popPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [1]),
    .Q(\rxFifo.logic_popPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [0]),
    .Q(\rxFifo.logic_popPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_pushPtr_value [3]),
    .I3(\rxFifo._zz_1_SB_CARRY_I0_CO [3]),
    .O(\rxFifo.logic_pushPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_pushPtr_value [2]),
    .I3(\rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .O(\rxFifo.logic_pushPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_pushPtr_value [1]),
    .I3(\rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .O(\rxFifo.logic_pushPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\rxFifo._zz_1 ),
    .I2(\rxFifo.logic_pushPtr_value [0]),
    .I3(1'h0),
    .O(\rxFifo.logic_pushPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [3]),
    .Q(\rxFifo.logic_pushPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [2]),
    .Q(\rxFifo.logic_pushPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [1]),
    .Q(\rxFifo.logic_pushPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [0]),
    .Q(\rxFifo.logic_pushPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h1),
    .WRITE_MODE(2'h1)
  ) \rxFifo.logic_ram.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 2'h0, \rxFifo.logic_popPtr_valueNext [0], 5'h00, \rxFifo.logic_popPtr_valueNext [3:1] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \rxFifo.logic_ram.0.0_RDATA_7 [15], \rxFifo.logic_ram.0.0_RDATA [0], \rxFifo.logic_ram.0.0_RDATA_7 [13], \rxFifo.logic_ram.0.0_RDATA_1 [0], \rxFifo.logic_ram.0.0_RDATA_7 [11], \rxFifo.logic_ram.0.0_RDATA_2 [0], \rxFifo.logic_ram.0.0_RDATA_7 [9], \rxFifo.logic_ram.0.0_RDATA_3 [0], \rxFifo.logic_ram.0.0_RDATA_7 [7], \rxFifo.logic_ram.0.0_RDATA_4 [0], \rxFifo.logic_ram.0.0_RDATA_7 [5], \rxFifo.logic_ram.0.0_RDATA_5 [0], \rxFifo.logic_ram.0.0_RDATA_7 [3], \rxFifo.logic_ram.0.0_RDATA_6 [0], \rxFifo.logic_ram.0.0_RDATA_7 [1], \rxFifo.logic_ram.0.0_RDATA_8 [1] }),
    .RE(1'h1),
    .WADDR({ 2'h0, \rxFifo.logic_ram.0.0_WADDR_1 [1], 5'h00, \rxFifo.logic_ram.0.0_WADDR [3], \rxFifo.logic_ram.0.0_WADDR [1], \rxFifo.logic_ram.0.0_WADDR_1 [3] }),
    .WCLK(clk),
    .WCLKE(\rxFifo._zz_1_SB_DFF_D_Q [2]),
    .WDATA({ 1'hx, \rxFifo.logic_ram.0.0_WDATA [7], 1'hx, \rxFifo.logic_ram.0.0_WDATA [3], 1'hx, \rxFifo.logic_ram.0.0_WDATA [5], 1'hx, \rxFifo.logic_ram.0.0_WDATA [1], 1'hx, \rxFifo.logic_ram.0.0_WDATA [6], 1'hx, \rxFifo.logic_ram.0.0_WDATA [2], 1'hx, \rxFifo.logic_ram.0.0_WDATA [4], 1'hx, \rxFifo.logic_ram.0.0_WDATA [0] }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [3]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_1 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_1 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .O(\busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_2_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [5]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_2_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_2 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_2 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [1]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_3 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_3 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [6]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_4 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_4 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_4 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_5_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [2]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_5 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q_D ),
    .Q(\rxFifo.logic_ram.0.0_RDATA_6 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [4]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_6 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo._zz_1_SB_DFF_D_Q [0]),
    .I2(\rxFifo._zz_1_SB_DFF_D_Q [1]),
    .I3(\rxFifo._zz_1_SB_DFF_D_Q [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_6 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_6 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_8_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [0]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_8 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_5 [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_5 [1]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .I3(\busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O_I2 [3]),
    .O(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1]),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3]),
    .O(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [7]),
    .Q(\rxFifo.logic_ram.0.0_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [1]),
    .Q(\rxFifo.logic_ram.0.0_WADDR_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [0]),
    .Q(\rxFifo.logic_ram.0.0_WADDR_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [3]),
    .Q(\rxFifo.logic_ram.0.0_WADDR [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_SB_DFF_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [2]),
    .Q(\rxFifo.logic_ram.0.0_WADDR [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:216.16-228.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \rxFifo.logic_risingOccupancy_SB_DFFER_Q  (
    .C(clk),
    .D(\rxFifo._zz_1 ),
    .E(\rxFifo.when_Stream_l1101 ),
    .Q(\rxFifo.logic_risingOccupancy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \rxFifo.when_Stream_l1101_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1 ),
    .I3(\rxFifo._zz_1 ),
    .O(\rxFifo.when_Stream_l1101 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:440.5-445.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_1 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_1_D_IN_0),
    .D_OUT_0(sB_IO_1_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_1_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio0_0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:512.5-517.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_10 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_10_D_IN_0),
    .D_OUT_0(sB_IO_10_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_10_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio1_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_10_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [1]),
    .E(sB_IO_9_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_10_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_10_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_10_D_OUT_0),
    .I2(sB_IO_10_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_10_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [1]),
    .E(sB_IO_9_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_10_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_10_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank1.SBGPIOLogic_inputReg [1]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_10_OUTPUT_ENABLE),
    .O(sB_IO_10_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:520.5-525.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_11 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_11_D_IN_0),
    .D_OUT_0(sB_IO_11_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_11_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio1_2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_11_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [2]),
    .E(sB_IO_9_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_11_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_11_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_11_D_OUT_0),
    .I2(sB_IO_11_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_11_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [2]),
    .E(sB_IO_9_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_11_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_11_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank1.SBGPIOLogic_inputReg [2]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_11_OUTPUT_ENABLE),
    .O(sB_IO_11_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:528.5-533.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_12 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_12_D_IN_0),
    .D_OUT_0(sB_IO_12_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_12_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio1_3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_12_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [3]),
    .E(sB_IO_9_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_12_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_12_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_12_D_OUT_0),
    .I2(sB_IO_12_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_12_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [3]),
    .E(sB_IO_9_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_12_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_12_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank1.SBGPIOLogic_inputReg [3]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_12_OUTPUT_ENABLE),
    .O(sB_IO_12_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:536.5-541.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_13 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_13_D_IN_0),
    .D_OUT_0(sB_IO_13_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_13_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio1_4)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_13_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [4]),
    .E(sB_IO_9_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_13_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_13_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_13_D_OUT_0),
    .I2(sB_IO_13_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_13_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [4]),
    .E(sB_IO_9_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_13_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_13_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank1.SBGPIOLogic_inputReg [4]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_13_OUTPUT_ENABLE),
    .O(sB_IO_13_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:544.5-549.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_14 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_14_D_IN_0),
    .D_OUT_0(sB_IO_14_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_14_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio1_5)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_14_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [5]),
    .E(sB_IO_9_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_14_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_14_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_14_D_OUT_0),
    .I2(sB_IO_14_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_14_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [5]),
    .E(sB_IO_9_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_14_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_14_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank1.SBGPIOLogic_inputReg [5]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_14_OUTPUT_ENABLE),
    .O(sB_IO_14_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:552.5-557.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_15 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_15_D_IN_0),
    .D_OUT_0(sB_IO_15_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_15_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio1_6)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_15_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [6]),
    .E(sB_IO_9_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_15_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_15_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_15_D_OUT_0),
    .I2(sB_IO_15_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_15_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [6]),
    .E(sB_IO_9_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_15_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_15_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank1.SBGPIOLogic_inputReg [6]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_15_OUTPUT_ENABLE),
    .O(sB_IO_15_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:560.5-565.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_16 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_16_D_IN_0),
    .D_OUT_0(sB_IO_16_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_16_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio1_7)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_16_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [7]),
    .E(sB_IO_9_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_16_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_16_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_16_D_OUT_0),
    .I2(sB_IO_16_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_16_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [7]),
    .E(sB_IO_9_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_16_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_16_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank1.SBGPIOLogic_inputReg [7]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_16_OUTPUT_ENABLE),
    .O(sB_IO_16_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_1_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [0]),
    .E(sB_IO_1_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_1_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) sB_IO_1_D_OUT_0_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(\gpio_bank0.when_GPIOBank_l69 ),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I3(\busMaster.io_ctrl_write ),
    .O(sB_IO_1_D_OUT_0_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_1_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_1_D_OUT_0),
    .I2(sB_IO_1_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_1_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [0]),
    .E(sB_IO_1_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_1_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) sB_IO_1_OUTPUT_ENABLE_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(\gpio_bank0.when_GPIOBank_l69 ),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\busMaster.io_ctrl_write ),
    .O(sB_IO_1_OUTPUT_ENABLE_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_1_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank0.SBGPIOLogic_inputReg [0]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_1_OUTPUT_ENABLE),
    .O(sB_IO_1_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:448.5-453.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_2 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_2_D_IN_0),
    .D_OUT_0(sB_IO_2_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_2_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio0_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_2_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [1]),
    .E(sB_IO_1_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_2_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_2_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_2_D_OUT_0),
    .I2(sB_IO_2_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_2_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [1]),
    .E(sB_IO_1_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_2_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_2_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank0.SBGPIOLogic_inputReg [1]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_2_OUTPUT_ENABLE),
    .O(sB_IO_2_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:456.5-461.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_3 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_3_D_IN_0),
    .D_OUT_0(sB_IO_3_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_3_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio0_2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_3_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [2]),
    .E(sB_IO_1_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_3_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_3_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_3_D_OUT_0),
    .I2(sB_IO_3_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_3_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [2]),
    .E(sB_IO_1_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_3_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_3_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank0.SBGPIOLogic_inputReg [2]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_3_OUTPUT_ENABLE),
    .O(sB_IO_3_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:464.5-469.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_4 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_4_D_IN_0),
    .D_OUT_0(sB_IO_4_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_4_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio0_3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_4_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [3]),
    .E(sB_IO_1_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_4_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_4_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_4_D_OUT_0),
    .I2(sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_4_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [3]),
    .E(sB_IO_1_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_4_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank0.SBGPIOLogic_inputReg [3]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_4_OUTPUT_ENABLE),
    .O(sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write ),
    .I3(\gpio_bank0.when_GPIOBank_l69 ),
    .O(sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:472.5-477.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_5 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_5_D_IN_0),
    .D_OUT_0(sB_IO_5_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_5_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio0_4)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_5_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [4]),
    .E(sB_IO_1_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_5_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_5_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_5_D_OUT_0),
    .I2(sB_IO_5_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_5_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [4]),
    .E(sB_IO_1_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_5_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_5_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank0.SBGPIOLogic_inputReg [4]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_5_OUTPUT_ENABLE),
    .O(sB_IO_5_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:480.5-485.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_6 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_6_D_IN_0),
    .D_OUT_0(sB_IO_6_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_6_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio0_5)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_6_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [5]),
    .E(sB_IO_1_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_6_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_6_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_6_D_OUT_0),
    .I2(sB_IO_6_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_6_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [5]),
    .E(sB_IO_1_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_6_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_6_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank0.SBGPIOLogic_inputReg [5]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_6_OUTPUT_ENABLE),
    .O(sB_IO_6_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:488.5-493.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_7 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_7_D_IN_0),
    .D_OUT_0(sB_IO_7_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_7_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio0_6)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_7_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [6]),
    .E(sB_IO_1_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_7_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_7_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_7_D_OUT_0),
    .I2(sB_IO_7_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_7_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [6]),
    .E(sB_IO_1_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_7_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_7_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank0.SBGPIOLogic_inputReg [6]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_7_OUTPUT_ENABLE),
    .O(sB_IO_7_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:496.5-501.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_8 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_8_D_IN_0),
    .D_OUT_0(sB_IO_8_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_8_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio0_7)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_8_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [7]),
    .E(sB_IO_1_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_8_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_8_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_8_D_OUT_0),
    .I2(sB_IO_8_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank0.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:329.16-343.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_8_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [7]),
    .E(sB_IO_1_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_8_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_8_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank0.SBGPIOLogic_inputReg [7]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_8_OUTPUT_ENABLE),
    .O(sB_IO_8_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:504.5-509.4" *)
  SB_IO #(
    .PIN_TYPE(6'h29)
  ) sB_IO_9 (
    .CLOCK_ENABLE(1'h1),
    .D_IN_0(sB_IO_9_D_IN_0),
    .D_OUT_0(sB_IO_9_D_OUT_0),
    .OUTPUT_ENABLE(sB_IO_9_OUTPUT_ENABLE),
    .PACKAGE_PIN(io_gpio1_0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_9_D_OUT_0_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [0]),
    .E(sB_IO_9_D_OUT_0_SB_DFFER_Q_E),
    .Q(sB_IO_9_D_OUT_0),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) sB_IO_9_D_OUT_0_SB_LUT4_I1 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I1(sB_IO_9_D_OUT_0),
    .I2(sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[2]),
    .I3(sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3]),
    .O(\gpio_bank1.SBGPIOLogic_sbDataOutputReg_SB_DFFR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:344.16-358.4|../hw/gen/HWITLTopLevel.v:1229.3-1265.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER sB_IO_9_OUTPUT_ENABLE_SB_DFFER_Q (
    .C(clk),
    .D(\busMaster.writeData [0]),
    .E(sB_IO_9_OUTPUT_ENABLE_SB_DFFER_Q_E),
    .Q(sB_IO_9_OUTPUT_ENABLE),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3 (
    .I0(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I1(\gpio_bank1.SBGPIOLogic_inputReg [0]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(sB_IO_9_OUTPUT_ENABLE),
    .O(sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.io_ctrl_write ),
    .I3(\gpio_bank1.when_GPIOBank_l69 ),
    .O(sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_1_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_2_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_3_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[1]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_4_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O_I2 [3]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_5_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_5 [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_5 [1]),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_6_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [0]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_7_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_1_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [6]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_2_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [5]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_3_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [4]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_4_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [3]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_5_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [2]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_6_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [1]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_7_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [0]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_0 [7]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_1_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [6]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_2_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [5]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_3_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [4]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_4_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [3]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_5_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [2]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_6_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [1]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_7_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [0]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_1 [7]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_1_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [6]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_2_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [5]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_3_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [4]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_4_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [3]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_5_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [2]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_6_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [1]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:242.27-250.4|../hw/gen/HWITLTopLevel.v:2560.3-2580.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_7_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [0]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0]),
    .I3(\serParConv.shiftReg_2 [7]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) \tic.tic_stateNext_SB_LUT4_O  (
    .I0(\builder.rbFSM_busyFlag_SB_LUT4_I2_O [0]),
    .I1(\builder.rbFSM_busyFlag_SB_LUT4_I2_O [1]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I2_O [2]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_O [3]),
    .O(\tic.tic_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) \tic.tic_stateNext_SB_LUT4_O_1  (
    .I0(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O [0]),
    .I1(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O [1]),
    .I2(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O [3]),
    .O(\tic.tic_stateNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \tic.tic_stateNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2 [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_2_I2 [1]),
    .O(\tic.tic_stateNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\builder.io_ctrl_respType ),
    .I1(\tic.tic_stateReg [1]),
    .I2(\busMaster.io_ctrl_write ),
    .I3(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .O(\tic.tic_stateNext_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(timeout_state),
    .I1(\tic.tic_stateReg [2]),
    .I2(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [0]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .O(\tic.tic_stateNext_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \tic.tic_stateNext_SB_LUT4_O_3  (
    .I0(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0]),
    .I1(\tic.tic_stateNext_SB_LUT4_O_3_I1 [1]),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [3]),
    .O(\tic.tic_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [3]),
    .I1(\tic.tic_stateReg [0]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [1]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I1 [1]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I0_1_I3 [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3 [3]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ee)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(\tic.tic_stateReg [3]),
    .I1(timeout_state),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I0_O [2]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I0_O [3]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_3_I0 [0]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [1]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [0]),
    .O(\tic.tic_stateNext_SB_LUT4_O_3_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:2198.3-2249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q  (
    .C(clk),
    .D(\tic.tic_stateNext [3]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:2198.3-2249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q_1  (
    .C(clk),
    .D(\tic.tic_stateNext [2]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:2198.3-2249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q_2  (
    .C(clk),
    .D(\tic.tic_stateNext [1]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:2198.3-2249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q_3  (
    .C(clk),
    .D(\tic.tic_stateNext [0]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1700.36-1700.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0440)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O  (
    .I0(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(timeout_state_SB_DFFER_Q_D[0]),
    .I2(\tic.tic_wordCounter_value [2]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .O(\tic.tic_wordCounter_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I2(timeout_state_SB_DFFER_Q_D[0]),
    .I3(\tic.tic_wordCounter_valueNext_SB_LUT4_O_2_I3 [1]),
    .O(\tic.tic_wordCounter_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I2(timeout_state_SB_DFFER_Q_D[0]),
    .I3(\tic.tic_wordCounter_valueNext_SB_LUT4_O_2_I3 [0]),
    .O(\tic.tic_wordCounter_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1700.36-1700.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_value [1]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .O(\tic.tic_wordCounter_valueNext_SB_LUT4_O_2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I3(\tic.tic_stateReg [1]),
    .O(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateReg [1]),
    .I3(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .O(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [3]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [2]),
    .O(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:2198.3-2249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \tic.tic_wordCounter_value_SB_DFFR_Q  (
    .C(clk),
    .D(\tic.tic_wordCounter_valueNext [2]),
    .Q(\tic.tic_wordCounter_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:2198.3-2249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \tic.tic_wordCounter_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\tic.tic_wordCounter_valueNext [1]),
    .Q(\tic.tic_wordCounter_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:2198.3-2249.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \tic.tic_wordCounter_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\tic.tic_wordCounter_valueNext [0]),
    .Q(\tic.tic_wordCounter_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1700.36-1700.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \tic.tic_wordCounter_willIncrement_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .I0(\tic.tic_wordCounter_willIncrement ),
    .I1(\tic.tic_wordCounter_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1700.36-1700.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .CO(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\tic.tic_wordCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:266.33-290.4|../hw/gen/HWITLTopLevel.v:1700.36-1700.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\tic.tic_wordCounter_willIncrement ),
    .I2(\tic.tic_wordCounter_value [0]),
    .I3(1'h0),
    .O(\tic.tic_wordCounter_valueNext_SB_LUT4_O_2_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_I2  (
    .I0(\builder.rbFSM_busyFlag_SB_LUT4_I0_1_O [0]),
    .I1(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I2(\tic.tic_wordCounter_willIncrement ),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I0_1_O [3]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I2(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [0]),
    .O(\tic.tic_wordCounter_willIncrement )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_wordCounter_value [0]),
    .I2(\tic.tic_wordCounter_value [1]),
    .I3(\tic.tic_wordCounter_value [2]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[9]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[9]),
    .O(timeout_counter_valueNext[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_1 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[8]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[8]),
    .O(timeout_counter_valueNext[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_10 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[13]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[13]),
    .O(timeout_counter_valueNext[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_11 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[12]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[12]),
    .O(timeout_counter_valueNext[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_12 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[11]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[11]),
    .O(timeout_counter_valueNext[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_13 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[10]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[10]),
    .O(timeout_counter_valueNext[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) timeout_counter_valueNext_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_counter_value[0]),
    .I3(timeout_state_SB_DFFER_Q_D[0]),
    .O(timeout_counter_valueNext[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_2 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[7]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[7]),
    .O(timeout_counter_valueNext[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_3 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[6]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[6]),
    .O(timeout_counter_valueNext[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_4 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[5]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[5]),
    .O(timeout_counter_valueNext[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_5 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[4]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[4]),
    .O(timeout_counter_valueNext[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_6 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[3]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[3]),
    .O(timeout_counter_valueNext[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_7 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[2]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[2]),
    .O(timeout_counter_valueNext[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_8 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[1]),
    .I3(timeout_counter_value[0]),
    .O(timeout_counter_valueNext[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_9 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[14]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[14]),
    .O(timeout_counter_valueNext[14])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[9]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[10]),
    .I0(1'h0),
    .I1(timeout_counter_value[9])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_1 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[8]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[9]),
    .I0(1'h0),
    .I1(timeout_counter_value[8])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_10 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[12]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[13]),
    .I0(1'h0),
    .I1(timeout_counter_value[12])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_11 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[11]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[12]),
    .I0(1'h0),
    .I1(timeout_counter_value[11])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_12 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[10]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[11]),
    .I0(1'h0),
    .I1(timeout_counter_value[10])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_2 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[7]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[8]),
    .I0(1'h0),
    .I1(timeout_counter_value[7])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_3 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[6]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[7]),
    .I0(1'h0),
    .I1(timeout_counter_value[6])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_4 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[5]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[6]),
    .I0(1'h0),
    .I1(timeout_counter_value[5])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_5 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[4]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[5]),
    .I0(1'h0),
    .I1(timeout_counter_value[4])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_6 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[3]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[4]),
    .I0(1'h0),
    .I1(timeout_counter_value[3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_7 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[2]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[3]),
    .I0(1'h0),
    .I1(timeout_counter_value[2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_8 (
    .CI(timeout_counter_value[0]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[2]),
    .I0(1'h0),
    .I1(timeout_counter_value[1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:589.36-589.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_9 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[13]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[14]),
    .I0(1'h0),
    .I1(timeout_counter_value[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q (
    .C(clk),
    .D(timeout_counter_valueNext[14]),
    .Q(timeout_counter_value[14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_1 (
    .C(clk),
    .D(timeout_counter_valueNext[13]),
    .Q(timeout_counter_value[13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_10 (
    .C(clk),
    .D(timeout_counter_valueNext[4]),
    .Q(timeout_counter_value[4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_11 (
    .C(clk),
    .D(timeout_counter_valueNext[3]),
    .Q(timeout_counter_value[3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_12 (
    .C(clk),
    .D(timeout_counter_valueNext[2]),
    .Q(timeout_counter_value[2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_13 (
    .C(clk),
    .D(timeout_counter_valueNext[1]),
    .Q(timeout_counter_value[1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_14 (
    .C(clk),
    .D(timeout_counter_valueNext[0]),
    .Q(timeout_counter_value[0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_2 (
    .C(clk),
    .D(timeout_counter_valueNext[12]),
    .Q(timeout_counter_value[12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_3 (
    .C(clk),
    .D(timeout_counter_valueNext[11]),
    .Q(timeout_counter_value[11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_4 (
    .C(clk),
    .D(timeout_counter_valueNext[10]),
    .Q(timeout_counter_value[10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_5 (
    .C(clk),
    .D(timeout_counter_valueNext[9]),
    .Q(timeout_counter_value[9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_6 (
    .C(clk),
    .D(timeout_counter_valueNext[8]),
    .Q(timeout_counter_value[8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_7 (
    .C(clk),
    .D(timeout_counter_valueNext[7]),
    .Q(timeout_counter_value[7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_8 (
    .C(clk),
    .D(timeout_counter_valueNext[6]),
    .Q(timeout_counter_value[6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_9 (
    .C(clk),
    .D(timeout_counter_valueNext[5]),
    .Q(timeout_counter_value[5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:655.3-668.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER timeout_state_SB_DFFER_Q (
    .C(clk),
    .D(timeout_state_SB_DFFER_Q_D[0]),
    .E(timeout_state_SB_DFFER_Q_E[0]),
    .Q(timeout_state),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D[0]),
    .I3(\tic.tic_stateReg [3]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80ff)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I3 (
    .I0(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0[0]),
    .I1(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0[1]),
    .I2(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0[2]),
    .I3(timeout_state_SB_DFFER_Q_D[0]),
    .O(timeout_state_SB_DFFER_Q_E[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0]),
    .I3(timeout_state_SB_DFFER_Q_D[0]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I3(timeout_state_SB_DFFER_Q_D[0]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0]),
    .I3(timeout_state_SB_DFFER_Q_D[0]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0_SB_LUT4_O (
    .I0(timeout_counter_value[6]),
    .I1(timeout_counter_value[9]),
    .I2(timeout_counter_value[13]),
    .I3(timeout_counter_value[0]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0_SB_LUT4_O_1 (
    .I0(timeout_counter_value[1]),
    .I1(timeout_counter_value[2]),
    .I2(timeout_counter_value[3]),
    .I3(timeout_counter_value[4]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0_SB_LUT4_O_2 (
    .I0(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0_SB_LUT4_O_2_I0[0]),
    .I1(timeout_counter_value[11]),
    .I2(timeout_counter_value[12]),
    .I3(timeout_counter_value[14]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(timeout_counter_value[5]),
    .I1(timeout_counter_value[7]),
    .I2(timeout_counter_value[8]),
    .I3(timeout_counter_value[10]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [0]),
    .O(timeout_state_SB_DFFER_Q_D[0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\txFifo._zz_1_SB_CARRY_I0_CO [1]),
    .I0(\txFifo._zz_1 ),
    .I1(\txFifo.logic_pushPtr_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\txFifo._zz_1_SB_CARRY_I0_CO [2]),
    .CO(\txFifo._zz_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\txFifo._zz_1_SB_CARRY_I0_CO [1]),
    .CO(\txFifo._zz_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo._zz_1_SB_DFF_D  (
    .C(clk),
    .D(\txFifo._zz_1 ),
    .Q(\txFifo._zz_1_SB_DFF_D_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\txFifo._zz_1_SB_DFF_D_Q [0]),
    .I2(\txFifo._zz_1_SB_DFF_D_Q [1]),
    .I3(\txFifo._zz_1_SB_DFF_D_Q [2]),
    .O(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D  (
    .C(clk),
    .D(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O ),
    .Q(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [4]),
    .Q(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q_SB_DFF_Q_1  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [2]),
    .Q(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_valueNext [2]),
    .I1(\txFifo.logic_ram.0.0_WADDR [1]),
    .I2(\txFifo.logic_popPtr_valueNext [3]),
    .I3(\txFifo.logic_ram.0.0_WADDR [3]),
    .O(\txFifo._zz_1_SB_DFF_D_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O_1  (
    .I0(\txFifo.logic_popPtr_valueNext [0]),
    .I1(\txFifo.logic_ram.0.0_WADDR_1 [1]),
    .I2(\txFifo.logic_popPtr_valueNext [1]),
    .I3(\txFifo.logic_ram.0.0_WADDR_1 [3]),
    .O(\txFifo._zz_1_SB_DFF_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \txFifo._zz_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [0]),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1]),
    .I3(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2]),
    .O(\txFifo._zz_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo._zz_io_pop_valid_SB_DFFR_Q  (
    .C(clk),
    .D(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D ),
    .Q(\txFifo._zz_io_pop_valid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1]),
    .O(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_valueNext [2]),
    .I1(\txFifo.logic_pushPtr_value [2]),
    .I2(\txFifo.logic_popPtr_valueNext [3]),
    .I3(\txFifo.logic_pushPtr_value [3]),
    .O(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\txFifo.logic_popPtr_valueNext [0]),
    .I1(\txFifo.logic_pushPtr_value [0]),
    .I2(\txFifo.logic_popPtr_valueNext [1]),
    .I3(\txFifo.logic_pushPtr_value [1]),
    .O(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\txFifo._zz_io_pop_valid ),
    .I2(\txFifo.logic_risingOccupancy ),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [0]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [0]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_value [3]),
    .I1(\txFifo.logic_pushPtr_value [3]),
    .I2(\txFifo.logic_pushPtr_value [2]),
    .I3(\txFifo.logic_popPtr_value [2]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\txFifo.logic_popPtr_value [0]),
    .I1(\txFifo.logic_pushPtr_value [0]),
    .I2(\txFifo.logic_popPtr_value [1]),
    .I3(\txFifo.logic_pushPtr_value [1]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I3(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.tx.stateMachine_state [1]),
    .I2(\txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_I3 [1]),
    .I3(\uartCtrl_2.tx.stateMachine_state [0]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I2_O [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .I0(\txFifo._zz_logic_popPtr_valueNext_1 ),
    .I1(\txFifo.logic_popPtr_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .CO(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\txFifo.logic_popPtr_value [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .CO(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\txFifo.logic_popPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O  (
    .I0(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_2.tx.stateMachine_state [2]),
    .I2(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .O(\txFifo._zz_logic_popPtr_valueNext_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I1 [3]),
    .I3(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [1]),
    .O(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0]),
    .I2(\uartCtrl_2.clockDivider_tickReg ),
    .I3(\uartCtrl_2.rx.sampler_value ),
    .O(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_2.rx.break_counter [3]),
    .I2(\uartCtrl_2.rx.break_counter [5]),
    .I3(\uartCtrl_2.rx.break_counter [6]),
    .O(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.break_counter [0]),
    .I1(\uartCtrl_2.rx.break_counter [1]),
    .I2(\uartCtrl_2.rx.break_counter [2]),
    .I3(\uartCtrl_2.rx.break_counter [4]),
    .O(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_popPtr_value [3]),
    .I3(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .O(\txFifo.logic_popPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_popPtr_value [2]),
    .I3(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .O(\txFifo.logic_popPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_popPtr_value [1]),
    .I3(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .O(\txFifo.logic_popPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\txFifo._zz_logic_popPtr_valueNext_1 ),
    .I2(\txFifo.logic_popPtr_value [0]),
    .I3(1'h0),
    .O(\txFifo.logic_popPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [3]),
    .Q(\txFifo.logic_popPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [2]),
    .Q(\txFifo.logic_popPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [1]),
    .Q(\txFifo.logic_popPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [0]),
    .Q(\txFifo.logic_popPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \txFifo.logic_ptrDif_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_value [3]),
    .I1(\txFifo.logic_pushPtr_value [3]),
    .I2(1'h0),
    .I3(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [3]),
    .O(\txFifo.logic_ptrDif [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [2]),
    .I2(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2]),
    .I3(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .O(\txFifo.logic_ptrDif [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [1]),
    .I2(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1]),
    .I3(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .O(\txFifo.logic_ptrDif [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [0]),
    .I2(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0]),
    .I3(1'h1),
    .O(\txFifo.logic_ptrDif [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\txFifo.logic_popPtr_value [2]),
    .O(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\txFifo.logic_popPtr_value [1]),
    .O(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\txFifo.logic_popPtr_value [0]),
    .O(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .CO(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [3]),
    .I0(\txFifo.logic_pushPtr_value [2]),
    .I1(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .CO(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .I0(\txFifo.logic_pushPtr_value [1]),
    .I1(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(1'h1),
    .CO(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .I0(\txFifo.logic_pushPtr_value [0]),
    .I1(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_pushPtr_value [3]),
    .I3(\txFifo._zz_1_SB_CARRY_I0_CO [3]),
    .O(\txFifo.logic_pushPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_pushPtr_value [2]),
    .I3(\txFifo._zz_1_SB_CARRY_I0_CO [2]),
    .O(\txFifo.logic_pushPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_pushPtr_value [1]),
    .I3(\txFifo._zz_1_SB_CARRY_I0_CO [1]),
    .O(\txFifo.logic_pushPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\txFifo._zz_1 ),
    .I2(\txFifo.logic_pushPtr_value [0]),
    .I3(1'h0),
    .O(\txFifo.logic_pushPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [3]),
    .Q(\txFifo.logic_pushPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [2]),
    .Q(\txFifo.logic_pushPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [1]),
    .Q(\txFifo.logic_pushPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [0]),
    .Q(\txFifo.logic_pushPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h1),
    .WRITE_MODE(2'h1)
  ) \txFifo.logic_ram.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 2'h0, \txFifo.logic_popPtr_valueNext [0], 5'h00, \txFifo.logic_popPtr_valueNext [3:1] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \txFifo.logic_ram.0.0_RDATA_5 [15], \txFifo.logic_ram.0.0_RDATA [0], \txFifo.logic_ram.0.0_RDATA_5 [13], \txFifo.logic_ram.0.0_RDATA_1 [0], \txFifo.logic_ram.0.0_RDATA_5 [11], \txFifo.logic_ram.0.0_RDATA_1 [1], \txFifo.logic_ram.0.0_RDATA_5 [9], \txFifo.logic_ram.0.0_RDATA_2 [0], \txFifo.logic_ram.0.0_RDATA_5 [7], \txFifo.logic_ram.0.0_RDATA_3 [0], \txFifo.logic_ram.0.0_RDATA_5 [5], \txFifo.logic_ram.0.0_RDATA_4 [0], \txFifo.logic_ram.0.0_RDATA_5 [3], \txFifo.logic_ram.0.0_RDATA_4 [1], \txFifo.logic_ram.0.0_RDATA_5 [1], \txFifo.logic_ram.0.0_RDATA_6 [1] }),
    .RE(1'h1),
    .WADDR({ 2'h0, \txFifo.logic_ram.0.0_WADDR_1 [1], 5'h00, \txFifo.logic_ram.0.0_WADDR [3], \txFifo.logic_ram.0.0_WADDR [1], \txFifo.logic_ram.0.0_WADDR_1 [3] }),
    .WCLK(clk),
    .WCLKE(\txFifo._zz_1_SB_DFF_D_Q [2]),
    .WDATA({ 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [7], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [3], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [5], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [1], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [6], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [2], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [4], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [0] }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\txFifo.logic_ram.0.0_RDATA_1 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_1 [1]),
    .I2(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3]),
    .I3(\uartCtrl_2.tx.tickCounter_value [2]),
    .O(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(\uartCtrl_2.tx.tickCounter_value [2]),
    .I3(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3]),
    .O(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [5]),
    .Q(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFF_Q_1  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [3]),
    .Q(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_2_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [1]),
    .Q(\txFifo.logic_ram.0.0_RDATA_2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \txFifo.logic_ram.0.0_RDATA_2_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\txFifo.logic_ram.0.0_RDATA_2 [0]),
    .I2(\txFifo.logic_ram.0.0_RDATA_2 [1]),
    .I3(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3]),
    .O(\txFifo.logic_ram.0.0_RDATA_2_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0a30)
  ) \txFifo.logic_ram.0.0_RDATA_2_SB_LUT4_I1_O_SB_LUT4_I0  (
    .I0(\txFifo.logic_ram.0.0_RDATA_2_SB_LUT4_I1_O [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_2_SB_LUT4_I1_O [1]),
    .I2(\uartCtrl_2.tx.tickCounter_value [2]),
    .I3(\uartCtrl_2.tx.tickCounter_value [0]),
    .O(\uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [6]),
    .Q(\txFifo.logic_ram.0.0_RDATA_3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \txFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\txFifo.logic_ram.0.0_RDATA_3 [0]),
    .I2(\txFifo.logic_ram.0.0_RDATA_3 [1]),
    .I3(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3]),
    .O(\txFifo.logic_ram.0.0_RDATA_2_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0  (
    .I0(\txFifo.logic_ram.0.0_RDATA_4 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_4 [1]),
    .I2(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3]),
    .I3(\uartCtrl_2.tx.tickCounter_value [2]),
    .O(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [0]),
    .I1(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [1]),
    .I2(\uartCtrl_2.tx.tickCounter_value [2]),
    .I3(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3]),
    .O(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [0]),
    .I2(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .I3(\uartCtrl_2.tx.tickCounter_value [0]),
    .O(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [0]),
    .Q(\txFifo.logic_ram.0.0_RDATA_6 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0  (
    .I0(\txFifo.logic_ram.0.0_RDATA_6 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_6 [1]),
    .I2(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3]),
    .I3(\txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_I3 [1]),
    .O(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.tx.tickCounter_value [2]),
    .I2(\uartCtrl_2.tx.tickCounter_value [0]),
    .I3(\uartCtrl_2.tx.tickCounter_value [1]),
    .O(\txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [7]),
    .Q(\txFifo.logic_ram.0.0_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0  (
    .I0(\txFifo.logic_ram.0.0_RDATA [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA [1]),
    .I2(\txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3]),
    .I3(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [1]),
    .O(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.tx.tickCounter_value [2]),
    .I2(\uartCtrl_2.tx.tickCounter_value [0]),
    .I3(\uartCtrl_2.tx.tickCounter_value [1]),
    .O(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [1]),
    .Q(\txFifo.logic_ram.0.0_WADDR_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q_1  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [0]),
    .Q(\txFifo.logic_ram.0.0_WADDR_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_SB_DFF_Q  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [3]),
    .Q(\txFifo.logic_ram.0.0_WADDR [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_SB_DFF_Q_1  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [2]),
    .Q(\txFifo.logic_ram.0.0_WADDR [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:229.16-241.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \txFifo.logic_risingOccupancy_SB_DFFER_Q  (
    .C(clk),
    .D(\txFifo._zz_1 ),
    .E(\txFifo.when_Stream_l1101 ),
    .Q(\txFifo.logic_risingOccupancy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [0]),
    .I3(\txFifo.logic_risingOccupancy ),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I1(\builder.rbFSM_stateReg [2]),
    .I2(\builder.rbFSM_stateReg [0]),
    .I3(\builder.rbFSM_stateReg [1]),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\builder.io_ctrl_respType ),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I2 [1]),
    .I3(\builder.rbFSM_stateNext_SB_LUT4_O_I2 [2]),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \txFifo.when_Stream_l1101_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_logic_popPtr_valueNext_1 ),
    .I3(\txFifo._zz_1 ),
    .O(\txFifo.when_Stream_l1101 )
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_CI  (
    .CI(\uartCtrl_2.clockDivider_counter [0]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(\uartCtrl_2.clockDivider_counter [1]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .I0(\uartCtrl_2.clockDivider_counter [9]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_1  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .I0(\uartCtrl_2.clockDivider_counter [8]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_10  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .I0(\uartCtrl_2.clockDivider_counter [16]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_11  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .I0(\uartCtrl_2.clockDivider_counter [15]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_12  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .I0(\uartCtrl_2.clockDivider_counter [14]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_13  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .I0(\uartCtrl_2.clockDivider_counter [13]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_14  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .I0(\uartCtrl_2.clockDivider_counter [12]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_15  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .I0(\uartCtrl_2.clockDivider_counter [11]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_16  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .I0(\uartCtrl_2.clockDivider_counter [10]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_2  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .I0(\uartCtrl_2.clockDivider_counter [7]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_3  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .I0(\uartCtrl_2.clockDivider_counter [6]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_4  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .I0(\uartCtrl_2.clockDivider_counter [5]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_5  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .I0(\uartCtrl_2.clockDivider_counter [4]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_6  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .I0(\uartCtrl_2.clockDivider_counter [3]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_7  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .I0(\uartCtrl_2.clockDivider_counter [2]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_8  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [19]),
    .I0(\uartCtrl_2.clockDivider_counter [18]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.clockDivider_counter_SB_CARRY_I0_9  (
    .CI(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .CO(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .I0(\uartCtrl_2.clockDivider_counter [17]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D ),
    .Q(\uartCtrl_2.clockDivider_counter [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_1_D ),
    .Q(\uartCtrl_2.clockDivider_counter [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_10  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_10_D ),
    .Q(\uartCtrl_2.clockDivider_counter [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_10_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [9]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_11  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_11_D ),
    .Q(\uartCtrl_2.clockDivider_counter [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_11_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [8]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_12  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_12_D ),
    .Q(\uartCtrl_2.clockDivider_counter [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_12_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [7]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_13  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_13_D ),
    .Q(\uartCtrl_2.clockDivider_counter [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_13_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [6]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_14  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_14_D ),
    .Q(\uartCtrl_2.clockDivider_counter [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_14_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [5]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_15  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_15_D ),
    .Q(\uartCtrl_2.clockDivider_counter [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_15_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [4]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_16  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_16_D ),
    .Q(\uartCtrl_2.clockDivider_counter [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hebbe)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_16_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [3]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_17  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_17_D ),
    .Q(\uartCtrl_2.clockDivider_counter [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hebbe)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_17_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [2]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_18  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_18_D ),
    .Q(\uartCtrl_2.clockDivider_counter [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_18_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [1]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter [0]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_19  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_19_D ),
    .Q(\uartCtrl_2.clockDivider_counter [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.clockDivider_tick ),
    .I3(\uartCtrl_2.clockDivider_counter [0]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [18]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_2_D ),
    .Q(\uartCtrl_2.clockDivider_counter [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [17]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_3  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_3_D ),
    .Q(\uartCtrl_2.clockDivider_counter [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_3_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [16]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_4  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_4_D ),
    .Q(\uartCtrl_2.clockDivider_counter [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_4_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [15]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_5  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_5_D ),
    .Q(\uartCtrl_2.clockDivider_counter [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_5_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [14]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_6  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_6_D ),
    .Q(\uartCtrl_2.clockDivider_counter [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_6_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [13]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_7  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_7_D ),
    .Q(\uartCtrl_2.clockDivider_counter [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_7_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [12]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_8  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_8_D ),
    .Q(\uartCtrl_2.clockDivider_counter [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_8_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [11]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_9  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_9_D ),
    .Q(\uartCtrl_2.clockDivider_counter [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_9_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [10]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_tick ),
    .I1(\uartCtrl_2.clockDivider_counter [19]),
    .I2(1'h1),
    .I3(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [19]),
    .O(\uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.clockDivider_tickReg_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_tick ),
    .Q(\uartCtrl_2.clockDivider_tickReg ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uartCtrl_2.clockDivider_tickReg_SB_LUT4_I3  (
    .I0(\uartCtrl_2.tx.clockDivider_counter_value [2]),
    .I1(\uartCtrl_2.tx.clockDivider_counter_value [0]),
    .I2(\uartCtrl_2.tx.clockDivider_counter_value [1]),
    .I3(\uartCtrl_2.clockDivider_tickReg ),
    .O(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_2.clockDivider_tick_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2 [0]),
    .I3(\uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2 [1]),
    .O(\uartCtrl_2.clockDivider_tick )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_counter [9]),
    .I1(\uartCtrl_2.clockDivider_counter [10]),
    .I2(\uartCtrl_2.clockDivider_counter [12]),
    .I3(\uartCtrl_2.clockDivider_counter [15]),
    .O(\uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3]),
    .O(\uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\uartCtrl_2.clockDivider_counter [8]),
    .I1(\uartCtrl_2.clockDivider_counter [11]),
    .I2(\uartCtrl_2.clockDivider_counter [13]),
    .I3(\uartCtrl_2.clockDivider_counter [14]),
    .O(\uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\uartCtrl_2.clockDivider_counter [16]),
    .I1(\uartCtrl_2.clockDivider_counter [17]),
    .I2(\uartCtrl_2.clockDivider_counter [18]),
    .I3(\uartCtrl_2.clockDivider_counter [19]),
    .O(\uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\uartCtrl_2.clockDivider_counter [0]),
    .I1(\uartCtrl_2.clockDivider_counter [1]),
    .I2(\uartCtrl_2.clockDivider_counter [2]),
    .I3(\uartCtrl_2.clockDivider_counter [3]),
    .O(\uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\uartCtrl_2.clockDivider_counter [4]),
    .I1(\uartCtrl_2.clockDivider_counter [5]),
    .I2(\uartCtrl_2.clockDivider_counter [6]),
    .I3(\uartCtrl_2.clockDivider_counter [7]),
    .O(\uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q  (
    .C(clk),
    .D(\uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D [2]),
    .Q(\uartCtrl_2.rx.bitCounter_value [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_1  (
    .C(clk),
    .D(\uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D [1]),
    .Q(\uartCtrl_2.rx.bitCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_2  (
    .C(clk),
    .D(\uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D [0]),
    .Q(\uartCtrl_2.rx.bitCounter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3742.28-3742.53|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h38b0)
  ) \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I2(\uartCtrl_2.rx.bitCounter_value [2]),
    .I3(\uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1  (
    .I0(\uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1]),
    .I2(\uartCtrl_2.rx.bitCounter_value [1]),
    .I3(\uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .O(\uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3742.28-3742.53|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.rx.bitCounter_value [1]),
    .I3(\uartCtrl_2.rx.bitCounter_value [0]),
    .O(\uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bf0)
  ) \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_2  (
    .I0(\uartCtrl_2.rx.stateMachine_state [2]),
    .I1(\uartCtrl_2.rx.stateMachine_state [3]),
    .I2(\uartCtrl_2.rx.bitCounter_value [0]),
    .I3(\uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .O(\uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.stateMachine_state [3]),
    .I2(\uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [0]),
    .I3(\uartCtrl_2.rx.stateMachine_state [2]),
    .O(\uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3742.28-3742.53|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_2.rx.bitCounter_value [0]),
    .CO(\uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.bitCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q  (
    .C(clk),
    .D(\uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D ),
    .Q(\uartCtrl_2.rx.bitTimer_counter [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1  (
    .C(clk),
    .D(\uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D ),
    .Q(\uartCtrl_2.rx.bitTimer_counter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfafc)
  ) \uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 [1]),
    .I1(\uartCtrl_2.rx.bitTimer_counter [1]),
    .I2(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O [2]),
    .I3(\uartCtrl_2.rx.sampler_tick ),
    .O(\uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3739.28-3739.53|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.bitTimer_counter [1]),
    .I2(1'h1),
    .I3(\uartCtrl_2.rx.bitTimer_counter [0]),
    .O(\uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_2  (
    .C(clk),
    .D(\uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_2_D ),
    .Q(\uartCtrl_2.rx.bitTimer_counter [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) \uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O [2]),
    .I2(\uartCtrl_2.rx.bitTimer_counter [0]),
    .I3(\uartCtrl_2.rx.sampler_tick ),
    .O(\uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3739.28-3739.53|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4414)
  ) \uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O [2]),
    .I1(\uartCtrl_2.rx.bitTimer_counter [2]),
    .I2(\uartCtrl_2.rx.sampler_tick ),
    .I3(\uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D )
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3739.28-3739.53|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_2.rx.bitTimer_counter [0]),
    .CO(\uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(\uartCtrl_2.rx.bitTimer_counter [1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_2.rx.break_counter_SB_DFFER_Q  (
    .C(clk),
    .D(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D ),
    .E(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_2.rx.break_counter [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_2.rx.break_counter_SB_DFFER_Q_1  (
    .C(clk),
    .D(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_1_D ),
    .E(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_2.rx.break_counter [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_2.rx.break_counter_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_2.rx.break_counter [5]),
    .I3(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .O(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_2.rx.break_counter_SB_DFFER_Q_2  (
    .C(clk),
    .D(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_2_D ),
    .E(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_2.rx.break_counter [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_2.rx.break_counter_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_2.rx.break_counter [4]),
    .I3(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .O(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_2.rx.break_counter_SB_DFFER_Q_3  (
    .C(clk),
    .D(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_3_D ),
    .E(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_2.rx.break_counter [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_2.rx.break_counter_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_2.rx.break_counter [3]),
    .I3(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .O(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_2.rx.break_counter_SB_DFFER_Q_4  (
    .C(clk),
    .D(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_4_D ),
    .E(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_2.rx.break_counter [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_2.rx.break_counter_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_2.rx.break_counter [2]),
    .I3(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_2.rx.break_counter_SB_DFFER_Q_5  (
    .C(clk),
    .D(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_5_D ),
    .E(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_2.rx.break_counter [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_2.rx.break_counter_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_2.rx.break_counter [1]),
    .I3(\uartCtrl_2.rx.break_counter [0]),
    .O(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_2.rx.break_counter_SB_DFFER_Q_6  (
    .C(clk),
    .D(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_6_D ),
    .E(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_2.rx.break_counter [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uartCtrl_2.rx.break_counter_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.rx.sampler_value ),
    .I3(\uartCtrl_2.rx.break_counter [0]),
    .O(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_2.rx.break_counter [6]),
    .I3(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [6]),
    .O(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D )
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.break_counter [5])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.break_counter [4])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.break_counter [3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.break_counter [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\uartCtrl_2.rx.break_counter [0]),
    .CO(\uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.break_counter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:4033.3-4041.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.rx.io_rxd_buffercc.buffers_0_SB_DFFR_Q  (
    .C(clk),
    .D(io_uartCMD_rxd),
    .Q(\uartCtrl_2.rx.io_rxd_buffercc.buffers_0 ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:4033.3-4041.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.rx.io_rxd_buffercc.buffers_1_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_2.rx.io_rxd_buffercc.buffers_0 ),
    .Q(\uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_2.rx.sampler_samples_1_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ),
    .E(\uartCtrl_2.clockDivider_tickReg ),
    .Q(\uartCtrl_2.rx.sampler_samples_1 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_2.rx.sampler_samples_2_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_2.rx.sampler_samples_1 ),
    .E(\uartCtrl_2.clockDivider_tickReg ),
    .Q(\uartCtrl_2.rx.sampler_samples_2 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee0)
  ) \uartCtrl_2.rx.sampler_samples_2_SB_LUT4_I0  (
    .I0(\uartCtrl_2.rx.sampler_samples_2 ),
    .I1(\uartCtrl_2.rx.sampler_samples_3 ),
    .I2(\uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ),
    .I3(\uartCtrl_2.rx.sampler_samples_1 ),
    .O(\uartCtrl_2.rx.sampler_samples_2_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \uartCtrl_2.rx.sampler_samples_2_SB_LUT4_I0_1  (
    .I0(\uartCtrl_2.rx.sampler_samples_2 ),
    .I1(\uartCtrl_2.rx.sampler_samples_3 ),
    .I2(\uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ),
    .I3(\uartCtrl_2.rx.sampler_samples_1 ),
    .O(\uartCtrl_2.rx.sampler_samples_2_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_2.rx.sampler_samples_3_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_2.rx.sampler_samples_2 ),
    .E(\uartCtrl_2.clockDivider_tickReg ),
    .Q(\uartCtrl_2.rx.sampler_samples_3 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_2.rx.sampler_samples_4_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_2.rx.sampler_samples_3 ),
    .E(\uartCtrl_2.clockDivider_tickReg ),
    .Q(\uartCtrl_2.rx.sampler_samples_4 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf330)
  ) \uartCtrl_2.rx.sampler_samples_4_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.sampler_samples_2_SB_LUT4_I0_O [0]),
    .I2(\uartCtrl_2.rx.sampler_samples_2_SB_LUT4_I0_O [1]),
    .I3(\uartCtrl_2.rx.sampler_samples_4 ),
    .O(\uartCtrl_2.rx.sampler_value_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.rx.sampler_tick_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_2.clockDivider_tickReg ),
    .Q(\uartCtrl_2.rx.sampler_tick ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uartCtrl_2.rx.sampler_tick_SB_LUT4_I3  (
    .I0(\uartCtrl_2.rx.bitTimer_counter [0]),
    .I1(\uartCtrl_2.rx.bitTimer_counter [1]),
    .I2(\uartCtrl_2.rx.bitTimer_counter [2]),
    .I3(\uartCtrl_2.rx.sampler_tick ),
    .O(\uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I3(\uartCtrl_2.rx.stateMachine_state [2]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.bitCounter_value [0]),
    .I2(\uartCtrl_2.rx.bitCounter_value [1]),
    .I3(\uartCtrl_2.rx.bitCounter_value [2]),
    .O(\uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_2.rx.sampler_value_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_2.rx.sampler_value_SB_DFFS_Q_D ),
    .Q(\uartCtrl_2.rx.sampler_value ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D ),
    .E(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_2.rx.stateMachine_shifter [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_1  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_1_D ),
    .E(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_2.rx.stateMachine_shifter [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.sampler_value ),
    .I1(\uartCtrl_2.rx.stateMachine_shifter [6]),
    .I2(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_2  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_2_D ),
    .E(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_2.rx.stateMachine_shifter [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.sampler_value ),
    .I1(\uartCtrl_2.rx.stateMachine_shifter [5]),
    .I2(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D ),
    .E(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_2.rx.stateMachine_shifter [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.stateMachine_shifter [4]),
    .I2(\uartCtrl_2.rx.sampler_value ),
    .I3(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.bitCounter_value [0]),
    .I1(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .I3(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_4  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_4_D ),
    .E(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_2.rx.stateMachine_shifter [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.sampler_value ),
    .I1(\uartCtrl_2.rx.stateMachine_shifter [3]),
    .I2(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .I3(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D ),
    .E(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_2.rx.stateMachine_shifter [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.sampler_value ),
    .I1(\uartCtrl_2.rx.stateMachine_shifter [2]),
    .I2(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.bitCounter_value [0]),
    .I2(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I3(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D ),
    .E(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_2.rx.stateMachine_shifter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.sampler_value ),
    .I1(\uartCtrl_2.rx.stateMachine_shifter [1]),
    .I2(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3]),
    .I3(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uartCtrl_2.rx.bitCounter_value [0]),
    .I3(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D ),
    .E(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_2.rx.stateMachine_shifter [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.stateMachine_shifter [0]),
    .I2(\uartCtrl_2.rx.sampler_value ),
    .I3(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.bitCounter_value [0]),
    .I1(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .I2(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.sampler_value ),
    .I1(\uartCtrl_2.rx.stateMachine_shifter [7]),
    .I2(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .I3(\uartCtrl_2.rx.bitCounter_value [0]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO  (
    .CI(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .CO(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1  (
    .CI(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0]),
    .CO(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [1]),
    .I3(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uartCtrl_2.rx.bitCounter_value [0]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [2]),
    .I3(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uartCtrl_2.rx.bitCounter_value [2]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uartCtrl_2.rx.bitCounter_value [1]),
    .O(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter [7]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D_1  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter [6]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D_2  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter [5]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D_3  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter [4]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D_4  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter [3]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D_5  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter [2]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D_6  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter [1]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D_7  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_shifter [0]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_D ),
    .Q(\uartCtrl_2.rx.stateMachine_state [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D ),
    .Q(\uartCtrl_2.rx.stateMachine_state [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff40)
  ) \uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.sampler_value ),
    .I1(\uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I2(\uartCtrl_2.rx.stateMachine_state [3]),
    .I3(\uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [3]),
    .O(\uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [0]),
    .I2(\uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I3(\uartCtrl_2.rx.stateMachine_state [2]),
    .O(\uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_2_D ),
    .Q(\uartCtrl_2.rx.stateMachine_state [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.stateMachine_validReg_SB_DFFR_Q_D [0]),
    .I2(\uartCtrl_2.rx.stateMachine_state [1]),
    .I3(\uartCtrl_2.rx.stateMachine_validReg_SB_DFFR_Q_D [2]),
    .O(\uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I2(\uartCtrl_2.rx.stateMachine_state [3]),
    .I3(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O [2]),
    .O(\uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D ),
    .Q(\uartCtrl_2.rx.stateMachine_state [0]),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf444)
  ) \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_2.rx.stateMachine_state [0]),
    .I2(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .O(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0]),
    .I3(\uartCtrl_2.rx.stateMachine_state [0]),
    .O(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0]),
    .I2(\uartCtrl_2.rx.sampler_value ),
    .I3(\uartCtrl_2.rx.sampler_tick ),
    .O(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf444)
  ) \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_2.rx.stateMachine_state [1]),
    .I2(\uartCtrl_2.rx.sampler_value ),
    .I3(\uartCtrl_2.rx.stateMachine_state [3]),
    .O(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I3(\uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .O(\uartCtrl_2.rx.stateMachine_validReg_SB_DFFR_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\uartCtrl_2.rx.bitCounter_value [2]),
    .I1(\uartCtrl_2.rx.bitCounter_value [0]),
    .I2(\uartCtrl_2.rx.bitCounter_value [1]),
    .I3(\uartCtrl_2.rx.sampler_value ),
    .O(\uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.rx.stateMachine_validReg_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_2.rx.stateMachine_validReg_SB_DFFR_Q_D [2]),
    .Q(\uartCtrl_2.rx.stateMachine_validReg ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_2.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .I3(\uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [0]),
    .O(\uartCtrl_2.rx.stateMachine_validReg_SB_DFFR_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3938.3-3982.6|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_2.tx._zz_io_txd_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_2.tx.stateMachine_txd ),
    .Q(\uartCtrl_2.tx._zz_io_txd ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3886.39-3886.102|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.tx.clockDivider_counter_value [2]),
    .I3(\uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_2.tx.clockDivider_counter_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3886.39-3886.102|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.tx.clockDivider_counter_value [1]),
    .I3(\uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .O(\uartCtrl_2.tx.clockDivider_counter_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3886.39-3886.102|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\uartCtrl_2.clockDivider_tickReg ),
    .I2(\uartCtrl_2.tx.clockDivider_counter_value [0]),
    .I3(1'h0),
    .O(\uartCtrl_2.tx.clockDivider_counter_valueNext [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3886.39-3886.102|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .CO(\uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_2.tx.clockDivider_counter_value [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3886.39-3886.102|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(1'h0),
    .CO(\uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .I0(\uartCtrl_2.clockDivider_tickReg ),
    .I1(\uartCtrl_2.tx.clockDivider_counter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3938.3-3982.6|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.tx.clockDivider_counter_value_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_2.tx.clockDivider_counter_valueNext [2]),
    .Q(\uartCtrl_2.tx.clockDivider_counter_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3938.3-3982.6|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.tx.clockDivider_counter_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_2.tx.clockDivider_counter_valueNext [1]),
    .Q(\uartCtrl_2.tx.clockDivider_counter_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3938.3-3982.6|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.tx.clockDivider_counter_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_2.tx.clockDivider_counter_valueNext [0]),
    .Q(\uartCtrl_2.tx.clockDivider_counter_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D ),
    .Q(\uartCtrl_2.tx.stateMachine_state [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_1_D ),
    .Q(\uartCtrl_2.tx.stateMachine_state [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdfc0)
  ) \uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [1]),
    .I1(\uartCtrl_2.tx.stateMachine_state [3]),
    .I2(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I1 [3]),
    .I3(\uartCtrl_2.tx.stateMachine_state [2]),
    .O(\uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2_D ),
    .Q(\uartCtrl_2.tx.stateMachine_state [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf444)
  ) \uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_2.tx.stateMachine_state [1]),
    .I2(\txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I0 [0]),
    .I3(\uartCtrl_2.tx.stateMachine_state [2]),
    .O(\uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I1 [3]),
    .I3(\txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_I3 [1]),
    .O(\uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h44f0)
  ) \uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I1(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I2(\uartCtrl_2.tx.stateMachine_state [3]),
    .I3(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I1 [3]),
    .O(\uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_2.tx.stateMachine_state_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_2.tx.stateMachine_state_SB_DFFS_Q_D ),
    .Q(\uartCtrl_2.tx.stateMachine_state [0]),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h11f0)
  ) \uartCtrl_2.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O  (
    .I0(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I2_O [0]),
    .I1(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I2_O [1]),
    .I2(\uartCtrl_2.tx.stateMachine_state [0]),
    .I3(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I1 [3]),
    .O(\uartCtrl_2.tx.stateMachine_state_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ff0)
  ) \uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1 [0]),
    .I2(\uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1 [1]),
    .I3(\uartCtrl_2.tx.stateMachine_state [2]),
    .O(\uartCtrl_2.tx.stateMachine_txd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h110f)
  ) \uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_O [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_O [1]),
    .I2(\uartCtrl_2.tx.stateMachine_state [3]),
    .I3(\uartCtrl_2.tx.stateMachine_state [2]),
    .O(\uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5cc5)
  ) \uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\uartCtrl_2.tx.tickCounter_value [2]),
    .I3(\uartCtrl_2.tx.tickCounter_value [1]),
    .O(\uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fe)
  ) \uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\uartCtrl_2.tx.tickCounter_value [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O [1]),
    .I2(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O [2]),
    .I3(\txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O [3]),
    .O(\uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3984.3-4015.6|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q  (
    .C(clk),
    .D(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D [2]),
    .Q(\uartCtrl_2.tx.tickCounter_value [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3984.3-4015.6|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_1  (
    .C(clk),
    .D(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D [1]),
    .Q(\uartCtrl_2.tx.tickCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3984.3-4015.6|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_2  (
    .C(clk),
    .D(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D [0]),
    .Q(\uartCtrl_2.tx.tickCounter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3986.29-3986.55|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h38b0)
  ) \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I1 [3]),
    .I2(\uartCtrl_2.tx.tickCounter_value [2]),
    .I3(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1  (
    .I0(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1]),
    .I2(\uartCtrl_2.tx.tickCounter_value [1]),
    .I3(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I1 [3]),
    .O(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3986.29-3986.55|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_2.tx.tickCounter_value [1]),
    .I3(\uartCtrl_2.tx.tickCounter_value [0]),
    .O(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bf0)
  ) \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_2  (
    .I0(\uartCtrl_2.tx.stateMachine_state [2]),
    .I1(\uartCtrl_2.tx.stateMachine_state [3]),
    .I2(\uartCtrl_2.tx.tickCounter_value [0]),
    .I3(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I1 [3]),
    .O(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_2.tx.stateMachine_state [3]),
    .I2(\txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [1]),
    .I3(\uartCtrl_2.tx.stateMachine_state [2]),
    .O(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:197.14-215.4|../hw/gen/HWITLTopLevel.v:3986.29-3986.55|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_2.tx.tickCounter_value [0]),
    .CO(\uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_2.tx.tickCounter_value [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .I0(\uart_peripheral.SBUartLogic_rxFifo._zz_1 ),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .CO(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .CO(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_DFF_D  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo._zz_1 ),
    .Q(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_DFF_D_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [2]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR [1]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [3]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR [3]),
    .O(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_DFF_D_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O_1  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [0]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR_1 [1]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR_1 [3]),
    .O(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_DFF_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_LUT4_O_I2 [0]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_validReg ),
    .O(\uart_peripheral.SBUartLogic_rxFifo._zz_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_DFFR_Q_D ),
    .Q(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1]),
    .O(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [2]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [2]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [3]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [3]),
    .O(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [0]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [0]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [1]),
    .O(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fcc)
  ) \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid ),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_risingOccupancy ),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [2]),
    .O(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [0]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1]),
    .O(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [2]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [2]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [3]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [3]),
    .O(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [0]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [0]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [1]),
    .O(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_I3_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write ),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I3(\uart_peripheral.when_SBUart_l90 ),
    .O(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .I0(\uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1 ),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .CO(\uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .CO(\uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .O(\uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [3]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [2]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2865.31-2865.78|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1 ),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [0]),
    .I3(1'h0),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [3]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [2]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [1]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [0]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [3]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [3]),
    .I2(1'h0),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_I3 [3]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [2]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [1]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [0]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0]),
    .I3(1'h1),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [1]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [0]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_value [2]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .CO(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_I3 [3]),
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [2]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .CO(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [1]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2880.26-2880.66|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(1'h1),
    .CO(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [0]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [3]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_CARRY_I0_CO [3]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [2]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2842.32-2842.81|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo._zz_1 ),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [0]),
    .I3(1'h0),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_valueNext [3]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_valueNext [2]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_valueNext [1]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_valueNext [0]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h1),
    .WRITE_MODE(2'h1)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 2'h0, \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [0], 5'h00, \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [3:1] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [15], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA [0], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [13], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_1 [0], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [11], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_2 [0], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [9], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_3 [0], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [7], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_4 [0], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [5], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5 [0], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [3], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [0], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [1], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_8 [1] }),
    .RE(1'h1),
    .WADDR({ 2'h0, \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR_1 [1], 5'h00, \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR [3], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR [1], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR_1 [3] }),
    .WCLK(clk),
    .WCLKE(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_DFF_D_Q [2]),
    .WDATA({ 1'hx, \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [7], 1'hx, \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [3], 1'hx, \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [5], 1'hx, \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [1], 1'hx, \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [6], 1'hx, \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [2], 1'hx, \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [4], 1'hx, \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [0] }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [3]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_1 [0]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_1 [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_2_SB_DFF_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [5]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_2_SB_LUT4_I0  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_2 [0]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_2 [1]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .O(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [1]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_3 [0]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_3 [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [6]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_4 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_4 [0]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_4 [1]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .O(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_DFF_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [2]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5 [0]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5 [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write ),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0 [1]),
    .I3(\uart_peripheral.when_SBUart_l90 ),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [4]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q_1  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q_1_D ),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_DFF_D_Q [0]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_DFF_D_Q [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_DFF_D_Q [2]),
    .O(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_8_SB_DFF_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [0]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_8 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hac00)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I0  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_8 [0]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_8 [1]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .I3(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .O(\uart_peripheral.SBUartLogic_uartTxReady_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [7]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I0  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA [0]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA [1]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .O(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [1]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q_1  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [0]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR_SB_DFF_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [3]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR_SB_DFF_Q_1  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_value [2]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2883.3-2900.6|../hw/gen/HWITLTopLevel.v:1055.16-1067.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.SBUartLogic_rxFifo.logic_risingOccupancy_SB_DFFER_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_rxFifo._zz_1 ),
    .E(\uart_peripheral.SBUartLogic_rxFifo.when_Stream_l1101 ),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_risingOccupancy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uart_peripheral.SBUartLogic_rxFifo.logic_risingOccupancy_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [2]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_risingOccupancy ),
    .O(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf30)
  ) \uart_peripheral.SBUartLogic_rxFifo.when_Stream_l1101_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo._zz_1 ),
    .O(\uart_peripheral.SBUartLogic_rxFifo.when_Stream_l1101 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_D ),
    .Q(\uart_peripheral.SBUartLogic_sbDataOutputReg [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_1_D ),
    .Q(\uart_peripheral.SBUartLogic_sbDataOutputReg [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_2_D ),
    .Q(\uart_peripheral.SBUartLogic_sbDataOutputReg [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_3  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_3_D ),
    .Q(\uart_peripheral.SBUartLogic_sbDataOutputReg [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_3_D_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_LUT4_O_I2 [0]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [0]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .I3(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_3_D_SB_LUT4_O_I3 [3]),
    .O(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [0]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2]),
    .O(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_3_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_4  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_4_D ),
    .Q(\uart_peripheral.SBUartLogic_sbDataOutputReg [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [0]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif [3]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I1_O [3]),
    .O(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_5  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_5_D ),
    .Q(\uart_peripheral.SBUartLogic_sbDataOutputReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [0]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif [2]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [3]),
    .O(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_6  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_6_D ),
    .Q(\uart_peripheral.SBUartLogic_sbDataOutputReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [0]),
    .I1(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif [1]),
    .I2(\uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .I3(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [3]),
    .O(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_7  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_7_D ),
    .Q(\uart_peripheral.SBUartLogic_sbDataOutputReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I1 [0]),
    .I2(\busMaster.io_ctrl_write ),
    .I3(\uart_peripheral.when_SBUart_l90 ),
    .O(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1171.3-1175.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.SBUartLogic_txStream_rData_SB_DFFE_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_uartTxPayload [7]),
    .E(\uart_peripheral.SBUartLogic_txStream_ready ),
    .Q(\uart_peripheral.SBUartLogic_txStream_rData [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1171.3-1175.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.SBUartLogic_txStream_rData_SB_DFFE_Q_1  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_uartTxPayload [6]),
    .E(\uart_peripheral.SBUartLogic_txStream_ready ),
    .Q(\uart_peripheral.SBUartLogic_txStream_rData [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1171.3-1175.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.SBUartLogic_txStream_rData_SB_DFFE_Q_2  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_uartTxPayload [5]),
    .E(\uart_peripheral.SBUartLogic_txStream_ready ),
    .Q(\uart_peripheral.SBUartLogic_txStream_rData [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1171.3-1175.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.SBUartLogic_txStream_rData_SB_DFFE_Q_3  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_uartTxPayload [4]),
    .E(\uart_peripheral.SBUartLogic_txStream_ready ),
    .Q(\uart_peripheral.SBUartLogic_txStream_rData [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1171.3-1175.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.SBUartLogic_txStream_rData_SB_DFFE_Q_4  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_uartTxPayload [3]),
    .E(\uart_peripheral.SBUartLogic_txStream_ready ),
    .Q(\uart_peripheral.SBUartLogic_txStream_rData [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1171.3-1175.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.SBUartLogic_txStream_rData_SB_DFFE_Q_5  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_uartTxPayload [2]),
    .E(\uart_peripheral.SBUartLogic_txStream_ready ),
    .Q(\uart_peripheral.SBUartLogic_txStream_rData [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1171.3-1175.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.SBUartLogic_txStream_rData_SB_DFFE_Q_6  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_uartTxPayload [1]),
    .E(\uart_peripheral.SBUartLogic_txStream_ready ),
    .Q(\uart_peripheral.SBUartLogic_txStream_rData [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1171.3-1175.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.SBUartLogic_txStream_rData_SB_DFFE_Q_7  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_uartTxPayload [0]),
    .E(\uart_peripheral.SBUartLogic_txStream_ready ),
    .Q(\uart_peripheral.SBUartLogic_txStream_rData [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.SBUartLogic_txStream_rValid_SB_DFFER_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_uartTxValid ),
    .E(\uart_peripheral.SBUartLogic_txStream_ready ),
    .Q(\uart_peripheral.SBUartLogic_txStream_rValid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2 [0]),
    .I3(\uart_peripheral.SBUartLogic_txStream_rValid ),
    .O(\uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2 [0]),
    .I2(\uart_peripheral.uartCtrl_2.clockDivider_tickReg ),
    .I3(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .O(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.break_counter [4]),
    .I1(\uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2_SB_LUT4_O_I1 [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.break_counter [3]),
    .I3(\uart_peripheral.uartCtrl_2.rx.break_counter [5]),
    .O(\uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.break_counter [0]),
    .I1(\uart_peripheral.uartCtrl_2.rx.break_counter [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.break_counter [2]),
    .I3(\uart_peripheral.uartCtrl_2.rx.break_counter [6]),
    .O(\uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [3]),
    .I2(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I2 [0]),
    .I3(\uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_O [2]),
    .O(\uart_peripheral.SBUartLogic_txStream_ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [1]),
    .I1(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [2]),
    .I2(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [0]),
    .I3(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [2]),
    .O(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [1]),
    .I1(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [0]),
    .I2(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [2]),
    .I3(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [3]),
    .O(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.writeData [7]),
    .E(\uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.SBUartLogic_uartTxPayload [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.writeData [6]),
    .E(\uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.SBUartLogic_uartTxPayload [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.writeData [5]),
    .E(\uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.SBUartLogic_uartTxPayload [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.writeData [4]),
    .E(\uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.SBUartLogic_uartTxPayload [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.writeData [3]),
    .E(\uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.SBUartLogic_uartTxPayload [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.writeData [2]),
    .E(\uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.SBUartLogic_uartTxPayload [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.writeData [1]),
    .E(\uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.SBUartLogic_uartTxPayload [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.writeData [0]),
    .E(\uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.SBUartLogic_uartTxPayload [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.when_SBUart_l90 ),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\busMaster.io_ctrl_write ),
    .O(\uart_peripheral.SBUartLogic_uartTxPayload_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_uartTxReady_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_txStream_ready ),
    .Q(\uart_peripheral.SBUartLogic_uartTxReady ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \uart_peripheral.SBUartLogic_uartTxReady_SB_LUT4_I3  (
    .I0(\uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif [0]),
    .I1(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0 [1]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I3(\uart_peripheral.SBUartLogic_uartTxReady ),
    .O(\uart_peripheral.SBUartLogic_uartTxReady_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \uart_peripheral.SBUartLogic_uartTxReady_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.SBUartLogic_uartTxReady_SB_LUT4_I3_O [0]),
    .I3(\uart_peripheral.SBUartLogic_uartTxReady_SB_LUT4_I3_O [1]),
    .O(\uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.SBUartLogic_uartTxValid_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.SBUartLogic_uartTxValid_SB_DFFR_Q_D ),
    .Q(\uart_peripheral.SBUartLogic_uartTxValid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uart_peripheral.SBUartLogic_uartTxValid_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\uart_peripheral.when_SBUart_l90 ),
    .I1(\gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I2(\gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1]),
    .I3(\busMaster.io_ctrl_write ),
    .O(\uart_peripheral.SBUartLogic_uartTxValid_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:1116.3-1169.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.rdy_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.when_SBUart_l90 ),
    .Q(\uart_peripheral.rdy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_CI  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter [0]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [1]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [9]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_1  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [8]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_10  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [16]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_11  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [15]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_12  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [14]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_13  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [13]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_14  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [12]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_15  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [11]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_16  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [10]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_2  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [7]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_3  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [6]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_4  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [5]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_5  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [4]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_6  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [3]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_7  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [2]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_8  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [19]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [18]),
    .I1(1'h1)
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_CARRY_I0_9  (
    .CI(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .CO(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [17]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_1_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_10  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_10_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_10_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [9]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_11  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_11_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_11_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [8]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_12  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_12_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_12_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [7]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_13  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_13_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_13_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [6]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_14  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_14_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_14_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [5]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_15  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_15_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_15_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [4]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_16  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_16_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hebbe)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_16_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [3]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_17  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_17_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hebbe)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_17_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [2]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_18  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_18_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_18_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [1]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter [0]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_19  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_19_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter [0]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [18]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_2_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [17]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_3  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_3_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_3_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [16]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_4  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_4_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_4_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [15]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_5  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_5_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_5_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [14]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_6  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_6_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_6_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [13]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_7  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_7_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_7_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [12]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_8  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_8_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_8_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [11]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_9  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_9_D ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_counter [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_9_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [10]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3024.32-3024.64|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [19]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [19]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:3018.3-3029.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.clockDivider_tickReg_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_tick ),
    .Q(\uart_peripheral.uartCtrl_2.clockDivider_tickReg ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uart_peripheral.uartCtrl_2.clockDivider_tickReg_SB_LUT4_I0  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tickReg ),
    .I1(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value [0]),
    .I2(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value [1]),
    .I3(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value [2]),
    .O(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2 [0]),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2 [1]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_tick )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [9]),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [10]),
    .I2(\uart_peripheral.uartCtrl_2.clockDivider_counter [12]),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter [15]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [8]),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [11]),
    .I2(\uart_peripheral.uartCtrl_2.clockDivider_counter [13]),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter [14]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [16]),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [17]),
    .I2(\uart_peripheral.uartCtrl_2.clockDivider_counter [18]),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter [19]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [0]),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [1]),
    .I2(\uart_peripheral.uartCtrl_2.clockDivider_counter [2]),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter [3]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_counter [4]),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_counter [5]),
    .I2(\uart_peripheral.uartCtrl_2.clockDivider_counter [6]),
    .I3(\uart_peripheral.uartCtrl_2.clockDivider_counter [7]),
    .O(\uart_peripheral.uartCtrl_2.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.rx.bitCounter_value_SB_DFF_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D [2]),
    .Q(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_1  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D [1]),
    .Q(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_2  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D [0]),
    .Q(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0df0)
  ) \uart_peripheral.uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [3]),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [2]),
    .I2(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [0]),
    .I3(\uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .O(\uart_peripheral.uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D ),
    .Q(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D ),
    .Q(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfafc)
  ) \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 [1]),
    .I1(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [2]),
    .I3(\uart_peripheral.uartCtrl_2.rx.sampler_tick ),
    .O(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3739.28-3739.53|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter [1]),
    .I2(1'h1),
    .I3(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter [0]),
    .O(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_2  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_2_D ),
    .Q(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [2]),
    .I2(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter [0]),
    .I3(\uart_peripheral.uartCtrl_2.rx.sampler_tick ),
    .O(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3739.28-3739.53|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4414)
  ) \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [2]),
    .I1(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter [2]),
    .I2(\uart_peripheral.uartCtrl_2.rx.sampler_tick ),
    .I3(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2 [0]),
    .I1(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I2(\uart_peripheral.uartCtrl_2.rx.sampler_tick ),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [0]),
    .O(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3739.28-3739.53|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter [0]),
    .CO(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter [1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.uartCtrl_2.rx.break_counter [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_1  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_1_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.uartCtrl_2.rx.break_counter [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.rx.break_counter [5]),
    .I3(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .O(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_2  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_2_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.uartCtrl_2.rx.break_counter [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.rx.break_counter [4]),
    .I3(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .O(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_3  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_3_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.uartCtrl_2.rx.break_counter [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.rx.break_counter [3]),
    .I3(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .O(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_4  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_4_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.uartCtrl_2.rx.break_counter [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.rx.break_counter [2]),
    .I3(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_5  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_5_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.uartCtrl_2.rx.break_counter [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.rx.break_counter [1]),
    .I3(\uart_peripheral.uartCtrl_2.rx.break_counter [0]),
    .O(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_6  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_6_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uart_peripheral.uartCtrl_2.rx.break_counter [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I3(\uart_peripheral.uartCtrl_2.rx.break_counter [0]),
    .O(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.rx.break_counter [6]),
    .I3(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [6]),
    .O(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D )
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.break_counter [5])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.break_counter [4])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.break_counter [3])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.break_counter [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3682.29-3682.50|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\uart_peripheral.uartCtrl_2.rx.break_counter [0]),
    .CO(\uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.break_counter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:4033.3-4041.6|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_0_SB_DFFR_Q  (
    .C(clk),
    .D(io_uart0_rxd),
    .Q(\uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_0 ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:4033.3-4041.6|../hw/gen/HWITLTopLevel.v:3565.14-3570.4|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_1_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_0 ),
    .Q(\uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uart_peripheral.uartCtrl_2.rx.sampler_samples_1_SB_DFFES_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ),
    .E(\uart_peripheral.uartCtrl_2.clockDivider_tickReg ),
    .Q(\uart_peripheral.uartCtrl_2.rx.sampler_samples_1 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee0)
  ) \uart_peripheral.uartCtrl_2.rx.sampler_samples_1_SB_LUT4_I0  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_samples_1 ),
    .I1(\uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ),
    .I2(\uart_peripheral.uartCtrl_2.rx.sampler_samples_2 ),
    .I3(\uart_peripheral.uartCtrl_2.rx.sampler_samples_3 ),
    .O(\uart_peripheral.uartCtrl_2.rx.sampler_samples_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \uart_peripheral.uartCtrl_2.rx.sampler_samples_1_SB_LUT4_I0_1  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_samples_1 ),
    .I1(\uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ),
    .I2(\uart_peripheral.uartCtrl_2.rx.sampler_samples_2 ),
    .I3(\uart_peripheral.uartCtrl_2.rx.sampler_samples_3 ),
    .O(\uart_peripheral.uartCtrl_2.rx.sampler_samples_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uart_peripheral.uartCtrl_2.rx.sampler_samples_2_SB_DFFES_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.sampler_samples_1 ),
    .E(\uart_peripheral.uartCtrl_2.clockDivider_tickReg ),
    .Q(\uart_peripheral.uartCtrl_2.rx.sampler_samples_2 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uart_peripheral.uartCtrl_2.rx.sampler_samples_3_SB_DFFES_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.sampler_samples_2 ),
    .E(\uart_peripheral.uartCtrl_2.clockDivider_tickReg ),
    .Q(\uart_peripheral.uartCtrl_2.rx.sampler_samples_3 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uart_peripheral.uartCtrl_2.rx.sampler_samples_4_SB_DFFES_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.sampler_samples_3 ),
    .E(\uart_peripheral.uartCtrl_2.clockDivider_tickReg ),
    .Q(\uart_peripheral.uartCtrl_2.rx.sampler_samples_4 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf330)
  ) \uart_peripheral.uartCtrl_2.rx.sampler_samples_4_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.sampler_samples_1_SB_LUT4_I0_O [0]),
    .I2(\uart_peripheral.uartCtrl_2.rx.sampler_samples_1_SB_LUT4_I0_O [1]),
    .I3(\uart_peripheral.uartCtrl_2.rx.sampler_samples_4 ),
    .O(\uart_peripheral.uartCtrl_2.rx.sampler_value_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.clockDivider_tickReg ),
    .Q(\uart_peripheral.uartCtrl_2.rx.sampler_tick ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3  (
    .I0(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter [0]),
    .I1(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter [2]),
    .I3(\uart_peripheral.uartCtrl_2.rx.sampler_tick ),
    .O(\uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uart_peripheral.uartCtrl_2.rx.sampler_value_SB_DFFS_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.sampler_value_SB_DFFS_Q_D ),
    .Q(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_1  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_1_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [6]),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [3]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_2  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_2_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [5]),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [4]),
    .I2(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [0]),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_4  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_4_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [3]),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [2]),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [3]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [0]),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [0]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3737.3-3775.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D ),
    .E(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [0]),
    .I2(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [0]),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [7]),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1]),
    .I3(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [0]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO  (
    .CI(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .CO(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [2])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1  (
    .CI(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0]),
    .CO(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [1]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [0]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:0.0-0.0|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [2]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [1]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [7]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D_1  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [6]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D_2  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [5]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D_3  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [4]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D_4  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [3]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D_5  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [2]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D_6  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [1]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFF_D_7  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [0]),
    .Q(\uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WDATA [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_D ),
    .Q(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D ),
    .Q(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff70)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1 [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [2]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [3]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [3]),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1 [1]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3742.28-3742.53|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h38b0)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0  (
    .I0(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(\uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [2]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3 [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1  (
    .I0(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1_I1 [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [1]),
    .I3(\uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .O(\uart_peripheral.uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3742.28-3742.53|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [1]),
    .I3(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [0]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1_I1 [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3742.28-3742.53|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO  (
    .CI(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [0]),
    .CO(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3 [2]),
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1 [1]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [2]),
    .I1(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [0]),
    .I3(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [0]),
    .I3(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I2(\uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [3]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_2_D ),
    .Q(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb0)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O [0]),
    .I1(\uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [1]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O [3]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [3]),
    .I3(\uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D ),
    .Q(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [0]),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I1 [0]),
    .I2(\uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1]),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I1 [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h10ff)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I1(\uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2 [0]),
    .I2(\uart_peripheral.uartCtrl_2.rx.sampler_tick ),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [0]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefa0)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [3]),
    .I1(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.sampler_value ),
    .I3(\uart_peripheral.uartCtrl_2.rx.stateMachine_state [1]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [1]),
    .I2(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [0]),
    .I3(\uart_peripheral.uartCtrl_2.rx.bitCounter_value [2]),
    .O(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2963.16-2977.4|../hw/gen/HWITLTopLevel.v:3650.3-3735.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.rx.stateMachine_validReg_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O [3]),
    .Q(\uart_peripheral.uartCtrl_2.rx.stateMachine_validReg ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3938.3-3982.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uart_peripheral.uartCtrl_2.tx._zz_io_txd_SB_DFFS_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.tx.stateMachine_txd ),
    .Q(\uart_peripheral.uartCtrl_2.tx._zz_io_txd ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3886.39-3886.102|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value [2]),
    .I3(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [2]),
    .O(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3886.39-3886.102|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value [1]),
    .I3(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .O(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3886.39-3886.102|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.clockDivider_tickReg ),
    .I2(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value [0]),
    .I3(1'h0),
    .O(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3886.39-3886.102|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .CO(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value [1])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3886.39-3886.102|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(1'h0),
    .CO(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .I0(\uart_peripheral.uartCtrl_2.clockDivider_tickReg ),
    .I1(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3938.3-3982.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext [2]),
    .Q(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3938.3-3982.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext [1]),
    .Q(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3938.3-3982.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext [0]),
    .Q(\uart_peripheral.uartCtrl_2.tx.clockDivider_counter_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D ),
    .Q(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_1_D ),
    .Q(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbfa0)
  ) \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [3]),
    .I1(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I2 [0]),
    .I2(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [3]),
    .I3(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [2]),
    .O(\uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2_D ),
    .Q(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f88)
  ) \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I2 [0]),
    .I1(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [3]),
    .I2(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I2 [2]),
    .I3(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [1]),
    .O(\uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_O [2]),
    .I2(\uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I2 [2]),
    .I3(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [1]),
    .O(\uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_O [2]),
    .I1(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [0]),
    .I2(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [3]),
    .I3(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [3]),
    .O(\uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFS_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFS_Q_D ),
    .Q(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [0]),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5f0c)
  ) \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [3]),
    .I1(\uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I2 [1]),
    .I2(\uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_O [2]),
    .I3(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [0]),
    .O(\uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf033)
  ) \uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [3]),
    .I2(\uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2 [1]),
    .I3(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [2]),
    .O(\uart_peripheral.uartCtrl_2.tx.stateMachine_txd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf011)
  ) \uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(\uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0 [2]),
    .I3(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [1]),
    .O(\uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) \uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_txStream_rData [2]),
    .I1(\uart_peripheral.SBUartLogic_txStream_rData [6]),
    .I2(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [0]),
    .I3(\uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [3]),
    .O(\uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\uart_peripheral.SBUartLogic_txStream_rData [0]),
    .I1(\uart_peripheral.SBUartLogic_txStream_rData [4]),
    .I2(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [0]),
    .I3(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [2]),
    .O(\uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\uart_peripheral.SBUartLogic_txStream_rData [1]),
    .I1(\uart_peripheral.SBUartLogic_txStream_rData [5]),
    .I2(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [2]),
    .I3(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [0]),
    .O(\uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) \uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uart_peripheral.SBUartLogic_txStream_rData [3]),
    .I1(\uart_peripheral.SBUartLogic_txStream_rData [7]),
    .I2(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [0]),
    .I3(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [2]),
    .O(\uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3984.3-4015.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D [2]),
    .Q(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3984.3-4015.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_1  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D [1]),
    .Q(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3984.3-4015.6|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_2  (
    .C(clk),
    .D(\uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D [0]),
    .Q(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3986.29-3986.55|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h38b0)
  ) \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [3]),
    .I2(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [2]),
    .I3(\uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1  (
    .I0(\uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1]),
    .I2(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [1]),
    .I3(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [3]),
    .O(\uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3986.29-3986.55|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [1]),
    .I3(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [0]),
    .O(\uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bf0)
  ) \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_2  (
    .I0(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [2]),
    .I1(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [3]),
    .I2(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [0]),
    .I3(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [3]),
    .O(\uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [2]),
    .I2(\uart_peripheral.uartCtrl_2.tx.stateMachine_state [3]),
    .I3(\uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I2 [0]),
    .O(\uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0])
  );
  (* src = "../hw/gen/HWITLTopLevel.v:359.10-372.4|../hw/gen/HWITLTopLevel.v:2949.16-2962.4|../hw/gen/HWITLTopLevel.v:3986.29-3986.55|../hw/gen/HWITLTopLevel.v:1036.14-1054.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [0]),
    .CO(\uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uart_peripheral.uartCtrl_2.tx.tickCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uart_peripheral.when_SBUart_l90_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_bank0.rdy_SB_LUT4_I3_I1 [0]),
    .I3(\gpio_bank0.rdy_SB_LUT4_I3_I1 [1]),
    .O(\uart_peripheral.when_SBUart_l90 )
  );
  assign \rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [2] = timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[1];
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_4_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [27], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [2] = \uartCtrl_2.rx.stateMachine_state [2];
  assign \rxFifo.logic_ram.0.0_RDATA [2] = \rxFifo.logic_ram.0.0_RDATA_6 [2];
  assign \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [1:0] = { \uart_peripheral.uartCtrl_2.rx.stateMachine_state [3], \uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1] };
  assign \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [3:1] = { \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2], \uart_peripheral.uartCtrl_2.tx.tickCounter_value [2], \uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [3] };
  assign \rxFifo.logic_ram.0.0_RDATA_4 [2] = \rxFifo.logic_ram.0.0_RDATA_6 [2];
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_4 [3:2] = { \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_6_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [25], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_2 [3:2] = { \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2] };
  assign \rxFifo.logic_ram.0.0_RDATA_2 [2] = \rxFifo.logic_ram.0.0_RDATA_6 [2];
  assign \uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_O [1:0] = { \uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I2 [0], \uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [3] };
  assign \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I2_O [1] = \serParConv.shiftReg_0 [3];
  assign \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [1] = \tic.tic_stateReg [1];
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O [1:0] = { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [2], \busMaster.readData [0] };
  assign { \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR_1 [2], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR_1 [0] } = \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [1:0];
  assign { \rxFifo.logic_ram.0.0_WADDR_1 [2], \rxFifo.logic_ram.0.0_WADDR_1 [0] } = \rxFifo.logic_popPtr_valueNext [1:0];
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_O_I3 [2:0] = { \builder.rbFSM_byteCounter_value [2], \builder.rbFSM_byteCounter_value [0], \busMaster.readData [16] };
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [1:0] = { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [0], \busMaster.readData [19] };
  assign { \gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [3], \gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [1:0] } = { \gcd_periph.sbDataOutputReg [0], \uart_peripheral.SBUartLogic_sbDataOutputReg [0], \uart_peripheral.when_SBUart_l90  };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [24], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3 [1:0] = { \gcd_periph.gcdCtrl_1.gcdDat.regB [18], \gcd_periph.gcdCtrl_1.gcdDat.regA [18] };
  assign \gcd_periph.busCtrl.io_valid_SB_LUT4_I3_O [1:0] = \gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [1:0];
  assign \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I2_O [3:2] = { \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I1 [3], \uartCtrl_2.tx.stateMachine_state [0] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_9_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [22], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign { \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I2 [3:2], \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I2 [0] } = { \uart_peripheral.uartCtrl_2.tx.stateMachine_state [0], \uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_O [2], \uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [3] };
  assign \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [1] = \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1 [1];
  assign \builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I1 [0] = \txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2];
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_10_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [21], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_16_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [15], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [1] = \serParConv.shiftReg_3 [7];
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_25_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [6], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign timeout_state_SB_DFFER_Q_E[3:1] = { timeout_counter_valueNext_SB_LUT4_O_I3[2], timeout_counter_value[2], 1'h0 };
  assign timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0[3] = timeout_state_SB_DFFER_Q_D[0];
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_22_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [9], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [1] = \builder.when_StateMachine_l237 ;
  assign \builder.rbFSM_busyFlag_SB_LUT4_I0_1_I3 [1:0] = { \busMaster.busCtrl.busStateMachine_stateReg [0], \gcd_periph.busCtrl.io_valid  };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_28_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [3], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_2_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [29], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I3_O [2:1] = { \uart_peripheral.uartCtrl_2.rx.stateMachine_state [1], \uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1] };
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0 [2] = \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2 [31];
  assign \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [3:1] = { \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2], \uartCtrl_2.rx.bitCounter_value [2], \uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1] };
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_I3 [0] = \io_sb_decoder.decodeLogic_noHitReg ;
  assign { \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [3], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [1] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [8] };
  assign \uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3 [2:0] = { \uart_peripheral.uartCtrl_2.tx.tickCounter_value [0], \uart_peripheral.SBUartLogic_txStream_rData [6], \uart_peripheral.SBUartLogic_txStream_rData [2] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_12_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [19], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [1:0] = { \uart_peripheral.uartCtrl_2.rx.sampler_value , \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [0] };
  assign { \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [2], \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [0] } = { \uartCtrl_2.tx.stateMachine_state [2], \uartCtrl_2.tx.stateMachine_state [3] };
  assign \tic.tic_stateNext_SB_LUT4_O_3_I0 [1] = timeout_state_SB_DFFER_Q_D[0];
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_5_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [26], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [2:0] = { \uart_peripheral.uartCtrl_2.rx.stateMachine_state [2], \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1 [1], \uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1] };
  assign { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [3], \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_O_SB_LUT4_I2_I1 [1] } = { \busMaster.readData [6], \busMaster.readData [22] };
  assign \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_I3 [0] = \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I1 [3];
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_14_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [17], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] = { sB_IO_9_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_23_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [8], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2] = timeout_state_SB_DFFER_Q_D_SB_LUT4_I2_O[0];
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2 [1:0] = { \gcd_periph.gcdCtrl_1.gcdDat.regA [4], \gcd_periph.gcdCtrl_1.gcdDat.regB [4] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_13_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [18], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_20_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [11], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \tic.tic_stateNext_SB_LUT4_O_3_I1 [0] = \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3];
  assign { sB_IO_16_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_16_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] } = { sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_16_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_29_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [2], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign { sB_IO_14_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_14_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] } = { sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_14_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign { \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [3], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [1:0] } = { \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [3], \uart_peripheral.uartCtrl_2.rx.sampler_value  };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_26_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [5], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign { sB_IO_7_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_7_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] } = { sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_7_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign { sB_IO_13_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_13_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] } = { sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_13_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign \gcd_periph.regReadyBuf_SB_LUT4_I1_O [2] = \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3];
  assign { sB_IO_11_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_11_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] } = { sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_11_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_11_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [20], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \rxFifo._zz_1_SB_LUT4_O_I2 [1:0] = { \rxFifo.logic_risingOccupancy , \rxFifo._zz_io_pop_valid  };
  assign { \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O [0] } = { \busMaster.io_ctrl_write , \gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2] };
  assign \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_2.rx.sampler_value , \uartCtrl_2.rx.stateMachine_shifter [0] };
  assign \uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2_SB_LUT4_O_I0 [3] = \uart_peripheral.uartCtrl_2.tx.tickCounter_value [1];
  assign { sB_IO_10_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_10_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] } = { sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_10_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_15_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [16], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [1] = \gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [2];
  assign { sB_IO_12_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_12_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] } = { sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_12_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign \rxFifo.logic_ram.0.0_RDATA_8 [2] = \rxFifo.logic_ram.0.0_RDATA_6 [2];
  assign { \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [2], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [0] } = { \uart_peripheral.when_SBUart_l90 , \busMaster.io_ctrl_write  };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_8_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [23], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign { \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1 [3:2], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1 [0] } = { \busMaster.address [3], \gcd_periph.busCtrl.io_valid_SB_LUT4_I2_O [2], \busMaster.address [2] };
  assign timeout_state_SB_DFFER_Q_D[1] = \tic.tic_stateReg [3];
  assign \builder.rbFSM_busyFlag_SB_LUT4_I0_1_O [2:1] = { \tic.tic_wordCounter_willIncrement , \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0] };
  assign \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_E [1] = \uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [0];
  assign \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [1:0] = { \uart_peripheral.SBUartLogic_rxFifo.logic_risingOccupancy , \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid  };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_17_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [14], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_21_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [10], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign { \uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2 [2], \uart_peripheral.uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I2 [0] } = { \uart_peripheral.uartCtrl_2.tx.stateMachine_state [2], \uart_peripheral.uartCtrl_2.tx.stateMachine_state [3] };
  assign { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [3], \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [0] } = { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I2_I3 [1], \busMaster.command [3] };
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [2:0] = { \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1], \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif [1], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [0] };
  assign { sB_IO_6_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_6_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] } = { sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_6_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_18_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [13], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_2_O [1:0] = { \gcd_periph.gcdCtrl_1.gcdDat.regB [9], \gcd_periph.gcdCtrl_1.gcdDat.regA [9] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_27_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [4], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign { sB_IO_15_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_15_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] } = { sB_IO_9_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_15_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign \tic.tic_stateNext_SB_LUT4_O_3_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [1] = \tic.tic_stateNext_SB_LUT4_O_3_I0 [0];
  assign { sB_IO_3_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_3_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] } = { sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_3_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign { \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1 [2], \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1 [0] } = { \uart_peripheral.uartCtrl_2.rx.stateMachine_state [2], \uart_peripheral.uartCtrl_2.rx.stateMachine_state [3] };
  assign { sB_IO_8_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_8_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] } = { sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_8_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_19_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [12], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_24_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [7], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0] = \rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [0];
  assign { sB_IO_2_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_2_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] } = { sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_2_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1 [2:1] = { \busMaster.io_ctrl_write , \gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2] };
  assign \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [3:1] = { \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2], \uartCtrl_2.tx.tickCounter_value [2], \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I1 [3] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_30_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [1], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign { sB_IO_1_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_1_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] } = { sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_1_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign \busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O_I2 [2:0] = { \rxFifo.logic_ram.0.0_RDATA_6 [2], \rxFifo.logic_ram.0.0_RDATA_5 [1:0] };
  assign \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 [1] = \uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1];
  assign sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] = { sB_IO_4_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign \builder.rbFSM_busyFlag_SB_LUT4_I0_O [1:0] = { timeout_state, \tic.tic_stateReg [3] };
  assign { \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [3], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [1:0] } = { \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2], \uartCtrl_2.rx.stateMachine_shifter [3], \uartCtrl_2.rx.sampler_value  };
  assign \builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [1:0] = { \builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [1], \builder.rbFSM_busyFlag  };
  assign \uartCtrl_2.rx.stateMachine_validReg_SB_DFFR_Q_D [1] = \uartCtrl_2.rx.stateMachine_state [1];
  assign \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I3 [1:0] = { \uart_peripheral.uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O_I2 [1], \uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_O [2] };
  assign \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [2:0] = { \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [6], \uart_peripheral.uartCtrl_2.rx.sampler_value  };
  assign \uartCtrl_2.rx.sampler_samples_2_SB_LUT4_I0_O [2] = \uartCtrl_2.rx.sampler_samples_4 ;
  assign \builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I3 [2:0] = { \builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I1 [1], \builder.rbFSM_stateNext_SB_LUT4_O_I3_SB_LUT4_O_I1 [2], \txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2] };
  assign \uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_LUT4_O_I2 [1] = \uart_peripheral.uartCtrl_2.rx.stateMachine_validReg ;
  assign \tic.tic_wordCounter_willIncrement_SB_LUT4_O_I3 [2:1] = \builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [1:0];
  assign { \busMaster.readData_SB_DFFER_Q_1_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_1_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [30], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [1:0] = { \uart_peripheral.uartCtrl_2.rx.sampler_value , \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [4] };
  assign \builder.rbFSM_stateNext_SB_LUT4_O_I3 [1:0] = { \builder.rbFSM_stateNext_SB_LUT4_O_I2 [1], \builder.io_ctrl_respType  };
  assign \txFifo.logic_ram.0.0_RDATA [3:2] = { \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_I3 [1], \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3] };
  assign \rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1_O [1] = \tic.tic_stateNext_SB_LUT4_O_3_I0 [0];
  assign \busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O_I0 [3] = \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0];
  assign { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [3:2], \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [0] } = { \busMaster.readData [30], \builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2 [2], \busMaster.readData [14] };
  assign \rxFifo.logic_ram.0.0_RDATA_3 [2] = \rxFifo.logic_ram.0.0_RDATA_6 [2];
  assign { \busMaster.readData_SB_DFFER_Q_2_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_2_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [29], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \uartCtrl_2.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [3:1] = { \uartCtrl_2.tx.stateMachine_state [2], \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I0 [0], \uartCtrl_2.tx.stateMachine_state [1] };
  assign { \busMaster.readData_SB_DFFER_Q_4_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_4_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [27], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign { \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [3:2], \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1 [0] } = { \uart_peripheral.uartCtrl_2.rx.stateMachine_state [1], \uart_peripheral.uartCtrl_2.rx.sampler_value , \uart_peripheral.uartCtrl_2.rx.stateMachine_state [3] };
  assign \txFifo.logic_ram.0.0_RDATA_2 [2] = \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3];
  assign { \busMaster.readData_SB_DFFER_Q_5_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_5_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [26], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \rxFifo.logic_ram.0.0_RDATA_5 [3:2] = { \tic.tic_stateNext_SB_LUT4_O_3_I0 [0], \rxFifo.logic_ram.0.0_RDATA_6 [2] };
  assign { \io_sb_decoder.when_SimpleBusDecoder_l53_SB_LUT4_O_I2 [3:2], \io_sb_decoder.when_SimpleBusDecoder_l53_SB_LUT4_O_I2 [0] } = { timeout_state_SB_DFFER_Q_D[0], \gcd_periph.busCtrl.io_valid , \gpio_led.when_GPIOLED_l38  };
  assign { \builder.rbFSM_stateNext_SB_LUT4_O_2_I2 [2], \builder.rbFSM_stateNext_SB_LUT4_O_2_I2 [0] } = { \txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1], \builder.rbFSM_stateNext_SB_LUT4_O_2_I1 [0] };
  assign { \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [3], \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [1:0] } = { \uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1], \uartCtrl_2.rx.stateMachine_state [0], \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0] };
  assign \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O [1] = \gpio_bank1.rdy_SB_LUT4_I0_I1 [0];
  assign { \busMaster.readData_SB_DFFER_Q_3_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_3_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [28], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign { \txFifo.logic_ram.0.0_WADDR [2], \txFifo.logic_ram.0.0_WADDR [0] } = \txFifo.logic_popPtr_valueNext [3:2];
  assign { \busMaster.readData_SB_DFFER_Q_7_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_7_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [24], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \txFifo._zz_io_pop_valid_SB_LUT4_I1_I3 [1] = \txFifo.logic_risingOccupancy ;
  assign \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0_O [0] = \uartCtrl_2.tx.tickCounter_value [0];
  assign \txFifo.logic_ram.0.0_RDATA_3 [2] = \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3];
  assign \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [1:0] = { \tic.tic_stateNext_SB_LUT4_O_3_I1 [1], \tic.tic_stateNext_SB_LUT4_O_3_I0 [0] };
  assign { \busMaster.readData_SB_DFFER_Q_9_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_9_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [22], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \gpio_led.rdy_SB_LUT4_I3_I2 [1:0] = { \gpio_bank0.when_GPIOBank_l69 , \gpio_bank0.rdy_SB_LUT4_I3_I0_SB_LUT4_I2_O [2] };
  assign { sB_IO_5_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_5_OUTPUT_ENABLE_SB_LUT4_I3_O[1:0] } = { sB_IO_4_OUTPUT_ENABLE_SB_LUT4_I3_O[3], sB_IO_5_D_OUT_0, \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [1] };
  assign \busMaster.busCtrl.busStateMachine_stateNext_SB_LUT4_O_1_I3 [2:0] = \gpio_led.rdy_SB_LUT4_I3_O ;
  assign \txFifo.logic_ram.0.0_RDATA_4 [3:2] = { \uartCtrl_2.tx.tickCounter_value [2], \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3] };
  assign \builder.rbFSM_stateNext_SB_LUT4_O_I2 [0] = \builder.io_ctrl_respType ;
  assign { \busMaster.readData_SB_DFFER_Q_6_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_6_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [25], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \gcd_periph.regValid_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1] = \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O [0];
  assign { \busMaster.readData_SB_DFFER_Q_10_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_10_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [21], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 [3:1] = { \builder.rbFSM_stateReg [0], \builder.rbFSM_stateReg [1], \builder.rbFSM_stateReg [2] };
  assign { \busMaster.readData_SB_DFFER_Q_12_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_12_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [19], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \gpio_bank0.rdy_SB_LUT4_I3_I2 [1:0] = { \gpio_bank0.rdy_SB_LUT4_I3_I1 [0], \gpio_bank0.rdy_SB_LUT4_I3_I0 [0] };
  assign { \busMaster.readData_SB_DFFER_Q_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [31], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [2] = \uartCtrl_2.tx.tickCounter_value [0];
  assign \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [1:0] = { \gcd_periph.regResBuf [31], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_I3 [2:0] = { \busMaster.busCtrl.busStateMachine_busyFlag , \io_sb_decoder.decodeLogic_noHitReg , \tic.tic_stateReg [1] };
  assign { \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [2], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O [0] } = { \busMaster.io_ctrl_write , \gpio_bank1.when_GPIOBank_l69  };
  assign { \busMaster.readData_SB_DFFER_Q_13_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_13_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [18], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \busMaster.command_SB_DFFER_Q_E [2:1] = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2], \busMaster.io_ctrl_write  };
  assign { \busMaster.readData_SB_DFFER_Q_15_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_15_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [16], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_8 [3:2] = { \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2] };
  assign { \busMaster.readData_SB_DFFER_Q_8_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_8_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [23], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \txFifo.logic_ram.0.0_RDATA_6 [3:2] = { \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I0_I3 [1], \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3] };
  assign \gpio_bank1.rdy_SB_LUT4_I0_I1 [1] = \gpio_bank0.rdy_SB_LUT4_I3_I1 [1];
  assign \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_7_D_SB_LUT4_O_I1 [2:1] = { \uart_peripheral.when_SBUart_l90 , \busMaster.io_ctrl_write  };
  assign \txFifo.logic_ram.0.0_RDATA_SB_LUT4_I0_O [3:2] = { \uartCtrl_2.tx.stateMachine_state [2], \uartCtrl_2.tx.stateMachine_state [3] };
  assign { \busMaster.readData_SB_DFFER_Q_16_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_16_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [15], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I2_O [1] = \builder.rbFSM_busyFlag_SB_LUT4_I0_O [2];
  assign { \busMaster.readData_SB_DFFER_Q_18_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_18_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [13], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I1 [2:0] = { \uartCtrl_2.tx.tickCounter_value [0], \uartCtrl_2.tx.stateMachine_state [3:2] };
  assign { \busMaster.readData_SB_DFFER_Q_11_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_11_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [20], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign { \busMaster.readData_SB_DFFER_Q_19_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_19_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [12], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign { \busMaster.readData_SB_DFFER_Q_21_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_21_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [10], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign { \busMaster.readData_SB_DFFER_Q_14_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_14_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [17], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1 [2] = \uartCtrl_2.tx.stateMachine_state [2];
  assign \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [3:2] = { \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3], \uartCtrl_2.tx.tickCounter_value [2] };
  assign { \busMaster.readData_SB_DFFER_Q_22_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_22_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [9], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign { \rxFifo.logic_ram.0.0_WADDR [2], \rxFifo.logic_ram.0.0_WADDR [0] } = \rxFifo.logic_popPtr_valueNext [3:2];
  assign { \busMaster.readData_SB_DFFER_Q_17_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_17_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [14], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O_I0 [3] = \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0];
  assign \txFifo.logic_ram.0.0_RDATA_2_SB_LUT4_I1_O [3:2] = { \uartCtrl_2.tx.tickCounter_value [0], \uartCtrl_2.tx.tickCounter_value [2] };
  assign \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I0 [3:1] = { \txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0], \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0], \uartCtrl_2.tx.stateMachine_state [2] };
  assign \busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O_I0 [3] = \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0];
  assign \txFifo.logic_ram.0.0_RDATA_1 [3:2] = { \uartCtrl_2.tx.tickCounter_value [2], \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [3] };
  assign { \gcd_periph.regReadyBuf_SB_LUT4_I1_I0 [2], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0 [0] } = { \uart_peripheral.when_SBUart_l90 , \busMaster.io_ctrl_write  };
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateReg_SB_LUT4_I1_1_O [1:0] = { \gcd_periph.gcdCtrl_1.gcdDat.regB [9], \gcd_periph.gcdCtrl_1.gcdDat.regA [9] };
  assign { \busMaster.readData_SB_DFFER_Q_20_D_SB_LUT4_O_I2 [3], \busMaster.readData_SB_DFFER_Q_20_D_SB_LUT4_O_I2 [1:0] } = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0], \gpio_led.led_out_val [11], \gpio_bank0.rdy_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I1_O [0] };
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5 [2] = \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2];
  assign \uart_peripheral.uartCtrl_2.rx.sampler_samples_1_SB_LUT4_I0_O [2] = \uart_peripheral.uartCtrl_2.rx.sampler_samples_4 ;
  assign \uartCtrl_2.tx.stateMachine_txd_SB_LUT4_O_I1_SB_LUT4_O_1_I0 [3:2] = { \uartCtrl_2.tx.tickCounter_value [1], \uartCtrl_2.tx.tickCounter_value [2] };
  assign \busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O_I0 [3] = \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0];
  assign \busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O_I0 [3] = \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0];
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [2:1] = { \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1], \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif [2] };
  assign \builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_O_I3 [2:0] = { \tic.tic_stateNext_SB_LUT4_O_3_I0 [0], \tic.tic_stateNext_SB_LUT4_O_3_I1 [1], \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3] };
  assign { \builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \builder.rbFSM_stateNext_SB_LUT4_O_I2_SB_LUT4_O_I2 [1:0] } = { \builder.rbFSM_stateReg [1:0], \builder.rbFSM_stateReg [2] };
  assign \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I1 [1] = \uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1];
  assign { \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [3], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [1:0] } = { \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2], \uartCtrl_2.rx.stateMachine_shifter [2], \uartCtrl_2.rx.sampler_value  };
  assign \builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [1:0] = { \builder.rbFSM_busyFlag_SB_LUT4_I0_O [2], \builder.rbFSM_busyFlag_SB_LUT4_I2_I3 [2] };
  assign \busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O_I0 [3] = \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0];
  assign \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_2.rx.sampler_value , \uartCtrl_2.rx.stateMachine_shifter [4] };
  assign \txFifo._zz_io_pop_valid_SB_LUT4_I1_O [1] = \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [0];
  assign \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_I1_O_SB_DFF_D_Q [2] = \uartCtrl_2.tx.tickCounter_value [2];
  assign { \uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [2], \uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [0] } = { \uart_peripheral.uartCtrl_2.rx.stateMachine_state [3], \uart_peripheral.uartCtrl_2.rx.sampler_value  };
  assign \gpio_bank0.rdy_SB_LUT4_I3_O [0] = \gpio_bank0.rdy_SB_LUT4_I3_I1 [1];
  assign \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O [1:0] = { \builder.io_ctrl_respType , \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_I3_O [0] };
  assign \busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O_I0 [3] = \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0];
  assign \uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [2:0] = { \uart_peripheral.uartCtrl_2.tx.tickCounter_value [2], \uart_peripheral.uartCtrl_2.tx.tickCounter_value [0], \uart_peripheral.uartCtrl_2.tx.tickCounter_value [1] };
  assign timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_I0_SB_LUT4_O_2_I0[3:1] = { timeout_counter_value[14], timeout_counter_value[12:11] };
  assign { \uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I2 [3], \uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I2 [1] } = { \uart_peripheral.uartCtrl_2.tx.stateMachine_state [1], \uart_peripheral.SBUartLogic_txStream_ready_SB_LUT4_O_I1 [3] };
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_1_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [30], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA [3:2] = { \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2] };
  assign \uart_peripheral.SBUartLogic_sbDataOutputReg_SB_DFFR_Q_3_D_SB_LUT4_O_I3 [2:0] = { \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [0], \uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_LUT4_O_I2 [0] };
  assign \uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2 [3:1] = { \uart_peripheral.uartCtrl_2.rx.stateMachine_state [0], \uart_peripheral.uartCtrl_2.rx.sampler_tick , \uart_peripheral.uartCtrl_2.rx.sampler_value  };
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_1 [2] = \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2];
  assign { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_3_D_SB_LUT4_O_I2 [3], \gcd_periph.sbDataOutputReg_SB_DFFR_Q_3_D_SB_LUT4_O_I2 [1:0] } = { \gcd_periph.sbDataOutputReg_SB_DFFR_Q_D_SB_LUT4_O_I2 [3], \gcd_periph.regResBuf [28], \gcd_periph.regReadyBuf_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1] };
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I1_O [2:0] = { \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1], \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif [3], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [0] };
  assign { \uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2_SB_LUT4_O_I1 [3:2], \uart_peripheral.SBUartLogic_txStream_rValid_SB_LUT4_I3_I2_SB_LUT4_O_I1 [0] } = { \uart_peripheral.uartCtrl_2.rx.break_counter [5], \uart_peripheral.uartCtrl_2.rx.break_counter [3], \uart_peripheral.uartCtrl_2.rx.break_counter [4] };
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_3 [2] = \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [2];
  assign \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O [1:0] = { \uartCtrl_2.rx.stateMachine_state [3], \uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1] };
  assign \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [2:0] = { \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter [5], \uart_peripheral.uartCtrl_2.rx.sampler_value  };
  assign \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [1] = timeout_state_SB_DFFER_Q_D[0];
  assign \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O [0] = \busMaster.io_ctrl_write ;
  assign \uartCtrl_2.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [1] = \uartCtrl_2.rx.stateMachine_state [0];
  assign \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2 [2:1] = { \uartCtrl_2.rx.sampler_tick , \uartCtrl_2.rx.sampler_value  };
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [1:0] = { \gcd_periph.gcdCtrl_1.gcdDat.regB [12], \gcd_periph.gcdCtrl_1.gcdDat.regA [12] };
  assign \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I2_SB_LUT4_O_I0 [3:1] = { \uartCtrl_2.rx.break_counter [6:5], \uartCtrl_2.rx.break_counter [3] };
  assign \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O [3:1] = { \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3 [2], \uart_peripheral.uartCtrl_2.rx.bitCounter_value [2], \uart_peripheral.uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1] };
  assign { \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR [2], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_WADDR [0] } = \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_valueNext [3:2];
  assign \busMaster.io_ctrl_write_SB_LUT4_I1_O [1:0] = { \gcd_periph.gcdCtrl_1.gcdDat.regA [3], \gcd_periph.regResBuf [3] };
  assign { \txFifo.logic_ram.0.0_WADDR_1 [2], \txFifo.logic_ram.0.0_WADDR_1 [0] } = \txFifo.logic_popPtr_valueNext [1:0];
  assign \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [2:0] = { \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [2], \uartCtrl_2.rx.stateMachine_shifter [5], \uartCtrl_2.rx.sampler_value  };
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [0] = 1'h1;
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2 [30:0] = \gcd_periph.gcdCtrl_1.gcdCtr.fsm_stateNext_SB_LUT4_O_I2_SB_CARRY_CO_CI [31:1];
  assign timeout_counter_valueNext_SB_LUT4_O_I3[1:0] = { timeout_counter_value[0], 1'h0 };
  assign \busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O_I0 [3] = \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_1_O_SB_LUT4_I3_O [0];
  assign \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [0] = 1'h0;
  assign \gcd_periph.gcdCtrl_1.gcdDat.subXY_SB_LUT4_O_I3 [0] = 1'h1;
  assign \rxFifo._zz_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [0] = 1'h0;
  assign \txFifo._zz_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \txFifo.logic_ptrDif_SB_LUT4_O_I3 [0] = 1'h1;
  assign \uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_2.clockDivider_counter [0], 1'h1 };
  assign \uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_2.rx.break_counter [0], 1'h0 };
  assign \uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [2:0] = { \uartCtrl_2.rx.stateMachine_state [3], \uartCtrl_2.rx.sampler_tick_SB_LUT4_I3_O [1], \uartCtrl_2.rx.sampler_value  };
  assign \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_2.rx.bitCounter_value [0], 1'h0 };
  assign \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [2:1] = \uartCtrl_2.rx.bitCounter_value [2:1];
  assign \uartCtrl_2.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [0] = \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0];
  assign { \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [31:3], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [0] } = { 29'h1fffffff, \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0] };
  assign { \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [30:3], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1:0] } = { \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0], 1'h1 };
  assign { \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [30:3], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [0] } = { \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uartCtrl_2.rx.bitCounter_value [0] };
  assign \uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_2.rx.bitTimer_counter [0], 1'h1 };
  assign \uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [0] = 1'h0;
  assign \uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_2.tx.tickCounter_value [0], 1'h0 };
  assign \uart_peripheral.SBUartLogic_rxFifo._zz_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif_SB_LUT4_O_I3 [0] = 1'h1;
  assign \uart_peripheral.uartCtrl_2.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [1:0] = { \uart_peripheral.uartCtrl_2.clockDivider_counter [0], 1'h1 };
  assign \uart_peripheral.uartCtrl_2.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [1:0] = { \uart_peripheral.uartCtrl_2.rx.break_counter [0], 1'h0 };
  assign \rxFifo.logic_ram.0.0_RDATA_1 [2] = \rxFifo.logic_ram.0.0_RDATA_6 [2];
  assign \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_I3 [1:0] = { \uart_peripheral.uartCtrl_2.rx.bitCounter_value [0], 1'h0 };
  assign \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [2:1] = \uart_peripheral.uartCtrl_2.rx.bitCounter_value [2:1];
  assign \uart_peripheral.uartCtrl_2.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1_I1 [0] = \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0];
  assign { \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [31:3], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1 [0] } = { 29'h1fffffff, \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0] };
  assign { \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [30:3], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1:0] } = { \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1_CI [0], 1'h1 };
  assign { \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [30:3], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [0] } = { \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_I2_O [31], \uart_peripheral.uartCtrl_2.rx.bitCounter_value [0] };
  assign \uart_peripheral.uartCtrl_2.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [1:0] = { \uart_peripheral.uartCtrl_2.rx.bitTimer_counter [0], 1'h1 };
  assign \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [0] = 1'h0;
  assign \uart_peripheral.uartCtrl_2.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [1:0] = { \uart_peripheral.uartCtrl_2.tx.tickCounter_value [0], 1'h0 };
  assign { \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [14], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [12], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [10], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [8], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [6], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [4], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [2], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_7 [0] } = { \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA [0], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_1 [0], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_2 [0], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_3 [0], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_4 [0], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_5 [0], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_6 [0], \uart_peripheral.SBUartLogic_rxFifo.logic_ram.0.0_RDATA_8 [1] };
  assign { \txFifo.logic_ram.0.0_RDATA_5 [14], \txFifo.logic_ram.0.0_RDATA_5 [12], \txFifo.logic_ram.0.0_RDATA_5 [10], \txFifo.logic_ram.0.0_RDATA_5 [8], \txFifo.logic_ram.0.0_RDATA_5 [6], \txFifo.logic_ram.0.0_RDATA_5 [4], \txFifo.logic_ram.0.0_RDATA_5 [2], \txFifo.logic_ram.0.0_RDATA_5 [0] } = { \txFifo.logic_ram.0.0_RDATA [0], \txFifo.logic_ram.0.0_RDATA_1 [0], \txFifo.logic_ram.0.0_RDATA_1 [1], \txFifo.logic_ram.0.0_RDATA_2 [0], \txFifo.logic_ram.0.0_RDATA_3 [0], \txFifo.logic_ram.0.0_RDATA_4 [0], \txFifo.logic_ram.0.0_RDATA_4 [1], \txFifo.logic_ram.0.0_RDATA_6 [1] };
  assign { \rxFifo.logic_ram.0.0_RDATA_7 [14], \rxFifo.logic_ram.0.0_RDATA_7 [12], \rxFifo.logic_ram.0.0_RDATA_7 [10], \rxFifo.logic_ram.0.0_RDATA_7 [8], \rxFifo.logic_ram.0.0_RDATA_7 [6], \rxFifo.logic_ram.0.0_RDATA_7 [4], \rxFifo.logic_ram.0.0_RDATA_7 [2], \rxFifo.logic_ram.0.0_RDATA_7 [0] } = { \rxFifo.logic_ram.0.0_RDATA [0], \rxFifo.logic_ram.0.0_RDATA_1 [0], \rxFifo.logic_ram.0.0_RDATA_2 [0], \rxFifo.logic_ram.0.0_RDATA_3 [0], \rxFifo.logic_ram.0.0_RDATA_4 [0], \rxFifo.logic_ram.0.0_RDATA_5 [0], \rxFifo.logic_ram.0.0_RDATA_6 [0], \rxFifo.logic_ram.0.0_RDATA_8 [1] };
  assign _zz_timeout_counter_valueNext = 15'h0001;
  assign _zz_timeout_counter_valueNext_1 = 1'h1;
  assign \builder._zz_payloadByte [7:2] = 6'h00;
  assign \builder._zz_rbFSM_byteCounter_valueNext  = { 2'h0, \builder.rbFSM_byteCounter_willIncrement  };
  assign \builder._zz_rbFSM_byteCounter_valueNext_1  = \builder.rbFSM_byteCounter_willIncrement ;
  assign \builder.clk  = clk;
  assign \builder.io_ctrl_busy  = \builder.rbFSM_busyFlag ;
  assign \builder.io_data_ack  = { 5'h00, \builder._zz_payloadByte [1:0] };
  assign \builder.io_data_irq  = 1'h0;
  assign \builder.io_data_readData  = \busMaster.readData ;
  assign \builder.rbFSM_wantExit  = 1'h0;
  assign \builder.rbFSM_wantKill  = 1'h0;
  assign \builder.resetn  = resetn;
  assign \builder.when_ResponseBuilder_l68  = \builder.io_ctrl_respType ;
  assign builder_io_ctrl_busy = \builder.rbFSM_busyFlag ;
  assign { \busMaster._zz_ackCode [6:2], \busMaster._zz_ackCode [0] } = 6'h01;
  assign \busMaster._zz_io_response_ack  = 7'h02;
  assign \busMaster._zz_io_response_ack_1  = 7'h02;
  assign \busMaster._zz_io_sb_SBaddress  = \busMaster.address ;
  assign \busMaster.ackCode  = { 5'h00, \busMaster._zz_ackCode [1], 1'h1 };
  assign \busMaster.busCtrl.busStateMachine_stateReg [1] = \gcd_periph.busCtrl.io_valid ;
  assign \busMaster.busCtrl.busStateMachine_wantExit  = 1'h0;
  assign \busMaster.busCtrl.busStateMachine_wantKill  = 1'h0;
  assign \busMaster.busCtrl.clk  = clk;
  assign \busMaster.busCtrl.io_bus_unmapped  = \io_sb_decoder.decodeLogic_noHitReg ;
  assign \busMaster.busCtrl.io_bus_valid  = \gcd_periph.busCtrl.io_valid ;
  assign \busMaster.busCtrl.io_ctrl_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \busMaster.busCtrl.resetn  = resetn;
  assign \busMaster.busCtrl_io_bus_valid  = \gcd_periph.busCtrl.io_valid ;
  assign \busMaster.busCtrl_io_ctrl_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \busMaster.clk  = clk;
  assign \busMaster.io_ctrl_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \busMaster.io_ctrl_unmappedAccess  = \io_sb_decoder.decodeLogic_noHitReg ;
  assign \busMaster.io_reg_data  = { \serParConv.shiftReg_3 , \serParConv.shiftReg_2 , \serParConv.shiftReg_1 , \serParConv.shiftReg_0  };
  assign \busMaster.io_response_ack  = { 5'h00, \builder._zz_payloadByte [1:0] };
  assign \busMaster.io_response_irq  = 1'h0;
  assign \busMaster.io_response_payload  = \busMaster.readData ;
  assign \busMaster.io_sb_SBaddress  = \busMaster.address ;
  assign \busMaster.io_sb_SBsize  = 4'h4;
  assign \busMaster.io_sb_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \busMaster.io_sb_SBwdata  = \busMaster.writeData ;
  assign \busMaster.io_sb_SBwrite  = \busMaster.io_ctrl_write ;
  assign \busMaster.resetn  = resetn;
  assign busMaster_io_ctrl_busy = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign busMaster_io_response_ack = \builder._zz_payloadByte [1:0];
  assign busMaster_io_response_irq = 1'h0;
  assign busMaster_io_response_payload = \busMaster.readData ;
  assign busMaster_io_sb_SBaddress = \busMaster.address ;
  assign busMaster_io_sb_SBsize = 4'h4;
  assign busMaster_io_sb_SBvalid = \gcd_periph.busCtrl.io_valid ;
  assign busMaster_io_sb_SBwdata = \busMaster.writeData ;
  assign busMaster_io_sb_SBwrite = \busMaster.io_ctrl_write ;
  assign \gcd_periph._zz_sbDataOutputReg  = \gcd_periph.regReadyBuf ;
  assign \gcd_periph.busCtrl.busStateMachine_wantExit  = 1'h0;
  assign \gcd_periph.busCtrl.busStateMachine_wantKill  = 1'h0;
  assign \gcd_periph.busCtrl.clk  = clk;
  assign \gcd_periph.busCtrl.io_ready  = \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  assign \gcd_periph.busCtrl.resetn  = resetn;
  assign \gcd_periph.busCtrl_io_ready  = \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  assign \gcd_periph.clk  = clk;
  assign \gcd_periph.gcdCtrl_1.clk  = clk;
  assign \gcd_periph.gcdCtrl_1.gcdCtr.clk  = clk;
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_wantExit  = 1'h0;
  assign \gcd_periph.gcdCtrl_1.gcdCtr.fsm_wantKill  = 1'h0;
  assign \gcd_periph.gcdCtrl_1.gcdCtr.io_valid  = \gcd_periph.regValid ;
  assign \gcd_periph.gcdCtrl_1.gcdCtr.resetn  = resetn;
  assign \gcd_periph.gcdCtrl_1.gcdDat.clk  = clk;
  assign \gcd_periph.gcdCtrl_1.gcdDat.io_a  = \gcd_periph.regA ;
  assign \gcd_periph.gcdCtrl_1.gcdDat.io_b  = \gcd_periph.regB ;
  assign \gcd_periph.gcdCtrl_1.gcdDat.io_res  = \gcd_periph.gcdCtrl_1.gcdDat.regA ;
  assign \gcd_periph.gcdCtrl_1.gcdDat.resetn  = resetn;
  assign \gcd_periph.gcdCtrl_1.gcdDat_io_res  = \gcd_periph.gcdCtrl_1.gcdDat.regA ;
  assign \gcd_periph.gcdCtrl_1.io_a  = \gcd_periph.regA ;
  assign \gcd_periph.gcdCtrl_1.io_b  = \gcd_periph.regB ;
  assign \gcd_periph.gcdCtrl_1.io_res  = \gcd_periph.gcdCtrl_1.gcdDat.regA ;
  assign \gcd_periph.gcdCtrl_1.io_valid  = \gcd_periph.regValid ;
  assign \gcd_periph.gcdCtrl_1.resetn  = resetn;
  assign \gcd_periph.gcdCtrl_1_io_res  = \gcd_periph.gcdCtrl_1.gcdDat.regA ;
  assign \gcd_periph.io_sb_SBaddress  = \busMaster.address ;
  assign \gcd_periph.io_sb_SBrdata  = \gcd_periph.sbDataOutputReg ;
  assign \gcd_periph.io_sb_SBready  = \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  assign \gcd_periph.io_sb_SBsize  = 4'h4;
  assign \gcd_periph.io_sb_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \gcd_periph.io_sb_SBwdata  = \busMaster.writeData ;
  assign \gcd_periph.io_sb_SBwrite  = \busMaster.io_ctrl_write ;
  assign \gcd_periph.mmioRegLogic_addr  = \busMaster.address [7:0];
  assign \gcd_periph.resetn  = resetn;
  assign gcd_periph_io_sb_SBrdata = \gcd_periph.sbDataOutputReg ;
  assign gcd_periph_io_sb_SBready = \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  assign \gpio_bank0.SBGPIOLogic_directionReg  = { sB_IO_8_OUTPUT_ENABLE, sB_IO_7_OUTPUT_ENABLE, sB_IO_6_OUTPUT_ENABLE, sB_IO_5_OUTPUT_ENABLE, sB_IO_4_OUTPUT_ENABLE, sB_IO_3_OUTPUT_ENABLE, sB_IO_2_OUTPUT_ENABLE, sB_IO_1_OUTPUT_ENABLE };
  assign \gpio_bank0.SBGPIOLogic_outputReg  = { sB_IO_8_D_OUT_0, sB_IO_7_D_OUT_0, sB_IO_6_D_OUT_0, sB_IO_5_D_OUT_0, sB_IO_4_D_OUT_0, sB_IO_3_D_OUT_0, sB_IO_2_D_OUT_0, sB_IO_1_D_OUT_0 };
  assign \gpio_bank0.SBGPIOLogic_sbDataOutputReg [31:8] = 24'h000000;
  assign \gpio_bank0.clk  = clk;
  assign \gpio_bank0.intAddr  = \busMaster.address [7:0];
  assign \gpio_bank0.io_gpio_read  = { sB_IO_8_D_IN_0, sB_IO_7_D_IN_0, sB_IO_6_D_IN_0, sB_IO_5_D_IN_0, sB_IO_4_D_IN_0, sB_IO_3_D_IN_0, sB_IO_2_D_IN_0, sB_IO_1_D_IN_0 };
  assign \gpio_bank0.io_gpio_write  = { sB_IO_8_D_OUT_0, sB_IO_7_D_OUT_0, sB_IO_6_D_OUT_0, sB_IO_5_D_OUT_0, sB_IO_4_D_OUT_0, sB_IO_3_D_OUT_0, sB_IO_2_D_OUT_0, sB_IO_1_D_OUT_0 };
  assign \gpio_bank0.io_gpio_writeEnable  = { sB_IO_8_OUTPUT_ENABLE, sB_IO_7_OUTPUT_ENABLE, sB_IO_6_OUTPUT_ENABLE, sB_IO_5_OUTPUT_ENABLE, sB_IO_4_OUTPUT_ENABLE, sB_IO_3_OUTPUT_ENABLE, sB_IO_2_OUTPUT_ENABLE, sB_IO_1_OUTPUT_ENABLE };
  assign \gpio_bank0.io_sb_SBaddress  = \busMaster.address ;
  assign \gpio_bank0.io_sb_SBrdata  = { 24'h000000, \gpio_bank0.SBGPIOLogic_sbDataOutputReg [7:0] };
  assign \gpio_bank0.io_sb_SBready  = \gpio_bank0.rdy ;
  assign \gpio_bank0.io_sb_SBsize  = 4'h4;
  assign \gpio_bank0.io_sb_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \gpio_bank0.io_sb_SBwdata  = \busMaster.writeData ;
  assign \gpio_bank0.io_sb_SBwrite  = \busMaster.io_ctrl_write ;
  assign \gpio_bank0.resetn  = resetn;
  assign gpio_bank0_io_gpio_read = { sB_IO_8_D_IN_0, sB_IO_7_D_IN_0, sB_IO_6_D_IN_0, sB_IO_5_D_IN_0, sB_IO_4_D_IN_0, sB_IO_3_D_IN_0, sB_IO_2_D_IN_0, sB_IO_1_D_IN_0 };
  assign gpio_bank0_io_gpio_write = { sB_IO_8_D_OUT_0, sB_IO_7_D_OUT_0, sB_IO_6_D_OUT_0, sB_IO_5_D_OUT_0, sB_IO_4_D_OUT_0, sB_IO_3_D_OUT_0, sB_IO_2_D_OUT_0, sB_IO_1_D_OUT_0 };
  assign gpio_bank0_io_gpio_writeEnable = { sB_IO_8_OUTPUT_ENABLE, sB_IO_7_OUTPUT_ENABLE, sB_IO_6_OUTPUT_ENABLE, sB_IO_5_OUTPUT_ENABLE, sB_IO_4_OUTPUT_ENABLE, sB_IO_3_OUTPUT_ENABLE, sB_IO_2_OUTPUT_ENABLE, sB_IO_1_OUTPUT_ENABLE };
  assign gpio_bank0_io_sb_SBrdata = { 24'h000000, \gpio_bank0.SBGPIOLogic_sbDataOutputReg [7:0] };
  assign gpio_bank0_io_sb_SBready = \gpio_bank0.rdy ;
  assign \gpio_bank1.SBGPIOLogic_directionReg  = { sB_IO_16_OUTPUT_ENABLE, sB_IO_15_OUTPUT_ENABLE, sB_IO_14_OUTPUT_ENABLE, sB_IO_13_OUTPUT_ENABLE, sB_IO_12_OUTPUT_ENABLE, sB_IO_11_OUTPUT_ENABLE, sB_IO_10_OUTPUT_ENABLE, sB_IO_9_OUTPUT_ENABLE };
  assign \gpio_bank1.SBGPIOLogic_outputReg  = { sB_IO_16_D_OUT_0, sB_IO_15_D_OUT_0, sB_IO_14_D_OUT_0, sB_IO_13_D_OUT_0, sB_IO_12_D_OUT_0, sB_IO_11_D_OUT_0, sB_IO_10_D_OUT_0, sB_IO_9_D_OUT_0 };
  assign \gpio_bank1.SBGPIOLogic_sbDataOutputReg [31:8] = 24'h000000;
  assign \gpio_bank1.clk  = clk;
  assign \gpio_bank1.intAddr  = \busMaster.address [7:0];
  assign \gpio_bank1.io_gpio_read  = { sB_IO_16_D_IN_0, sB_IO_15_D_IN_0, sB_IO_14_D_IN_0, sB_IO_13_D_IN_0, sB_IO_12_D_IN_0, sB_IO_11_D_IN_0, sB_IO_10_D_IN_0, sB_IO_9_D_IN_0 };
  assign \gpio_bank1.io_gpio_write  = { sB_IO_16_D_OUT_0, sB_IO_15_D_OUT_0, sB_IO_14_D_OUT_0, sB_IO_13_D_OUT_0, sB_IO_12_D_OUT_0, sB_IO_11_D_OUT_0, sB_IO_10_D_OUT_0, sB_IO_9_D_OUT_0 };
  assign \gpio_bank1.io_gpio_writeEnable  = { sB_IO_16_OUTPUT_ENABLE, sB_IO_15_OUTPUT_ENABLE, sB_IO_14_OUTPUT_ENABLE, sB_IO_13_OUTPUT_ENABLE, sB_IO_12_OUTPUT_ENABLE, sB_IO_11_OUTPUT_ENABLE, sB_IO_10_OUTPUT_ENABLE, sB_IO_9_OUTPUT_ENABLE };
  assign \gpio_bank1.io_sb_SBaddress  = \busMaster.address ;
  assign \gpio_bank1.io_sb_SBrdata  = { 24'h000000, \gpio_bank1.SBGPIOLogic_sbDataOutputReg [7:0] };
  assign \gpio_bank1.io_sb_SBready  = \gpio_bank1.rdy ;
  assign \gpio_bank1.io_sb_SBsize  = 4'h4;
  assign \gpio_bank1.io_sb_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \gpio_bank1.io_sb_SBwdata  = \busMaster.writeData ;
  assign \gpio_bank1.io_sb_SBwrite  = \busMaster.io_ctrl_write ;
  assign \gpio_bank1.resetn  = resetn;
  assign gpio_bank1_io_gpio_read = { sB_IO_16_D_IN_0, sB_IO_15_D_IN_0, sB_IO_14_D_IN_0, sB_IO_13_D_IN_0, sB_IO_12_D_IN_0, sB_IO_11_D_IN_0, sB_IO_10_D_IN_0, sB_IO_9_D_IN_0 };
  assign gpio_bank1_io_gpio_write = { sB_IO_16_D_OUT_0, sB_IO_15_D_OUT_0, sB_IO_14_D_OUT_0, sB_IO_13_D_OUT_0, sB_IO_12_D_OUT_0, sB_IO_11_D_OUT_0, sB_IO_10_D_OUT_0, sB_IO_9_D_OUT_0 };
  assign gpio_bank1_io_gpio_writeEnable = { sB_IO_16_OUTPUT_ENABLE, sB_IO_15_OUTPUT_ENABLE, sB_IO_14_OUTPUT_ENABLE, sB_IO_13_OUTPUT_ENABLE, sB_IO_12_OUTPUT_ENABLE, sB_IO_11_OUTPUT_ENABLE, sB_IO_10_OUTPUT_ENABLE, sB_IO_9_OUTPUT_ENABLE };
  assign gpio_bank1_io_sb_SBrdata = { 24'h000000, \gpio_bank1.SBGPIOLogic_sbDataOutputReg [7:0] };
  assign gpio_bank1_io_sb_SBready = \gpio_bank1.rdy ;
  assign \gpio_led.clk  = clk;
  assign \gpio_led.intAddr  = \busMaster.address [3:0];
  assign \gpio_led.io_leds  = \gpio_led.led_out_val [7:0];
  assign \gpio_led.io_sb_SBaddress  = \busMaster.address ;
  assign \gpio_led.io_sb_SBready  = \gpio_led.rdy ;
  assign \gpio_led.io_sb_SBsize  = 4'h4;
  assign \gpio_led.io_sb_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \gpio_led.io_sb_SBwdata  = \busMaster.writeData ;
  assign \gpio_led.io_sb_SBwrite  = \busMaster.io_ctrl_write ;
  assign \gpio_led.resetn  = resetn;
  assign gpio_led_io_leds = \gpio_led.led_out_val [7:0];
  assign gpio_led_io_sb_SBready = \gpio_led.rdy ;
  assign io_leds = \gpio_led.led_out_val [7:0];
  assign \io_sb_decoder.clk  = clk;
  assign \io_sb_decoder.io_input_SBaddress  = \busMaster.address ;
  assign \io_sb_decoder.io_input_SBsize  = 4'h4;
  assign \io_sb_decoder.io_input_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \io_sb_decoder.io_input_SBwdata  = \busMaster.writeData ;
  assign \io_sb_decoder.io_input_SBwrite  = \busMaster.io_ctrl_write ;
  assign \io_sb_decoder.io_outputs_0_SBaddress  = \busMaster.address ;
  assign \io_sb_decoder.io_outputs_0_SBready  = \gpio_led.rdy ;
  assign \io_sb_decoder.io_outputs_0_SBsize  = 4'h4;
  assign \io_sb_decoder.io_outputs_0_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \io_sb_decoder.io_outputs_0_SBwdata  = \busMaster.writeData ;
  assign \io_sb_decoder.io_outputs_0_SBwrite  = \busMaster.io_ctrl_write ;
  assign \io_sb_decoder.io_outputs_1_SBaddress  = \busMaster.address ;
  assign \io_sb_decoder.io_outputs_1_SBrdata  = { 24'h000000, \gpio_bank0.SBGPIOLogic_sbDataOutputReg [7:0] };
  assign \io_sb_decoder.io_outputs_1_SBready  = \gpio_bank0.rdy ;
  assign \io_sb_decoder.io_outputs_1_SBsize  = 4'h4;
  assign \io_sb_decoder.io_outputs_1_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \io_sb_decoder.io_outputs_1_SBwdata  = \busMaster.writeData ;
  assign \io_sb_decoder.io_outputs_1_SBwrite  = \busMaster.io_ctrl_write ;
  assign \io_sb_decoder.io_outputs_2_SBaddress  = \busMaster.address ;
  assign \io_sb_decoder.io_outputs_2_SBrdata  = { 24'h000000, \gpio_bank1.SBGPIOLogic_sbDataOutputReg [7:0] };
  assign \io_sb_decoder.io_outputs_2_SBready  = \gpio_bank1.rdy ;
  assign \io_sb_decoder.io_outputs_2_SBsize  = 4'h4;
  assign \io_sb_decoder.io_outputs_2_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \io_sb_decoder.io_outputs_2_SBwdata  = \busMaster.writeData ;
  assign \io_sb_decoder.io_outputs_2_SBwrite  = \busMaster.io_ctrl_write ;
  assign \io_sb_decoder.io_outputs_3_SBaddress  = \busMaster.address ;
  assign \io_sb_decoder.io_outputs_3_SBrdata  = { 24'h000000, \uart_peripheral.SBUartLogic_sbDataOutputReg [7:0] };
  assign \io_sb_decoder.io_outputs_3_SBready  = \uart_peripheral.rdy ;
  assign \io_sb_decoder.io_outputs_3_SBsize  = 4'h4;
  assign \io_sb_decoder.io_outputs_3_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \io_sb_decoder.io_outputs_3_SBwdata  = \busMaster.writeData ;
  assign \io_sb_decoder.io_outputs_3_SBwrite  = \busMaster.io_ctrl_write ;
  assign \io_sb_decoder.io_outputs_4_SBaddress  = \busMaster.address ;
  assign \io_sb_decoder.io_outputs_4_SBrdata  = \gcd_periph.sbDataOutputReg ;
  assign \io_sb_decoder.io_outputs_4_SBready  = \gcd_periph.busCtrl.busStateMachine_readyFlag ;
  assign \io_sb_decoder.io_outputs_4_SBsize  = 4'h4;
  assign \io_sb_decoder.io_outputs_4_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \io_sb_decoder.io_outputs_4_SBwdata  = \busMaster.writeData ;
  assign \io_sb_decoder.io_outputs_4_SBwrite  = \busMaster.io_ctrl_write ;
  assign \io_sb_decoder.io_unmapped_fired  = \io_sb_decoder.decodeLogic_noHitReg ;
  assign \io_sb_decoder.resetn  = resetn;
  assign io_sb_decoder_io_outputs_0_SBaddress = \busMaster.address ;
  assign io_sb_decoder_io_outputs_0_SBsize = 4'h4;
  assign io_sb_decoder_io_outputs_0_SBvalid = \gcd_periph.busCtrl.io_valid ;
  assign io_sb_decoder_io_outputs_0_SBwdata = \busMaster.writeData ;
  assign io_sb_decoder_io_outputs_0_SBwrite = \busMaster.io_ctrl_write ;
  assign io_sb_decoder_io_outputs_1_SBaddress = \busMaster.address ;
  assign io_sb_decoder_io_outputs_1_SBsize = 4'h4;
  assign io_sb_decoder_io_outputs_1_SBvalid = \gcd_periph.busCtrl.io_valid ;
  assign io_sb_decoder_io_outputs_1_SBwdata = \busMaster.writeData ;
  assign io_sb_decoder_io_outputs_1_SBwrite = \busMaster.io_ctrl_write ;
  assign io_sb_decoder_io_outputs_2_SBaddress = \busMaster.address ;
  assign io_sb_decoder_io_outputs_2_SBsize = 4'h4;
  assign io_sb_decoder_io_outputs_2_SBvalid = \gcd_periph.busCtrl.io_valid ;
  assign io_sb_decoder_io_outputs_2_SBwdata = \busMaster.writeData ;
  assign io_sb_decoder_io_outputs_2_SBwrite = \busMaster.io_ctrl_write ;
  assign io_sb_decoder_io_outputs_3_SBaddress = \busMaster.address ;
  assign io_sb_decoder_io_outputs_3_SBsize = 4'h4;
  assign io_sb_decoder_io_outputs_3_SBvalid = \gcd_periph.busCtrl.io_valid ;
  assign io_sb_decoder_io_outputs_3_SBwdata = \busMaster.writeData ;
  assign io_sb_decoder_io_outputs_3_SBwrite = \busMaster.io_ctrl_write ;
  assign io_sb_decoder_io_outputs_4_SBaddress = \busMaster.address ;
  assign io_sb_decoder_io_outputs_4_SBsize = 4'h4;
  assign io_sb_decoder_io_outputs_4_SBvalid = \gcd_periph.busCtrl.io_valid ;
  assign io_sb_decoder_io_outputs_4_SBwdata = \busMaster.writeData ;
  assign io_sb_decoder_io_outputs_4_SBwrite = \busMaster.io_ctrl_write ;
  assign io_sb_decoder_io_unmapped_fired = \io_sb_decoder.decodeLogic_noHitReg ;
  assign io_uart0_txd = \uart_peripheral.uartCtrl_2.tx._zz_io_txd ;
  assign io_uartCMD_txd = \uartCtrl_2.tx._zz_io_txd ;
  assign \rxFifo._zz_io_pop_payload  = 1'h1;
  assign \rxFifo._zz_logic_popPtr_valueNext  = { 3'h0, \rxFifo._zz_logic_popPtr_valueNext_1  };
  assign \rxFifo._zz_logic_pushPtr_valueNext  = { 3'h0, \rxFifo._zz_1  };
  assign \rxFifo._zz_logic_pushPtr_valueNext_1  = \rxFifo._zz_1 ;
  assign \rxFifo.clk  = clk;
  assign \rxFifo.io_flush  = 1'h0;
  assign \rxFifo.io_push_payload  = \uartCtrl_2.rx.stateMachine_shifter ;
  assign \rxFifo.io_push_valid  = \uartCtrl_2.rx.stateMachine_validReg ;
  assign \rxFifo.logic_popPtr_willClear  = 1'h0;
  assign \rxFifo.logic_popPtr_willIncrement  = \rxFifo._zz_logic_popPtr_valueNext_1 ;
  assign \rxFifo.logic_popping  = \rxFifo._zz_logic_popPtr_valueNext_1 ;
  assign \rxFifo.logic_pushPtr_willClear  = 1'h0;
  assign \rxFifo.logic_pushPtr_willIncrement  = \rxFifo._zz_1 ;
  assign \rxFifo.logic_pushing  = \rxFifo._zz_1 ;
  assign \rxFifo.resetn  = resetn;
  assign \serParConv.clk  = clk;
  assign \serParConv.io_outData  = { \serParConv.shiftReg_3 , \serParConv.shiftReg_2 , \serParConv.shiftReg_1 , \serParConv.shiftReg_0  };
  assign \serParConv.io_outputEnable  = 1'h1;
  assign \serParConv.resetn  = resetn;
  assign serParConv_io_outData = { \serParConv.shiftReg_3 , \serParConv.shiftReg_2 , \serParConv.shiftReg_1 , \serParConv.shiftReg_0  };
  assign \tic._zz_io_resp_respType  = \builder.io_ctrl_respType ;
  assign \tic._zz_tic_wordCounter_valueNext  = { 2'h0, \tic.tic_wordCounter_willIncrement  };
  assign \tic._zz_tic_wordCounter_valueNext_1  = \tic.tic_wordCounter_willIncrement ;
  assign \tic.clk  = clk;
  assign \tic.io_bus_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \tic.io_bus_unmapped  = \io_sb_decoder.decodeLogic_noHitReg ;
  assign \tic.io_bus_write  = \busMaster.io_ctrl_write ;
  assign \tic.io_resp_busy  = \builder.rbFSM_busyFlag ;
  assign \tic.io_resp_respType  = \builder.io_ctrl_respType ;
  assign \tic.io_timeout_pending  = timeout_state;
  assign \tic.resetn  = resetn;
  assign \tic.tic_commandFlag  = { 1'hx, \builder.io_ctrl_respType , \busMaster.io_ctrl_write , 2'hx };
  assign \tic.tic_wantExit  = 1'h0;
  assign \tic.tic_wantKill  = 1'h0;
  assign tic_io_bus_write = \busMaster.io_ctrl_write ;
  assign tic_io_resp_respType = \builder.io_ctrl_respType ;
  assign timeout_counter_willIncrement = 1'h1;
  assign \txFifo._zz_io_pop_payload  = 1'h1;
  assign \txFifo._zz_logic_popPtr_valueNext  = { 3'h0, \txFifo._zz_logic_popPtr_valueNext_1  };
  assign \txFifo._zz_logic_pushPtr_valueNext  = { 3'h0, \txFifo._zz_1  };
  assign \txFifo._zz_logic_pushPtr_valueNext_1  = \txFifo._zz_1 ;
  assign \txFifo.clk  = clk;
  assign \txFifo.io_flush  = 1'h0;
  assign \txFifo.io_occupancy [3:0] = \txFifo.logic_ptrDif ;
  assign \txFifo.logic_full  = \txFifo.io_occupancy [4];
  assign \txFifo.logic_popPtr_willClear  = 1'h0;
  assign \txFifo.logic_popPtr_willIncrement  = \txFifo._zz_logic_popPtr_valueNext_1 ;
  assign \txFifo.logic_popping  = \txFifo._zz_logic_popPtr_valueNext_1 ;
  assign \txFifo.logic_pushPtr_willClear  = 1'h0;
  assign \txFifo.logic_pushPtr_willIncrement  = \txFifo._zz_1 ;
  assign \txFifo.logic_pushing  = \txFifo._zz_1 ;
  assign \txFifo.resetn  = resetn;
  assign txFifo_io_occupancy = { \txFifo.io_occupancy [4], \txFifo.logic_ptrDif  };
  assign \uartCtrl_2.clk  = clk;
  assign \uartCtrl_2.io_config_clockDivider  = 20'h0000c;
  assign \uartCtrl_2.io_config_frame_dataLength  = 3'h7;
  assign \uartCtrl_2.io_config_frame_parity  = 2'h0;
  assign \uartCtrl_2.io_config_frame_stop  = 1'h0;
  assign \uartCtrl_2.io_read_payload  = \uartCtrl_2.rx.stateMachine_shifter ;
  assign \uartCtrl_2.io_read_valid  = \uartCtrl_2.rx.stateMachine_validReg ;
  assign \uartCtrl_2.io_uart_rxd  = io_uartCMD_rxd;
  assign \uartCtrl_2.io_uart_txd  = \uartCtrl_2.tx._zz_io_txd ;
  assign \uartCtrl_2.io_writeBreak  = 1'h0;
  assign \uartCtrl_2.resetn  = resetn;
  assign \uartCtrl_2.rx._zz_sampler_value_1  = \uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_2.rx._zz_sampler_value_2  = 1'h1;
  assign \uartCtrl_2.rx._zz_sampler_value_5  = \uartCtrl_2.rx.sampler_samples_1 ;
  assign \uartCtrl_2.rx._zz_sampler_value_6  = 1'h1;
  assign \uartCtrl_2.rx._zz_when_UartCtrlRx_l139  = 3'h0;
  assign \uartCtrl_2.rx._zz_when_UartCtrlRx_l139_1  = 1'h0;
  assign \uartCtrl_2.rx.clk  = clk;
  assign \uartCtrl_2.rx.io_configFrame_dataLength  = 3'h7;
  assign \uartCtrl_2.rx.io_configFrame_parity  = 2'h0;
  assign \uartCtrl_2.rx.io_configFrame_stop  = 1'h0;
  assign \uartCtrl_2.rx.io_read_payload  = \uartCtrl_2.rx.stateMachine_shifter ;
  assign \uartCtrl_2.rx.io_read_valid  = \uartCtrl_2.rx.stateMachine_validReg ;
  assign \uartCtrl_2.rx.io_rxd  = io_uartCMD_rxd;
  assign \uartCtrl_2.rx.io_rxd_buffercc.clk  = clk;
  assign \uartCtrl_2.rx.io_rxd_buffercc.io_dataIn  = io_uartCMD_rxd;
  assign \uartCtrl_2.rx.io_rxd_buffercc.io_dataOut  = \uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_2.rx.io_rxd_buffercc.resetn  = resetn;
  assign \uartCtrl_2.rx.io_rxd_buffercc_io_dataOut  = \uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_2.rx.io_samplingTick  = \uartCtrl_2.clockDivider_tickReg ;
  assign \uartCtrl_2.rx.resetn  = resetn;
  assign \uartCtrl_2.rx.sampler_samples_0  = \uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_2.rx.sampler_synchroniser  = \uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_2.rx.when_UartCtrlRx_l103  = \uartCtrl_2.rx.sampler_value ;
  assign \uartCtrl_2.rx.when_UartCtrlRx_l113  = 1'h1;
  assign \uartCtrl_2.rx_io_read_payload  = \uartCtrl_2.rx.stateMachine_shifter ;
  assign \uartCtrl_2.rx_io_read_valid  = \uartCtrl_2.rx.stateMachine_validReg ;
  assign \uartCtrl_2.tx._zz_clockDivider_counter_valueNext  = { 2'h0, \uartCtrl_2.clockDivider_tickReg  };
  assign \uartCtrl_2.tx._zz_clockDivider_counter_valueNext_1  = \uartCtrl_2.clockDivider_tickReg ;
  assign \uartCtrl_2.tx._zz_when_UartCtrlTx_l93  = 3'h0;
  assign \uartCtrl_2.tx._zz_when_UartCtrlTx_l93_1  = 1'h0;
  assign \uartCtrl_2.tx.clk  = clk;
  assign \uartCtrl_2.tx.clockDivider_counter_willClear  = 1'h0;
  assign \uartCtrl_2.tx.clockDivider_counter_willIncrement  = \uartCtrl_2.clockDivider_tickReg ;
  assign \uartCtrl_2.tx.io_break  = 1'h0;
  assign \uartCtrl_2.tx.io_configFrame_dataLength  = 3'h7;
  assign \uartCtrl_2.tx.io_configFrame_parity  = 2'h0;
  assign \uartCtrl_2.tx.io_configFrame_stop  = 1'h0;
  assign \uartCtrl_2.tx.io_cts  = 1'h0;
  assign \uartCtrl_2.tx.io_samplingTick  = \uartCtrl_2.clockDivider_tickReg ;
  assign \uartCtrl_2.tx.io_txd  = \uartCtrl_2.tx._zz_io_txd ;
  assign \uartCtrl_2.tx.resetn  = resetn;
  assign \uartCtrl_2.tx.when_UartCtrlTx_l76  = 1'h1;
  assign \uartCtrl_2.tx_io_txd  = \uartCtrl_2.tx._zz_io_txd ;
  assign uartCtrl_2_io_read_payload = \uartCtrl_2.rx.stateMachine_shifter ;
  assign uartCtrl_2_io_read_valid = \uartCtrl_2.rx.stateMachine_validReg ;
  assign uartCtrl_2_io_uart_txd = \uartCtrl_2.tx._zz_io_txd ;
  assign \uart_peripheral.SBUartLogic_rxFifo._zz_io_pop_payload  = 1'h1;
  assign \uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext  = { 3'h0, \uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1  };
  assign \uart_peripheral.SBUartLogic_rxFifo._zz_logic_pushPtr_valueNext  = { 3'h0, \uart_peripheral.SBUartLogic_rxFifo._zz_1  };
  assign \uart_peripheral.SBUartLogic_rxFifo._zz_logic_pushPtr_valueNext_1  = \uart_peripheral.SBUartLogic_rxFifo._zz_1 ;
  assign \uart_peripheral.SBUartLogic_rxFifo.clk  = clk;
  assign \uart_peripheral.SBUartLogic_rxFifo.io_flush  = 1'h0;
  assign \uart_peripheral.SBUartLogic_rxFifo.io_occupancy [3:0] = \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif ;
  assign \uart_peripheral.SBUartLogic_rxFifo.io_push_payload  = \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter ;
  assign \uart_peripheral.SBUartLogic_rxFifo.io_push_valid  = \uart_peripheral.uartCtrl_2.rx.stateMachine_validReg ;
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_full  = \uart_peripheral.SBUartLogic_rxFifo.io_occupancy [4];
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_willClear  = 1'h0;
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_popPtr_willIncrement  = \uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1 ;
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_popping  = \uart_peripheral.SBUartLogic_rxFifo._zz_logic_popPtr_valueNext_1 ;
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_willClear  = 1'h0;
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_pushPtr_willIncrement  = \uart_peripheral.SBUartLogic_rxFifo._zz_1 ;
  assign \uart_peripheral.SBUartLogic_rxFifo.logic_pushing  = \uart_peripheral.SBUartLogic_rxFifo._zz_1 ;
  assign \uart_peripheral.SBUartLogic_rxFifo.resetn  = resetn;
  assign \uart_peripheral.SBUartLogic_rxFifo_io_occupancy  = { \uart_peripheral.SBUartLogic_rxFifo.io_occupancy [4], \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif  };
  assign \uart_peripheral.SBUartLogic_rxReg  = 8'h00;
  assign \uart_peripheral.SBUartLogic_sbDataOutputReg [31:8] = 24'h000000;
  assign \uart_peripheral.SBUartLogic_txStream_m2sPipe_payload  = \uart_peripheral.SBUartLogic_txStream_rData ;
  assign \uart_peripheral.SBUartLogic_txStream_m2sPipe_valid  = \uart_peripheral.SBUartLogic_txStream_rValid ;
  assign \uart_peripheral.SBUartLogic_txStream_payload  = \uart_peripheral.SBUartLogic_uartTxPayload ;
  assign \uart_peripheral.SBUartLogic_txStream_valid  = \uart_peripheral.SBUartLogic_uartTxValid ;
  assign \uart_peripheral._zz_SBUartLogic_sbDataOutputReg  = \uart_peripheral.SBUartLogic_uartTxReady ;
  assign \uart_peripheral._zz_SBUartLogic_sbDataOutputReg_1  = { \uart_peripheral.SBUartLogic_rxFifo.io_occupancy [4], \uart_peripheral.SBUartLogic_rxFifo.logic_ptrDif  };
  assign \uart_peripheral.clk  = clk;
  assign \uart_peripheral.intAddr  = \busMaster.address [7:0];
  assign \uart_peripheral.io_sb_SBaddress  = \busMaster.address ;
  assign \uart_peripheral.io_sb_SBrdata  = { 24'h000000, \uart_peripheral.SBUartLogic_sbDataOutputReg [7:0] };
  assign \uart_peripheral.io_sb_SBready  = \uart_peripheral.rdy ;
  assign \uart_peripheral.io_sb_SBsize  = 4'h4;
  assign \uart_peripheral.io_sb_SBvalid  = \gcd_periph.busCtrl.io_valid ;
  assign \uart_peripheral.io_sb_SBwdata  = \busMaster.writeData ;
  assign \uart_peripheral.io_sb_SBwrite  = \busMaster.io_ctrl_write ;
  assign \uart_peripheral.io_uart_rxd  = io_uart0_rxd;
  assign \uart_peripheral.io_uart_txd  = \uart_peripheral.uartCtrl_2.tx._zz_io_txd ;
  assign \uart_peripheral.resetn  = resetn;
  assign \uart_peripheral.uartCtrl_2.clk  = clk;
  assign \uart_peripheral.uartCtrl_2.io_config_clockDivider  = 20'h0000c;
  assign \uart_peripheral.uartCtrl_2.io_config_frame_dataLength  = 3'h7;
  assign \uart_peripheral.uartCtrl_2.io_config_frame_parity  = 2'h0;
  assign \uart_peripheral.uartCtrl_2.io_config_frame_stop  = 1'h0;
  assign \uart_peripheral.uartCtrl_2.io_read_payload  = \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter ;
  assign \uart_peripheral.uartCtrl_2.io_read_valid  = \uart_peripheral.uartCtrl_2.rx.stateMachine_validReg ;
  assign \uart_peripheral.uartCtrl_2.io_uart_rxd  = io_uart0_rxd;
  assign \uart_peripheral.uartCtrl_2.io_uart_txd  = \uart_peripheral.uartCtrl_2.tx._zz_io_txd ;
  assign \uart_peripheral.uartCtrl_2.io_writeBreak  = 1'h0;
  assign \uart_peripheral.uartCtrl_2.io_write_payload  = \uart_peripheral.SBUartLogic_txStream_rData ;
  assign \uart_peripheral.uartCtrl_2.io_write_thrown_payload  = \uart_peripheral.SBUartLogic_txStream_rData ;
  assign \uart_peripheral.uartCtrl_2.io_write_valid  = \uart_peripheral.SBUartLogic_txStream_rValid ;
  assign \uart_peripheral.uartCtrl_2.resetn  = resetn;
  assign \uart_peripheral.uartCtrl_2.rx._zz_sampler_value_1  = \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ;
  assign \uart_peripheral.uartCtrl_2.rx._zz_sampler_value_2  = 1'h1;
  assign \uart_peripheral.uartCtrl_2.rx._zz_sampler_value_5  = \uart_peripheral.uartCtrl_2.rx.sampler_samples_1 ;
  assign \uart_peripheral.uartCtrl_2.rx._zz_sampler_value_6  = 1'h1;
  assign \uart_peripheral.uartCtrl_2.rx._zz_when_UartCtrlRx_l139  = 3'h0;
  assign \uart_peripheral.uartCtrl_2.rx._zz_when_UartCtrlRx_l139_1  = 1'h0;
  assign \uart_peripheral.uartCtrl_2.rx.clk  = clk;
  assign \uart_peripheral.uartCtrl_2.rx.io_configFrame_dataLength  = 3'h7;
  assign \uart_peripheral.uartCtrl_2.rx.io_configFrame_parity  = 2'h0;
  assign \uart_peripheral.uartCtrl_2.rx.io_configFrame_stop  = 1'h0;
  assign \uart_peripheral.uartCtrl_2.rx.io_read_payload  = \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter ;
  assign \uart_peripheral.uartCtrl_2.rx.io_read_valid  = \uart_peripheral.uartCtrl_2.rx.stateMachine_validReg ;
  assign \uart_peripheral.uartCtrl_2.rx.io_rxd  = io_uart0_rxd;
  assign \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.clk  = clk;
  assign \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.io_dataIn  = io_uart0_rxd;
  assign \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.io_dataOut  = \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ;
  assign \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.resetn  = resetn;
  assign \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc_io_dataOut  = \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ;
  assign \uart_peripheral.uartCtrl_2.rx.io_samplingTick  = \uart_peripheral.uartCtrl_2.clockDivider_tickReg ;
  assign \uart_peripheral.uartCtrl_2.rx.resetn  = resetn;
  assign \uart_peripheral.uartCtrl_2.rx.sampler_samples_0  = \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ;
  assign \uart_peripheral.uartCtrl_2.rx.sampler_synchroniser  = \uart_peripheral.uartCtrl_2.rx.io_rxd_buffercc.buffers_1 ;
  assign \uart_peripheral.uartCtrl_2.rx.when_UartCtrlRx_l103  = \uart_peripheral.uartCtrl_2.rx.sampler_value ;
  assign \uart_peripheral.uartCtrl_2.rx.when_UartCtrlRx_l113  = 1'h1;
  assign \uart_peripheral.uartCtrl_2.rx_io_read_payload  = \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter ;
  assign \uart_peripheral.uartCtrl_2.rx_io_read_valid  = \uart_peripheral.uartCtrl_2.rx.stateMachine_validReg ;
  assign \uart_peripheral.uartCtrl_2.tx._zz_clockDivider_counter_valueNext  = { 2'h0, \uart_peripheral.uartCtrl_2.clockDivider_tickReg  };
  assign \uart_peripheral.uartCtrl_2.tx._zz_clockDivider_counter_valueNext_1  = \uart_peripheral.uartCtrl_2.clockDivider_tickReg ;
  assign \uart_peripheral.uartCtrl_2.tx._zz_when_UartCtrlTx_l93  = 3'h0;
  assign \uart_peripheral.uartCtrl_2.tx._zz_when_UartCtrlTx_l93_1  = 1'h0;
  assign \uart_peripheral.uartCtrl_2.tx.clk  = clk;
  assign \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_willClear  = 1'h0;
  assign \uart_peripheral.uartCtrl_2.tx.clockDivider_counter_willIncrement  = \uart_peripheral.uartCtrl_2.clockDivider_tickReg ;
  assign \uart_peripheral.uartCtrl_2.tx.io_break  = 1'h0;
  assign \uart_peripheral.uartCtrl_2.tx.io_configFrame_dataLength  = 3'h7;
  assign \uart_peripheral.uartCtrl_2.tx.io_configFrame_parity  = 2'h0;
  assign \uart_peripheral.uartCtrl_2.tx.io_configFrame_stop  = 1'h0;
  assign \uart_peripheral.uartCtrl_2.tx.io_cts  = 1'h0;
  assign \uart_peripheral.uartCtrl_2.tx.io_samplingTick  = \uart_peripheral.uartCtrl_2.clockDivider_tickReg ;
  assign \uart_peripheral.uartCtrl_2.tx.io_txd  = \uart_peripheral.uartCtrl_2.tx._zz_io_txd ;
  assign \uart_peripheral.uartCtrl_2.tx.io_write_payload  = \uart_peripheral.SBUartLogic_txStream_rData ;
  assign \uart_peripheral.uartCtrl_2.tx.resetn  = resetn;
  assign \uart_peripheral.uartCtrl_2.tx.when_UartCtrlTx_l76  = 1'h1;
  assign \uart_peripheral.uartCtrl_2.tx_io_txd  = \uart_peripheral.uartCtrl_2.tx._zz_io_txd ;
  assign \uart_peripheral.uartCtrl_2_io_read_payload  = \uart_peripheral.uartCtrl_2.rx.stateMachine_shifter ;
  assign \uart_peripheral.uartCtrl_2_io_read_valid  = \uart_peripheral.uartCtrl_2.rx.stateMachine_validReg ;
  assign \uart_peripheral.uartCtrl_2_io_uart_txd  = \uart_peripheral.uartCtrl_2.tx._zz_io_txd ;
  assign uart_peripheral_io_sb_SBrdata = { 24'h000000, \uart_peripheral.SBUartLogic_sbDataOutputReg [7:0] };
  assign uart_peripheral_io_sb_SBready = \uart_peripheral.rdy ;
  assign uart_peripheral_io_uart_txd = \uart_peripheral.uartCtrl_2.tx._zz_io_txd ;
endmodule
