
week12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008db4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  08008f58  08008f58  00018f58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009340  08009340  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  08009340  08009340  00019340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009348  08009348  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009348  08009348  00019348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800934c  0800934c  0001934c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08009350  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000290  20000098  080093e4  00020098  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  080093e4  00020328  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001170f  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000240e  00000000  00000000  000317d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff0  00000000  00000000  00033be8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f18  00000000  00000000  00034bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017dc8  00000000  00000000  00035af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000115d7  00000000  00000000  0004d8b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b64d  00000000  00000000  0005ee8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fa4dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bf8  00000000  00000000  000fa530  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000098 	.word	0x20000098
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008f3c 	.word	0x08008f3c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000009c 	.word	0x2000009c
 80001dc:	08008f3c 	.word	0x08008f3c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2iz>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d215      	bcs.n	8000b72 <__aeabi_d2iz+0x36>
 8000b46:	d511      	bpl.n	8000b6c <__aeabi_d2iz+0x30>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d912      	bls.n	8000b78 <__aeabi_d2iz+0x3c>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	bf18      	it	ne
 8000b68:	4240      	negne	r0, r0
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b76:	d105      	bne.n	8000b84 <__aeabi_d2iz+0x48>
 8000b78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	bf08      	it	eq
 8000b7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2uiz>:
 8000b8c:	004a      	lsls	r2, r1, #1
 8000b8e:	d211      	bcs.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b94:	d211      	bcs.n	8000bba <__aeabi_d2uiz+0x2e>
 8000b96:	d50d      	bpl.n	8000bb4 <__aeabi_d2uiz+0x28>
 8000b98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba0:	d40e      	bmi.n	8000bc0 <__aeabi_d2uiz+0x34>
 8000ba2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000baa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bbe:	d102      	bne.n	8000bc6 <__aeabi_d2uiz+0x3a>
 8000bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bc4:	4770      	bx	lr
 8000bc6:	f04f 0000 	mov.w	r0, #0
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_d2f>:
 8000bcc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd4:	bf24      	itt	cs
 8000bd6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bda:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bde:	d90d      	bls.n	8000bfc <__aeabi_d2f+0x30>
 8000be0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bf0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf4:	bf08      	it	eq
 8000bf6:	f020 0001 	biceq.w	r0, r0, #1
 8000bfa:	4770      	bx	lr
 8000bfc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c00:	d121      	bne.n	8000c46 <__aeabi_d2f+0x7a>
 8000c02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c06:	bfbc      	itt	lt
 8000c08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c0c:	4770      	bxlt	lr
 8000c0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c16:	f1c2 0218 	rsb	r2, r2, #24
 8000c1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c22:	fa20 f002 	lsr.w	r0, r0, r2
 8000c26:	bf18      	it	ne
 8000c28:	f040 0001 	orrne.w	r0, r0, #1
 8000c2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c38:	ea40 000c 	orr.w	r0, r0, ip
 8000c3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c44:	e7cc      	b.n	8000be0 <__aeabi_d2f+0x14>
 8000c46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c4a:	d107      	bne.n	8000c5c <__aeabi_d2f+0x90>
 8000c4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c50:	bf1e      	ittt	ne
 8000c52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c5a:	4770      	bxne	lr
 8000c5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop

08000c6c <__aeabi_frsub>:
 8000c6c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c70:	e002      	b.n	8000c78 <__addsf3>
 8000c72:	bf00      	nop

08000c74 <__aeabi_fsub>:
 8000c74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c78 <__addsf3>:
 8000c78:	0042      	lsls	r2, r0, #1
 8000c7a:	bf1f      	itttt	ne
 8000c7c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c80:	ea92 0f03 	teqne	r2, r3
 8000c84:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c88:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c8c:	d06a      	beq.n	8000d64 <__addsf3+0xec>
 8000c8e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c92:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c96:	bfc1      	itttt	gt
 8000c98:	18d2      	addgt	r2, r2, r3
 8000c9a:	4041      	eorgt	r1, r0
 8000c9c:	4048      	eorgt	r0, r1
 8000c9e:	4041      	eorgt	r1, r0
 8000ca0:	bfb8      	it	lt
 8000ca2:	425b      	neglt	r3, r3
 8000ca4:	2b19      	cmp	r3, #25
 8000ca6:	bf88      	it	hi
 8000ca8:	4770      	bxhi	lr
 8000caa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000cb6:	bf18      	it	ne
 8000cb8:	4240      	negne	r0, r0
 8000cba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cbe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cc2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cc6:	bf18      	it	ne
 8000cc8:	4249      	negne	r1, r1
 8000cca:	ea92 0f03 	teq	r2, r3
 8000cce:	d03f      	beq.n	8000d50 <__addsf3+0xd8>
 8000cd0:	f1a2 0201 	sub.w	r2, r2, #1
 8000cd4:	fa41 fc03 	asr.w	ip, r1, r3
 8000cd8:	eb10 000c 	adds.w	r0, r0, ip
 8000cdc:	f1c3 0320 	rsb	r3, r3, #32
 8000ce0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ce4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ce8:	d502      	bpl.n	8000cf0 <__addsf3+0x78>
 8000cea:	4249      	negs	r1, r1
 8000cec:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cf0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cf4:	d313      	bcc.n	8000d1e <__addsf3+0xa6>
 8000cf6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cfa:	d306      	bcc.n	8000d0a <__addsf3+0x92>
 8000cfc:	0840      	lsrs	r0, r0, #1
 8000cfe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d02:	f102 0201 	add.w	r2, r2, #1
 8000d06:	2afe      	cmp	r2, #254	; 0xfe
 8000d08:	d251      	bcs.n	8000dae <__addsf3+0x136>
 8000d0a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d12:	bf08      	it	eq
 8000d14:	f020 0001 	biceq.w	r0, r0, #1
 8000d18:	ea40 0003 	orr.w	r0, r0, r3
 8000d1c:	4770      	bx	lr
 8000d1e:	0049      	lsls	r1, r1, #1
 8000d20:	eb40 0000 	adc.w	r0, r0, r0
 8000d24:	3a01      	subs	r2, #1
 8000d26:	bf28      	it	cs
 8000d28:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d2c:	d2ed      	bcs.n	8000d0a <__addsf3+0x92>
 8000d2e:	fab0 fc80 	clz	ip, r0
 8000d32:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d36:	ebb2 020c 	subs.w	r2, r2, ip
 8000d3a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d3e:	bfaa      	itet	ge
 8000d40:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d44:	4252      	neglt	r2, r2
 8000d46:	4318      	orrge	r0, r3
 8000d48:	bfbc      	itt	lt
 8000d4a:	40d0      	lsrlt	r0, r2
 8000d4c:	4318      	orrlt	r0, r3
 8000d4e:	4770      	bx	lr
 8000d50:	f092 0f00 	teq	r2, #0
 8000d54:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d58:	bf06      	itte	eq
 8000d5a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d5e:	3201      	addeq	r2, #1
 8000d60:	3b01      	subne	r3, #1
 8000d62:	e7b5      	b.n	8000cd0 <__addsf3+0x58>
 8000d64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d6c:	bf18      	it	ne
 8000d6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d72:	d021      	beq.n	8000db8 <__addsf3+0x140>
 8000d74:	ea92 0f03 	teq	r2, r3
 8000d78:	d004      	beq.n	8000d84 <__addsf3+0x10c>
 8000d7a:	f092 0f00 	teq	r2, #0
 8000d7e:	bf08      	it	eq
 8000d80:	4608      	moveq	r0, r1
 8000d82:	4770      	bx	lr
 8000d84:	ea90 0f01 	teq	r0, r1
 8000d88:	bf1c      	itt	ne
 8000d8a:	2000      	movne	r0, #0
 8000d8c:	4770      	bxne	lr
 8000d8e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d92:	d104      	bne.n	8000d9e <__addsf3+0x126>
 8000d94:	0040      	lsls	r0, r0, #1
 8000d96:	bf28      	it	cs
 8000d98:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d9c:	4770      	bx	lr
 8000d9e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000da2:	bf3c      	itt	cc
 8000da4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000da8:	4770      	bxcc	lr
 8000daa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dae:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000db2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000db6:	4770      	bx	lr
 8000db8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000dbc:	bf16      	itet	ne
 8000dbe:	4608      	movne	r0, r1
 8000dc0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000dc4:	4601      	movne	r1, r0
 8000dc6:	0242      	lsls	r2, r0, #9
 8000dc8:	bf06      	itte	eq
 8000dca:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000dce:	ea90 0f01 	teqeq	r0, r1
 8000dd2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000dd6:	4770      	bx	lr

08000dd8 <__aeabi_ui2f>:
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e004      	b.n	8000de8 <__aeabi_i2f+0x8>
 8000dde:	bf00      	nop

08000de0 <__aeabi_i2f>:
 8000de0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000de4:	bf48      	it	mi
 8000de6:	4240      	negmi	r0, r0
 8000de8:	ea5f 0c00 	movs.w	ip, r0
 8000dec:	bf08      	it	eq
 8000dee:	4770      	bxeq	lr
 8000df0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000df4:	4601      	mov	r1, r0
 8000df6:	f04f 0000 	mov.w	r0, #0
 8000dfa:	e01c      	b.n	8000e36 <__aeabi_l2f+0x2a>

08000dfc <__aeabi_ul2f>:
 8000dfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000e00:	bf08      	it	eq
 8000e02:	4770      	bxeq	lr
 8000e04:	f04f 0300 	mov.w	r3, #0
 8000e08:	e00a      	b.n	8000e20 <__aeabi_l2f+0x14>
 8000e0a:	bf00      	nop

08000e0c <__aeabi_l2f>:
 8000e0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000e10:	bf08      	it	eq
 8000e12:	4770      	bxeq	lr
 8000e14:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e18:	d502      	bpl.n	8000e20 <__aeabi_l2f+0x14>
 8000e1a:	4240      	negs	r0, r0
 8000e1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e20:	ea5f 0c01 	movs.w	ip, r1
 8000e24:	bf02      	ittt	eq
 8000e26:	4684      	moveq	ip, r0
 8000e28:	4601      	moveq	r1, r0
 8000e2a:	2000      	moveq	r0, #0
 8000e2c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e30:	bf08      	it	eq
 8000e32:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e36:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e3a:	fabc f28c 	clz	r2, ip
 8000e3e:	3a08      	subs	r2, #8
 8000e40:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e44:	db10      	blt.n	8000e68 <__aeabi_l2f+0x5c>
 8000e46:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e4a:	4463      	add	r3, ip
 8000e4c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e50:	f1c2 0220 	rsb	r2, r2, #32
 8000e54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	eb43 0002 	adc.w	r0, r3, r2
 8000e60:	bf08      	it	eq
 8000e62:	f020 0001 	biceq.w	r0, r0, #1
 8000e66:	4770      	bx	lr
 8000e68:	f102 0220 	add.w	r2, r2, #32
 8000e6c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e70:	f1c2 0220 	rsb	r2, r2, #32
 8000e74:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e78:	fa21 f202 	lsr.w	r2, r1, r2
 8000e7c:	eb43 0002 	adc.w	r0, r3, r2
 8000e80:	bf08      	it	eq
 8000e82:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e86:	4770      	bx	lr

08000e88 <__aeabi_uldivmod>:
 8000e88:	b953      	cbnz	r3, 8000ea0 <__aeabi_uldivmod+0x18>
 8000e8a:	b94a      	cbnz	r2, 8000ea0 <__aeabi_uldivmod+0x18>
 8000e8c:	2900      	cmp	r1, #0
 8000e8e:	bf08      	it	eq
 8000e90:	2800      	cmpeq	r0, #0
 8000e92:	bf1c      	itt	ne
 8000e94:	f04f 31ff 	movne.w	r1, #4294967295
 8000e98:	f04f 30ff 	movne.w	r0, #4294967295
 8000e9c:	f000 b96e 	b.w	800117c <__aeabi_idiv0>
 8000ea0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ea4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ea8:	f000 f806 	bl	8000eb8 <__udivmoddi4>
 8000eac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000eb4:	b004      	add	sp, #16
 8000eb6:	4770      	bx	lr

08000eb8 <__udivmoddi4>:
 8000eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ebc:	9d08      	ldr	r5, [sp, #32]
 8000ebe:	4604      	mov	r4, r0
 8000ec0:	468c      	mov	ip, r1
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	f040 8083 	bne.w	8000fce <__udivmoddi4+0x116>
 8000ec8:	428a      	cmp	r2, r1
 8000eca:	4617      	mov	r7, r2
 8000ecc:	d947      	bls.n	8000f5e <__udivmoddi4+0xa6>
 8000ece:	fab2 f282 	clz	r2, r2
 8000ed2:	b142      	cbz	r2, 8000ee6 <__udivmoddi4+0x2e>
 8000ed4:	f1c2 0020 	rsb	r0, r2, #32
 8000ed8:	fa24 f000 	lsr.w	r0, r4, r0
 8000edc:	4091      	lsls	r1, r2
 8000ede:	4097      	lsls	r7, r2
 8000ee0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ee4:	4094      	lsls	r4, r2
 8000ee6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000eea:	0c23      	lsrs	r3, r4, #16
 8000eec:	fbbc f6f8 	udiv	r6, ip, r8
 8000ef0:	fa1f fe87 	uxth.w	lr, r7
 8000ef4:	fb08 c116 	mls	r1, r8, r6, ip
 8000ef8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efc:	fb06 f10e 	mul.w	r1, r6, lr
 8000f00:	4299      	cmp	r1, r3
 8000f02:	d909      	bls.n	8000f18 <__udivmoddi4+0x60>
 8000f04:	18fb      	adds	r3, r7, r3
 8000f06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000f0a:	f080 8119 	bcs.w	8001140 <__udivmoddi4+0x288>
 8000f0e:	4299      	cmp	r1, r3
 8000f10:	f240 8116 	bls.w	8001140 <__udivmoddi4+0x288>
 8000f14:	3e02      	subs	r6, #2
 8000f16:	443b      	add	r3, r7
 8000f18:	1a5b      	subs	r3, r3, r1
 8000f1a:	b2a4      	uxth	r4, r4
 8000f1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f20:	fb08 3310 	mls	r3, r8, r0, r3
 8000f24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f2c:	45a6      	cmp	lr, r4
 8000f2e:	d909      	bls.n	8000f44 <__udivmoddi4+0x8c>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f36:	f080 8105 	bcs.w	8001144 <__udivmoddi4+0x28c>
 8000f3a:	45a6      	cmp	lr, r4
 8000f3c:	f240 8102 	bls.w	8001144 <__udivmoddi4+0x28c>
 8000f40:	3802      	subs	r0, #2
 8000f42:	443c      	add	r4, r7
 8000f44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000f48:	eba4 040e 	sub.w	r4, r4, lr
 8000f4c:	2600      	movs	r6, #0
 8000f4e:	b11d      	cbz	r5, 8000f58 <__udivmoddi4+0xa0>
 8000f50:	40d4      	lsrs	r4, r2
 8000f52:	2300      	movs	r3, #0
 8000f54:	e9c5 4300 	strd	r4, r3, [r5]
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	b902      	cbnz	r2, 8000f62 <__udivmoddi4+0xaa>
 8000f60:	deff      	udf	#255	; 0xff
 8000f62:	fab2 f282 	clz	r2, r2
 8000f66:	2a00      	cmp	r2, #0
 8000f68:	d150      	bne.n	800100c <__udivmoddi4+0x154>
 8000f6a:	1bcb      	subs	r3, r1, r7
 8000f6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f70:	fa1f f887 	uxth.w	r8, r7
 8000f74:	2601      	movs	r6, #1
 8000f76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000f7a:	0c21      	lsrs	r1, r4, #16
 8000f7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000f80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f84:	fb08 f30c 	mul.w	r3, r8, ip
 8000f88:	428b      	cmp	r3, r1
 8000f8a:	d907      	bls.n	8000f9c <__udivmoddi4+0xe4>
 8000f8c:	1879      	adds	r1, r7, r1
 8000f8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000f92:	d202      	bcs.n	8000f9a <__udivmoddi4+0xe2>
 8000f94:	428b      	cmp	r3, r1
 8000f96:	f200 80e9 	bhi.w	800116c <__udivmoddi4+0x2b4>
 8000f9a:	4684      	mov	ip, r0
 8000f9c:	1ac9      	subs	r1, r1, r3
 8000f9e:	b2a3      	uxth	r3, r4
 8000fa0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000fa4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fa8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000fac:	fb08 f800 	mul.w	r8, r8, r0
 8000fb0:	45a0      	cmp	r8, r4
 8000fb2:	d907      	bls.n	8000fc4 <__udivmoddi4+0x10c>
 8000fb4:	193c      	adds	r4, r7, r4
 8000fb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000fba:	d202      	bcs.n	8000fc2 <__udivmoddi4+0x10a>
 8000fbc:	45a0      	cmp	r8, r4
 8000fbe:	f200 80d9 	bhi.w	8001174 <__udivmoddi4+0x2bc>
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	eba4 0408 	sub.w	r4, r4, r8
 8000fc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000fcc:	e7bf      	b.n	8000f4e <__udivmoddi4+0x96>
 8000fce:	428b      	cmp	r3, r1
 8000fd0:	d909      	bls.n	8000fe6 <__udivmoddi4+0x12e>
 8000fd2:	2d00      	cmp	r5, #0
 8000fd4:	f000 80b1 	beq.w	800113a <__udivmoddi4+0x282>
 8000fd8:	2600      	movs	r6, #0
 8000fda:	e9c5 0100 	strd	r0, r1, [r5]
 8000fde:	4630      	mov	r0, r6
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	fab3 f683 	clz	r6, r3
 8000fea:	2e00      	cmp	r6, #0
 8000fec:	d14a      	bne.n	8001084 <__udivmoddi4+0x1cc>
 8000fee:	428b      	cmp	r3, r1
 8000ff0:	d302      	bcc.n	8000ff8 <__udivmoddi4+0x140>
 8000ff2:	4282      	cmp	r2, r0
 8000ff4:	f200 80b8 	bhi.w	8001168 <__udivmoddi4+0x2b0>
 8000ff8:	1a84      	subs	r4, r0, r2
 8000ffa:	eb61 0103 	sbc.w	r1, r1, r3
 8000ffe:	2001      	movs	r0, #1
 8001000:	468c      	mov	ip, r1
 8001002:	2d00      	cmp	r5, #0
 8001004:	d0a8      	beq.n	8000f58 <__udivmoddi4+0xa0>
 8001006:	e9c5 4c00 	strd	r4, ip, [r5]
 800100a:	e7a5      	b.n	8000f58 <__udivmoddi4+0xa0>
 800100c:	f1c2 0320 	rsb	r3, r2, #32
 8001010:	fa20 f603 	lsr.w	r6, r0, r3
 8001014:	4097      	lsls	r7, r2
 8001016:	fa01 f002 	lsl.w	r0, r1, r2
 800101a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800101e:	40d9      	lsrs	r1, r3
 8001020:	4330      	orrs	r0, r6
 8001022:	0c03      	lsrs	r3, r0, #16
 8001024:	fbb1 f6fe 	udiv	r6, r1, lr
 8001028:	fa1f f887 	uxth.w	r8, r7
 800102c:	fb0e 1116 	mls	r1, lr, r6, r1
 8001030:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001034:	fb06 f108 	mul.w	r1, r6, r8
 8001038:	4299      	cmp	r1, r3
 800103a:	fa04 f402 	lsl.w	r4, r4, r2
 800103e:	d909      	bls.n	8001054 <__udivmoddi4+0x19c>
 8001040:	18fb      	adds	r3, r7, r3
 8001042:	f106 3cff 	add.w	ip, r6, #4294967295
 8001046:	f080 808d 	bcs.w	8001164 <__udivmoddi4+0x2ac>
 800104a:	4299      	cmp	r1, r3
 800104c:	f240 808a 	bls.w	8001164 <__udivmoddi4+0x2ac>
 8001050:	3e02      	subs	r6, #2
 8001052:	443b      	add	r3, r7
 8001054:	1a5b      	subs	r3, r3, r1
 8001056:	b281      	uxth	r1, r0
 8001058:	fbb3 f0fe 	udiv	r0, r3, lr
 800105c:	fb0e 3310 	mls	r3, lr, r0, r3
 8001060:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001064:	fb00 f308 	mul.w	r3, r0, r8
 8001068:	428b      	cmp	r3, r1
 800106a:	d907      	bls.n	800107c <__udivmoddi4+0x1c4>
 800106c:	1879      	adds	r1, r7, r1
 800106e:	f100 3cff 	add.w	ip, r0, #4294967295
 8001072:	d273      	bcs.n	800115c <__udivmoddi4+0x2a4>
 8001074:	428b      	cmp	r3, r1
 8001076:	d971      	bls.n	800115c <__udivmoddi4+0x2a4>
 8001078:	3802      	subs	r0, #2
 800107a:	4439      	add	r1, r7
 800107c:	1acb      	subs	r3, r1, r3
 800107e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8001082:	e778      	b.n	8000f76 <__udivmoddi4+0xbe>
 8001084:	f1c6 0c20 	rsb	ip, r6, #32
 8001088:	fa03 f406 	lsl.w	r4, r3, r6
 800108c:	fa22 f30c 	lsr.w	r3, r2, ip
 8001090:	431c      	orrs	r4, r3
 8001092:	fa20 f70c 	lsr.w	r7, r0, ip
 8001096:	fa01 f306 	lsl.w	r3, r1, r6
 800109a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800109e:	fa21 f10c 	lsr.w	r1, r1, ip
 80010a2:	431f      	orrs	r7, r3
 80010a4:	0c3b      	lsrs	r3, r7, #16
 80010a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80010aa:	fa1f f884 	uxth.w	r8, r4
 80010ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80010b2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80010b6:	fb09 fa08 	mul.w	sl, r9, r8
 80010ba:	458a      	cmp	sl, r1
 80010bc:	fa02 f206 	lsl.w	r2, r2, r6
 80010c0:	fa00 f306 	lsl.w	r3, r0, r6
 80010c4:	d908      	bls.n	80010d8 <__udivmoddi4+0x220>
 80010c6:	1861      	adds	r1, r4, r1
 80010c8:	f109 30ff 	add.w	r0, r9, #4294967295
 80010cc:	d248      	bcs.n	8001160 <__udivmoddi4+0x2a8>
 80010ce:	458a      	cmp	sl, r1
 80010d0:	d946      	bls.n	8001160 <__udivmoddi4+0x2a8>
 80010d2:	f1a9 0902 	sub.w	r9, r9, #2
 80010d6:	4421      	add	r1, r4
 80010d8:	eba1 010a 	sub.w	r1, r1, sl
 80010dc:	b2bf      	uxth	r7, r7
 80010de:	fbb1 f0fe 	udiv	r0, r1, lr
 80010e2:	fb0e 1110 	mls	r1, lr, r0, r1
 80010e6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80010ea:	fb00 f808 	mul.w	r8, r0, r8
 80010ee:	45b8      	cmp	r8, r7
 80010f0:	d907      	bls.n	8001102 <__udivmoddi4+0x24a>
 80010f2:	19e7      	adds	r7, r4, r7
 80010f4:	f100 31ff 	add.w	r1, r0, #4294967295
 80010f8:	d22e      	bcs.n	8001158 <__udivmoddi4+0x2a0>
 80010fa:	45b8      	cmp	r8, r7
 80010fc:	d92c      	bls.n	8001158 <__udivmoddi4+0x2a0>
 80010fe:	3802      	subs	r0, #2
 8001100:	4427      	add	r7, r4
 8001102:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001106:	eba7 0708 	sub.w	r7, r7, r8
 800110a:	fba0 8902 	umull	r8, r9, r0, r2
 800110e:	454f      	cmp	r7, r9
 8001110:	46c6      	mov	lr, r8
 8001112:	4649      	mov	r1, r9
 8001114:	d31a      	bcc.n	800114c <__udivmoddi4+0x294>
 8001116:	d017      	beq.n	8001148 <__udivmoddi4+0x290>
 8001118:	b15d      	cbz	r5, 8001132 <__udivmoddi4+0x27a>
 800111a:	ebb3 020e 	subs.w	r2, r3, lr
 800111e:	eb67 0701 	sbc.w	r7, r7, r1
 8001122:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001126:	40f2      	lsrs	r2, r6
 8001128:	ea4c 0202 	orr.w	r2, ip, r2
 800112c:	40f7      	lsrs	r7, r6
 800112e:	e9c5 2700 	strd	r2, r7, [r5]
 8001132:	2600      	movs	r6, #0
 8001134:	4631      	mov	r1, r6
 8001136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800113a:	462e      	mov	r6, r5
 800113c:	4628      	mov	r0, r5
 800113e:	e70b      	b.n	8000f58 <__udivmoddi4+0xa0>
 8001140:	4606      	mov	r6, r0
 8001142:	e6e9      	b.n	8000f18 <__udivmoddi4+0x60>
 8001144:	4618      	mov	r0, r3
 8001146:	e6fd      	b.n	8000f44 <__udivmoddi4+0x8c>
 8001148:	4543      	cmp	r3, r8
 800114a:	d2e5      	bcs.n	8001118 <__udivmoddi4+0x260>
 800114c:	ebb8 0e02 	subs.w	lr, r8, r2
 8001150:	eb69 0104 	sbc.w	r1, r9, r4
 8001154:	3801      	subs	r0, #1
 8001156:	e7df      	b.n	8001118 <__udivmoddi4+0x260>
 8001158:	4608      	mov	r0, r1
 800115a:	e7d2      	b.n	8001102 <__udivmoddi4+0x24a>
 800115c:	4660      	mov	r0, ip
 800115e:	e78d      	b.n	800107c <__udivmoddi4+0x1c4>
 8001160:	4681      	mov	r9, r0
 8001162:	e7b9      	b.n	80010d8 <__udivmoddi4+0x220>
 8001164:	4666      	mov	r6, ip
 8001166:	e775      	b.n	8001054 <__udivmoddi4+0x19c>
 8001168:	4630      	mov	r0, r6
 800116a:	e74a      	b.n	8001002 <__udivmoddi4+0x14a>
 800116c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001170:	4439      	add	r1, r7
 8001172:	e713      	b.n	8000f9c <__udivmoddi4+0xe4>
 8001174:	3802      	subs	r0, #2
 8001176:	443c      	add	r4, r7
 8001178:	e724      	b.n	8000fc4 <__udivmoddi4+0x10c>
 800117a:	bf00      	nop

0800117c <__aeabi_idiv0>:
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop

08001180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001184:	b083      	sub	sp, #12
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001188:	f002 f9f0 	bl	800356c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800118c:	f001 fc62 	bl	8002a54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001190:	f001 fe2e 	bl	8002df0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001194:	f001 fe0c 	bl	8002db0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001198:	f001 fde0 	bl	8002d5c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800119c:	f001 fcc2 	bl	8002b24 <MX_ADC1_Init>
  MX_SPI3_Init();
 80011a0:	f001 fd34 	bl	8002c0c <MX_SPI3_Init>
  MX_TIM3_Init();
 80011a4:	f001 fd6a 	bl	8002c7c <MX_TIM3_Init>
  MX_TIM11_Init();
 80011a8:	f001 fdb4 	bl	8002d14 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim3);
 80011ac:	48d9      	ldr	r0, [pc, #868]	; (8001514 <main+0x394>)
 80011ae:	f004 ff37 	bl	8006020 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim11);
 80011b2:	48d9      	ldr	r0, [pc, #868]	; (8001518 <main+0x398>)
 80011b4:	f004 ff8e 	bl	80060d4 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADCin, 1);
 80011b8:	2201      	movs	r2, #1
 80011ba:	49d8      	ldr	r1, [pc, #864]	; (800151c <main+0x39c>)
 80011bc:	48d8      	ldr	r0, [pc, #864]	; (8001520 <main+0x3a0>)
 80011be:	f002 fbcb 	bl	8003958 <HAL_ADC_Start_DMA>

	HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_RESET);
 80011c2:	2200      	movs	r2, #0
 80011c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011c8:	48d6      	ldr	r0, [pc, #856]	; (8001524 <main+0x3a4>)
 80011ca:	f003 fea7 	bl	8004f1c <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		if(m==1){
 80011ce:	4bd6      	ldr	r3, [pc, #856]	; (8001528 <main+0x3a8>)
 80011d0:	edd3 7a00 	vldr	s15, [r3]
 80011d4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80011d8:	eef4 7a47 	vcmp.f32	s15, s14
 80011dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e0:	d102      	bne.n	80011e8 <main+0x68>
			m2=1;
 80011e2:	4bd2      	ldr	r3, [pc, #840]	; (800152c <main+0x3ac>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	801a      	strh	r2, [r3, #0]
		}
		if(m==-1){
 80011e8:	4bcf      	ldr	r3, [pc, #828]	; (8001528 <main+0x3a8>)
 80011ea:	edd3 7a00 	vldr	s15, [r3]
 80011ee:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80011f2:	eef4 7a47 	vcmp.f32	s15, s14
 80011f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fa:	d102      	bne.n	8001202 <main+0x82>
			m2=2;
 80011fc:	4bcb      	ldr	r3, [pc, #812]	; (800152c <main+0x3ac>)
 80011fe:	2202      	movs	r2, #2
 8001200:	801a      	strh	r2, [r3, #0]
		}
		statem[0] = m2;
 8001202:	4bca      	ldr	r3, [pc, #808]	; (800152c <main+0x3ac>)
 8001204:	881a      	ldrh	r2, [r3, #0]
 8001206:	4bca      	ldr	r3, [pc, #808]	; (8001530 <main+0x3b0>)
 8001208:	801a      	strh	r2, [r3, #0]
		static uint64_t timestamp = 0;
		HAL_UART_Receive_IT(&huart2,  (uint8_t*)RxDataBuffer, 32);
 800120a:	2220      	movs	r2, #32
 800120c:	49c9      	ldr	r1, [pc, #804]	; (8001534 <main+0x3b4>)
 800120e:	48ca      	ldr	r0, [pc, #808]	; (8001538 <main+0x3b8>)
 8001210:	f005 fc76 	bl	8006b00 <HAL_UART_Receive_IT>
		int16_t inputchar = UARTRecieveIT();
 8001214:	f001 fe8c 	bl	8002f30 <UARTRecieveIT>
 8001218:	4603      	mov	r3, r0
 800121a:	80fb      	strh	r3, [r7, #6]
		if(inputchar!=-1)
 800121c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001224:	d011      	beq.n	800124a <main+0xca>
		{
			sprintf(TxDataBuffer, "In:[%c]\r\n", inputchar);
 8001226:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800122a:	461a      	mov	r2, r3
 800122c:	49c3      	ldr	r1, [pc, #780]	; (800153c <main+0x3bc>)
 800122e:	48c4      	ldr	r0, [pc, #784]	; (8001540 <main+0x3c0>)
 8001230:	f006 fa20 	bl	8007674 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer),1000);
 8001234:	48c2      	ldr	r0, [pc, #776]	; (8001540 <main+0x3c0>)
 8001236:	f7fe ffd3 	bl	80001e0 <strlen>
 800123a:	4603      	mov	r3, r0
 800123c:	b29a      	uxth	r2, r3
 800123e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001242:	49bf      	ldr	r1, [pc, #764]	; (8001540 <main+0x3c0>)
 8001244:	48bc      	ldr	r0, [pc, #752]	; (8001538 <main+0x3b8>)
 8001246:	f005 fb84 	bl	8006952 <HAL_UART_Transmit>
		}
		switch(STATE_Display){
 800124a:	4bbe      	ldr	r3, [pc, #760]	; (8001544 <main+0x3c4>)
 800124c:	881b      	ldrh	r3, [r3, #0]
 800124e:	f240 2212 	movw	r2, #530	; 0x212
 8001252:	4293      	cmp	r3, r2
 8001254:	f301 818b 	bgt.w	800256e <main+0x13ee>
 8001258:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800125c:	da28      	bge.n	80012b0 <main+0x130>
 800125e:	f5b3 7f9b 	cmp.w	r3, #310	; 0x136
 8001262:	f001 802b 	beq.w	80022bc <main+0x113c>
 8001266:	f5b3 7f9b 	cmp.w	r3, #310	; 0x136
 800126a:	f301 8180 	bgt.w	800256e <main+0x13ee>
 800126e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001272:	f000 87e2 	beq.w	800223a <main+0x10ba>
 8001276:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800127a:	f301 8178 	bgt.w	800256e <main+0x13ee>
 800127e:	2bd2      	cmp	r3, #210	; 0xd2
 8001280:	f000 8743 	beq.w	800210a <main+0xf8a>
 8001284:	2bd2      	cmp	r3, #210	; 0xd2
 8001286:	f301 8172 	bgt.w	800256e <main+0x13ee>
 800128a:	2bc8      	cmp	r3, #200	; 0xc8
 800128c:	f000 872a 	beq.w	80020e4 <main+0xf64>
 8001290:	2bc8      	cmp	r3, #200	; 0xc8
 8001292:	f301 816c 	bgt.w	800256e <main+0x13ee>
 8001296:	2b6e      	cmp	r3, #110	; 0x6e
 8001298:	f301 8169 	bgt.w	800256e <main+0x13ee>
 800129c:	2b50      	cmp	r3, #80	; 0x50
 800129e:	da4d      	bge.n	800133c <main+0x1bc>
 80012a0:	2b1e      	cmp	r3, #30
 80012a2:	f300 811b 	bgt.w	80014dc <main+0x35c>
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	f280 80d4 	bge.w	8001454 <main+0x2d4>
 80012ac:	f001 b95f 	b.w	800256e <main+0x13ee>
 80012b0:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 80012b4:	2b1e      	cmp	r3, #30
 80012b6:	f201 815a 	bhi.w	800256e <main+0x13ee>
 80012ba:	a201      	add	r2, pc, #4	; (adr r2, 80012c0 <main+0x140>)
 80012bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012c0:	0800232f 	.word	0x0800232f
 80012c4:	0800256f 	.word	0x0800256f
 80012c8:	0800256f 	.word	0x0800256f
 80012cc:	0800256f 	.word	0x0800256f
 80012d0:	0800256f 	.word	0x0800256f
 80012d4:	0800256f 	.word	0x0800256f
 80012d8:	0800256f 	.word	0x0800256f
 80012dc:	0800256f 	.word	0x0800256f
 80012e0:	0800256f 	.word	0x0800256f
 80012e4:	0800256f 	.word	0x0800256f
 80012e8:	08002357 	.word	0x08002357
 80012ec:	0800256f 	.word	0x0800256f
 80012f0:	0800256f 	.word	0x0800256f
 80012f4:	0800256f 	.word	0x0800256f
 80012f8:	0800256f 	.word	0x0800256f
 80012fc:	0800256f 	.word	0x0800256f
 8001300:	0800256f 	.word	0x0800256f
 8001304:	0800256f 	.word	0x0800256f
 8001308:	0800256f 	.word	0x0800256f
 800130c:	0800256f 	.word	0x0800256f
 8001310:	08002435 	.word	0x08002435
 8001314:	0800256f 	.word	0x0800256f
 8001318:	0800256f 	.word	0x0800256f
 800131c:	0800256f 	.word	0x0800256f
 8001320:	0800256f 	.word	0x0800256f
 8001324:	0800256f 	.word	0x0800256f
 8001328:	0800256f 	.word	0x0800256f
 800132c:	0800256f 	.word	0x0800256f
 8001330:	0800256f 	.word	0x0800256f
 8001334:	0800256f 	.word	0x0800256f
 8001338:	0800245d 	.word	0x0800245d
 800133c:	3b50      	subs	r3, #80	; 0x50
 800133e:	2b1e      	cmp	r3, #30
 8001340:	f201 8115 	bhi.w	800256e <main+0x13ee>
 8001344:	a201      	add	r2, pc, #4	; (adr r2, 800134c <main+0x1cc>)
 8001346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800134a:	bf00      	nop
 800134c:	0800199f 	.word	0x0800199f
 8001350:	0800256f 	.word	0x0800256f
 8001354:	0800256f 	.word	0x0800256f
 8001358:	0800256f 	.word	0x0800256f
 800135c:	0800256f 	.word	0x0800256f
 8001360:	0800256f 	.word	0x0800256f
 8001364:	0800256f 	.word	0x0800256f
 8001368:	0800256f 	.word	0x0800256f
 800136c:	0800256f 	.word	0x0800256f
 8001370:	0800256f 	.word	0x0800256f
 8001374:	080019fd 	.word	0x080019fd
 8001378:	0800256f 	.word	0x0800256f
 800137c:	0800256f 	.word	0x0800256f
 8001380:	0800256f 	.word	0x0800256f
 8001384:	0800256f 	.word	0x0800256f
 8001388:	0800256f 	.word	0x0800256f
 800138c:	0800256f 	.word	0x0800256f
 8001390:	0800256f 	.word	0x0800256f
 8001394:	0800256f 	.word	0x0800256f
 8001398:	0800256f 	.word	0x0800256f
 800139c:	08001d4d 	.word	0x08001d4d
 80013a0:	0800256f 	.word	0x0800256f
 80013a4:	0800256f 	.word	0x0800256f
 80013a8:	0800256f 	.word	0x0800256f
 80013ac:	0800256f 	.word	0x0800256f
 80013b0:	0800256f 	.word	0x0800256f
 80013b4:	0800256f 	.word	0x0800256f
 80013b8:	0800256f 	.word	0x0800256f
 80013bc:	0800256f 	.word	0x0800256f
 80013c0:	0800256f 	.word	0x0800256f
 80013c4:	08001d73 	.word	0x08001d73
 80013c8:	3b28      	subs	r3, #40	; 0x28
 80013ca:	2b1e      	cmp	r3, #30
 80013cc:	f201 80cf 	bhi.w	800256e <main+0x13ee>
 80013d0:	a201      	add	r2, pc, #4	; (adr r2, 80013d8 <main+0x258>)
 80013d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d6:	bf00      	nop
 80013d8:	080016d5 	.word	0x080016d5
 80013dc:	0800256f 	.word	0x0800256f
 80013e0:	0800256f 	.word	0x0800256f
 80013e4:	0800256f 	.word	0x0800256f
 80013e8:	0800256f 	.word	0x0800256f
 80013ec:	0800256f 	.word	0x0800256f
 80013f0:	0800256f 	.word	0x0800256f
 80013f4:	0800256f 	.word	0x0800256f
 80013f8:	0800256f 	.word	0x0800256f
 80013fc:	0800256f 	.word	0x0800256f
 8001400:	080016fd 	.word	0x080016fd
 8001404:	0800256f 	.word	0x0800256f
 8001408:	0800256f 	.word	0x0800256f
 800140c:	0800256f 	.word	0x0800256f
 8001410:	0800256f 	.word	0x0800256f
 8001414:	0800256f 	.word	0x0800256f
 8001418:	0800256f 	.word	0x0800256f
 800141c:	0800256f 	.word	0x0800256f
 8001420:	0800256f 	.word	0x0800256f
 8001424:	0800256f 	.word	0x0800256f
 8001428:	080018d1 	.word	0x080018d1
 800142c:	0800256f 	.word	0x0800256f
 8001430:	0800256f 	.word	0x0800256f
 8001434:	0800256f 	.word	0x0800256f
 8001438:	0800256f 	.word	0x0800256f
 800143c:	0800256f 	.word	0x0800256f
 8001440:	0800256f 	.word	0x0800256f
 8001444:	0800256f 	.word	0x0800256f
 8001448:	0800256f 	.word	0x0800256f
 800144c:	0800256f 	.word	0x0800256f
 8001450:	080018f9 	.word	0x080018f9
 8001454:	2b1e      	cmp	r3, #30
 8001456:	f201 808a 	bhi.w	800256e <main+0x13ee>
 800145a:	a201      	add	r2, pc, #4	; (adr r2, 8001460 <main+0x2e0>)
 800145c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001460:	080014ed 	.word	0x080014ed
 8001464:	0800256f 	.word	0x0800256f
 8001468:	0800256f 	.word	0x0800256f
 800146c:	0800256f 	.word	0x0800256f
 8001470:	0800256f 	.word	0x0800256f
 8001474:	0800256f 	.word	0x0800256f
 8001478:	0800256f 	.word	0x0800256f
 800147c:	0800256f 	.word	0x0800256f
 8001480:	0800256f 	.word	0x0800256f
 8001484:	0800256f 	.word	0x0800256f
 8001488:	0800154d 	.word	0x0800154d
 800148c:	0800256f 	.word	0x0800256f
 8001490:	0800256f 	.word	0x0800256f
 8001494:	0800256f 	.word	0x0800256f
 8001498:	0800256f 	.word	0x0800256f
 800149c:	0800256f 	.word	0x0800256f
 80014a0:	0800256f 	.word	0x0800256f
 80014a4:	0800256f 	.word	0x0800256f
 80014a8:	0800256f 	.word	0x0800256f
 80014ac:	0800256f 	.word	0x0800256f
 80014b0:	080015d7 	.word	0x080015d7
 80014b4:	0800256f 	.word	0x0800256f
 80014b8:	0800256f 	.word	0x0800256f
 80014bc:	0800256f 	.word	0x0800256f
 80014c0:	0800256f 	.word	0x0800256f
 80014c4:	0800256f 	.word	0x0800256f
 80014c8:	0800256f 	.word	0x0800256f
 80014cc:	0800256f 	.word	0x0800256f
 80014d0:	0800256f 	.word	0x0800256f
 80014d4:	0800256f 	.word	0x0800256f
 80014d8:	080015ff 	.word	0x080015ff
 80014dc:	2b46      	cmp	r3, #70	; 0x46
 80014de:	f301 8046 	bgt.w	800256e <main+0x13ee>
 80014e2:	2b28      	cmp	r3, #40	; 0x28
 80014e4:	f6bf af70 	bge.w	80013c8 <main+0x248>
 80014e8:	f001 b841 	b.w	800256e <main+0x13ee>
		case StateDisplay_start://0
			sprintf(TxDataBuffer, "Mode.\r\n[1]:sawtooth\r\n[2]:sine wave\r\n[3]:square wave\r\n");
 80014ec:	4916      	ldr	r1, [pc, #88]	; (8001548 <main+0x3c8>)
 80014ee:	4814      	ldr	r0, [pc, #80]	; (8001540 <main+0x3c0>)
 80014f0:	f006 f8c0 	bl	8007674 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer),1000);
 80014f4:	4812      	ldr	r0, [pc, #72]	; (8001540 <main+0x3c0>)
 80014f6:	f7fe fe73 	bl	80001e0 <strlen>
 80014fa:	4603      	mov	r3, r0
 80014fc:	b29a      	uxth	r2, r3
 80014fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001502:	490f      	ldr	r1, [pc, #60]	; (8001540 <main+0x3c0>)
 8001504:	480c      	ldr	r0, [pc, #48]	; (8001538 <main+0x3b8>)
 8001506:	f005 fa24 	bl	8006952 <HAL_UART_Transmit>
		  	STATE_Display = StateMode;
 800150a:	4b0e      	ldr	r3, [pc, #56]	; (8001544 <main+0x3c4>)
 800150c:	220a      	movs	r2, #10
 800150e:	801a      	strh	r2, [r3, #0]
		  	break;
 8001510:	f001 b82d 	b.w	800256e <main+0x13ee>
 8001514:	20000140 	.word	0x20000140
 8001518:	20000228 	.word	0x20000228
 800151c:	200000f4 	.word	0x200000f4
 8001520:	200001e0 	.word	0x200001e0
 8001524:	40020000 	.word	0x40020000
 8001528:	2000000c 	.word	0x2000000c
 800152c:	2000011c 	.word	0x2000011c
 8001530:	20000110 	.word	0x20000110
 8001534:	200000d4 	.word	0x200000d4
 8001538:	200002d0 	.word	0x200002d0
 800153c:	08008f58 	.word	0x08008f58
 8001540:	200000b4 	.word	0x200000b4
 8001544:	20000106 	.word	0x20000106
 8001548:	08008f64 	.word	0x08008f64
		case StateMode://10
			switch(inputchar){
 800154c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001550:	2b33      	cmp	r3, #51	; 0x33
 8001552:	d01f      	beq.n	8001594 <main+0x414>
 8001554:	2b33      	cmp	r3, #51	; 0x33
 8001556:	dc28      	bgt.n	80015aa <main+0x42a>
 8001558:	2b32      	cmp	r3, #50	; 0x32
 800155a:	d010      	beq.n	800157e <main+0x3fe>
 800155c:	2b32      	cmp	r3, #50	; 0x32
 800155e:	dc24      	bgt.n	80015aa <main+0x42a>
 8001560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001564:	d034      	beq.n	80015d0 <main+0x450>
 8001566:	2b31      	cmp	r3, #49	; 0x31
 8001568:	d11f      	bne.n	80015aa <main+0x42a>
			case -1:
				break;
			case '1':
				count = 0;
 800156a:	4b8c      	ldr	r3, [pc, #560]	; (800179c <main+0x61c>)
 800156c:	2200      	movs	r2, #0
 800156e:	801a      	strh	r2, [r3, #0]
				STATE_Display = StateMenuNo_1;//20
 8001570:	4b8b      	ldr	r3, [pc, #556]	; (80017a0 <main+0x620>)
 8001572:	2214      	movs	r2, #20
 8001574:	801a      	strh	r2, [r3, #0]
				Mode = 1;
 8001576:	4b8b      	ldr	r3, [pc, #556]	; (80017a4 <main+0x624>)
 8001578:	2201      	movs	r2, #1
 800157a:	801a      	strh	r2, [r3, #0]
				break;
 800157c:	e029      	b.n	80015d2 <main+0x452>
			case '2':
				count = 0;
 800157e:	4b87      	ldr	r3, [pc, #540]	; (800179c <main+0x61c>)
 8001580:	2200      	movs	r2, #0
 8001582:	801a      	strh	r2, [r3, #0]
				STATE_Display = StateMenuNo_2;//300
 8001584:	4b86      	ldr	r3, [pc, #536]	; (80017a0 <main+0x620>)
 8001586:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800158a:	801a      	strh	r2, [r3, #0]
				Mode = 2;
 800158c:	4b85      	ldr	r3, [pc, #532]	; (80017a4 <main+0x624>)
 800158e:	2202      	movs	r2, #2
 8001590:	801a      	strh	r2, [r3, #0]
				break;
 8001592:	e01e      	b.n	80015d2 <main+0x452>
			case '3':
				count = 0;
 8001594:	4b81      	ldr	r3, [pc, #516]	; (800179c <main+0x61c>)
 8001596:	2200      	movs	r2, #0
 8001598:	801a      	strh	r2, [r3, #0]
				STATE_Display = StateMenuNo_3;//500
 800159a:	4b81      	ldr	r3, [pc, #516]	; (80017a0 <main+0x620>)
 800159c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80015a0:	801a      	strh	r2, [r3, #0]
				Mode = 3;
 80015a2:	4b80      	ldr	r3, [pc, #512]	; (80017a4 <main+0x624>)
 80015a4:	2203      	movs	r2, #3
 80015a6:	801a      	strh	r2, [r3, #0]
				break;
 80015a8:	e013      	b.n	80015d2 <main+0x452>
			default:
				  count+=1;
 80015aa:	4b7c      	ldr	r3, [pc, #496]	; (800179c <main+0x61c>)
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	3301      	adds	r3, #1
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	4b7a      	ldr	r3, [pc, #488]	; (800179c <main+0x61c>)
 80015b4:	801a      	strh	r2, [r3, #0]
				  if(count==2)
 80015b6:	4b79      	ldr	r3, [pc, #484]	; (800179c <main+0x61c>)
 80015b8:	881b      	ldrh	r3, [r3, #0]
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	f040 87b5 	bne.w	800252a <main+0x13aa>
				  {
					  count=0;
 80015c0:	4b76      	ldr	r3, [pc, #472]	; (800179c <main+0x61c>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	801a      	strh	r2, [r3, #0]
					  STATE_Display = StateDisplay_start;//0
 80015c6:	4b76      	ldr	r3, [pc, #472]	; (80017a0 <main+0x620>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	801a      	strh	r2, [r3, #0]
				  }
			}
			break;
 80015cc:	f000 bfad 	b.w	800252a <main+0x13aa>
				break;
 80015d0:	bf00      	nop
			break;
 80015d2:	f000 bfaa 	b.w	800252a <main+0x13aa>
		case StateMenuNo_1://20
			  sprintf(TxDataBuffer,"sawtooth\r\n[f]:frequency\r\n[v]:Vhigh,Vlow\r\n[s]:slope\r\n[x]:x\r\n");
 80015d6:	4974      	ldr	r1, [pc, #464]	; (80017a8 <main+0x628>)
 80015d8:	4874      	ldr	r0, [pc, #464]	; (80017ac <main+0x62c>)
 80015da:	f006 f84b 	bl	8007674 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer),1000);
 80015de:	4873      	ldr	r0, [pc, #460]	; (80017ac <main+0x62c>)
 80015e0:	f7fe fdfe 	bl	80001e0 <strlen>
 80015e4:	4603      	mov	r3, r0
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ec:	496f      	ldr	r1, [pc, #444]	; (80017ac <main+0x62c>)
 80015ee:	4870      	ldr	r0, [pc, #448]	; (80017b0 <main+0x630>)
 80015f0:	f005 f9af 	bl	8006952 <HAL_UART_Transmit>
			  STATE_Display = StateNo_1;//30
 80015f4:	4b6a      	ldr	r3, [pc, #424]	; (80017a0 <main+0x620>)
 80015f6:	221e      	movs	r2, #30
 80015f8:	801a      	strh	r2, [r3, #0]
			  break;
 80015fa:	f000 bfb8 	b.w	800256e <main+0x13ee>
		case StateNo_1://30
			switch(inputchar){
 80015fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001606:	d062      	beq.n	80016ce <main+0x54e>
 8001608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800160c:	db4c      	blt.n	80016a8 <main+0x528>
 800160e:	2b78      	cmp	r3, #120	; 0x78
 8001610:	dc4a      	bgt.n	80016a8 <main+0x528>
 8001612:	2b66      	cmp	r3, #102	; 0x66
 8001614:	db48      	blt.n	80016a8 <main+0x528>
 8001616:	3b66      	subs	r3, #102	; 0x66
 8001618:	2b12      	cmp	r3, #18
 800161a:	d845      	bhi.n	80016a8 <main+0x528>
 800161c:	a201      	add	r2, pc, #4	; (adr r2, 8001624 <main+0x4a4>)
 800161e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001622:	bf00      	nop
 8001624:	08001671 	.word	0x08001671
 8001628:	080016a9 	.word	0x080016a9
 800162c:	080016a9 	.word	0x080016a9
 8001630:	080016a9 	.word	0x080016a9
 8001634:	080016a9 	.word	0x080016a9
 8001638:	080016a9 	.word	0x080016a9
 800163c:	080016a9 	.word	0x080016a9
 8001640:	080016a9 	.word	0x080016a9
 8001644:	080016a9 	.word	0x080016a9
 8001648:	080016a9 	.word	0x080016a9
 800164c:	080016a9 	.word	0x080016a9
 8001650:	080016a9 	.word	0x080016a9
 8001654:	080016a9 	.word	0x080016a9
 8001658:	0800168d 	.word	0x0800168d
 800165c:	080016a9 	.word	0x080016a9
 8001660:	080016a9 	.word	0x080016a9
 8001664:	0800167f 	.word	0x0800167f
 8001668:	080016a9 	.word	0x080016a9
 800166c:	0800169b 	.word	0x0800169b
			case -1:
				break;
			case 'f':
				count = 0;
 8001670:	4b4a      	ldr	r3, [pc, #296]	; (800179c <main+0x61c>)
 8001672:	2200      	movs	r2, #0
 8001674:	801a      	strh	r2, [r3, #0]
				STATE_Display = StateNo_1FP;//40
 8001676:	4b4a      	ldr	r3, [pc, #296]	; (80017a0 <main+0x620>)
 8001678:	2228      	movs	r2, #40	; 0x28
 800167a:	801a      	strh	r2, [r3, #0]
				break;
 800167c:	e028      	b.n	80016d0 <main+0x550>
			case 'v':
				count = 0;
 800167e:	4b47      	ldr	r3, [pc, #284]	; (800179c <main+0x61c>)
 8001680:	2200      	movs	r2, #0
 8001682:	801a      	strh	r2, [r3, #0]
				STATE_Display = StateNo_1VP;//60
 8001684:	4b46      	ldr	r3, [pc, #280]	; (80017a0 <main+0x620>)
 8001686:	223c      	movs	r2, #60	; 0x3c
 8001688:	801a      	strh	r2, [r3, #0]
				break;
 800168a:	e021      	b.n	80016d0 <main+0x550>
			case 's':
				count = 0;
 800168c:	4b43      	ldr	r3, [pc, #268]	; (800179c <main+0x61c>)
 800168e:	2200      	movs	r2, #0
 8001690:	801a      	strh	r2, [r3, #0]
				STATE_Display = StateNo_1SP;//200
 8001692:	4b43      	ldr	r3, [pc, #268]	; (80017a0 <main+0x620>)
 8001694:	22c8      	movs	r2, #200	; 0xc8
 8001696:	801a      	strh	r2, [r3, #0]
				break;
 8001698:	e01a      	b.n	80016d0 <main+0x550>
			case 'x':
				count =0;
 800169a:	4b40      	ldr	r3, [pc, #256]	; (800179c <main+0x61c>)
 800169c:	2200      	movs	r2, #0
 800169e:	801a      	strh	r2, [r3, #0]
				STATE_Display = StateDisplay_start;//0
 80016a0:	4b3f      	ldr	r3, [pc, #252]	; (80017a0 <main+0x620>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	801a      	strh	r2, [r3, #0]
				break;
 80016a6:	e013      	b.n	80016d0 <main+0x550>
			default:
				count+=1;
 80016a8:	4b3c      	ldr	r3, [pc, #240]	; (800179c <main+0x61c>)
 80016aa:	881b      	ldrh	r3, [r3, #0]
 80016ac:	3301      	adds	r3, #1
 80016ae:	b29a      	uxth	r2, r3
 80016b0:	4b3a      	ldr	r3, [pc, #232]	; (800179c <main+0x61c>)
 80016b2:	801a      	strh	r2, [r3, #0]
				if(count==2){
 80016b4:	4b39      	ldr	r3, [pc, #228]	; (800179c <main+0x61c>)
 80016b6:	881b      	ldrh	r3, [r3, #0]
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	f040 8738 	bne.w	800252e <main+0x13ae>
					count = 0;
 80016be:	4b37      	ldr	r3, [pc, #220]	; (800179c <main+0x61c>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	801a      	strh	r2, [r3, #0]
					STATE_Display = StateMenuNo_1;//20
 80016c4:	4b36      	ldr	r3, [pc, #216]	; (80017a0 <main+0x620>)
 80016c6:	2214      	movs	r2, #20
 80016c8:	801a      	strh	r2, [r3, #0]
				}
			}break;
 80016ca:	f000 bf30 	b.w	800252e <main+0x13ae>
				break;
 80016ce:	bf00      	nop
			}break;
 80016d0:	f000 bf2d 	b.w	800252e <main+0x13ae>
		case StateNo_1FP://40
			  sprintf(TxDataBuffer,"frequency\r\n[+]:+0.1Hz\r\n[-]:-0.1Hz\r\n[x]:x\r\n");
 80016d4:	4937      	ldr	r1, [pc, #220]	; (80017b4 <main+0x634>)
 80016d6:	4835      	ldr	r0, [pc, #212]	; (80017ac <main+0x62c>)
 80016d8:	f005 ffcc 	bl	8007674 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer),1000);
 80016dc:	4833      	ldr	r0, [pc, #204]	; (80017ac <main+0x62c>)
 80016de:	f7fe fd7f 	bl	80001e0 <strlen>
 80016e2:	4603      	mov	r3, r0
 80016e4:	b29a      	uxth	r2, r3
 80016e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ea:	4930      	ldr	r1, [pc, #192]	; (80017ac <main+0x62c>)
 80016ec:	4830      	ldr	r0, [pc, #192]	; (80017b0 <main+0x630>)
 80016ee:	f005 f930 	bl	8006952 <HAL_UART_Transmit>
			  STATE_Display = StateNo_1F;//50
 80016f2:	4b2b      	ldr	r3, [pc, #172]	; (80017a0 <main+0x620>)
 80016f4:	2232      	movs	r2, #50	; 0x32
 80016f6:	801a      	strh	r2, [r3, #0]
			  break;
 80016f8:	f000 bf39 	b.w	800256e <main+0x13ee>
		case StateNo_1F://50
					switch(inputchar){
 80016fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001700:	2b78      	cmp	r3, #120	; 0x78
 8001702:	f000 80ac 	beq.w	800185e <main+0x6de>
 8001706:	2b78      	cmp	r3, #120	; 0x78
 8001708:	f300 80c6 	bgt.w	8001898 <main+0x718>
 800170c:	2b2d      	cmp	r3, #45	; 0x2d
 800170e:	d05f      	beq.n	80017d0 <main+0x650>
 8001710:	2b2d      	cmp	r3, #45	; 0x2d
 8001712:	f300 80c1 	bgt.w	8001898 <main+0x718>
 8001716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800171a:	f000 80d0 	beq.w	80018be <main+0x73e>
 800171e:	2b2b      	cmp	r3, #43	; 0x2b
 8001720:	f040 80ba 	bne.w	8001898 <main+0x718>
					case -1:
						break;
			case '+':
				Hz = 0;
 8001724:	4b24      	ldr	r3, [pc, #144]	; (80017b8 <main+0x638>)
 8001726:	2200      	movs	r2, #0
 8001728:	801a      	strh	r2, [r3, #0]
				count+=1;
 800172a:	4b1c      	ldr	r3, [pc, #112]	; (800179c <main+0x61c>)
 800172c:	881b      	ldrh	r3, [r3, #0]
 800172e:	3301      	adds	r3, #1
 8001730:	b29a      	uxth	r2, r3
 8001732:	4b1a      	ldr	r3, [pc, #104]	; (800179c <main+0x61c>)
 8001734:	801a      	strh	r2, [r3, #0]
				if(count==2){
 8001736:	4b19      	ldr	r3, [pc, #100]	; (800179c <main+0x61c>)
 8001738:	881b      	ldrh	r3, [r3, #0]
 800173a:	2b02      	cmp	r3, #2
 800173c:	d105      	bne.n	800174a <main+0x5ca>
					count = 0;
 800173e:	4b17      	ldr	r3, [pc, #92]	; (800179c <main+0x61c>)
 8001740:	2200      	movs	r2, #0
 8001742:	801a      	strh	r2, [r3, #0]
					STATE_Display = StateNo_1FP;//40
 8001744:	4b16      	ldr	r3, [pc, #88]	; (80017a0 <main+0x620>)
 8001746:	2228      	movs	r2, #40	; 0x28
 8001748:	801a      	strh	r2, [r3, #0]
				}
				if(ufreq<=99){
 800174a:	4b1c      	ldr	r3, [pc, #112]	; (80017bc <main+0x63c>)
 800174c:	881b      	ldrh	r3, [r3, #0]
 800174e:	2b63      	cmp	r3, #99	; 0x63
 8001750:	d805      	bhi.n	800175e <main+0x5de>
				ufreq+=1;
 8001752:	4b1a      	ldr	r3, [pc, #104]	; (80017bc <main+0x63c>)
 8001754:	881b      	ldrh	r3, [r3, #0]
 8001756:	3301      	adds	r3, #1
 8001758:	b29a      	uxth	r2, r3
 800175a:	4b18      	ldr	r3, [pc, #96]	; (80017bc <main+0x63c>)
 800175c:	801a      	strh	r2, [r3, #0]
				}
				freq = ufreq/10.0;
 800175e:	4b17      	ldr	r3, [pc, #92]	; (80017bc <main+0x63c>)
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	4618      	mov	r0, r3
 8001764:	f7fe fee6 	bl	8000534 <__aeabi_i2d>
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	4b14      	ldr	r3, [pc, #80]	; (80017c0 <main+0x640>)
 800176e:	f7ff f875 	bl	800085c <__aeabi_ddiv>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	4610      	mov	r0, r2
 8001778:	4619      	mov	r1, r3
 800177a:	f7ff fa27 	bl	8000bcc <__aeabi_d2f>
 800177e:	4603      	mov	r3, r0
 8001780:	4a10      	ldr	r2, [pc, #64]	; (80017c4 <main+0x644>)
 8001782:	6013      	str	r3, [r2, #0]
				halftime =  250/freq;
 8001784:	4b0f      	ldr	r3, [pc, #60]	; (80017c4 <main+0x644>)
 8001786:	ed93 7a00 	vldr	s14, [r3]
 800178a:	eddf 6a0f 	vldr	s13, [pc, #60]	; 80017c8 <main+0x648>
 800178e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001792:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <main+0x64c>)
 8001794:	edc3 7a00 	vstr	s15, [r3]
				break;
 8001798:	e098      	b.n	80018cc <main+0x74c>
 800179a:	bf00      	nop
 800179c:	20000114 	.word	0x20000114
 80017a0:	20000106 	.word	0x20000106
 80017a4:	2000011e 	.word	0x2000011e
 80017a8:	08008f9c 	.word	0x08008f9c
 80017ac:	200000b4 	.word	0x200000b4
 80017b0:	200002d0 	.word	0x200002d0
 80017b4:	08008fd8 	.word	0x08008fd8
 80017b8:	20000120 	.word	0x20000120
 80017bc:	20000014 	.word	0x20000014
 80017c0:	40240000 	.word	0x40240000
 80017c4:	20000010 	.word	0x20000010
 80017c8:	437a0000 	.word	0x437a0000
 80017cc:	20000000 	.word	0x20000000
			case '-':
				count+=1;
 80017d0:	4b7d      	ldr	r3, [pc, #500]	; (80019c8 <main+0x848>)
 80017d2:	881b      	ldrh	r3, [r3, #0]
 80017d4:	3301      	adds	r3, #1
 80017d6:	b29a      	uxth	r2, r3
 80017d8:	4b7b      	ldr	r3, [pc, #492]	; (80019c8 <main+0x848>)
 80017da:	801a      	strh	r2, [r3, #0]
				if(count==2){
 80017dc:	4b7a      	ldr	r3, [pc, #488]	; (80019c8 <main+0x848>)
 80017de:	881b      	ldrh	r3, [r3, #0]
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d105      	bne.n	80017f0 <main+0x670>
					count = 0;
 80017e4:	4b78      	ldr	r3, [pc, #480]	; (80019c8 <main+0x848>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	801a      	strh	r2, [r3, #0]
					STATE_Display = StateNo_1FP;//40
 80017ea:	4b78      	ldr	r3, [pc, #480]	; (80019cc <main+0x84c>)
 80017ec:	2228      	movs	r2, #40	; 0x28
 80017ee:	801a      	strh	r2, [r3, #0]
				}
				if(ufreq>=1){
 80017f0:	4b77      	ldr	r3, [pc, #476]	; (80019d0 <main+0x850>)
 80017f2:	881b      	ldrh	r3, [r3, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d022      	beq.n	800183e <main+0x6be>
					ufreq-=1;
 80017f8:	4b75      	ldr	r3, [pc, #468]	; (80019d0 <main+0x850>)
 80017fa:	881b      	ldrh	r3, [r3, #0]
 80017fc:	3b01      	subs	r3, #1
 80017fe:	b29a      	uxth	r2, r3
 8001800:	4b73      	ldr	r3, [pc, #460]	; (80019d0 <main+0x850>)
 8001802:	801a      	strh	r2, [r3, #0]
					freq=ufreq/10.0;
 8001804:	4b72      	ldr	r3, [pc, #456]	; (80019d0 <main+0x850>)
 8001806:	881b      	ldrh	r3, [r3, #0]
 8001808:	4618      	mov	r0, r3
 800180a:	f7fe fe93 	bl	8000534 <__aeabi_i2d>
 800180e:	f04f 0200 	mov.w	r2, #0
 8001812:	4b70      	ldr	r3, [pc, #448]	; (80019d4 <main+0x854>)
 8001814:	f7ff f822 	bl	800085c <__aeabi_ddiv>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4610      	mov	r0, r2
 800181e:	4619      	mov	r1, r3
 8001820:	f7ff f9d4 	bl	8000bcc <__aeabi_d2f>
 8001824:	4603      	mov	r3, r0
 8001826:	4a6c      	ldr	r2, [pc, #432]	; (80019d8 <main+0x858>)
 8001828:	6013      	str	r3, [r2, #0]
					halftime = 250/freq;
 800182a:	4b6b      	ldr	r3, [pc, #428]	; (80019d8 <main+0x858>)
 800182c:	ed93 7a00 	vldr	s14, [r3]
 8001830:	eddf 6a6a 	vldr	s13, [pc, #424]	; 80019dc <main+0x85c>
 8001834:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001838:	4b69      	ldr	r3, [pc, #420]	; (80019e0 <main+0x860>)
 800183a:	edc3 7a00 	vstr	s15, [r3]
				}
				if(ufreq==0){
 800183e:	4b64      	ldr	r3, [pc, #400]	; (80019d0 <main+0x850>)
 8001840:	881b      	ldrh	r3, [r3, #0]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d13e      	bne.n	80018c4 <main+0x744>
					Hz = 1;
 8001846:	4b67      	ldr	r3, [pc, #412]	; (80019e4 <main+0x864>)
 8001848:	2201      	movs	r2, #1
 800184a:	801a      	strh	r2, [r3, #0]
					freq=0;
 800184c:	4b62      	ldr	r3, [pc, #392]	; (80019d8 <main+0x858>)
 800184e:	f04f 0200 	mov.w	r2, #0
 8001852:	601a      	str	r2, [r3, #0]
					halftime=0;
 8001854:	4b62      	ldr	r3, [pc, #392]	; (80019e0 <main+0x860>)
 8001856:	f04f 0200 	mov.w	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
				}


				break;
 800185c:	e032      	b.n	80018c4 <main+0x744>
			case 'x':
				count =0;
 800185e:	4b5a      	ldr	r3, [pc, #360]	; (80019c8 <main+0x848>)
 8001860:	2200      	movs	r2, #0
 8001862:	801a      	strh	r2, [r3, #0]
				if(Mode==1){
 8001864:	4b60      	ldr	r3, [pc, #384]	; (80019e8 <main+0x868>)
 8001866:	881b      	ldrh	r3, [r3, #0]
 8001868:	2b01      	cmp	r3, #1
 800186a:	d103      	bne.n	8001874 <main+0x6f4>
				STATE_Display = StateMenuNo_1;}//20
 800186c:	4b57      	ldr	r3, [pc, #348]	; (80019cc <main+0x84c>)
 800186e:	2214      	movs	r2, #20
 8001870:	801a      	strh	r2, [r3, #0]
				else if(Mode==2){
				STATE_Display = StateMenuNo_2;}//300
				else if(Mode==3){
				STATE_Display = StateMenuNo_3;}//500
				break;
 8001872:	e02a      	b.n	80018ca <main+0x74a>
				else if(Mode==2){
 8001874:	4b5c      	ldr	r3, [pc, #368]	; (80019e8 <main+0x868>)
 8001876:	881b      	ldrh	r3, [r3, #0]
 8001878:	2b02      	cmp	r3, #2
 800187a:	d104      	bne.n	8001886 <main+0x706>
				STATE_Display = StateMenuNo_2;}//300
 800187c:	4b53      	ldr	r3, [pc, #332]	; (80019cc <main+0x84c>)
 800187e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001882:	801a      	strh	r2, [r3, #0]
				break;
 8001884:	e021      	b.n	80018ca <main+0x74a>
				else if(Mode==3){
 8001886:	4b58      	ldr	r3, [pc, #352]	; (80019e8 <main+0x868>)
 8001888:	881b      	ldrh	r3, [r3, #0]
 800188a:	2b03      	cmp	r3, #3
 800188c:	d11d      	bne.n	80018ca <main+0x74a>
				STATE_Display = StateMenuNo_3;}//500
 800188e:	4b4f      	ldr	r3, [pc, #316]	; (80019cc <main+0x84c>)
 8001890:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001894:	801a      	strh	r2, [r3, #0]
				break;
 8001896:	e018      	b.n	80018ca <main+0x74a>
			default:
				count+=1;
 8001898:	4b4b      	ldr	r3, [pc, #300]	; (80019c8 <main+0x848>)
 800189a:	881b      	ldrh	r3, [r3, #0]
 800189c:	3301      	adds	r3, #1
 800189e:	b29a      	uxth	r2, r3
 80018a0:	4b49      	ldr	r3, [pc, #292]	; (80019c8 <main+0x848>)
 80018a2:	801a      	strh	r2, [r3, #0]
				if(count==2){
 80018a4:	4b48      	ldr	r3, [pc, #288]	; (80019c8 <main+0x848>)
 80018a6:	881b      	ldrh	r3, [r3, #0]
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	f040 8642 	bne.w	8002532 <main+0x13b2>
					count = 0;
 80018ae:	4b46      	ldr	r3, [pc, #280]	; (80019c8 <main+0x848>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	801a      	strh	r2, [r3, #0]
					STATE_Display = StateNo_1FP;//40
 80018b4:	4b45      	ldr	r3, [pc, #276]	; (80019cc <main+0x84c>)
 80018b6:	2228      	movs	r2, #40	; 0x28
 80018b8:	801a      	strh	r2, [r3, #0]
				}
			}break;
 80018ba:	f000 be3a 	b.w	8002532 <main+0x13b2>
						break;
 80018be:	bf00      	nop
 80018c0:	f000 be37 	b.w	8002532 <main+0x13b2>
				break;
 80018c4:	bf00      	nop
 80018c6:	f000 be34 	b.w	8002532 <main+0x13b2>
				break;
 80018ca:	bf00      	nop
			}break;
 80018cc:	f000 be31 	b.w	8002532 <main+0x13b2>
		case StateNo_1VP://60
			sprintf(TxDataBuffer,"Voltage\r\n[h]:high\r\n[l]:low\r\n[x]:x\r\n");
 80018d0:	4946      	ldr	r1, [pc, #280]	; (80019ec <main+0x86c>)
 80018d2:	4847      	ldr	r0, [pc, #284]	; (80019f0 <main+0x870>)
 80018d4:	f005 fece 	bl	8007674 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer),1000);
 80018d8:	4845      	ldr	r0, [pc, #276]	; (80019f0 <main+0x870>)
 80018da:	f7fe fc81 	bl	80001e0 <strlen>
 80018de:	4603      	mov	r3, r0
 80018e0:	b29a      	uxth	r2, r3
 80018e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018e6:	4942      	ldr	r1, [pc, #264]	; (80019f0 <main+0x870>)
 80018e8:	4842      	ldr	r0, [pc, #264]	; (80019f4 <main+0x874>)
 80018ea:	f005 f832 	bl	8006952 <HAL_UART_Transmit>
			STATE_Display = StateNo_1V;//70
 80018ee:	4b37      	ldr	r3, [pc, #220]	; (80019cc <main+0x84c>)
 80018f0:	2246      	movs	r2, #70	; 0x46
 80018f2:	801a      	strh	r2, [r3, #0]
			break;
 80018f4:	f000 be3b 	b.w	800256e <main+0x13ee>
			case StateNo_1V://70
				switch(inputchar){
 80018f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018fc:	2b78      	cmp	r3, #120	; 0x78
 80018fe:	d018      	beq.n	8001932 <main+0x7b2>
 8001900:	2b78      	cmp	r3, #120	; 0x78
 8001902:	dc33      	bgt.n	800196c <main+0x7ec>
 8001904:	2b6c      	cmp	r3, #108	; 0x6c
 8001906:	d00d      	beq.n	8001924 <main+0x7a4>
 8001908:	2b6c      	cmp	r3, #108	; 0x6c
 800190a:	dc2f      	bgt.n	800196c <main+0x7ec>
 800190c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001910:	d03f      	beq.n	8001992 <main+0x812>
 8001912:	2b68      	cmp	r3, #104	; 0x68
 8001914:	d12a      	bne.n	800196c <main+0x7ec>
				case -1:
					break;
				case 'h':
					count = 0;
 8001916:	4b2c      	ldr	r3, [pc, #176]	; (80019c8 <main+0x848>)
 8001918:	2200      	movs	r2, #0
 800191a:	801a      	strh	r2, [r3, #0]
					STATE_Display = StateVhp;//80
 800191c:	4b2b      	ldr	r3, [pc, #172]	; (80019cc <main+0x84c>)
 800191e:	2250      	movs	r2, #80	; 0x50
 8001920:	801a      	strh	r2, [r3, #0]
					break;
 8001922:	e03a      	b.n	800199a <main+0x81a>
				case 'l':
					count = 0;
 8001924:	4b28      	ldr	r3, [pc, #160]	; (80019c8 <main+0x848>)
 8001926:	2200      	movs	r2, #0
 8001928:	801a      	strh	r2, [r3, #0]
					STATE_Display = StateVlp;//100
 800192a:	4b28      	ldr	r3, [pc, #160]	; (80019cc <main+0x84c>)
 800192c:	2264      	movs	r2, #100	; 0x64
 800192e:	801a      	strh	r2, [r3, #0]
					break;
 8001930:	e033      	b.n	800199a <main+0x81a>
				case 'x':
					count =0;
 8001932:	4b25      	ldr	r3, [pc, #148]	; (80019c8 <main+0x848>)
 8001934:	2200      	movs	r2, #0
 8001936:	801a      	strh	r2, [r3, #0]
					if(Mode==1){
 8001938:	4b2b      	ldr	r3, [pc, #172]	; (80019e8 <main+0x868>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	2b01      	cmp	r3, #1
 800193e:	d103      	bne.n	8001948 <main+0x7c8>
					STATE_Display = StateMenuNo_1;}//30
 8001940:	4b22      	ldr	r3, [pc, #136]	; (80019cc <main+0x84c>)
 8001942:	2214      	movs	r2, #20
 8001944:	801a      	strh	r2, [r3, #0]
					else if(Mode==2){
					STATE_Display = StateMenuNo_2;}//300
					else if(Mode==3){
					STATE_Display = StateMenuNo_3;}//500
					break;
 8001946:	e027      	b.n	8001998 <main+0x818>
					else if(Mode==2){
 8001948:	4b27      	ldr	r3, [pc, #156]	; (80019e8 <main+0x868>)
 800194a:	881b      	ldrh	r3, [r3, #0]
 800194c:	2b02      	cmp	r3, #2
 800194e:	d104      	bne.n	800195a <main+0x7da>
					STATE_Display = StateMenuNo_2;}//300
 8001950:	4b1e      	ldr	r3, [pc, #120]	; (80019cc <main+0x84c>)
 8001952:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001956:	801a      	strh	r2, [r3, #0]
					break;
 8001958:	e01e      	b.n	8001998 <main+0x818>
					else if(Mode==3){
 800195a:	4b23      	ldr	r3, [pc, #140]	; (80019e8 <main+0x868>)
 800195c:	881b      	ldrh	r3, [r3, #0]
 800195e:	2b03      	cmp	r3, #3
 8001960:	d11a      	bne.n	8001998 <main+0x818>
					STATE_Display = StateMenuNo_3;}//500
 8001962:	4b1a      	ldr	r3, [pc, #104]	; (80019cc <main+0x84c>)
 8001964:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001968:	801a      	strh	r2, [r3, #0]
					break;
 800196a:	e015      	b.n	8001998 <main+0x818>
				default:
					count+=1;
 800196c:	4b16      	ldr	r3, [pc, #88]	; (80019c8 <main+0x848>)
 800196e:	881b      	ldrh	r3, [r3, #0]
 8001970:	3301      	adds	r3, #1
 8001972:	b29a      	uxth	r2, r3
 8001974:	4b14      	ldr	r3, [pc, #80]	; (80019c8 <main+0x848>)
 8001976:	801a      	strh	r2, [r3, #0]
					if(count==2){
 8001978:	4b13      	ldr	r3, [pc, #76]	; (80019c8 <main+0x848>)
 800197a:	881b      	ldrh	r3, [r3, #0]
 800197c:	2b02      	cmp	r3, #2
 800197e:	f040 85da 	bne.w	8002536 <main+0x13b6>
						count = 0;
 8001982:	4b11      	ldr	r3, [pc, #68]	; (80019c8 <main+0x848>)
 8001984:	2200      	movs	r2, #0
 8001986:	801a      	strh	r2, [r3, #0]
						STATE_Display = StateNo_1VP;}//60
 8001988:	4b10      	ldr	r3, [pc, #64]	; (80019cc <main+0x84c>)
 800198a:	223c      	movs	r2, #60	; 0x3c
 800198c:	801a      	strh	r2, [r3, #0]
				}break;
 800198e:	f000 bdd2 	b.w	8002536 <main+0x13b6>
					break;
 8001992:	bf00      	nop
 8001994:	f000 bdcf 	b.w	8002536 <main+0x13b6>
					break;
 8001998:	bf00      	nop
				}break;
 800199a:	f000 bdcc 	b.w	8002536 <main+0x13b6>
				case StateVhp://80
					sprintf(TxDataBuffer,"Vhigh\r\n[+]:+\r\n[-]:-\r\n[x]:x\r\n");
 800199e:	4916      	ldr	r1, [pc, #88]	; (80019f8 <main+0x878>)
 80019a0:	4813      	ldr	r0, [pc, #76]	; (80019f0 <main+0x870>)
 80019a2:	f005 fe67 	bl	8007674 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer),1000);
 80019a6:	4812      	ldr	r0, [pc, #72]	; (80019f0 <main+0x870>)
 80019a8:	f7fe fc1a 	bl	80001e0 <strlen>
 80019ac:	4603      	mov	r3, r0
 80019ae:	b29a      	uxth	r2, r3
 80019b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019b4:	490e      	ldr	r1, [pc, #56]	; (80019f0 <main+0x870>)
 80019b6:	480f      	ldr	r0, [pc, #60]	; (80019f4 <main+0x874>)
 80019b8:	f004 ffcb 	bl	8006952 <HAL_UART_Transmit>
					STATE_Display = StateVh;//90
 80019bc:	4b03      	ldr	r3, [pc, #12]	; (80019cc <main+0x84c>)
 80019be:	225a      	movs	r2, #90	; 0x5a
 80019c0:	801a      	strh	r2, [r3, #0]
					break;
 80019c2:	f000 bdd4 	b.w	800256e <main+0x13ee>
 80019c6:	bf00      	nop
 80019c8:	20000114 	.word	0x20000114
 80019cc:	20000106 	.word	0x20000106
 80019d0:	20000014 	.word	0x20000014
 80019d4:	40240000 	.word	0x40240000
 80019d8:	20000010 	.word	0x20000010
 80019dc:	437a0000 	.word	0x437a0000
 80019e0:	20000000 	.word	0x20000000
 80019e4:	20000120 	.word	0x20000120
 80019e8:	2000011e 	.word	0x2000011e
 80019ec:	08009004 	.word	0x08009004
 80019f0:	200000b4 	.word	0x200000b4
 80019f4:	200002d0 	.word	0x200002d0
 80019f8:	08009028 	.word	0x08009028
				case StateVh://90
					switch(inputchar)
 80019fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a00:	2b78      	cmp	r3, #120	; 0x78
 8001a02:	f000 8165 	beq.w	8001cd0 <main+0xb50>
 8001a06:	2b78      	cmp	r3, #120	; 0x78
 8001a08:	f300 818c 	bgt.w	8001d24 <main+0xba4>
 8001a0c:	2b2d      	cmp	r3, #45	; 0x2d
 8001a0e:	d071      	beq.n	8001af4 <main+0x974>
 8001a10:	2b2d      	cmp	r3, #45	; 0x2d
 8001a12:	f300 8187 	bgt.w	8001d24 <main+0xba4>
 8001a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a1a:	f000 8195 	beq.w	8001d48 <main+0xbc8>
 8001a1e:	2b2b      	cmp	r3, #43	; 0x2b
 8001a20:	f040 8180 	bne.w	8001d24 <main+0xba4>
					{
						case -1:
							break;
						case '+':
							count+=1;
 8001a24:	4bb6      	ldr	r3, [pc, #728]	; (8001d00 <main+0xb80>)
 8001a26:	881b      	ldrh	r3, [r3, #0]
 8001a28:	3301      	adds	r3, #1
 8001a2a:	b29a      	uxth	r2, r3
 8001a2c:	4bb4      	ldr	r3, [pc, #720]	; (8001d00 <main+0xb80>)
 8001a2e:	801a      	strh	r2, [r3, #0]
							if(count==2)
 8001a30:	4bb3      	ldr	r3, [pc, #716]	; (8001d00 <main+0xb80>)
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d105      	bne.n	8001a44 <main+0x8c4>
							{
								count = 0;
 8001a38:	4bb1      	ldr	r3, [pc, #708]	; (8001d00 <main+0xb80>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	801a      	strh	r2, [r3, #0]
								STATE_Display = StateVhp;//80
 8001a3e:	4bb1      	ldr	r3, [pc, #708]	; (8001d04 <main+0xb84>)
 8001a40:	2250      	movs	r2, #80	; 0x50
 8001a42:	801a      	strh	r2, [r3, #0]
							}
							Vhigh+=0.1;
 8001a44:	4bb0      	ldr	r3, [pc, #704]	; (8001d08 <main+0xb88>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7fe fd85 	bl	8000558 <__aeabi_f2d>
 8001a4e:	a3a4      	add	r3, pc, #656	; (adr r3, 8001ce0 <main+0xb60>)
 8001a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a54:	f7fe fc22 	bl	800029c <__adddf3>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	4610      	mov	r0, r2
 8001a5e:	4619      	mov	r1, r3
 8001a60:	f7ff f8b4 	bl	8000bcc <__aeabi_d2f>
 8001a64:	4603      	mov	r3, r0
 8001a66:	4aa8      	ldr	r2, [pc, #672]	; (8001d08 <main+0xb88>)
 8001a68:	6013      	str	r3, [r2, #0]
							if(Vhigh>=3.3)
 8001a6a:	4ba7      	ldr	r3, [pc, #668]	; (8001d08 <main+0xb88>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7fe fd72 	bl	8000558 <__aeabi_f2d>
 8001a74:	a39c      	add	r3, pc, #624	; (adr r3, 8001ce8 <main+0xb68>)
 8001a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a7a:	f7ff f84b 	bl	8000b14 <__aeabi_dcmpge>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d002      	beq.n	8001a8a <main+0x90a>
							{
								Vhigh=3.3;
 8001a84:	4ba0      	ldr	r3, [pc, #640]	; (8001d08 <main+0xb88>)
 8001a86:	4aa1      	ldr	r2, [pc, #644]	; (8001d0c <main+0xb8c>)
 8001a88:	601a      	str	r2, [r3, #0]
							}
							Vhighr = Vhigh*4095/3.3;
 8001a8a:	4b9f      	ldr	r3, [pc, #636]	; (8001d08 <main+0xb88>)
 8001a8c:	edd3 7a00 	vldr	s15, [r3]
 8001a90:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 8001d10 <main+0xb90>
 8001a94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a98:	ee17 0a90 	vmov	r0, s15
 8001a9c:	f7fe fd5c 	bl	8000558 <__aeabi_f2d>
 8001aa0:	a391      	add	r3, pc, #580	; (adr r3, 8001ce8 <main+0xb68>)
 8001aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa6:	f7fe fed9 	bl	800085c <__aeabi_ddiv>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	460b      	mov	r3, r1
 8001aae:	4610      	mov	r0, r2
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	f7ff f86b 	bl	8000b8c <__aeabi_d2uiz>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	b29a      	uxth	r2, r3
 8001aba:	4b96      	ldr	r3, [pc, #600]	; (8001d14 <main+0xb94>)
 8001abc:	801a      	strh	r2, [r3, #0]
							Vlowr = Vlow*4095/3.3;
 8001abe:	4b96      	ldr	r3, [pc, #600]	; (8001d18 <main+0xb98>)
 8001ac0:	edd3 7a00 	vldr	s15, [r3]
 8001ac4:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8001d10 <main+0xb90>
 8001ac8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001acc:	ee17 0a90 	vmov	r0, s15
 8001ad0:	f7fe fd42 	bl	8000558 <__aeabi_f2d>
 8001ad4:	a384      	add	r3, pc, #528	; (adr r3, 8001ce8 <main+0xb68>)
 8001ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ada:	f7fe febf 	bl	800085c <__aeabi_ddiv>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	f7ff f851 	bl	8000b8c <__aeabi_d2uiz>
 8001aea:	4603      	mov	r3, r0
 8001aec:	b29a      	uxth	r2, r3
 8001aee:	4b8b      	ldr	r3, [pc, #556]	; (8001d1c <main+0xb9c>)
 8001af0:	801a      	strh	r2, [r3, #0]
							break;
 8001af2:	e12a      	b.n	8001d4a <main+0xbca>
						case '-':
							count+=1;
 8001af4:	4b82      	ldr	r3, [pc, #520]	; (8001d00 <main+0xb80>)
 8001af6:	881b      	ldrh	r3, [r3, #0]
 8001af8:	3301      	adds	r3, #1
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	4b80      	ldr	r3, [pc, #512]	; (8001d00 <main+0xb80>)
 8001afe:	801a      	strh	r2, [r3, #0]
							if(count==2)
 8001b00:	4b7f      	ldr	r3, [pc, #508]	; (8001d00 <main+0xb80>)
 8001b02:	881b      	ldrh	r3, [r3, #0]
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d105      	bne.n	8001b14 <main+0x994>
							{
								count = 0;
 8001b08:	4b7d      	ldr	r3, [pc, #500]	; (8001d00 <main+0xb80>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	801a      	strh	r2, [r3, #0]
								STATE_Display = StateVhp;//80
 8001b0e:	4b7d      	ldr	r3, [pc, #500]	; (8001d04 <main+0xb84>)
 8001b10:	2250      	movs	r2, #80	; 0x50
 8001b12:	801a      	strh	r2, [r3, #0]
							}
								Vhigh-=0.1;
 8001b14:	4b7c      	ldr	r3, [pc, #496]	; (8001d08 <main+0xb88>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7fe fd1d 	bl	8000558 <__aeabi_f2d>
 8001b1e:	a370      	add	r3, pc, #448	; (adr r3, 8001ce0 <main+0xb60>)
 8001b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b24:	f7fe fbb8 	bl	8000298 <__aeabi_dsub>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	4610      	mov	r0, r2
 8001b2e:	4619      	mov	r1, r3
 8001b30:	f7ff f84c 	bl	8000bcc <__aeabi_d2f>
 8001b34:	4603      	mov	r3, r0
 8001b36:	4a74      	ldr	r2, [pc, #464]	; (8001d08 <main+0xb88>)
 8001b38:	6013      	str	r3, [r2, #0]
							if(Vhigh<=0.08)
 8001b3a:	4b73      	ldr	r3, [pc, #460]	; (8001d08 <main+0xb88>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7fe fd0a 	bl	8000558 <__aeabi_f2d>
 8001b44:	a36a      	add	r3, pc, #424	; (adr r3, 8001cf0 <main+0xb70>)
 8001b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4a:	f7fe ffd9 	bl	8000b00 <__aeabi_dcmple>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d002      	beq.n	8001b5a <main+0x9da>
							{
								Vhigh=0.1;
 8001b54:	4b6c      	ldr	r3, [pc, #432]	; (8001d08 <main+0xb88>)
 8001b56:	4a72      	ldr	r2, [pc, #456]	; (8001d20 <main+0xba0>)
 8001b58:	601a      	str	r2, [r3, #0]
							}
							if(Vhigh-0.001<=Vlow&Vlow!=0)
 8001b5a:	4b6b      	ldr	r3, [pc, #428]	; (8001d08 <main+0xb88>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7fe fcfa 	bl	8000558 <__aeabi_f2d>
 8001b64:	a364      	add	r3, pc, #400	; (adr r3, 8001cf8 <main+0xb78>)
 8001b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b6a:	f7fe fb95 	bl	8000298 <__aeabi_dsub>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	460b      	mov	r3, r1
 8001b72:	4690      	mov	r8, r2
 8001b74:	4699      	mov	r9, r3
 8001b76:	4b68      	ldr	r3, [pc, #416]	; (8001d18 <main+0xb98>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7fe fcec 	bl	8000558 <__aeabi_f2d>
 8001b80:	4602      	mov	r2, r0
 8001b82:	460b      	mov	r3, r1
 8001b84:	2101      	movs	r1, #1
 8001b86:	460e      	mov	r6, r1
 8001b88:	4640      	mov	r0, r8
 8001b8a:	4649      	mov	r1, r9
 8001b8c:	f7fe ffb8 	bl	8000b00 <__aeabi_dcmple>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d101      	bne.n	8001b9a <main+0xa1a>
 8001b96:	2300      	movs	r3, #0
 8001b98:	461e      	mov	r6, r3
 8001b9a:	b2f2      	uxtb	r2, r6
 8001b9c:	4b5e      	ldr	r3, [pc, #376]	; (8001d18 <main+0xb98>)
 8001b9e:	edd3 7a00 	vldr	s15, [r3]
 8001ba2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001baa:	bf14      	ite	ne
 8001bac:	2301      	movne	r3, #1
 8001bae:	2300      	moveq	r3, #0
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d012      	beq.n	8001be0 <main+0xa60>
							{
								Vlow=Vhigh-0.1;
 8001bba:	4b53      	ldr	r3, [pc, #332]	; (8001d08 <main+0xb88>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7fe fcca 	bl	8000558 <__aeabi_f2d>
 8001bc4:	a346      	add	r3, pc, #280	; (adr r3, 8001ce0 <main+0xb60>)
 8001bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bca:	f7fe fb65 	bl	8000298 <__aeabi_dsub>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	4610      	mov	r0, r2
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	f7fe fff9 	bl	8000bcc <__aeabi_d2f>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	4a4e      	ldr	r2, [pc, #312]	; (8001d18 <main+0xb98>)
 8001bde:	6013      	str	r3, [r2, #0]
							}
							if(Vhigh-0.001<=Vlow&Vlow==0)
 8001be0:	4b49      	ldr	r3, [pc, #292]	; (8001d08 <main+0xb88>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7fe fcb7 	bl	8000558 <__aeabi_f2d>
 8001bea:	a343      	add	r3, pc, #268	; (adr r3, 8001cf8 <main+0xb78>)
 8001bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf0:	f7fe fb52 	bl	8000298 <__aeabi_dsub>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	4690      	mov	r8, r2
 8001bfa:	4699      	mov	r9, r3
 8001bfc:	4b46      	ldr	r3, [pc, #280]	; (8001d18 <main+0xb98>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7fe fca9 	bl	8000558 <__aeabi_f2d>
 8001c06:	4602      	mov	r2, r0
 8001c08:	460b      	mov	r3, r1
 8001c0a:	2101      	movs	r1, #1
 8001c0c:	460e      	mov	r6, r1
 8001c0e:	4640      	mov	r0, r8
 8001c10:	4649      	mov	r1, r9
 8001c12:	f7fe ff75 	bl	8000b00 <__aeabi_dcmple>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d101      	bne.n	8001c20 <main+0xaa0>
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	461e      	mov	r6, r3
 8001c20:	b2f2      	uxtb	r2, r6
 8001c22:	4b3d      	ldr	r3, [pc, #244]	; (8001d18 <main+0xb98>)
 8001c24:	edd3 7a00 	vldr	s15, [r3]
 8001c28:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c30:	bf0c      	ite	eq
 8001c32:	2301      	moveq	r3, #1
 8001c34:	2300      	movne	r3, #0
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	4013      	ands	r3, r2
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d012      	beq.n	8001c66 <main+0xae6>
							{
								Vhigh+=0.1;
 8001c40:	4b31      	ldr	r3, [pc, #196]	; (8001d08 <main+0xb88>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7fe fc87 	bl	8000558 <__aeabi_f2d>
 8001c4a:	a325      	add	r3, pc, #148	; (adr r3, 8001ce0 <main+0xb60>)
 8001c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c50:	f7fe fb24 	bl	800029c <__adddf3>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	4610      	mov	r0, r2
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	f7fe ffb6 	bl	8000bcc <__aeabi_d2f>
 8001c60:	4603      	mov	r3, r0
 8001c62:	4a29      	ldr	r2, [pc, #164]	; (8001d08 <main+0xb88>)
 8001c64:	6013      	str	r3, [r2, #0]
							}
							Vhighr = Vhigh*4095/3.3;
 8001c66:	4b28      	ldr	r3, [pc, #160]	; (8001d08 <main+0xb88>)
 8001c68:	edd3 7a00 	vldr	s15, [r3]
 8001c6c:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001d10 <main+0xb90>
 8001c70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c74:	ee17 0a90 	vmov	r0, s15
 8001c78:	f7fe fc6e 	bl	8000558 <__aeabi_f2d>
 8001c7c:	a31a      	add	r3, pc, #104	; (adr r3, 8001ce8 <main+0xb68>)
 8001c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c82:	f7fe fdeb 	bl	800085c <__aeabi_ddiv>
 8001c86:	4602      	mov	r2, r0
 8001c88:	460b      	mov	r3, r1
 8001c8a:	4610      	mov	r0, r2
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	f7fe ff7d 	bl	8000b8c <__aeabi_d2uiz>
 8001c92:	4603      	mov	r3, r0
 8001c94:	b29a      	uxth	r2, r3
 8001c96:	4b1f      	ldr	r3, [pc, #124]	; (8001d14 <main+0xb94>)
 8001c98:	801a      	strh	r2, [r3, #0]
							Vlowr = Vlow*4095/3.3;
 8001c9a:	4b1f      	ldr	r3, [pc, #124]	; (8001d18 <main+0xb98>)
 8001c9c:	edd3 7a00 	vldr	s15, [r3]
 8001ca0:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001d10 <main+0xb90>
 8001ca4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ca8:	ee17 0a90 	vmov	r0, s15
 8001cac:	f7fe fc54 	bl	8000558 <__aeabi_f2d>
 8001cb0:	a30d      	add	r3, pc, #52	; (adr r3, 8001ce8 <main+0xb68>)
 8001cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cb6:	f7fe fdd1 	bl	800085c <__aeabi_ddiv>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	4610      	mov	r0, r2
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	f7fe ff63 	bl	8000b8c <__aeabi_d2uiz>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	b29a      	uxth	r2, r3
 8001cca:	4b14      	ldr	r3, [pc, #80]	; (8001d1c <main+0xb9c>)
 8001ccc:	801a      	strh	r2, [r3, #0]
							break;
 8001cce:	e03c      	b.n	8001d4a <main+0xbca>
						case 'x':
							count =0;
 8001cd0:	4b0b      	ldr	r3, [pc, #44]	; (8001d00 <main+0xb80>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	801a      	strh	r2, [r3, #0]
							STATE_Display = StateNo_1VP;//60
 8001cd6:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <main+0xb84>)
 8001cd8:	223c      	movs	r2, #60	; 0x3c
 8001cda:	801a      	strh	r2, [r3, #0]
							break;
 8001cdc:	e035      	b.n	8001d4a <main+0xbca>
 8001cde:	bf00      	nop
 8001ce0:	9999999a 	.word	0x9999999a
 8001ce4:	3fb99999 	.word	0x3fb99999
 8001ce8:	66666666 	.word	0x66666666
 8001cec:	400a6666 	.word	0x400a6666
 8001cf0:	47ae147b 	.word	0x47ae147b
 8001cf4:	3fb47ae1 	.word	0x3fb47ae1
 8001cf8:	d2f1a9fc 	.word	0xd2f1a9fc
 8001cfc:	3f50624d 	.word	0x3f50624d
 8001d00:	20000114 	.word	0x20000114
 8001d04:	20000106 	.word	0x20000106
 8001d08:	20000004 	.word	0x20000004
 8001d0c:	40533333 	.word	0x40533333
 8001d10:	457ff000 	.word	0x457ff000
 8001d14:	20000008 	.word	0x20000008
 8001d18:	20000100 	.word	0x20000100
 8001d1c:	20000108 	.word	0x20000108
 8001d20:	3dcccccd 	.word	0x3dcccccd
						default:
							count+=1;
 8001d24:	4ba2      	ldr	r3, [pc, #648]	; (8001fb0 <main+0xe30>)
 8001d26:	881b      	ldrh	r3, [r3, #0]
 8001d28:	3301      	adds	r3, #1
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	4ba0      	ldr	r3, [pc, #640]	; (8001fb0 <main+0xe30>)
 8001d2e:	801a      	strh	r2, [r3, #0]
							if(count==2)
 8001d30:	4b9f      	ldr	r3, [pc, #636]	; (8001fb0 <main+0xe30>)
 8001d32:	881b      	ldrh	r3, [r3, #0]
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	f040 8400 	bne.w	800253a <main+0x13ba>
							{
								count = 0;
 8001d3a:	4b9d      	ldr	r3, [pc, #628]	; (8001fb0 <main+0xe30>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	801a      	strh	r2, [r3, #0]
								STATE_Display = StateVhp;//80
 8001d40:	4b9c      	ldr	r3, [pc, #624]	; (8001fb4 <main+0xe34>)
 8001d42:	2250      	movs	r2, #80	; 0x50
 8001d44:	801a      	strh	r2, [r3, #0]
							}
					}break;
 8001d46:	e3f8      	b.n	800253a <main+0x13ba>
							break;
 8001d48:	bf00      	nop
					}break;
 8001d4a:	e3f6      	b.n	800253a <main+0x13ba>
					case StateVlp://100
						sprintf(TxDataBuffer,"Vlow\r\n[+]:+\r\n[-]:-\r\n[x]:x\r\n");
 8001d4c:	499a      	ldr	r1, [pc, #616]	; (8001fb8 <main+0xe38>)
 8001d4e:	489b      	ldr	r0, [pc, #620]	; (8001fbc <main+0xe3c>)
 8001d50:	f005 fc90 	bl	8007674 <siprintf>
						HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer),1000);
 8001d54:	4899      	ldr	r0, [pc, #612]	; (8001fbc <main+0xe3c>)
 8001d56:	f7fe fa43 	bl	80001e0 <strlen>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	b29a      	uxth	r2, r3
 8001d5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d62:	4996      	ldr	r1, [pc, #600]	; (8001fbc <main+0xe3c>)
 8001d64:	4896      	ldr	r0, [pc, #600]	; (8001fc0 <main+0xe40>)
 8001d66:	f004 fdf4 	bl	8006952 <HAL_UART_Transmit>
						STATE_Display = StateVl;//110
 8001d6a:	4b92      	ldr	r3, [pc, #584]	; (8001fb4 <main+0xe34>)
 8001d6c:	226e      	movs	r2, #110	; 0x6e
 8001d6e:	801a      	strh	r2, [r3, #0]
						break;
 8001d70:	e3fd      	b.n	800256e <main+0x13ee>
					case StateVl://110
						switch(inputchar)
 8001d72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d76:	2b78      	cmp	r3, #120	; 0x78
 8001d78:	f000 8199 	beq.w	80020ae <main+0xf2e>
 8001d7c:	2b78      	cmp	r3, #120	; 0x78
 8001d7e:	f300 819d 	bgt.w	80020bc <main+0xf3c>
 8001d82:	2b2d      	cmp	r3, #45	; 0x2d
 8001d84:	f000 812a 	beq.w	8001fdc <main+0xe5c>
 8001d88:	2b2d      	cmp	r3, #45	; 0x2d
 8001d8a:	f300 8197 	bgt.w	80020bc <main+0xf3c>
 8001d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d92:	f000 81a5 	beq.w	80020e0 <main+0xf60>
 8001d96:	2b2b      	cmp	r3, #43	; 0x2b
 8001d98:	f040 8190 	bne.w	80020bc <main+0xf3c>
						{
							case -1:
								break;
							case '+':
								count+=1;
 8001d9c:	4b84      	ldr	r3, [pc, #528]	; (8001fb0 <main+0xe30>)
 8001d9e:	881b      	ldrh	r3, [r3, #0]
 8001da0:	3301      	adds	r3, #1
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	4b82      	ldr	r3, [pc, #520]	; (8001fb0 <main+0xe30>)
 8001da6:	801a      	strh	r2, [r3, #0]
								if(count==2)
 8001da8:	4b81      	ldr	r3, [pc, #516]	; (8001fb0 <main+0xe30>)
 8001daa:	881b      	ldrh	r3, [r3, #0]
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d105      	bne.n	8001dbc <main+0xc3c>
								{
									count = 0;
 8001db0:	4b7f      	ldr	r3, [pc, #508]	; (8001fb0 <main+0xe30>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	801a      	strh	r2, [r3, #0]
									STATE_Display = StateVlp;//100
 8001db6:	4b7f      	ldr	r3, [pc, #508]	; (8001fb4 <main+0xe34>)
 8001db8:	2264      	movs	r2, #100	; 0x64
 8001dba:	801a      	strh	r2, [r3, #0]
								}
								Vlow+=0.1;
 8001dbc:	4b81      	ldr	r3, [pc, #516]	; (8001fc4 <main+0xe44>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fbc9 	bl	8000558 <__aeabi_f2d>
 8001dc6:	a372      	add	r3, pc, #456	; (adr r3, 8001f90 <main+0xe10>)
 8001dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dcc:	f7fe fa66 	bl	800029c <__adddf3>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f7fe fef8 	bl	8000bcc <__aeabi_d2f>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	4a79      	ldr	r2, [pc, #484]	; (8001fc4 <main+0xe44>)
 8001de0:	6013      	str	r3, [r2, #0]
								if(Vlow>=3.18)
 8001de2:	4b78      	ldr	r3, [pc, #480]	; (8001fc4 <main+0xe44>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7fe fbb6 	bl	8000558 <__aeabi_f2d>
 8001dec:	a36a      	add	r3, pc, #424	; (adr r3, 8001f98 <main+0xe18>)
 8001dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df2:	f7fe fe8f 	bl	8000b14 <__aeabi_dcmpge>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d002      	beq.n	8001e02 <main+0xc82>
								{
									Vlow=3.2;
 8001dfc:	4b71      	ldr	r3, [pc, #452]	; (8001fc4 <main+0xe44>)
 8001dfe:	4a72      	ldr	r2, [pc, #456]	; (8001fc8 <main+0xe48>)
 8001e00:	601a      	str	r2, [r3, #0]
								}
								if(Vlow>=Vhigh-0.001&Vhigh<=3.3)
 8001e02:	4b70      	ldr	r3, [pc, #448]	; (8001fc4 <main+0xe44>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fba6 	bl	8000558 <__aeabi_f2d>
 8001e0c:	4680      	mov	r8, r0
 8001e0e:	4689      	mov	r9, r1
 8001e10:	4b6e      	ldr	r3, [pc, #440]	; (8001fcc <main+0xe4c>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7fe fb9f 	bl	8000558 <__aeabi_f2d>
 8001e1a:	a361      	add	r3, pc, #388	; (adr r3, 8001fa0 <main+0xe20>)
 8001e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e20:	f7fe fa3a 	bl	8000298 <__aeabi_dsub>
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	2101      	movs	r1, #1
 8001e2a:	460e      	mov	r6, r1
 8001e2c:	4640      	mov	r0, r8
 8001e2e:	4649      	mov	r1, r9
 8001e30:	f7fe fe70 	bl	8000b14 <__aeabi_dcmpge>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <main+0xcbe>
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	461e      	mov	r6, r3
 8001e3e:	b2f6      	uxtb	r6, r6
 8001e40:	4b62      	ldr	r3, [pc, #392]	; (8001fcc <main+0xe4c>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7fe fb87 	bl	8000558 <__aeabi_f2d>
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	4698      	mov	r8, r3
 8001e4e:	a356      	add	r3, pc, #344	; (adr r3, 8001fa8 <main+0xe28>)
 8001e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e54:	f7fe fe54 	bl	8000b00 <__aeabi_dcmple>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <main+0xce2>
 8001e5e:	2300      	movs	r3, #0
 8001e60:	4698      	mov	r8, r3
 8001e62:	fa5f f388 	uxtb.w	r3, r8
 8001e66:	4033      	ands	r3, r6
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d012      	beq.n	8001e94 <main+0xd14>
								{
									Vhigh=Vlow+0.1;
 8001e6e:	4b55      	ldr	r3, [pc, #340]	; (8001fc4 <main+0xe44>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4618      	mov	r0, r3
 8001e74:	f7fe fb70 	bl	8000558 <__aeabi_f2d>
 8001e78:	a345      	add	r3, pc, #276	; (adr r3, 8001f90 <main+0xe10>)
 8001e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e7e:	f7fe fa0d 	bl	800029c <__adddf3>
 8001e82:	4602      	mov	r2, r0
 8001e84:	460b      	mov	r3, r1
 8001e86:	4610      	mov	r0, r2
 8001e88:	4619      	mov	r1, r3
 8001e8a:	f7fe fe9f 	bl	8000bcc <__aeabi_d2f>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	4a4e      	ldr	r2, [pc, #312]	; (8001fcc <main+0xe4c>)
 8001e92:	6013      	str	r3, [r2, #0]
								}
								if(Vlow>=Vhigh-0.001&Vhigh==3.3)
 8001e94:	4b4b      	ldr	r3, [pc, #300]	; (8001fc4 <main+0xe44>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7fe fb5d 	bl	8000558 <__aeabi_f2d>
 8001e9e:	4680      	mov	r8, r0
 8001ea0:	4689      	mov	r9, r1
 8001ea2:	4b4a      	ldr	r3, [pc, #296]	; (8001fcc <main+0xe4c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe fb56 	bl	8000558 <__aeabi_f2d>
 8001eac:	a33c      	add	r3, pc, #240	; (adr r3, 8001fa0 <main+0xe20>)
 8001eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb2:	f7fe f9f1 	bl	8000298 <__aeabi_dsub>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	460b      	mov	r3, r1
 8001eba:	2101      	movs	r1, #1
 8001ebc:	460e      	mov	r6, r1
 8001ebe:	4640      	mov	r0, r8
 8001ec0:	4649      	mov	r1, r9
 8001ec2:	f7fe fe27 	bl	8000b14 <__aeabi_dcmpge>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d101      	bne.n	8001ed0 <main+0xd50>
 8001ecc:	2300      	movs	r3, #0
 8001ece:	461e      	mov	r6, r3
 8001ed0:	b2f6      	uxtb	r6, r6
 8001ed2:	4b3e      	ldr	r3, [pc, #248]	; (8001fcc <main+0xe4c>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7fe fb3e 	bl	8000558 <__aeabi_f2d>
 8001edc:	2301      	movs	r3, #1
 8001ede:	4698      	mov	r8, r3
 8001ee0:	a331      	add	r3, pc, #196	; (adr r3, 8001fa8 <main+0xe28>)
 8001ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee6:	f7fe fdf7 	bl	8000ad8 <__aeabi_dcmpeq>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d101      	bne.n	8001ef4 <main+0xd74>
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	4698      	mov	r8, r3
 8001ef4:	fa5f f388 	uxtb.w	r3, r8
 8001ef8:	4033      	ands	r3, r6
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d012      	beq.n	8001f26 <main+0xda6>
								{
									Vlow-=0.1;
 8001f00:	4b30      	ldr	r3, [pc, #192]	; (8001fc4 <main+0xe44>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7fe fb27 	bl	8000558 <__aeabi_f2d>
 8001f0a:	a321      	add	r3, pc, #132	; (adr r3, 8001f90 <main+0xe10>)
 8001f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f10:	f7fe f9c2 	bl	8000298 <__aeabi_dsub>
 8001f14:	4602      	mov	r2, r0
 8001f16:	460b      	mov	r3, r1
 8001f18:	4610      	mov	r0, r2
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	f7fe fe56 	bl	8000bcc <__aeabi_d2f>
 8001f20:	4603      	mov	r3, r0
 8001f22:	4a28      	ldr	r2, [pc, #160]	; (8001fc4 <main+0xe44>)
 8001f24:	6013      	str	r3, [r2, #0]
								}
								Vhighr = Vhigh*4095/3.3;
 8001f26:	4b29      	ldr	r3, [pc, #164]	; (8001fcc <main+0xe4c>)
 8001f28:	edd3 7a00 	vldr	s15, [r3]
 8001f2c:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001fd0 <main+0xe50>
 8001f30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f34:	ee17 0a90 	vmov	r0, s15
 8001f38:	f7fe fb0e 	bl	8000558 <__aeabi_f2d>
 8001f3c:	a31a      	add	r3, pc, #104	; (adr r3, 8001fa8 <main+0xe28>)
 8001f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f42:	f7fe fc8b 	bl	800085c <__aeabi_ddiv>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	4610      	mov	r0, r2
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	f7fe fe1d 	bl	8000b8c <__aeabi_d2uiz>
 8001f52:	4603      	mov	r3, r0
 8001f54:	b29a      	uxth	r2, r3
 8001f56:	4b1f      	ldr	r3, [pc, #124]	; (8001fd4 <main+0xe54>)
 8001f58:	801a      	strh	r2, [r3, #0]
								Vlowr = Vlow*4095/3.3;
 8001f5a:	4b1a      	ldr	r3, [pc, #104]	; (8001fc4 <main+0xe44>)
 8001f5c:	edd3 7a00 	vldr	s15, [r3]
 8001f60:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001fd0 <main+0xe50>
 8001f64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f68:	ee17 0a90 	vmov	r0, s15
 8001f6c:	f7fe faf4 	bl	8000558 <__aeabi_f2d>
 8001f70:	a30d      	add	r3, pc, #52	; (adr r3, 8001fa8 <main+0xe28>)
 8001f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f76:	f7fe fc71 	bl	800085c <__aeabi_ddiv>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	4610      	mov	r0, r2
 8001f80:	4619      	mov	r1, r3
 8001f82:	f7fe fe03 	bl	8000b8c <__aeabi_d2uiz>
 8001f86:	4603      	mov	r3, r0
 8001f88:	b29a      	uxth	r2, r3
 8001f8a:	4b13      	ldr	r3, [pc, #76]	; (8001fd8 <main+0xe58>)
 8001f8c:	801a      	strh	r2, [r3, #0]
								break;
 8001f8e:	e0a8      	b.n	80020e2 <main+0xf62>
 8001f90:	9999999a 	.word	0x9999999a
 8001f94:	3fb99999 	.word	0x3fb99999
 8001f98:	d70a3d71 	.word	0xd70a3d71
 8001f9c:	400970a3 	.word	0x400970a3
 8001fa0:	d2f1a9fc 	.word	0xd2f1a9fc
 8001fa4:	3f50624d 	.word	0x3f50624d
 8001fa8:	66666666 	.word	0x66666666
 8001fac:	400a6666 	.word	0x400a6666
 8001fb0:	20000114 	.word	0x20000114
 8001fb4:	20000106 	.word	0x20000106
 8001fb8:	08009048 	.word	0x08009048
 8001fbc:	200000b4 	.word	0x200000b4
 8001fc0:	200002d0 	.word	0x200002d0
 8001fc4:	20000100 	.word	0x20000100
 8001fc8:	404ccccd 	.word	0x404ccccd
 8001fcc:	20000004 	.word	0x20000004
 8001fd0:	457ff000 	.word	0x457ff000
 8001fd4:	20000008 	.word	0x20000008
 8001fd8:	20000108 	.word	0x20000108
							case '-':
								count+=1;
 8001fdc:	4ba8      	ldr	r3, [pc, #672]	; (8002280 <main+0x1100>)
 8001fde:	881b      	ldrh	r3, [r3, #0]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	4ba6      	ldr	r3, [pc, #664]	; (8002280 <main+0x1100>)
 8001fe6:	801a      	strh	r2, [r3, #0]
								if(count==2)
 8001fe8:	4ba5      	ldr	r3, [pc, #660]	; (8002280 <main+0x1100>)
 8001fea:	881b      	ldrh	r3, [r3, #0]
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d105      	bne.n	8001ffc <main+0xe7c>
								{
									count = 0;
 8001ff0:	4ba3      	ldr	r3, [pc, #652]	; (8002280 <main+0x1100>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	801a      	strh	r2, [r3, #0]
									STATE_Display = StateVlp;//100
 8001ff6:	4ba3      	ldr	r3, [pc, #652]	; (8002284 <main+0x1104>)
 8001ff8:	2264      	movs	r2, #100	; 0x64
 8001ffa:	801a      	strh	r2, [r3, #0]
								}
									Vlow-=0.1;
 8001ffc:	4ba2      	ldr	r3, [pc, #648]	; (8002288 <main+0x1108>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4618      	mov	r0, r3
 8002002:	f7fe faa9 	bl	8000558 <__aeabi_f2d>
 8002006:	a398      	add	r3, pc, #608	; (adr r3, 8002268 <main+0x10e8>)
 8002008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800200c:	f7fe f944 	bl	8000298 <__aeabi_dsub>
 8002010:	4602      	mov	r2, r0
 8002012:	460b      	mov	r3, r1
 8002014:	4610      	mov	r0, r2
 8002016:	4619      	mov	r1, r3
 8002018:	f7fe fdd8 	bl	8000bcc <__aeabi_d2f>
 800201c:	4603      	mov	r3, r0
 800201e:	4a9a      	ldr	r2, [pc, #616]	; (8002288 <main+0x1108>)
 8002020:	6013      	str	r3, [r2, #0]
								if(Vlow<=0.08)
 8002022:	4b99      	ldr	r3, [pc, #612]	; (8002288 <main+0x1108>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4618      	mov	r0, r3
 8002028:	f7fe fa96 	bl	8000558 <__aeabi_f2d>
 800202c:	a390      	add	r3, pc, #576	; (adr r3, 8002270 <main+0x10f0>)
 800202e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002032:	f7fe fd65 	bl	8000b00 <__aeabi_dcmple>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d003      	beq.n	8002044 <main+0xec4>
								{
									Vlow=0;
 800203c:	4b92      	ldr	r3, [pc, #584]	; (8002288 <main+0x1108>)
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
								}
								Vhighr = Vhigh*4095/3.3;
 8002044:	4b91      	ldr	r3, [pc, #580]	; (800228c <main+0x110c>)
 8002046:	edd3 7a00 	vldr	s15, [r3]
 800204a:	ed9f 7a91 	vldr	s14, [pc, #580]	; 8002290 <main+0x1110>
 800204e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002052:	ee17 0a90 	vmov	r0, s15
 8002056:	f7fe fa7f 	bl	8000558 <__aeabi_f2d>
 800205a:	a387      	add	r3, pc, #540	; (adr r3, 8002278 <main+0x10f8>)
 800205c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002060:	f7fe fbfc 	bl	800085c <__aeabi_ddiv>
 8002064:	4602      	mov	r2, r0
 8002066:	460b      	mov	r3, r1
 8002068:	4610      	mov	r0, r2
 800206a:	4619      	mov	r1, r3
 800206c:	f7fe fd8e 	bl	8000b8c <__aeabi_d2uiz>
 8002070:	4603      	mov	r3, r0
 8002072:	b29a      	uxth	r2, r3
 8002074:	4b87      	ldr	r3, [pc, #540]	; (8002294 <main+0x1114>)
 8002076:	801a      	strh	r2, [r3, #0]
								Vlowr = Vlow*4095/3.3;
 8002078:	4b83      	ldr	r3, [pc, #524]	; (8002288 <main+0x1108>)
 800207a:	edd3 7a00 	vldr	s15, [r3]
 800207e:	ed9f 7a84 	vldr	s14, [pc, #528]	; 8002290 <main+0x1110>
 8002082:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002086:	ee17 0a90 	vmov	r0, s15
 800208a:	f7fe fa65 	bl	8000558 <__aeabi_f2d>
 800208e:	a37a      	add	r3, pc, #488	; (adr r3, 8002278 <main+0x10f8>)
 8002090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002094:	f7fe fbe2 	bl	800085c <__aeabi_ddiv>
 8002098:	4602      	mov	r2, r0
 800209a:	460b      	mov	r3, r1
 800209c:	4610      	mov	r0, r2
 800209e:	4619      	mov	r1, r3
 80020a0:	f7fe fd74 	bl	8000b8c <__aeabi_d2uiz>
 80020a4:	4603      	mov	r3, r0
 80020a6:	b29a      	uxth	r2, r3
 80020a8:	4b7b      	ldr	r3, [pc, #492]	; (8002298 <main+0x1118>)
 80020aa:	801a      	strh	r2, [r3, #0]
								break;
 80020ac:	e019      	b.n	80020e2 <main+0xf62>
							case 'x':
								count =0;
 80020ae:	4b74      	ldr	r3, [pc, #464]	; (8002280 <main+0x1100>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	801a      	strh	r2, [r3, #0]
								STATE_Display = StateNo_1VP;//60
 80020b4:	4b73      	ldr	r3, [pc, #460]	; (8002284 <main+0x1104>)
 80020b6:	223c      	movs	r2, #60	; 0x3c
 80020b8:	801a      	strh	r2, [r3, #0]
								break;
 80020ba:	e012      	b.n	80020e2 <main+0xf62>
							default:
								count+=1;
 80020bc:	4b70      	ldr	r3, [pc, #448]	; (8002280 <main+0x1100>)
 80020be:	881b      	ldrh	r3, [r3, #0]
 80020c0:	3301      	adds	r3, #1
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	4b6e      	ldr	r3, [pc, #440]	; (8002280 <main+0x1100>)
 80020c6:	801a      	strh	r2, [r3, #0]
								if(count==2)
 80020c8:	4b6d      	ldr	r3, [pc, #436]	; (8002280 <main+0x1100>)
 80020ca:	881b      	ldrh	r3, [r3, #0]
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	f040 8236 	bne.w	800253e <main+0x13be>
								{
									count = 0;
 80020d2:	4b6b      	ldr	r3, [pc, #428]	; (8002280 <main+0x1100>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	801a      	strh	r2, [r3, #0]
									STATE_Display = StateVlp;//60
 80020d8:	4b6a      	ldr	r3, [pc, #424]	; (8002284 <main+0x1104>)
 80020da:	2264      	movs	r2, #100	; 0x64
 80020dc:	801a      	strh	r2, [r3, #0]
								}
						}break;
 80020de:	e22e      	b.n	800253e <main+0x13be>
								break;
 80020e0:	bf00      	nop
						}break;
 80020e2:	e22c      	b.n	800253e <main+0x13be>


				case StateNo_1SP://200
					sprintf(TxDataBuffer,"slope\r\n[+]:+\r\n[-]:-\r\n[x]:x\r\n");
 80020e4:	496d      	ldr	r1, [pc, #436]	; (800229c <main+0x111c>)
 80020e6:	486e      	ldr	r0, [pc, #440]	; (80022a0 <main+0x1120>)
 80020e8:	f005 fac4 	bl	8007674 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer),1000);
 80020ec:	486c      	ldr	r0, [pc, #432]	; (80022a0 <main+0x1120>)
 80020ee:	f7fe f877 	bl	80001e0 <strlen>
 80020f2:	4603      	mov	r3, r0
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020fa:	4969      	ldr	r1, [pc, #420]	; (80022a0 <main+0x1120>)
 80020fc:	4869      	ldr	r0, [pc, #420]	; (80022a4 <main+0x1124>)
 80020fe:	f004 fc28 	bl	8006952 <HAL_UART_Transmit>
					STATE_Display = StateNo_1S;//210
 8002102:	4b60      	ldr	r3, [pc, #384]	; (8002284 <main+0x1104>)
 8002104:	22d2      	movs	r2, #210	; 0xd2
 8002106:	801a      	strh	r2, [r3, #0]
					break;
 8002108:	e231      	b.n	800256e <main+0x13ee>
					case StateNo_1S://210
						switch(inputchar){
 800210a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800210e:	2b78      	cmp	r3, #120	; 0x78
 8002110:	d074      	beq.n	80021fc <main+0x107c>
 8002112:	2b78      	cmp	r3, #120	; 0x78
 8002114:	dc79      	bgt.n	800220a <main+0x108a>
 8002116:	2b2d      	cmp	r3, #45	; 0x2d
 8002118:	d03c      	beq.n	8002194 <main+0x1014>
 800211a:	2b2d      	cmp	r3, #45	; 0x2d
 800211c:	dc75      	bgt.n	800220a <main+0x108a>
 800211e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002122:	f000 8084 	beq.w	800222e <main+0x10ae>
 8002126:	2b2b      	cmp	r3, #43	; 0x2b
 8002128:	d16f      	bne.n	800220a <main+0x108a>
						case -1:
							break;
						case '+':
							count += 1;
 800212a:	4b55      	ldr	r3, [pc, #340]	; (8002280 <main+0x1100>)
 800212c:	881b      	ldrh	r3, [r3, #0]
 800212e:	3301      	adds	r3, #1
 8002130:	b29a      	uxth	r2, r3
 8002132:	4b53      	ldr	r3, [pc, #332]	; (8002280 <main+0x1100>)
 8002134:	801a      	strh	r2, [r3, #0]
							if(count==2)
 8002136:	4b52      	ldr	r3, [pc, #328]	; (8002280 <main+0x1100>)
 8002138:	881b      	ldrh	r3, [r3, #0]
 800213a:	2b02      	cmp	r3, #2
 800213c:	d105      	bne.n	800214a <main+0xfca>
							{
								count = 0;
 800213e:	4b50      	ldr	r3, [pc, #320]	; (8002280 <main+0x1100>)
 8002140:	2200      	movs	r2, #0
 8002142:	801a      	strh	r2, [r3, #0]
								STATE_Display = StateNo_1SP;//200
 8002144:	4b4f      	ldr	r3, [pc, #316]	; (8002284 <main+0x1104>)
 8002146:	22c8      	movs	r2, #200	; 0xc8
 8002148:	801a      	strh	r2, [r3, #0]
							}
							if(m==-1){
 800214a:	4b57      	ldr	r3, [pc, #348]	; (80022a8 <main+0x1128>)
 800214c:	edd3 7a00 	vldr	s15, [r3]
 8002150:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8002154:	eef4 7a47 	vcmp.f32	s15, s14
 8002158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800215c:	d103      	bne.n	8002166 <main+0xfe6>
								m=1;
 800215e:	4b52      	ldr	r3, [pc, #328]	; (80022a8 <main+0x1128>)
 8002160:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002164:	601a      	str	r2, [r3, #0]
							}
							if(statem[0]==1&statem[1]==2){
 8002166:	4b51      	ldr	r3, [pc, #324]	; (80022ac <main+0x112c>)
 8002168:	881b      	ldrh	r3, [r3, #0]
 800216a:	2b01      	cmp	r3, #1
 800216c:	bf0c      	ite	eq
 800216e:	2301      	moveq	r3, #1
 8002170:	2300      	movne	r3, #0
 8002172:	b2da      	uxtb	r2, r3
 8002174:	4b4d      	ldr	r3, [pc, #308]	; (80022ac <main+0x112c>)
 8002176:	885b      	ldrh	r3, [r3, #2]
 8002178:	2b02      	cmp	r3, #2
 800217a:	bf0c      	ite	eq
 800217c:	2301      	moveq	r3, #1
 800217e:	2300      	movne	r3, #0
 8002180:	b2db      	uxtb	r3, r3
 8002182:	4013      	ands	r3, r2
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b00      	cmp	r3, #0
 8002188:	d053      	beq.n	8002232 <main+0x10b2>
								dataOut=Vlowr;
 800218a:	4b43      	ldr	r3, [pc, #268]	; (8002298 <main+0x1118>)
 800218c:	881a      	ldrh	r2, [r3, #0]
 800218e:	4b48      	ldr	r3, [pc, #288]	; (80022b0 <main+0x1130>)
 8002190:	801a      	strh	r2, [r3, #0]
							}
							break;
 8002192:	e04e      	b.n	8002232 <main+0x10b2>
						case '-':
							count += 1;
 8002194:	4b3a      	ldr	r3, [pc, #232]	; (8002280 <main+0x1100>)
 8002196:	881b      	ldrh	r3, [r3, #0]
 8002198:	3301      	adds	r3, #1
 800219a:	b29a      	uxth	r2, r3
 800219c:	4b38      	ldr	r3, [pc, #224]	; (8002280 <main+0x1100>)
 800219e:	801a      	strh	r2, [r3, #0]
							if(count==2)
 80021a0:	4b37      	ldr	r3, [pc, #220]	; (8002280 <main+0x1100>)
 80021a2:	881b      	ldrh	r3, [r3, #0]
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d105      	bne.n	80021b4 <main+0x1034>
							{
								count = 0;
 80021a8:	4b35      	ldr	r3, [pc, #212]	; (8002280 <main+0x1100>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	801a      	strh	r2, [r3, #0]
								STATE_Display = StateNo_1SP;//200
 80021ae:	4b35      	ldr	r3, [pc, #212]	; (8002284 <main+0x1104>)
 80021b0:	22c8      	movs	r2, #200	; 0xc8
 80021b2:	801a      	strh	r2, [r3, #0]
							}
							if(m==1){
 80021b4:	4b3c      	ldr	r3, [pc, #240]	; (80022a8 <main+0x1128>)
 80021b6:	edd3 7a00 	vldr	s15, [r3]
 80021ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80021be:	eef4 7a47 	vcmp.f32	s15, s14
 80021c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021c6:	d102      	bne.n	80021ce <main+0x104e>
								m=-1;
 80021c8:	4b37      	ldr	r3, [pc, #220]	; (80022a8 <main+0x1128>)
 80021ca:	4a3a      	ldr	r2, [pc, #232]	; (80022b4 <main+0x1134>)
 80021cc:	601a      	str	r2, [r3, #0]
							}
							if(statem[0]==2&statem[1]==1){
 80021ce:	4b37      	ldr	r3, [pc, #220]	; (80022ac <main+0x112c>)
 80021d0:	881b      	ldrh	r3, [r3, #0]
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	bf0c      	ite	eq
 80021d6:	2301      	moveq	r3, #1
 80021d8:	2300      	movne	r3, #0
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	4b33      	ldr	r3, [pc, #204]	; (80022ac <main+0x112c>)
 80021de:	885b      	ldrh	r3, [r3, #2]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	bf0c      	ite	eq
 80021e4:	2301      	moveq	r3, #1
 80021e6:	2300      	movne	r3, #0
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	4013      	ands	r3, r2
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d021      	beq.n	8002236 <main+0x10b6>
								dataOut=Vhighr;
 80021f2:	4b28      	ldr	r3, [pc, #160]	; (8002294 <main+0x1114>)
 80021f4:	881a      	ldrh	r2, [r3, #0]
 80021f6:	4b2e      	ldr	r3, [pc, #184]	; (80022b0 <main+0x1130>)
 80021f8:	801a      	strh	r2, [r3, #0]
							}
							break;
 80021fa:	e01c      	b.n	8002236 <main+0x10b6>
						case 'x':
							count =0;
 80021fc:	4b20      	ldr	r3, [pc, #128]	; (8002280 <main+0x1100>)
 80021fe:	2200      	movs	r2, #0
 8002200:	801a      	strh	r2, [r3, #0]
							STATE_Display = StateMenuNo_1;//20
 8002202:	4b20      	ldr	r3, [pc, #128]	; (8002284 <main+0x1104>)
 8002204:	2214      	movs	r2, #20
 8002206:	801a      	strh	r2, [r3, #0]
							break;
 8002208:	e016      	b.n	8002238 <main+0x10b8>
						default:
							count+=1;
 800220a:	4b1d      	ldr	r3, [pc, #116]	; (8002280 <main+0x1100>)
 800220c:	881b      	ldrh	r3, [r3, #0]
 800220e:	3301      	adds	r3, #1
 8002210:	b29a      	uxth	r2, r3
 8002212:	4b1b      	ldr	r3, [pc, #108]	; (8002280 <main+0x1100>)
 8002214:	801a      	strh	r2, [r3, #0]
							if(count==2)
 8002216:	4b1a      	ldr	r3, [pc, #104]	; (8002280 <main+0x1100>)
 8002218:	881b      	ldrh	r3, [r3, #0]
 800221a:	2b02      	cmp	r3, #2
 800221c:	f040 8191 	bne.w	8002542 <main+0x13c2>
							{
								count = 0;
 8002220:	4b17      	ldr	r3, [pc, #92]	; (8002280 <main+0x1100>)
 8002222:	2200      	movs	r2, #0
 8002224:	801a      	strh	r2, [r3, #0]
								STATE_Display = StateNo_1SP;//200
 8002226:	4b17      	ldr	r3, [pc, #92]	; (8002284 <main+0x1104>)
 8002228:	22c8      	movs	r2, #200	; 0xc8
 800222a:	801a      	strh	r2, [r3, #0]
							}
						}break;
 800222c:	e189      	b.n	8002542 <main+0x13c2>
							break;
 800222e:	bf00      	nop
 8002230:	e187      	b.n	8002542 <main+0x13c2>
							break;
 8002232:	bf00      	nop
 8002234:	e185      	b.n	8002542 <main+0x13c2>
							break;
 8002236:	bf00      	nop
						}break;
 8002238:	e183      	b.n	8002542 <main+0x13c2>
						case StateMenuNo_2://300
							  sprintf(TxDataBuffer,"sine\r\n[f]:freq\r\n[v]:Vhigh,Vlow\r\n[x]:x\r\n");
 800223a:	491f      	ldr	r1, [pc, #124]	; (80022b8 <main+0x1138>)
 800223c:	4818      	ldr	r0, [pc, #96]	; (80022a0 <main+0x1120>)
 800223e:	f005 fa19 	bl	8007674 <siprintf>
							  HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer),1000);
 8002242:	4817      	ldr	r0, [pc, #92]	; (80022a0 <main+0x1120>)
 8002244:	f7fd ffcc 	bl	80001e0 <strlen>
 8002248:	4603      	mov	r3, r0
 800224a:	b29a      	uxth	r2, r3
 800224c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002250:	4913      	ldr	r1, [pc, #76]	; (80022a0 <main+0x1120>)
 8002252:	4814      	ldr	r0, [pc, #80]	; (80022a4 <main+0x1124>)
 8002254:	f004 fb7d 	bl	8006952 <HAL_UART_Transmit>
							  STATE_Display = StateNo_2;//310
 8002258:	4b0a      	ldr	r3, [pc, #40]	; (8002284 <main+0x1104>)
 800225a:	f44f 729b 	mov.w	r2, #310	; 0x136
 800225e:	801a      	strh	r2, [r3, #0]
							  break;
 8002260:	e185      	b.n	800256e <main+0x13ee>
 8002262:	bf00      	nop
 8002264:	f3af 8000 	nop.w
 8002268:	9999999a 	.word	0x9999999a
 800226c:	3fb99999 	.word	0x3fb99999
 8002270:	47ae147b 	.word	0x47ae147b
 8002274:	3fb47ae1 	.word	0x3fb47ae1
 8002278:	66666666 	.word	0x66666666
 800227c:	400a6666 	.word	0x400a6666
 8002280:	20000114 	.word	0x20000114
 8002284:	20000106 	.word	0x20000106
 8002288:	20000100 	.word	0x20000100
 800228c:	20000004 	.word	0x20000004
 8002290:	457ff000 	.word	0x457ff000
 8002294:	20000008 	.word	0x20000008
 8002298:	20000108 	.word	0x20000108
 800229c:	08009064 	.word	0x08009064
 80022a0:	200000b4 	.word	0x200000b4
 80022a4:	200002d0 	.word	0x200002d0
 80022a8:	2000000c 	.word	0x2000000c
 80022ac:	20000110 	.word	0x20000110
 80022b0:	20000104 	.word	0x20000104
 80022b4:	bf800000 	.word	0xbf800000
 80022b8:	08009084 	.word	0x08009084
						case StateNo_2://310
							switch(inputchar){
 80022bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022c0:	2b78      	cmp	r3, #120	; 0x78
 80022c2:	d018      	beq.n	80022f6 <main+0x1176>
 80022c4:	2b78      	cmp	r3, #120	; 0x78
 80022c6:	dc1d      	bgt.n	8002304 <main+0x1184>
 80022c8:	2b76      	cmp	r3, #118	; 0x76
 80022ca:	d00d      	beq.n	80022e8 <main+0x1168>
 80022cc:	2b76      	cmp	r3, #118	; 0x76
 80022ce:	dc19      	bgt.n	8002304 <main+0x1184>
 80022d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022d4:	d029      	beq.n	800232a <main+0x11aa>
 80022d6:	2b66      	cmp	r3, #102	; 0x66
 80022d8:	d114      	bne.n	8002304 <main+0x1184>
							case -1:
								break;
							case 'f':
								count = 0;
 80022da:	4b9d      	ldr	r3, [pc, #628]	; (8002550 <main+0x13d0>)
 80022dc:	2200      	movs	r2, #0
 80022de:	801a      	strh	r2, [r3, #0]
								STATE_Display = StateNo_1FP;//40
 80022e0:	4b9c      	ldr	r3, [pc, #624]	; (8002554 <main+0x13d4>)
 80022e2:	2228      	movs	r2, #40	; 0x28
 80022e4:	801a      	strh	r2, [r3, #0]
								break;
 80022e6:	e021      	b.n	800232c <main+0x11ac>
							case 'v':
								count = 0;
 80022e8:	4b99      	ldr	r3, [pc, #612]	; (8002550 <main+0x13d0>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	801a      	strh	r2, [r3, #0]
								STATE_Display = StateNo_1VP;//60
 80022ee:	4b99      	ldr	r3, [pc, #612]	; (8002554 <main+0x13d4>)
 80022f0:	223c      	movs	r2, #60	; 0x3c
 80022f2:	801a      	strh	r2, [r3, #0]
								break;
 80022f4:	e01a      	b.n	800232c <main+0x11ac>
							case 'x':
								count =0;
 80022f6:	4b96      	ldr	r3, [pc, #600]	; (8002550 <main+0x13d0>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	801a      	strh	r2, [r3, #0]
								STATE_Display = StateDisplay_start;//0
 80022fc:	4b95      	ldr	r3, [pc, #596]	; (8002554 <main+0x13d4>)
 80022fe:	2200      	movs	r2, #0
 8002300:	801a      	strh	r2, [r3, #0]
								break;
 8002302:	e013      	b.n	800232c <main+0x11ac>
							default:
								count+=1;
 8002304:	4b92      	ldr	r3, [pc, #584]	; (8002550 <main+0x13d0>)
 8002306:	881b      	ldrh	r3, [r3, #0]
 8002308:	3301      	adds	r3, #1
 800230a:	b29a      	uxth	r2, r3
 800230c:	4b90      	ldr	r3, [pc, #576]	; (8002550 <main+0x13d0>)
 800230e:	801a      	strh	r2, [r3, #0]
								if(count==2){
 8002310:	4b8f      	ldr	r3, [pc, #572]	; (8002550 <main+0x13d0>)
 8002312:	881b      	ldrh	r3, [r3, #0]
 8002314:	2b02      	cmp	r3, #2
 8002316:	f040 8116 	bne.w	8002546 <main+0x13c6>
									count = 0;
 800231a:	4b8d      	ldr	r3, [pc, #564]	; (8002550 <main+0x13d0>)
 800231c:	2200      	movs	r2, #0
 800231e:	801a      	strh	r2, [r3, #0]
									STATE_Display = StateMenuNo_2;//310
 8002320:	4b8c      	ldr	r3, [pc, #560]	; (8002554 <main+0x13d4>)
 8002322:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002326:	801a      	strh	r2, [r3, #0]
								}
							}break;
 8002328:	e10d      	b.n	8002546 <main+0x13c6>
								break;
 800232a:	bf00      	nop
							}break;
 800232c:	e10b      	b.n	8002546 <main+0x13c6>
							case StateMenuNo_3://500
								  sprintf(TxDataBuffer,"square\r\n[f]:freq\r\n[v]:Vhigh,Vlow\r\n[d]:duty\r\n[x]:x\r\n");
 800232e:	498a      	ldr	r1, [pc, #552]	; (8002558 <main+0x13d8>)
 8002330:	488a      	ldr	r0, [pc, #552]	; (800255c <main+0x13dc>)
 8002332:	f005 f99f 	bl	8007674 <siprintf>
								  HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer),1000);
 8002336:	4889      	ldr	r0, [pc, #548]	; (800255c <main+0x13dc>)
 8002338:	f7fd ff52 	bl	80001e0 <strlen>
 800233c:	4603      	mov	r3, r0
 800233e:	b29a      	uxth	r2, r3
 8002340:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002344:	4985      	ldr	r1, [pc, #532]	; (800255c <main+0x13dc>)
 8002346:	4886      	ldr	r0, [pc, #536]	; (8002560 <main+0x13e0>)
 8002348:	f004 fb03 	bl	8006952 <HAL_UART_Transmit>
								  STATE_Display = StateNo_3;//510
 800234c:	4b81      	ldr	r3, [pc, #516]	; (8002554 <main+0x13d4>)
 800234e:	f44f 72ff 	mov.w	r2, #510	; 0x1fe
 8002352:	801a      	strh	r2, [r3, #0]
								  break;
 8002354:	e10b      	b.n	800256e <main+0x13ee>
							case StateNo_3://510
								switch(inputchar){
 8002356:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800235a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800235e:	d067      	beq.n	8002430 <main+0x12b0>
 8002360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002364:	db51      	blt.n	800240a <main+0x128a>
 8002366:	2b78      	cmp	r3, #120	; 0x78
 8002368:	dc4f      	bgt.n	800240a <main+0x128a>
 800236a:	2b64      	cmp	r3, #100	; 0x64
 800236c:	db4d      	blt.n	800240a <main+0x128a>
 800236e:	3b64      	subs	r3, #100	; 0x64
 8002370:	2b14      	cmp	r3, #20
 8002372:	d84a      	bhi.n	800240a <main+0x128a>
 8002374:	a201      	add	r2, pc, #4	; (adr r2, 800237c <main+0x11fc>)
 8002376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800237a:	bf00      	nop
 800237c:	080023ed 	.word	0x080023ed
 8002380:	0800240b 	.word	0x0800240b
 8002384:	080023d1 	.word	0x080023d1
 8002388:	0800240b 	.word	0x0800240b
 800238c:	0800240b 	.word	0x0800240b
 8002390:	0800240b 	.word	0x0800240b
 8002394:	0800240b 	.word	0x0800240b
 8002398:	0800240b 	.word	0x0800240b
 800239c:	0800240b 	.word	0x0800240b
 80023a0:	0800240b 	.word	0x0800240b
 80023a4:	0800240b 	.word	0x0800240b
 80023a8:	0800240b 	.word	0x0800240b
 80023ac:	0800240b 	.word	0x0800240b
 80023b0:	0800240b 	.word	0x0800240b
 80023b4:	0800240b 	.word	0x0800240b
 80023b8:	0800240b 	.word	0x0800240b
 80023bc:	0800240b 	.word	0x0800240b
 80023c0:	0800240b 	.word	0x0800240b
 80023c4:	080023df 	.word	0x080023df
 80023c8:	0800240b 	.word	0x0800240b
 80023cc:	080023fd 	.word	0x080023fd
								case -1:
									break;
								case 'f':
									count = 0;
 80023d0:	4b5f      	ldr	r3, [pc, #380]	; (8002550 <main+0x13d0>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	801a      	strh	r2, [r3, #0]
									STATE_Display = StateNo_1FP;//40
 80023d6:	4b5f      	ldr	r3, [pc, #380]	; (8002554 <main+0x13d4>)
 80023d8:	2228      	movs	r2, #40	; 0x28
 80023da:	801a      	strh	r2, [r3, #0]
									break;
 80023dc:	e029      	b.n	8002432 <main+0x12b2>
								case 'v':
									count = 0;
 80023de:	4b5c      	ldr	r3, [pc, #368]	; (8002550 <main+0x13d0>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	801a      	strh	r2, [r3, #0]
									STATE_Display = StateNo_1VP;//60
 80023e4:	4b5b      	ldr	r3, [pc, #364]	; (8002554 <main+0x13d4>)
 80023e6:	223c      	movs	r2, #60	; 0x3c
 80023e8:	801a      	strh	r2, [r3, #0]
									break;
 80023ea:	e022      	b.n	8002432 <main+0x12b2>
								case 'd':
									count = 0;
 80023ec:	4b58      	ldr	r3, [pc, #352]	; (8002550 <main+0x13d0>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	801a      	strh	r2, [r3, #0]
									STATE_Display = StateDutyP;
 80023f2:	4b58      	ldr	r3, [pc, #352]	; (8002554 <main+0x13d4>)
 80023f4:	f44f 7202 	mov.w	r2, #520	; 0x208
 80023f8:	801a      	strh	r2, [r3, #0]
									break;
 80023fa:	e01a      	b.n	8002432 <main+0x12b2>
								case 'x':
									count =0;
 80023fc:	4b54      	ldr	r3, [pc, #336]	; (8002550 <main+0x13d0>)
 80023fe:	2200      	movs	r2, #0
 8002400:	801a      	strh	r2, [r3, #0]
									STATE_Display = StateDisplay_start;//0
 8002402:	4b54      	ldr	r3, [pc, #336]	; (8002554 <main+0x13d4>)
 8002404:	2200      	movs	r2, #0
 8002406:	801a      	strh	r2, [r3, #0]
									break;
 8002408:	e013      	b.n	8002432 <main+0x12b2>
								default:
									count+=1;
 800240a:	4b51      	ldr	r3, [pc, #324]	; (8002550 <main+0x13d0>)
 800240c:	881b      	ldrh	r3, [r3, #0]
 800240e:	3301      	adds	r3, #1
 8002410:	b29a      	uxth	r2, r3
 8002412:	4b4f      	ldr	r3, [pc, #316]	; (8002550 <main+0x13d0>)
 8002414:	801a      	strh	r2, [r3, #0]
									if(count==2){
 8002416:	4b4e      	ldr	r3, [pc, #312]	; (8002550 <main+0x13d0>)
 8002418:	881b      	ldrh	r3, [r3, #0]
 800241a:	2b02      	cmp	r3, #2
 800241c:	f040 8095 	bne.w	800254a <main+0x13ca>
										count = 0;
 8002420:	4b4b      	ldr	r3, [pc, #300]	; (8002550 <main+0x13d0>)
 8002422:	2200      	movs	r2, #0
 8002424:	801a      	strh	r2, [r3, #0]
										STATE_Display = StateMenuNo_3;//510
 8002426:	4b4b      	ldr	r3, [pc, #300]	; (8002554 <main+0x13d4>)
 8002428:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800242c:	801a      	strh	r2, [r3, #0]
									}
								}break;
 800242e:	e08c      	b.n	800254a <main+0x13ca>
									break;
 8002430:	bf00      	nop
								}break;
 8002432:	e08a      	b.n	800254a <main+0x13ca>
								case StateDutyP://520
									  sprintf(TxDataBuffer,"Duty cycle\r\n[+]:+\r\n[-]:-\r\n[x]:x\r\n");
 8002434:	494b      	ldr	r1, [pc, #300]	; (8002564 <main+0x13e4>)
 8002436:	4849      	ldr	r0, [pc, #292]	; (800255c <main+0x13dc>)
 8002438:	f005 f91c 	bl	8007674 <siprintf>
									  HAL_UART_Transmit(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer),1000);
 800243c:	4847      	ldr	r0, [pc, #284]	; (800255c <main+0x13dc>)
 800243e:	f7fd fecf 	bl	80001e0 <strlen>
 8002442:	4603      	mov	r3, r0
 8002444:	b29a      	uxth	r2, r3
 8002446:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800244a:	4944      	ldr	r1, [pc, #272]	; (800255c <main+0x13dc>)
 800244c:	4844      	ldr	r0, [pc, #272]	; (8002560 <main+0x13e0>)
 800244e:	f004 fa80 	bl	8006952 <HAL_UART_Transmit>
									  STATE_Display = StateDuty;//510
 8002452:	4b40      	ldr	r3, [pc, #256]	; (8002554 <main+0x13d4>)
 8002454:	f240 2212 	movw	r2, #530	; 0x212
 8002458:	801a      	strh	r2, [r3, #0]
									  break;
 800245a:	e088      	b.n	800256e <main+0x13ee>
								case StateDuty://510
									switch(inputchar){
 800245c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002460:	2b78      	cmp	r3, #120	; 0x78
 8002462:	d042      	beq.n	80024ea <main+0x136a>
 8002464:	2b78      	cmp	r3, #120	; 0x78
 8002466:	dc48      	bgt.n	80024fa <main+0x137a>
 8002468:	2b2d      	cmp	r3, #45	; 0x2d
 800246a:	d022      	beq.n	80024b2 <main+0x1332>
 800246c:	2b2d      	cmp	r3, #45	; 0x2d
 800246e:	dc44      	bgt.n	80024fa <main+0x137a>
 8002470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002474:	d053      	beq.n	800251e <main+0x139e>
 8002476:	2b2b      	cmp	r3, #43	; 0x2b
 8002478:	d13f      	bne.n	80024fa <main+0x137a>
									case -1:
										break;
									case '+':
										count+=1;
 800247a:	4b35      	ldr	r3, [pc, #212]	; (8002550 <main+0x13d0>)
 800247c:	881b      	ldrh	r3, [r3, #0]
 800247e:	3301      	adds	r3, #1
 8002480:	b29a      	uxth	r2, r3
 8002482:	4b33      	ldr	r3, [pc, #204]	; (8002550 <main+0x13d0>)
 8002484:	801a      	strh	r2, [r3, #0]
										if(count>=2){
 8002486:	4b32      	ldr	r3, [pc, #200]	; (8002550 <main+0x13d0>)
 8002488:	881b      	ldrh	r3, [r3, #0]
 800248a:	2b01      	cmp	r3, #1
 800248c:	d906      	bls.n	800249c <main+0x131c>
											count=0;
 800248e:	4b30      	ldr	r3, [pc, #192]	; (8002550 <main+0x13d0>)
 8002490:	2200      	movs	r2, #0
 8002492:	801a      	strh	r2, [r3, #0]
											STATE_Display = StateDutyP;
 8002494:	4b2f      	ldr	r3, [pc, #188]	; (8002554 <main+0x13d4>)
 8002496:	f44f 7202 	mov.w	r2, #520	; 0x208
 800249a:	801a      	strh	r2, [r3, #0]
										}
										if(duty<=99){
 800249c:	4b32      	ldr	r3, [pc, #200]	; (8002568 <main+0x13e8>)
 800249e:	881b      	ldrh	r3, [r3, #0]
 80024a0:	2b63      	cmp	r3, #99	; 0x63
 80024a2:	d83e      	bhi.n	8002522 <main+0x13a2>
										duty+=1;}
 80024a4:	4b30      	ldr	r3, [pc, #192]	; (8002568 <main+0x13e8>)
 80024a6:	881b      	ldrh	r3, [r3, #0]
 80024a8:	3301      	adds	r3, #1
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	4b2e      	ldr	r3, [pc, #184]	; (8002568 <main+0x13e8>)
 80024ae:	801a      	strh	r2, [r3, #0]
										break;
 80024b0:	e037      	b.n	8002522 <main+0x13a2>
									case '-':
										count+=1;
 80024b2:	4b27      	ldr	r3, [pc, #156]	; (8002550 <main+0x13d0>)
 80024b4:	881b      	ldrh	r3, [r3, #0]
 80024b6:	3301      	adds	r3, #1
 80024b8:	b29a      	uxth	r2, r3
 80024ba:	4b25      	ldr	r3, [pc, #148]	; (8002550 <main+0x13d0>)
 80024bc:	801a      	strh	r2, [r3, #0]
										if(count>=2){
 80024be:	4b24      	ldr	r3, [pc, #144]	; (8002550 <main+0x13d0>)
 80024c0:	881b      	ldrh	r3, [r3, #0]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d906      	bls.n	80024d4 <main+0x1354>
											count=0;
 80024c6:	4b22      	ldr	r3, [pc, #136]	; (8002550 <main+0x13d0>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	801a      	strh	r2, [r3, #0]
											STATE_Display = StateDutyP;
 80024cc:	4b21      	ldr	r3, [pc, #132]	; (8002554 <main+0x13d4>)
 80024ce:	f44f 7202 	mov.w	r2, #520	; 0x208
 80024d2:	801a      	strh	r2, [r3, #0]
										}
										if(duty>=1){
 80024d4:	4b24      	ldr	r3, [pc, #144]	; (8002568 <main+0x13e8>)
 80024d6:	881b      	ldrh	r3, [r3, #0]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d024      	beq.n	8002526 <main+0x13a6>
											duty-=1;
 80024dc:	4b22      	ldr	r3, [pc, #136]	; (8002568 <main+0x13e8>)
 80024de:	881b      	ldrh	r3, [r3, #0]
 80024e0:	3b01      	subs	r3, #1
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	4b20      	ldr	r3, [pc, #128]	; (8002568 <main+0x13e8>)
 80024e6:	801a      	strh	r2, [r3, #0]
										}
										break;
 80024e8:	e01d      	b.n	8002526 <main+0x13a6>
									case 'x':
										count =0;
 80024ea:	4b19      	ldr	r3, [pc, #100]	; (8002550 <main+0x13d0>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	801a      	strh	r2, [r3, #0]
										STATE_Display = StateMenuNo_3;//0
 80024f0:	4b18      	ldr	r3, [pc, #96]	; (8002554 <main+0x13d4>)
 80024f2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80024f6:	801a      	strh	r2, [r3, #0]
										break;
 80024f8:	e016      	b.n	8002528 <main+0x13a8>
									default:
										count+=1;
 80024fa:	4b15      	ldr	r3, [pc, #84]	; (8002550 <main+0x13d0>)
 80024fc:	881b      	ldrh	r3, [r3, #0]
 80024fe:	3301      	adds	r3, #1
 8002500:	b29a      	uxth	r2, r3
 8002502:	4b13      	ldr	r3, [pc, #76]	; (8002550 <main+0x13d0>)
 8002504:	801a      	strh	r2, [r3, #0]
										if(count==2){
 8002506:	4b12      	ldr	r3, [pc, #72]	; (8002550 <main+0x13d0>)
 8002508:	881b      	ldrh	r3, [r3, #0]
 800250a:	2b02      	cmp	r3, #2
 800250c:	d12e      	bne.n	800256c <main+0x13ec>
											count = 0;
 800250e:	4b10      	ldr	r3, [pc, #64]	; (8002550 <main+0x13d0>)
 8002510:	2200      	movs	r2, #0
 8002512:	801a      	strh	r2, [r3, #0]
											STATE_Display = StateDutyP;//510
 8002514:	4b0f      	ldr	r3, [pc, #60]	; (8002554 <main+0x13d4>)
 8002516:	f44f 7202 	mov.w	r2, #520	; 0x208
 800251a:	801a      	strh	r2, [r3, #0]
										}
									}break;
 800251c:	e026      	b.n	800256c <main+0x13ec>
										break;
 800251e:	bf00      	nop
 8002520:	e024      	b.n	800256c <main+0x13ec>
										break;
 8002522:	bf00      	nop
 8002524:	e022      	b.n	800256c <main+0x13ec>
										break;
 8002526:	bf00      	nop
									}break;
 8002528:	e020      	b.n	800256c <main+0x13ec>
			break;
 800252a:	bf00      	nop
 800252c:	e01f      	b.n	800256e <main+0x13ee>
			}break;
 800252e:	bf00      	nop
 8002530:	e01d      	b.n	800256e <main+0x13ee>
			}break;
 8002532:	bf00      	nop
 8002534:	e01b      	b.n	800256e <main+0x13ee>
				}break;
 8002536:	bf00      	nop
 8002538:	e019      	b.n	800256e <main+0x13ee>
					}break;
 800253a:	bf00      	nop
 800253c:	e017      	b.n	800256e <main+0x13ee>
						}break;
 800253e:	bf00      	nop
 8002540:	e015      	b.n	800256e <main+0x13ee>
						}break;
 8002542:	bf00      	nop
 8002544:	e013      	b.n	800256e <main+0x13ee>
							}break;
 8002546:	bf00      	nop
 8002548:	e011      	b.n	800256e <main+0x13ee>
								}break;
 800254a:	bf00      	nop
 800254c:	e00f      	b.n	800256e <main+0x13ee>
 800254e:	bf00      	nop
 8002550:	20000114 	.word	0x20000114
 8002554:	20000106 	.word	0x20000106
 8002558:	080090ac 	.word	0x080090ac
 800255c:	200000b4 	.word	0x200000b4
 8002560:	200002d0 	.word	0x200002d0
 8002564:	080090e0 	.word	0x080090e0
 8002568:	20000018 	.word	0x20000018
									}break;
 800256c:	bf00      	nop


		}
		if(Mode==1){
 800256e:	4bb0      	ldr	r3, [pc, #704]	; (8002830 <main+0x16b0>)
 8002570:	881b      	ldrh	r3, [r3, #0]
 8002572:	2b01      	cmp	r3, #1
 8002574:	d125      	bne.n	80025c2 <main+0x1442>
			time =  halftime*((4095.0)/(Vhighr-Vlowr));
 8002576:	4baf      	ldr	r3, [pc, #700]	; (8002834 <main+0x16b4>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4618      	mov	r0, r3
 800257c:	f7fd ffec 	bl	8000558 <__aeabi_f2d>
 8002580:	4680      	mov	r8, r0
 8002582:	4689      	mov	r9, r1
 8002584:	4bac      	ldr	r3, [pc, #688]	; (8002838 <main+0x16b8>)
 8002586:	881b      	ldrh	r3, [r3, #0]
 8002588:	461a      	mov	r2, r3
 800258a:	4bac      	ldr	r3, [pc, #688]	; (800283c <main+0x16bc>)
 800258c:	881b      	ldrh	r3, [r3, #0]
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	4618      	mov	r0, r3
 8002592:	f7fd ffcf 	bl	8000534 <__aeabi_i2d>
 8002596:	4602      	mov	r2, r0
 8002598:	460b      	mov	r3, r1
 800259a:	a19f      	add	r1, pc, #636	; (adr r1, 8002818 <main+0x1698>)
 800259c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80025a0:	f7fe f95c 	bl	800085c <__aeabi_ddiv>
 80025a4:	4602      	mov	r2, r0
 80025a6:	460b      	mov	r3, r1
 80025a8:	4640      	mov	r0, r8
 80025aa:	4649      	mov	r1, r9
 80025ac:	f7fe f82c 	bl	8000608 <__aeabi_dmul>
 80025b0:	4602      	mov	r2, r0
 80025b2:	460b      	mov	r3, r1
 80025b4:	4610      	mov	r0, r2
 80025b6:	4619      	mov	r1, r3
 80025b8:	f7fe fb08 	bl	8000bcc <__aeabi_d2f>
 80025bc:	4603      	mov	r3, r0
 80025be:	4aa0      	ldr	r2, [pc, #640]	; (8002840 <main+0x16c0>)
 80025c0:	6013      	str	r3, [r2, #0]
		}
		if(Mode==2){
 80025c2:	4b9b      	ldr	r3, [pc, #620]	; (8002830 <main+0x16b0>)
 80025c4:	881b      	ldrh	r3, [r3, #0]
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d102      	bne.n	80025d0 <main+0x1450>
			time = 10000;
 80025ca:	4b9d      	ldr	r3, [pc, #628]	; (8002840 <main+0x16c0>)
 80025cc:	4a9d      	ldr	r2, [pc, #628]	; (8002844 <main+0x16c4>)
 80025ce:	601a      	str	r2, [r3, #0]
		}
		if(Mode==3){
 80025d0:	4b97      	ldr	r3, [pc, #604]	; (8002830 <main+0x16b0>)
 80025d2:	881b      	ldrh	r3, [r3, #0]
 80025d4:	2b03      	cmp	r3, #3
 80025d6:	d103      	bne.n	80025e0 <main+0x1460>
			time = halftime;
 80025d8:	4b96      	ldr	r3, [pc, #600]	; (8002834 <main+0x16b4>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a98      	ldr	r2, [pc, #608]	; (8002840 <main+0x16c0>)
 80025de:	6013      	str	r3, [r2, #0]
		}
		if (micros() - timestamp > time)
 80025e0:	f000 fd50 	bl	8003084 <micros>
 80025e4:	4b98      	ldr	r3, [pc, #608]	; (8002848 <main+0x16c8>)
 80025e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ea:	1a84      	subs	r4, r0, r2
 80025ec:	eb61 0503 	sbc.w	r5, r1, r3
 80025f0:	4620      	mov	r0, r4
 80025f2:	4629      	mov	r1, r5
 80025f4:	f7fe fc02 	bl	8000dfc <__aeabi_ul2f>
 80025f8:	ee07 0a10 	vmov	s14, r0
 80025fc:	4b90      	ldr	r3, [pc, #576]	; (8002840 <main+0x16c0>)
 80025fe:	edd3 7a00 	vldr	s15, [r3]
 8002602:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800260a:	f340 81fb 	ble.w	8002a04 <main+0x1884>
		{
			timestamp = micros();
 800260e:	f000 fd39 	bl	8003084 <micros>
 8002612:	4602      	mov	r2, r0
 8002614:	460b      	mov	r3, r1
 8002616:	498c      	ldr	r1, [pc, #560]	; (8002848 <main+0x16c8>)
 8002618:	e9c1 2300 	strd	r2, r3, [r1]
			if(Hz==1)
 800261c:	4b8b      	ldr	r3, [pc, #556]	; (800284c <main+0x16cc>)
 800261e:	881b      	ldrh	r3, [r3, #0]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d10b      	bne.n	800263c <main+0x14bc>
			{
				dataOut=(Vhighr+Vlowr)/2;
 8002624:	4b84      	ldr	r3, [pc, #528]	; (8002838 <main+0x16b8>)
 8002626:	881b      	ldrh	r3, [r3, #0]
 8002628:	461a      	mov	r2, r3
 800262a:	4b84      	ldr	r3, [pc, #528]	; (800283c <main+0x16bc>)
 800262c:	881b      	ldrh	r3, [r3, #0]
 800262e:	4413      	add	r3, r2
 8002630:	0fda      	lsrs	r2, r3, #31
 8002632:	4413      	add	r3, r2
 8002634:	105b      	asrs	r3, r3, #1
 8002636:	b29a      	uxth	r2, r3
 8002638:	4b85      	ldr	r3, [pc, #532]	; (8002850 <main+0x16d0>)
 800263a:	801a      	strh	r2, [r3, #0]
			}
			if((Mode==1)&(ufreq>=1)&(m==-1))
 800263c:	4b7c      	ldr	r3, [pc, #496]	; (8002830 <main+0x16b0>)
 800263e:	881b      	ldrh	r3, [r3, #0]
 8002640:	2b01      	cmp	r3, #1
 8002642:	bf0c      	ite	eq
 8002644:	2301      	moveq	r3, #1
 8002646:	2300      	movne	r3, #0
 8002648:	b2da      	uxtb	r2, r3
 800264a:	4b82      	ldr	r3, [pc, #520]	; (8002854 <main+0x16d4>)
 800264c:	881b      	ldrh	r3, [r3, #0]
 800264e:	2b00      	cmp	r3, #0
 8002650:	bf14      	ite	ne
 8002652:	2301      	movne	r3, #1
 8002654:	2300      	moveq	r3, #0
 8002656:	b2db      	uxtb	r3, r3
 8002658:	4013      	ands	r3, r2
 800265a:	b2db      	uxtb	r3, r3
 800265c:	461a      	mov	r2, r3
 800265e:	4b7e      	ldr	r3, [pc, #504]	; (8002858 <main+0x16d8>)
 8002660:	edd3 7a00 	vldr	s15, [r3]
 8002664:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8002668:	eef4 7a47 	vcmp.f32	s15, s14
 800266c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002670:	bf0c      	ite	eq
 8002672:	2301      	moveq	r3, #1
 8002674:	2300      	movne	r3, #0
 8002676:	b2db      	uxtb	r3, r3
 8002678:	4013      	ands	r3, r2
 800267a:	2b00      	cmp	r3, #0
 800267c:	d017      	beq.n	80026ae <main+0x152e>
			{
				dataOut-=1;
 800267e:	4b74      	ldr	r3, [pc, #464]	; (8002850 <main+0x16d0>)
 8002680:	881b      	ldrh	r3, [r3, #0]
 8002682:	3b01      	subs	r3, #1
 8002684:	b29a      	uxth	r2, r3
 8002686:	4b72      	ldr	r3, [pc, #456]	; (8002850 <main+0x16d0>)
 8002688:	801a      	strh	r2, [r3, #0]
				if(dataOut<=Vlowr)
 800268a:	4b71      	ldr	r3, [pc, #452]	; (8002850 <main+0x16d0>)
 800268c:	881a      	ldrh	r2, [r3, #0]
 800268e:	4b6b      	ldr	r3, [pc, #428]	; (800283c <main+0x16bc>)
 8002690:	881b      	ldrh	r3, [r3, #0]
 8002692:	429a      	cmp	r2, r3
 8002694:	d80b      	bhi.n	80026ae <main+0x152e>
				{
					dataOut+=Vhighr-Vlowr;
 8002696:	4b68      	ldr	r3, [pc, #416]	; (8002838 <main+0x16b8>)
 8002698:	881a      	ldrh	r2, [r3, #0]
 800269a:	4b68      	ldr	r3, [pc, #416]	; (800283c <main+0x16bc>)
 800269c:	881b      	ldrh	r3, [r3, #0]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	b29a      	uxth	r2, r3
 80026a2:	4b6b      	ldr	r3, [pc, #428]	; (8002850 <main+0x16d0>)
 80026a4:	881b      	ldrh	r3, [r3, #0]
 80026a6:	4413      	add	r3, r2
 80026a8:	b29a      	uxth	r2, r3
 80026aa:	4b69      	ldr	r3, [pc, #420]	; (8002850 <main+0x16d0>)
 80026ac:	801a      	strh	r2, [r3, #0]
				}
			}
			if(Mode==1&ufreq>=1&m==1)
 80026ae:	4b60      	ldr	r3, [pc, #384]	; (8002830 <main+0x16b0>)
 80026b0:	881b      	ldrh	r3, [r3, #0]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	bf0c      	ite	eq
 80026b6:	2301      	moveq	r3, #1
 80026b8:	2300      	movne	r3, #0
 80026ba:	b2da      	uxtb	r2, r3
 80026bc:	4b65      	ldr	r3, [pc, #404]	; (8002854 <main+0x16d4>)
 80026be:	881b      	ldrh	r3, [r3, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	bf14      	ite	ne
 80026c4:	2301      	movne	r3, #1
 80026c6:	2300      	moveq	r3, #0
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	4013      	ands	r3, r2
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	461a      	mov	r2, r3
 80026d0:	4b61      	ldr	r3, [pc, #388]	; (8002858 <main+0x16d8>)
 80026d2:	edd3 7a00 	vldr	s15, [r3]
 80026d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80026da:	eef4 7a47 	vcmp.f32	s15, s14
 80026de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026e2:	bf0c      	ite	eq
 80026e4:	2301      	moveq	r3, #1
 80026e6:	2300      	movne	r3, #0
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	4013      	ands	r3, r2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d01b      	beq.n	8002728 <main+0x15a8>
			{
				dataOut+=1;
 80026f0:	4b57      	ldr	r3, [pc, #348]	; (8002850 <main+0x16d0>)
 80026f2:	881b      	ldrh	r3, [r3, #0]
 80026f4:	3301      	adds	r3, #1
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	4b55      	ldr	r3, [pc, #340]	; (8002850 <main+0x16d0>)
 80026fa:	801a      	strh	r2, [r3, #0]
				if(dataOut>=Vhighr)
 80026fc:	4b54      	ldr	r3, [pc, #336]	; (8002850 <main+0x16d0>)
 80026fe:	881a      	ldrh	r2, [r3, #0]
 8002700:	4b4d      	ldr	r3, [pc, #308]	; (8002838 <main+0x16b8>)
 8002702:	881b      	ldrh	r3, [r3, #0]
 8002704:	429a      	cmp	r2, r3
 8002706:	d30f      	bcc.n	8002728 <main+0x15a8>
				{
					dataOut = (dataOut%Vhighr) + Vlowr;
 8002708:	4b51      	ldr	r3, [pc, #324]	; (8002850 <main+0x16d0>)
 800270a:	881b      	ldrh	r3, [r3, #0]
 800270c:	4a4a      	ldr	r2, [pc, #296]	; (8002838 <main+0x16b8>)
 800270e:	8812      	ldrh	r2, [r2, #0]
 8002710:	fbb3 f1f2 	udiv	r1, r3, r2
 8002714:	fb02 f201 	mul.w	r2, r2, r1
 8002718:	1a9b      	subs	r3, r3, r2
 800271a:	b29a      	uxth	r2, r3
 800271c:	4b47      	ldr	r3, [pc, #284]	; (800283c <main+0x16bc>)
 800271e:	881b      	ldrh	r3, [r3, #0]
 8002720:	4413      	add	r3, r2
 8002722:	b29a      	uxth	r2, r3
 8002724:	4b4a      	ldr	r3, [pc, #296]	; (8002850 <main+0x16d0>)
 8002726:	801a      	strh	r2, [r3, #0]
				}
			}
			if(Mode==2&ufreq>=1){
 8002728:	4b41      	ldr	r3, [pc, #260]	; (8002830 <main+0x16b0>)
 800272a:	881b      	ldrh	r3, [r3, #0]
 800272c:	2b02      	cmp	r3, #2
 800272e:	bf0c      	ite	eq
 8002730:	2301      	moveq	r3, #1
 8002732:	2300      	movne	r3, #0
 8002734:	b2da      	uxtb	r2, r3
 8002736:	4b47      	ldr	r3, [pc, #284]	; (8002854 <main+0x16d4>)
 8002738:	881b      	ldrh	r3, [r3, #0]
 800273a:	2b00      	cmp	r3, #0
 800273c:	bf14      	ite	ne
 800273e:	2301      	movne	r3, #1
 8002740:	2300      	moveq	r3, #0
 8002742:	b2db      	uxtb	r3, r3
 8002744:	4013      	ands	r3, r2
 8002746:	b2db      	uxtb	r3, r3
 8002748:	2b00      	cmp	r3, #0
 800274a:	f000 80a9 	beq.w	80028a0 <main+0x1720>
				if(sintime>=1/freq){
 800274e:	4b43      	ldr	r3, [pc, #268]	; (800285c <main+0x16dc>)
 8002750:	edd3 7a00 	vldr	s15, [r3]
 8002754:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002758:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800275c:	4b40      	ldr	r3, [pc, #256]	; (8002860 <main+0x16e0>)
 800275e:	edd3 7a00 	vldr	s15, [r3]
 8002762:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800276a:	d803      	bhi.n	8002774 <main+0x15f4>
					sintime=0;
 800276c:	4b3c      	ldr	r3, [pc, #240]	; (8002860 <main+0x16e0>)
 800276e:	f04f 0200 	mov.w	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
				}
//				sintime+=1/(4096.0*freq);
//				sintime+=1/4096.0;
//				angle = 2*M_PI*freq*sintime;
				angle+=0.01;
 8002774:	4b3b      	ldr	r3, [pc, #236]	; (8002864 <main+0x16e4>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4618      	mov	r0, r3
 800277a:	f7fd feed 	bl	8000558 <__aeabi_f2d>
 800277e:	a328      	add	r3, pc, #160	; (adr r3, 8002820 <main+0x16a0>)
 8002780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002784:	f7fd fd8a 	bl	800029c <__adddf3>
 8002788:	4602      	mov	r2, r0
 800278a:	460b      	mov	r3, r1
 800278c:	4610      	mov	r0, r2
 800278e:	4619      	mov	r1, r3
 8002790:	f7fe fa1c 	bl	8000bcc <__aeabi_d2f>
 8002794:	4603      	mov	r3, r0
 8002796:	4a33      	ldr	r2, [pc, #204]	; (8002864 <main+0x16e4>)
 8002798:	6013      	str	r3, [r2, #0]
				dataOut=((Vhighr-Vlowr)/2)*sin(2*M_PI*freq*angle)+((Vhighr+Vlowr)/2);
 800279a:	4b27      	ldr	r3, [pc, #156]	; (8002838 <main+0x16b8>)
 800279c:	881b      	ldrh	r3, [r3, #0]
 800279e:	461a      	mov	r2, r3
 80027a0:	4b26      	ldr	r3, [pc, #152]	; (800283c <main+0x16bc>)
 80027a2:	881b      	ldrh	r3, [r3, #0]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	0fda      	lsrs	r2, r3, #31
 80027a8:	4413      	add	r3, r2
 80027aa:	105b      	asrs	r3, r3, #1
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7fd fec1 	bl	8000534 <__aeabi_i2d>
 80027b2:	4680      	mov	r8, r0
 80027b4:	4689      	mov	r9, r1
 80027b6:	4b29      	ldr	r3, [pc, #164]	; (800285c <main+0x16dc>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7fd fecc 	bl	8000558 <__aeabi_f2d>
 80027c0:	a319      	add	r3, pc, #100	; (adr r3, 8002828 <main+0x16a8>)
 80027c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027c6:	f7fd ff1f 	bl	8000608 <__aeabi_dmul>
 80027ca:	4602      	mov	r2, r0
 80027cc:	460b      	mov	r3, r1
 80027ce:	4692      	mov	sl, r2
 80027d0:	469b      	mov	fp, r3
 80027d2:	4b24      	ldr	r3, [pc, #144]	; (8002864 <main+0x16e4>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7fd febe 	bl	8000558 <__aeabi_f2d>
 80027dc:	4602      	mov	r2, r0
 80027de:	460b      	mov	r3, r1
 80027e0:	4650      	mov	r0, sl
 80027e2:	4659      	mov	r1, fp
 80027e4:	f7fd ff10 	bl	8000608 <__aeabi_dmul>
 80027e8:	4602      	mov	r2, r0
 80027ea:	460b      	mov	r3, r1
 80027ec:	ec43 2b17 	vmov	d7, r2, r3
 80027f0:	eeb0 0a47 	vmov.f32	s0, s14
 80027f4:	eef0 0a67 	vmov.f32	s1, s15
 80027f8:	f005 fb6a 	bl	8007ed0 <sin>
 80027fc:	ec53 2b10 	vmov	r2, r3, d0
 8002800:	4640      	mov	r0, r8
 8002802:	4649      	mov	r1, r9
 8002804:	f7fd ff00 	bl	8000608 <__aeabi_dmul>
 8002808:	4602      	mov	r2, r0
 800280a:	460b      	mov	r3, r1
 800280c:	4690      	mov	r8, r2
 800280e:	4699      	mov	r9, r3
 8002810:	e02a      	b.n	8002868 <main+0x16e8>
 8002812:	bf00      	nop
 8002814:	f3af 8000 	nop.w
 8002818:	00000000 	.word	0x00000000
 800281c:	40affe00 	.word	0x40affe00
 8002820:	47ae147b 	.word	0x47ae147b
 8002824:	3f847ae1 	.word	0x3f847ae1
 8002828:	54442d18 	.word	0x54442d18
 800282c:	401921fb 	.word	0x401921fb
 8002830:	2000011e 	.word	0x2000011e
 8002834:	20000000 	.word	0x20000000
 8002838:	20000008 	.word	0x20000008
 800283c:	20000108 	.word	0x20000108
 8002840:	20000124 	.word	0x20000124
 8002844:	461c4000 	.word	0x461c4000
 8002848:	20000128 	.word	0x20000128
 800284c:	20000120 	.word	0x20000120
 8002850:	20000104 	.word	0x20000104
 8002854:	20000014 	.word	0x20000014
 8002858:	2000000c 	.word	0x2000000c
 800285c:	20000010 	.word	0x20000010
 8002860:	20000118 	.word	0x20000118
 8002864:	2000010c 	.word	0x2000010c
 8002868:	4b69      	ldr	r3, [pc, #420]	; (8002a10 <main+0x1890>)
 800286a:	881b      	ldrh	r3, [r3, #0]
 800286c:	461a      	mov	r2, r3
 800286e:	4b69      	ldr	r3, [pc, #420]	; (8002a14 <main+0x1894>)
 8002870:	881b      	ldrh	r3, [r3, #0]
 8002872:	4413      	add	r3, r2
 8002874:	0fda      	lsrs	r2, r3, #31
 8002876:	4413      	add	r3, r2
 8002878:	105b      	asrs	r3, r3, #1
 800287a:	4618      	mov	r0, r3
 800287c:	f7fd fe5a 	bl	8000534 <__aeabi_i2d>
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	4640      	mov	r0, r8
 8002886:	4649      	mov	r1, r9
 8002888:	f7fd fd08 	bl	800029c <__adddf3>
 800288c:	4602      	mov	r2, r0
 800288e:	460b      	mov	r3, r1
 8002890:	4610      	mov	r0, r2
 8002892:	4619      	mov	r1, r3
 8002894:	f7fe f97a 	bl	8000b8c <__aeabi_d2uiz>
 8002898:	4603      	mov	r3, r0
 800289a:	b29a      	uxth	r2, r3
 800289c:	4b5e      	ldr	r3, [pc, #376]	; (8002a18 <main+0x1898>)
 800289e:	801a      	strh	r2, [r3, #0]
			}
			if(Mode==3&Hz==0){
 80028a0:	4b5e      	ldr	r3, [pc, #376]	; (8002a1c <main+0x189c>)
 80028a2:	881b      	ldrh	r3, [r3, #0]
 80028a4:	2b03      	cmp	r3, #3
 80028a6:	bf0c      	ite	eq
 80028a8:	2301      	moveq	r3, #1
 80028aa:	2300      	movne	r3, #0
 80028ac:	b2da      	uxtb	r2, r3
 80028ae:	4b5c      	ldr	r3, [pc, #368]	; (8002a20 <main+0x18a0>)
 80028b0:	881b      	ldrh	r3, [r3, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	bf0c      	ite	eq
 80028b6:	2301      	moveq	r3, #1
 80028b8:	2300      	movne	r3, #0
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	4013      	ands	r3, r2
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f000 8089 	beq.w	80029d8 <main+0x1858>
				dcount+=1;
 80028c6:	4b57      	ldr	r3, [pc, #348]	; (8002a24 <main+0x18a4>)
 80028c8:	881b      	ldrh	r3, [r3, #0]
 80028ca:	3301      	adds	r3, #1
 80028cc:	b29a      	uxth	r2, r3
 80028ce:	4b55      	ldr	r3, [pc, #340]	; (8002a24 <main+0x18a4>)
 80028d0:	801a      	strh	r2, [r3, #0]
				if(dcount<duty*4096.0/(100.0*y)){
 80028d2:	4b54      	ldr	r3, [pc, #336]	; (8002a24 <main+0x18a4>)
 80028d4:	881b      	ldrh	r3, [r3, #0]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7fd fe2c 	bl	8000534 <__aeabi_i2d>
 80028dc:	4680      	mov	r8, r0
 80028de:	4689      	mov	r9, r1
 80028e0:	4b51      	ldr	r3, [pc, #324]	; (8002a28 <main+0x18a8>)
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7fd fe25 	bl	8000534 <__aeabi_i2d>
 80028ea:	f04f 0200 	mov.w	r2, #0
 80028ee:	4b4f      	ldr	r3, [pc, #316]	; (8002a2c <main+0x18ac>)
 80028f0:	f7fd fe8a 	bl	8000608 <__aeabi_dmul>
 80028f4:	4602      	mov	r2, r0
 80028f6:	460b      	mov	r3, r1
 80028f8:	4692      	mov	sl, r2
 80028fa:	469b      	mov	fp, r3
 80028fc:	4b4c      	ldr	r3, [pc, #304]	; (8002a30 <main+0x18b0>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4618      	mov	r0, r3
 8002902:	f7fd fe29 	bl	8000558 <__aeabi_f2d>
 8002906:	f04f 0200 	mov.w	r2, #0
 800290a:	4b4a      	ldr	r3, [pc, #296]	; (8002a34 <main+0x18b4>)
 800290c:	f7fd fe7c 	bl	8000608 <__aeabi_dmul>
 8002910:	4602      	mov	r2, r0
 8002912:	460b      	mov	r3, r1
 8002914:	4650      	mov	r0, sl
 8002916:	4659      	mov	r1, fp
 8002918:	f7fd ffa0 	bl	800085c <__aeabi_ddiv>
 800291c:	4602      	mov	r2, r0
 800291e:	460b      	mov	r3, r1
 8002920:	4640      	mov	r0, r8
 8002922:	4649      	mov	r1, r9
 8002924:	f7fe f8e2 	bl	8000aec <__aeabi_dcmplt>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d003      	beq.n	8002936 <main+0x17b6>
					dataOut=Vhighr;
 800292e:	4b38      	ldr	r3, [pc, #224]	; (8002a10 <main+0x1890>)
 8002930:	881a      	ldrh	r2, [r3, #0]
 8002932:	4b39      	ldr	r3, [pc, #228]	; (8002a18 <main+0x1898>)
 8002934:	801a      	strh	r2, [r3, #0]
				}
				if(dcount>=duty*4096/(100.0*y))
 8002936:	4b3b      	ldr	r3, [pc, #236]	; (8002a24 <main+0x18a4>)
 8002938:	881b      	ldrh	r3, [r3, #0]
 800293a:	4618      	mov	r0, r3
 800293c:	f7fd fdfa 	bl	8000534 <__aeabi_i2d>
 8002940:	4680      	mov	r8, r0
 8002942:	4689      	mov	r9, r1
 8002944:	4b38      	ldr	r3, [pc, #224]	; (8002a28 <main+0x18a8>)
 8002946:	881b      	ldrh	r3, [r3, #0]
 8002948:	031b      	lsls	r3, r3, #12
 800294a:	4618      	mov	r0, r3
 800294c:	f7fd fdf2 	bl	8000534 <__aeabi_i2d>
 8002950:	4682      	mov	sl, r0
 8002952:	468b      	mov	fp, r1
 8002954:	4b36      	ldr	r3, [pc, #216]	; (8002a30 <main+0x18b0>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f7fd fdfd 	bl	8000558 <__aeabi_f2d>
 800295e:	f04f 0200 	mov.w	r2, #0
 8002962:	4b34      	ldr	r3, [pc, #208]	; (8002a34 <main+0x18b4>)
 8002964:	f7fd fe50 	bl	8000608 <__aeabi_dmul>
 8002968:	4602      	mov	r2, r0
 800296a:	460b      	mov	r3, r1
 800296c:	4650      	mov	r0, sl
 800296e:	4659      	mov	r1, fp
 8002970:	f7fd ff74 	bl	800085c <__aeabi_ddiv>
 8002974:	4602      	mov	r2, r0
 8002976:	460b      	mov	r3, r1
 8002978:	4640      	mov	r0, r8
 800297a:	4649      	mov	r1, r9
 800297c:	f7fe f8ca 	bl	8000b14 <__aeabi_dcmpge>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d028      	beq.n	80029d8 <main+0x1858>
				{
					if(duty<100){
 8002986:	4b28      	ldr	r3, [pc, #160]	; (8002a28 <main+0x18a8>)
 8002988:	881b      	ldrh	r3, [r3, #0]
 800298a:	2b63      	cmp	r3, #99	; 0x63
 800298c:	d824      	bhi.n	80029d8 <main+0x1858>
					dataOut=Vlowr;
 800298e:	4b21      	ldr	r3, [pc, #132]	; (8002a14 <main+0x1894>)
 8002990:	881a      	ldrh	r2, [r3, #0]
 8002992:	4b21      	ldr	r3, [pc, #132]	; (8002a18 <main+0x1898>)
 8002994:	801a      	strh	r2, [r3, #0]
					if(dcount>x*4096/(y)){
 8002996:	4b23      	ldr	r3, [pc, #140]	; (8002a24 <main+0x18a4>)
 8002998:	881b      	ldrh	r3, [r3, #0]
 800299a:	ee07 3a90 	vmov	s15, r3
 800299e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029a2:	4b25      	ldr	r3, [pc, #148]	; (8002a38 <main+0x18b8>)
 80029a4:	edd3 7a00 	vldr	s15, [r3]
 80029a8:	eddf 6a24 	vldr	s13, [pc, #144]	; 8002a3c <main+0x18bc>
 80029ac:	ee27 6aa6 	vmul.f32	s12, s15, s13
 80029b0:	4b1f      	ldr	r3, [pc, #124]	; (8002a30 <main+0x18b0>)
 80029b2:	edd3 6a00 	vldr	s13, [r3]
 80029b6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80029ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029c2:	dd02      	ble.n	80029ca <main+0x184a>
						dcount=0;}
 80029c4:	4b17      	ldr	r3, [pc, #92]	; (8002a24 <main+0x18a4>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	801a      	strh	r2, [r3, #0]
					if(duty==100){
 80029ca:	4b17      	ldr	r3, [pc, #92]	; (8002a28 <main+0x18a8>)
 80029cc:	881b      	ldrh	r3, [r3, #0]
 80029ce:	2b64      	cmp	r3, #100	; 0x64
 80029d0:	d102      	bne.n	80029d8 <main+0x1858>
						count=0;
 80029d2:	4b1b      	ldr	r3, [pc, #108]	; (8002a40 <main+0x18c0>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	801a      	strh	r2, [r3, #0]
					}
					}
				}
			}
			if (hspi3.State == HAL_SPI_STATE_READY
 80029d8:	4b1a      	ldr	r3, [pc, #104]	; (8002a44 <main+0x18c4>)
 80029da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d10f      	bne.n	8002a04 <main+0x1884>
					&& HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin)
 80029e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80029e8:	4817      	ldr	r0, [pc, #92]	; (8002a48 <main+0x18c8>)
 80029ea:	f002 fa7f 	bl	8004eec <HAL_GPIO_ReadPin>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d107      	bne.n	8002a04 <main+0x1884>
							== GPIO_PIN_SET)
			{
				MCP4922SetOutput(DACConfig, dataOut);
 80029f4:	4b15      	ldr	r3, [pc, #84]	; (8002a4c <main+0x18cc>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	4a07      	ldr	r2, [pc, #28]	; (8002a18 <main+0x1898>)
 80029fa:	8812      	ldrh	r2, [r2, #0]
 80029fc:	4611      	mov	r1, r2
 80029fe:	4618      	mov	r0, r3
 8002a00:	f000 fae6 	bl	8002fd0 <MCP4922SetOutput>
			}
		}
		statem[1]=statem[0];
 8002a04:	4b12      	ldr	r3, [pc, #72]	; (8002a50 <main+0x18d0>)
 8002a06:	881a      	ldrh	r2, [r3, #0]
 8002a08:	4b11      	ldr	r3, [pc, #68]	; (8002a50 <main+0x18d0>)
 8002a0a:	805a      	strh	r2, [r3, #2]
	{
 8002a0c:	f7fe bbdf 	b.w	80011ce <main+0x4e>
 8002a10:	20000008 	.word	0x20000008
 8002a14:	20000108 	.word	0x20000108
 8002a18:	20000104 	.word	0x20000104
 8002a1c:	2000011e 	.word	0x2000011e
 8002a20:	20000120 	.word	0x20000120
 8002a24:	20000116 	.word	0x20000116
 8002a28:	20000018 	.word	0x20000018
 8002a2c:	40b00000 	.word	0x40b00000
 8002a30:	20000020 	.word	0x20000020
 8002a34:	40590000 	.word	0x40590000
 8002a38:	2000001c 	.word	0x2000001c
 8002a3c:	45800000 	.word	0x45800000
 8002a40:	20000114 	.word	0x20000114
 8002a44:	20000188 	.word	0x20000188
 8002a48:	40020400 	.word	0x40020400
 8002a4c:	20000016 	.word	0x20000016
 8002a50:	20000110 	.word	0x20000110

08002a54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b094      	sub	sp, #80	; 0x50
 8002a58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a5a:	f107 0320 	add.w	r3, r7, #32
 8002a5e:	2230      	movs	r2, #48	; 0x30
 8002a60:	2100      	movs	r1, #0
 8002a62:	4618      	mov	r0, r3
 8002a64:	f004 fdfe 	bl	8007664 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a68:	f107 030c 	add.w	r3, r7, #12
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	601a      	str	r2, [r3, #0]
 8002a70:	605a      	str	r2, [r3, #4]
 8002a72:	609a      	str	r2, [r3, #8]
 8002a74:	60da      	str	r2, [r3, #12]
 8002a76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a78:	2300      	movs	r3, #0
 8002a7a:	60bb      	str	r3, [r7, #8]
 8002a7c:	4b27      	ldr	r3, [pc, #156]	; (8002b1c <SystemClock_Config+0xc8>)
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a80:	4a26      	ldr	r2, [pc, #152]	; (8002b1c <SystemClock_Config+0xc8>)
 8002a82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a86:	6413      	str	r3, [r2, #64]	; 0x40
 8002a88:	4b24      	ldr	r3, [pc, #144]	; (8002b1c <SystemClock_Config+0xc8>)
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a90:	60bb      	str	r3, [r7, #8]
 8002a92:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a94:	2300      	movs	r3, #0
 8002a96:	607b      	str	r3, [r7, #4]
 8002a98:	4b21      	ldr	r3, [pc, #132]	; (8002b20 <SystemClock_Config+0xcc>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a20      	ldr	r2, [pc, #128]	; (8002b20 <SystemClock_Config+0xcc>)
 8002a9e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002aa2:	6013      	str	r3, [r2, #0]
 8002aa4:	4b1e      	ldr	r3, [pc, #120]	; (8002b20 <SystemClock_Config+0xcc>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002aac:	607b      	str	r3, [r7, #4]
 8002aae:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ab8:	2310      	movs	r3, #16
 8002aba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002abc:	2302      	movs	r3, #2
 8002abe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002ac4:	2308      	movs	r3, #8
 8002ac6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002ac8:	2364      	movs	r3, #100	; 0x64
 8002aca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002acc:	2302      	movs	r3, #2
 8002ace:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002ad0:	2304      	movs	r3, #4
 8002ad2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ad4:	f107 0320 	add.w	r3, r7, #32
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f002 fa39 	bl	8004f50 <HAL_RCC_OscConfig>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002ae4:	f000 fae8 	bl	80030b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ae8:	230f      	movs	r3, #15
 8002aea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002aec:	2302      	movs	r3, #2
 8002aee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002af0:	2300      	movs	r3, #0
 8002af2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002af4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002af8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002afa:	2300      	movs	r3, #0
 8002afc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002afe:	f107 030c 	add.w	r3, r7, #12
 8002b02:	2103      	movs	r1, #3
 8002b04:	4618      	mov	r0, r3
 8002b06:	f002 fc9b 	bl	8005440 <HAL_RCC_ClockConfig>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d001      	beq.n	8002b14 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002b10:	f000 fad2 	bl	80030b8 <Error_Handler>
  }
}
 8002b14:	bf00      	nop
 8002b16:	3750      	adds	r7, #80	; 0x50
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	40023800 	.word	0x40023800
 8002b20:	40007000 	.word	0x40007000

08002b24 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b08a      	sub	sp, #40	; 0x28
 8002b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002b2a:	f107 0310 	add.w	r3, r7, #16
 8002b2e:	2200      	movs	r2, #0
 8002b30:	601a      	str	r2, [r3, #0]
 8002b32:	605a      	str	r2, [r3, #4]
 8002b34:	609a      	str	r2, [r3, #8]
 8002b36:	60da      	str	r2, [r3, #12]
 8002b38:	611a      	str	r2, [r3, #16]
 8002b3a:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002b3c:	463b      	mov	r3, r7
 8002b3e:	2200      	movs	r2, #0
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	605a      	str	r2, [r3, #4]
 8002b44:	609a      	str	r2, [r3, #8]
 8002b46:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002b48:	4b2d      	ldr	r3, [pc, #180]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002b4a:	4a2e      	ldr	r2, [pc, #184]	; (8002c04 <MX_ADC1_Init+0xe0>)
 8002b4c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002b4e:	4b2c      	ldr	r3, [pc, #176]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002b50:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002b54:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002b56:	4b2a      	ldr	r3, [pc, #168]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002b5c:	4b28      	ldr	r3, [pc, #160]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002b5e:	2201      	movs	r2, #1
 8002b60:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002b62:	4b27      	ldr	r3, [pc, #156]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002b68:	4b25      	ldr	r3, [pc, #148]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002b70:	4b23      	ldr	r3, [pc, #140]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002b72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b76:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8002b78:	4b21      	ldr	r3, [pc, #132]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002b7a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b7e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b80:	4b1f      	ldr	r3, [pc, #124]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002b86:	4b1e      	ldr	r3, [pc, #120]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002b88:	2201      	movs	r2, #1
 8002b8a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002b8c:	4b1c      	ldr	r3, [pc, #112]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002b94:	4b1a      	ldr	r3, [pc, #104]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002b9a:	4819      	ldr	r0, [pc, #100]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002b9c:	f000 fd58 	bl	8003650 <HAL_ADC_Init>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8002ba6:	f000 fa87 	bl	80030b8 <Error_Handler>
  }
  /** Configure the analog watchdog
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8002baa:	4b17      	ldr	r3, [pc, #92]	; (8002c08 <MX_ADC1_Init+0xe4>)
 8002bac:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.HighThreshold = 0;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	617b      	str	r3, [r7, #20]
  AnalogWDGConfig.LowThreshold = 0;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	61bb      	str	r3, [r7, #24]
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.ITMode = DISABLE;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	f887 3020 	strb.w	r3, [r7, #32]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8002bc0:	f107 0310 	add.w	r3, r7, #16
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	480e      	ldr	r0, [pc, #56]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002bc8:	f001 f910 	bl	8003dec <HAL_ADC_AnalogWDGConfig>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002bd2:	f000 fa71 	bl	80030b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002bde:	2300      	movs	r3, #0
 8002be0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002be2:	463b      	mov	r3, r7
 8002be4:	4619      	mov	r1, r3
 8002be6:	4806      	ldr	r0, [pc, #24]	; (8002c00 <MX_ADC1_Init+0xdc>)
 8002be8:	f000 ffce 	bl	8003b88 <HAL_ADC_ConfigChannel>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8002bf2:	f000 fa61 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002bf6:	bf00      	nop
 8002bf8:	3728      	adds	r7, #40	; 0x28
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	200001e0 	.word	0x200001e0
 8002c04:	40012000 	.word	0x40012000
 8002c08:	00800200 	.word	0x00800200

08002c0c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002c10:	4b18      	ldr	r3, [pc, #96]	; (8002c74 <MX_SPI3_Init+0x68>)
 8002c12:	4a19      	ldr	r2, [pc, #100]	; (8002c78 <MX_SPI3_Init+0x6c>)
 8002c14:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002c16:	4b17      	ldr	r3, [pc, #92]	; (8002c74 <MX_SPI3_Init+0x68>)
 8002c18:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c1c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002c1e:	4b15      	ldr	r3, [pc, #84]	; (8002c74 <MX_SPI3_Init+0x68>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8002c24:	4b13      	ldr	r3, [pc, #76]	; (8002c74 <MX_SPI3_Init+0x68>)
 8002c26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c2a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c2c:	4b11      	ldr	r3, [pc, #68]	; (8002c74 <MX_SPI3_Init+0x68>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c32:	4b10      	ldr	r3, [pc, #64]	; (8002c74 <MX_SPI3_Init+0x68>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002c38:	4b0e      	ldr	r3, [pc, #56]	; (8002c74 <MX_SPI3_Init+0x68>)
 8002c3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c3e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002c40:	4b0c      	ldr	r3, [pc, #48]	; (8002c74 <MX_SPI3_Init+0x68>)
 8002c42:	2208      	movs	r2, #8
 8002c44:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c46:	4b0b      	ldr	r3, [pc, #44]	; (8002c74 <MX_SPI3_Init+0x68>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c4c:	4b09      	ldr	r3, [pc, #36]	; (8002c74 <MX_SPI3_Init+0x68>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c52:	4b08      	ldr	r3, [pc, #32]	; (8002c74 <MX_SPI3_Init+0x68>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002c58:	4b06      	ldr	r3, [pc, #24]	; (8002c74 <MX_SPI3_Init+0x68>)
 8002c5a:	220a      	movs	r2, #10
 8002c5c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002c5e:	4805      	ldr	r0, [pc, #20]	; (8002c74 <MX_SPI3_Init+0x68>)
 8002c60:	f002 fdea 	bl	8005838 <HAL_SPI_Init>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d001      	beq.n	8002c6e <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8002c6a:	f000 fa25 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	20000188 	.word	0x20000188
 8002c78:	40003c00 	.word	0x40003c00

08002c7c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c82:	f107 0308 	add.w	r3, r7, #8
 8002c86:	2200      	movs	r2, #0
 8002c88:	601a      	str	r2, [r3, #0]
 8002c8a:	605a      	str	r2, [r3, #4]
 8002c8c:	609a      	str	r2, [r3, #8]
 8002c8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c90:	463b      	mov	r3, r7
 8002c92:	2200      	movs	r2, #0
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002c98:	4b1c      	ldr	r3, [pc, #112]	; (8002d0c <MX_TIM3_Init+0x90>)
 8002c9a:	4a1d      	ldr	r2, [pc, #116]	; (8002d10 <MX_TIM3_Init+0x94>)
 8002c9c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 99;
 8002c9e:	4b1b      	ldr	r3, [pc, #108]	; (8002d0c <MX_TIM3_Init+0x90>)
 8002ca0:	2263      	movs	r2, #99	; 0x63
 8002ca2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ca4:	4b19      	ldr	r3, [pc, #100]	; (8002d0c <MX_TIM3_Init+0x90>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8002caa:	4b18      	ldr	r3, [pc, #96]	; (8002d0c <MX_TIM3_Init+0x90>)
 8002cac:	2264      	movs	r2, #100	; 0x64
 8002cae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cb0:	4b16      	ldr	r3, [pc, #88]	; (8002d0c <MX_TIM3_Init+0x90>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cb6:	4b15      	ldr	r3, [pc, #84]	; (8002d0c <MX_TIM3_Init+0x90>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002cbc:	4813      	ldr	r0, [pc, #76]	; (8002d0c <MX_TIM3_Init+0x90>)
 8002cbe:	f003 f95f 	bl	8005f80 <HAL_TIM_Base_Init>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d001      	beq.n	8002ccc <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8002cc8:	f000 f9f6 	bl	80030b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ccc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cd0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002cd2:	f107 0308 	add.w	r3, r7, #8
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	480c      	ldr	r0, [pc, #48]	; (8002d0c <MX_TIM3_Init+0x90>)
 8002cda:	f003 fb65 	bl	80063a8 <HAL_TIM_ConfigClockSource>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d001      	beq.n	8002ce8 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8002ce4:	f000 f9e8 	bl	80030b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002ce8:	2320      	movs	r3, #32
 8002cea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cec:	2300      	movs	r3, #0
 8002cee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002cf0:	463b      	mov	r3, r7
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	4805      	ldr	r0, [pc, #20]	; (8002d0c <MX_TIM3_Init+0x90>)
 8002cf6:	f003 fd5d 	bl	80067b4 <HAL_TIMEx_MasterConfigSynchronization>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d001      	beq.n	8002d04 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8002d00:	f000 f9da 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002d04:	bf00      	nop
 8002d06:	3718      	adds	r7, #24
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	20000140 	.word	0x20000140
 8002d10:	40000400 	.word	0x40000400

08002d14 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002d18:	4b0e      	ldr	r3, [pc, #56]	; (8002d54 <MX_TIM11_Init+0x40>)
 8002d1a:	4a0f      	ldr	r2, [pc, #60]	; (8002d58 <MX_TIM11_Init+0x44>)
 8002d1c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8002d1e:	4b0d      	ldr	r3, [pc, #52]	; (8002d54 <MX_TIM11_Init+0x40>)
 8002d20:	2263      	movs	r2, #99	; 0x63
 8002d22:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d24:	4b0b      	ldr	r3, [pc, #44]	; (8002d54 <MX_TIM11_Init+0x40>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8002d2a:	4b0a      	ldr	r3, [pc, #40]	; (8002d54 <MX_TIM11_Init+0x40>)
 8002d2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d30:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d32:	4b08      	ldr	r3, [pc, #32]	; (8002d54 <MX_TIM11_Init+0x40>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d38:	4b06      	ldr	r3, [pc, #24]	; (8002d54 <MX_TIM11_Init+0x40>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002d3e:	4805      	ldr	r0, [pc, #20]	; (8002d54 <MX_TIM11_Init+0x40>)
 8002d40:	f003 f91e 	bl	8005f80 <HAL_TIM_Base_Init>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8002d4a:	f000 f9b5 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002d4e:	bf00      	nop
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	20000228 	.word	0x20000228
 8002d58:	40014800 	.word	0x40014800

08002d5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d60:	4b11      	ldr	r3, [pc, #68]	; (8002da8 <MX_USART2_UART_Init+0x4c>)
 8002d62:	4a12      	ldr	r2, [pc, #72]	; (8002dac <MX_USART2_UART_Init+0x50>)
 8002d64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d66:	4b10      	ldr	r3, [pc, #64]	; (8002da8 <MX_USART2_UART_Init+0x4c>)
 8002d68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d6e:	4b0e      	ldr	r3, [pc, #56]	; (8002da8 <MX_USART2_UART_Init+0x4c>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d74:	4b0c      	ldr	r3, [pc, #48]	; (8002da8 <MX_USART2_UART_Init+0x4c>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d7a:	4b0b      	ldr	r3, [pc, #44]	; (8002da8 <MX_USART2_UART_Init+0x4c>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d80:	4b09      	ldr	r3, [pc, #36]	; (8002da8 <MX_USART2_UART_Init+0x4c>)
 8002d82:	220c      	movs	r2, #12
 8002d84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d86:	4b08      	ldr	r3, [pc, #32]	; (8002da8 <MX_USART2_UART_Init+0x4c>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d8c:	4b06      	ldr	r3, [pc, #24]	; (8002da8 <MX_USART2_UART_Init+0x4c>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d92:	4805      	ldr	r0, [pc, #20]	; (8002da8 <MX_USART2_UART_Init+0x4c>)
 8002d94:	f003 fd90 	bl	80068b8 <HAL_UART_Init>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002d9e:	f000 f98b 	bl	80030b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002da2:	bf00      	nop
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	200002d0 	.word	0x200002d0
 8002dac:	40004400 	.word	0x40004400

08002db0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002db6:	2300      	movs	r3, #0
 8002db8:	607b      	str	r3, [r7, #4]
 8002dba:	4b0c      	ldr	r3, [pc, #48]	; (8002dec <MX_DMA_Init+0x3c>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dbe:	4a0b      	ldr	r2, [pc, #44]	; (8002dec <MX_DMA_Init+0x3c>)
 8002dc0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002dc4:	6313      	str	r3, [r2, #48]	; 0x30
 8002dc6:	4b09      	ldr	r3, [pc, #36]	; (8002dec <MX_DMA_Init+0x3c>)
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dce:	607b      	str	r3, [r7, #4]
 8002dd0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	2038      	movs	r0, #56	; 0x38
 8002dd8:	f001 facb 	bl	8004372 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002ddc:	2038      	movs	r0, #56	; 0x38
 8002dde:	f001 fae4 	bl	80043aa <HAL_NVIC_EnableIRQ>

}
 8002de2:	bf00      	nop
 8002de4:	3708      	adds	r7, #8
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	40023800 	.word	0x40023800

08002df0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b08a      	sub	sp, #40	; 0x28
 8002df4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df6:	f107 0314 	add.w	r3, r7, #20
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	601a      	str	r2, [r3, #0]
 8002dfe:	605a      	str	r2, [r3, #4]
 8002e00:	609a      	str	r2, [r3, #8]
 8002e02:	60da      	str	r2, [r3, #12]
 8002e04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e06:	2300      	movs	r3, #0
 8002e08:	613b      	str	r3, [r7, #16]
 8002e0a:	4b44      	ldr	r3, [pc, #272]	; (8002f1c <MX_GPIO_Init+0x12c>)
 8002e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0e:	4a43      	ldr	r2, [pc, #268]	; (8002f1c <MX_GPIO_Init+0x12c>)
 8002e10:	f043 0304 	orr.w	r3, r3, #4
 8002e14:	6313      	str	r3, [r2, #48]	; 0x30
 8002e16:	4b41      	ldr	r3, [pc, #260]	; (8002f1c <MX_GPIO_Init+0x12c>)
 8002e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1a:	f003 0304 	and.w	r3, r3, #4
 8002e1e:	613b      	str	r3, [r7, #16]
 8002e20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	60fb      	str	r3, [r7, #12]
 8002e26:	4b3d      	ldr	r3, [pc, #244]	; (8002f1c <MX_GPIO_Init+0x12c>)
 8002e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2a:	4a3c      	ldr	r2, [pc, #240]	; (8002f1c <MX_GPIO_Init+0x12c>)
 8002e2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e30:	6313      	str	r3, [r2, #48]	; 0x30
 8002e32:	4b3a      	ldr	r3, [pc, #232]	; (8002f1c <MX_GPIO_Init+0x12c>)
 8002e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e3a:	60fb      	str	r3, [r7, #12]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e3e:	2300      	movs	r3, #0
 8002e40:	60bb      	str	r3, [r7, #8]
 8002e42:	4b36      	ldr	r3, [pc, #216]	; (8002f1c <MX_GPIO_Init+0x12c>)
 8002e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e46:	4a35      	ldr	r2, [pc, #212]	; (8002f1c <MX_GPIO_Init+0x12c>)
 8002e48:	f043 0301 	orr.w	r3, r3, #1
 8002e4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e4e:	4b33      	ldr	r3, [pc, #204]	; (8002f1c <MX_GPIO_Init+0x12c>)
 8002e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e52:	f003 0301 	and.w	r3, r3, #1
 8002e56:	60bb      	str	r3, [r7, #8]
 8002e58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	607b      	str	r3, [r7, #4]
 8002e5e:	4b2f      	ldr	r3, [pc, #188]	; (8002f1c <MX_GPIO_Init+0x12c>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e62:	4a2e      	ldr	r2, [pc, #184]	; (8002f1c <MX_GPIO_Init+0x12c>)
 8002e64:	f043 0302 	orr.w	r3, r3, #2
 8002e68:	6313      	str	r3, [r2, #48]	; 0x30
 8002e6a:	4b2c      	ldr	r3, [pc, #176]	; (8002f1c <MX_GPIO_Init+0x12c>)
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	607b      	str	r3, [r7, #4]
 8002e74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002e76:	2200      	movs	r2, #0
 8002e78:	2120      	movs	r1, #32
 8002e7a:	4829      	ldr	r0, [pc, #164]	; (8002f20 <MX_GPIO_Init+0x130>)
 8002e7c:	f002 f84e 	bl	8004f1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8002e80:	2201      	movs	r2, #1
 8002e82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e86:	4827      	ldr	r0, [pc, #156]	; (8002f24 <MX_GPIO_Init+0x134>)
 8002e88:	f002 f848 	bl	8004f1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHDN_GPIO_Port, SHDN_Pin, GPIO_PIN_SET);
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	2180      	movs	r1, #128	; 0x80
 8002e90:	4825      	ldr	r0, [pc, #148]	; (8002f28 <MX_GPIO_Init+0x138>)
 8002e92:	f002 f843 	bl	8004f1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_SET);
 8002e96:	2201      	movs	r2, #1
 8002e98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e9c:	4820      	ldr	r0, [pc, #128]	; (8002f20 <MX_GPIO_Init+0x130>)
 8002e9e:	f002 f83d 	bl	8004f1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002ea2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ea6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002ea8:	4b20      	ldr	r3, [pc, #128]	; (8002f2c <MX_GPIO_Init+0x13c>)
 8002eaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eac:	2300      	movs	r3, #0
 8002eae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002eb0:	f107 0314 	add.w	r3, r7, #20
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	481c      	ldr	r0, [pc, #112]	; (8002f28 <MX_GPIO_Init+0x138>)
 8002eb8:	f001 fe94 	bl	8004be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LOAD_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LOAD_Pin;
 8002ebc:	f44f 7308 	mov.w	r3, #544	; 0x220
 8002ec0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ece:	f107 0314 	add.w	r3, r7, #20
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	4812      	ldr	r0, [pc, #72]	; (8002f20 <MX_GPIO_Init+0x130>)
 8002ed6:	f001 fe85 	bl	8004be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_SS_Pin */
  GPIO_InitStruct.Pin = SPI_SS_Pin;
 8002eda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ede:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_SS_GPIO_Port, &GPIO_InitStruct);
 8002eec:	f107 0314 	add.w	r3, r7, #20
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	480c      	ldr	r0, [pc, #48]	; (8002f24 <MX_GPIO_Init+0x134>)
 8002ef4:	f001 fe76 	bl	8004be4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHDN_Pin */
  GPIO_InitStruct.Pin = SHDN_Pin;
 8002ef8:	2380      	movs	r3, #128	; 0x80
 8002efa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002efc:	2301      	movs	r3, #1
 8002efe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f00:	2300      	movs	r3, #0
 8002f02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f04:	2300      	movs	r3, #0
 8002f06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SHDN_GPIO_Port, &GPIO_InitStruct);
 8002f08:	f107 0314 	add.w	r3, r7, #20
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4806      	ldr	r0, [pc, #24]	; (8002f28 <MX_GPIO_Init+0x138>)
 8002f10:	f001 fe68 	bl	8004be4 <HAL_GPIO_Init>

}
 8002f14:	bf00      	nop
 8002f16:	3728      	adds	r7, #40	; 0x28
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	40020000 	.word	0x40020000
 8002f24:	40020400 	.word	0x40020400
 8002f28:	40020800 	.word	0x40020800
 8002f2c:	10210000 	.word	0x10210000

08002f30 <UARTRecieveIT>:

}


int16_t UARTRecieveIT()
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
	static uint32_t dataPos =0;
	int16_t data=-1;
 8002f36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f3a:	80fb      	strh	r3, [r7, #6]
	if(huart2.RxXferSize - huart2.RxXferCount!=dataPos)
 8002f3c:	4b11      	ldr	r3, [pc, #68]	; (8002f84 <UARTRecieveIT+0x54>)
 8002f3e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002f40:	461a      	mov	r2, r3
 8002f42:	4b10      	ldr	r3, [pc, #64]	; (8002f84 <UARTRecieveIT+0x54>)
 8002f44:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	4a0f      	ldr	r2, [pc, #60]	; (8002f88 <UARTRecieveIT+0x58>)
 8002f4c:	6812      	ldr	r2, [r2, #0]
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d010      	beq.n	8002f74 <UARTRecieveIT+0x44>
	{
		data=RxDataBuffer[dataPos];
 8002f52:	4b0d      	ldr	r3, [pc, #52]	; (8002f88 <UARTRecieveIT+0x58>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a0d      	ldr	r2, [pc, #52]	; (8002f8c <UARTRecieveIT+0x5c>)
 8002f58:	5cd3      	ldrb	r3, [r2, r3]
 8002f5a:	80fb      	strh	r3, [r7, #6]
		dataPos= (dataPos+1)%huart2.RxXferSize;
 8002f5c:	4b0a      	ldr	r3, [pc, #40]	; (8002f88 <UARTRecieveIT+0x58>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	3301      	adds	r3, #1
 8002f62:	4a08      	ldr	r2, [pc, #32]	; (8002f84 <UARTRecieveIT+0x54>)
 8002f64:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8002f66:	fbb3 f1f2 	udiv	r1, r3, r2
 8002f6a:	fb02 f201 	mul.w	r2, r2, r1
 8002f6e:	1a9b      	subs	r3, r3, r2
 8002f70:	4a05      	ldr	r2, [pc, #20]	; (8002f88 <UARTRecieveIT+0x58>)
 8002f72:	6013      	str	r3, [r2, #0]
	}
	return data;
 8002f74:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	200002d0 	.word	0x200002d0
 8002f88:	20000130 	.word	0x20000130
 8002f8c:	200000d4 	.word	0x200000d4

08002f90 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
	sprintf(TxDataBuffer, "Received:[%s]\r\n", RxDataBuffer);
 8002f98:	4a09      	ldr	r2, [pc, #36]	; (8002fc0 <HAL_UART_RxCpltCallback+0x30>)
 8002f9a:	490a      	ldr	r1, [pc, #40]	; (8002fc4 <HAL_UART_RxCpltCallback+0x34>)
 8002f9c:	480a      	ldr	r0, [pc, #40]	; (8002fc8 <HAL_UART_RxCpltCallback+0x38>)
 8002f9e:	f004 fb69 	bl	8007674 <siprintf>
	HAL_UART_Transmit_IT(&huart2, (uint8_t*)TxDataBuffer, strlen(TxDataBuffer));
 8002fa2:	4809      	ldr	r0, [pc, #36]	; (8002fc8 <HAL_UART_RxCpltCallback+0x38>)
 8002fa4:	f7fd f91c 	bl	80001e0 <strlen>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	461a      	mov	r2, r3
 8002fae:	4906      	ldr	r1, [pc, #24]	; (8002fc8 <HAL_UART_RxCpltCallback+0x38>)
 8002fb0:	4806      	ldr	r0, [pc, #24]	; (8002fcc <HAL_UART_RxCpltCallback+0x3c>)
 8002fb2:	f003 fd60 	bl	8006a76 <HAL_UART_Transmit_IT>
}
 8002fb6:	bf00      	nop
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	200000d4 	.word	0x200000d4
 8002fc4:	08009104 	.word	0x08009104
 8002fc8:	200000b4 	.word	0x200000b4
 8002fcc:	200002d0 	.word	0x200002d0

08002fd0 <MCP4922SetOutput>:
void MCP4922SetOutput(uint8_t Config, uint16_t DACOutput)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	460a      	mov	r2, r1
 8002fda:	71fb      	strb	r3, [r7, #7]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	80bb      	strh	r3, [r7, #4]
	uint32_t OutputPacket = (DACOutput & 0x0fff) | ((Config & 0xf) << 12);
 8002fe0:	88bb      	ldrh	r3, [r7, #4]
 8002fe2:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8002fe6:	79fb      	ldrb	r3, [r7, #7]
 8002fe8:	031b      	lsls	r3, r3, #12
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	4313      	orrs	r3, r2
 8002fee:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_RESET);
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ff6:	4807      	ldr	r0, [pc, #28]	; (8003014 <MCP4922SetOutput+0x44>)
 8002ff8:	f001 ff90 	bl	8004f1c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi3, &OutputPacket, 1);
 8002ffc:	f107 030c 	add.w	r3, r7, #12
 8003000:	2201      	movs	r2, #1
 8003002:	4619      	mov	r1, r3
 8003004:	4804      	ldr	r0, [pc, #16]	; (8003018 <MCP4922SetOutput+0x48>)
 8003006:	f002 fca1 	bl	800594c <HAL_SPI_Transmit_IT>
}
 800300a:	bf00      	nop
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	40020400 	.word	0x40020400
 8003018:	20000188 	.word	0x20000188

0800301c <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi3)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a06      	ldr	r2, [pc, #24]	; (8003040 <HAL_SPI_TxCpltCallback+0x24>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d105      	bne.n	8003038 <HAL_SPI_TxCpltCallback+0x1c>
	{
		HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 800302c:	2201      	movs	r2, #1
 800302e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003032:	4804      	ldr	r0, [pc, #16]	; (8003044 <HAL_SPI_TxCpltCallback+0x28>)
 8003034:	f001 ff72 	bl	8004f1c <HAL_GPIO_WritePin>
	}
}
 8003038:	bf00      	nop
 800303a:	3708      	adds	r7, #8
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	20000188 	.word	0x20000188
 8003044:	40020400 	.word	0x40020400

08003048 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003048:	b4b0      	push	{r4, r5, r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
	if (htim == &htim11)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	4a0a      	ldr	r2, [pc, #40]	; (800307c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d10c      	bne.n	8003072 <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		_micro += 65535;
 8003058:	4b09      	ldr	r3, [pc, #36]	; (8003080 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800305a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800305e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003062:	f04f 0100 	mov.w	r1, #0
 8003066:	1814      	adds	r4, r2, r0
 8003068:	eb43 0501 	adc.w	r5, r3, r1
 800306c:	4b04      	ldr	r3, [pc, #16]	; (8003080 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800306e:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	bcb0      	pop	{r4, r5, r7}
 800307a:	4770      	bx	lr
 800307c:	20000228 	.word	0x20000228
 8003080:	200000f8 	.word	0x200000f8

08003084 <micros>:

inline uint64_t micros()
{
 8003084:	b4b0      	push	{r4, r5, r7}
 8003086:	af00      	add	r7, sp, #0
	return htim11.Instance->CNT + _micro;
 8003088:	4b09      	ldr	r3, [pc, #36]	; (80030b0 <micros+0x2c>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800308e:	4618      	mov	r0, r3
 8003090:	f04f 0100 	mov.w	r1, #0
 8003094:	4b07      	ldr	r3, [pc, #28]	; (80030b4 <micros+0x30>)
 8003096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800309a:	1884      	adds	r4, r0, r2
 800309c:	eb41 0503 	adc.w	r5, r1, r3
 80030a0:	4622      	mov	r2, r4
 80030a2:	462b      	mov	r3, r5
}
 80030a4:	4610      	mov	r0, r2
 80030a6:	4619      	mov	r1, r3
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bcb0      	pop	{r4, r5, r7}
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	20000228 	.word	0x20000228
 80030b4:	200000f8 	.word	0x200000f8

080030b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030bc:	b672      	cpsid	i
}
 80030be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80030c0:	e7fe      	b.n	80030c0 <Error_Handler+0x8>
	...

080030c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ca:	2300      	movs	r3, #0
 80030cc:	607b      	str	r3, [r7, #4]
 80030ce:	4b10      	ldr	r3, [pc, #64]	; (8003110 <HAL_MspInit+0x4c>)
 80030d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d2:	4a0f      	ldr	r2, [pc, #60]	; (8003110 <HAL_MspInit+0x4c>)
 80030d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030d8:	6453      	str	r3, [r2, #68]	; 0x44
 80030da:	4b0d      	ldr	r3, [pc, #52]	; (8003110 <HAL_MspInit+0x4c>)
 80030dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030e2:	607b      	str	r3, [r7, #4]
 80030e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030e6:	2300      	movs	r3, #0
 80030e8:	603b      	str	r3, [r7, #0]
 80030ea:	4b09      	ldr	r3, [pc, #36]	; (8003110 <HAL_MspInit+0x4c>)
 80030ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ee:	4a08      	ldr	r2, [pc, #32]	; (8003110 <HAL_MspInit+0x4c>)
 80030f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030f4:	6413      	str	r3, [r2, #64]	; 0x40
 80030f6:	4b06      	ldr	r3, [pc, #24]	; (8003110 <HAL_MspInit+0x4c>)
 80030f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030fe:	603b      	str	r3, [r7, #0]
 8003100:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003102:	2007      	movs	r0, #7
 8003104:	f001 f92a 	bl	800435c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003108:	bf00      	nop
 800310a:	3708      	adds	r7, #8
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40023800 	.word	0x40023800

08003114 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b08a      	sub	sp, #40	; 0x28
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800311c:	f107 0314 	add.w	r3, r7, #20
 8003120:	2200      	movs	r2, #0
 8003122:	601a      	str	r2, [r3, #0]
 8003124:	605a      	str	r2, [r3, #4]
 8003126:	609a      	str	r2, [r3, #8]
 8003128:	60da      	str	r2, [r3, #12]
 800312a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a33      	ldr	r2, [pc, #204]	; (8003200 <HAL_ADC_MspInit+0xec>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d15f      	bne.n	80031f6 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003136:	2300      	movs	r3, #0
 8003138:	613b      	str	r3, [r7, #16]
 800313a:	4b32      	ldr	r3, [pc, #200]	; (8003204 <HAL_ADC_MspInit+0xf0>)
 800313c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800313e:	4a31      	ldr	r2, [pc, #196]	; (8003204 <HAL_ADC_MspInit+0xf0>)
 8003140:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003144:	6453      	str	r3, [r2, #68]	; 0x44
 8003146:	4b2f      	ldr	r3, [pc, #188]	; (8003204 <HAL_ADC_MspInit+0xf0>)
 8003148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800314a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800314e:	613b      	str	r3, [r7, #16]
 8003150:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003152:	2300      	movs	r3, #0
 8003154:	60fb      	str	r3, [r7, #12]
 8003156:	4b2b      	ldr	r3, [pc, #172]	; (8003204 <HAL_ADC_MspInit+0xf0>)
 8003158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315a:	4a2a      	ldr	r2, [pc, #168]	; (8003204 <HAL_ADC_MspInit+0xf0>)
 800315c:	f043 0301 	orr.w	r3, r3, #1
 8003160:	6313      	str	r3, [r2, #48]	; 0x30
 8003162:	4b28      	ldr	r3, [pc, #160]	; (8003204 <HAL_ADC_MspInit+0xf0>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003166:	f003 0301 	and.w	r3, r3, #1
 800316a:	60fb      	str	r3, [r7, #12]
 800316c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800316e:	2301      	movs	r3, #1
 8003170:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003172:	2303      	movs	r3, #3
 8003174:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003176:	2300      	movs	r3, #0
 8003178:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800317a:	f107 0314 	add.w	r3, r7, #20
 800317e:	4619      	mov	r1, r3
 8003180:	4821      	ldr	r0, [pc, #132]	; (8003208 <HAL_ADC_MspInit+0xf4>)
 8003182:	f001 fd2f 	bl	8004be4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003186:	4b21      	ldr	r3, [pc, #132]	; (800320c <HAL_ADC_MspInit+0xf8>)
 8003188:	4a21      	ldr	r2, [pc, #132]	; (8003210 <HAL_ADC_MspInit+0xfc>)
 800318a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800318c:	4b1f      	ldr	r3, [pc, #124]	; (800320c <HAL_ADC_MspInit+0xf8>)
 800318e:	2200      	movs	r2, #0
 8003190:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003192:	4b1e      	ldr	r3, [pc, #120]	; (800320c <HAL_ADC_MspInit+0xf8>)
 8003194:	2200      	movs	r2, #0
 8003196:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003198:	4b1c      	ldr	r3, [pc, #112]	; (800320c <HAL_ADC_MspInit+0xf8>)
 800319a:	2200      	movs	r2, #0
 800319c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800319e:	4b1b      	ldr	r3, [pc, #108]	; (800320c <HAL_ADC_MspInit+0xf8>)
 80031a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031a4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80031a6:	4b19      	ldr	r3, [pc, #100]	; (800320c <HAL_ADC_MspInit+0xf8>)
 80031a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80031ac:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80031ae:	4b17      	ldr	r3, [pc, #92]	; (800320c <HAL_ADC_MspInit+0xf8>)
 80031b0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80031b4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80031b6:	4b15      	ldr	r3, [pc, #84]	; (800320c <HAL_ADC_MspInit+0xf8>)
 80031b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031bc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80031be:	4b13      	ldr	r3, [pc, #76]	; (800320c <HAL_ADC_MspInit+0xf8>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031c4:	4b11      	ldr	r3, [pc, #68]	; (800320c <HAL_ADC_MspInit+0xf8>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80031ca:	4810      	ldr	r0, [pc, #64]	; (800320c <HAL_ADC_MspInit+0xf8>)
 80031cc:	f001 f908 	bl	80043e0 <HAL_DMA_Init>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80031d6:	f7ff ff6f 	bl	80030b8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a0b      	ldr	r2, [pc, #44]	; (800320c <HAL_ADC_MspInit+0xf8>)
 80031de:	639a      	str	r2, [r3, #56]	; 0x38
 80031e0:	4a0a      	ldr	r2, [pc, #40]	; (800320c <HAL_ADC_MspInit+0xf8>)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80031e6:	2200      	movs	r2, #0
 80031e8:	2100      	movs	r1, #0
 80031ea:	2012      	movs	r0, #18
 80031ec:	f001 f8c1 	bl	8004372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80031f0:	2012      	movs	r0, #18
 80031f2:	f001 f8da 	bl	80043aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80031f6:	bf00      	nop
 80031f8:	3728      	adds	r7, #40	; 0x28
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	40012000 	.word	0x40012000
 8003204:	40023800 	.word	0x40023800
 8003208:	40020000 	.word	0x40020000
 800320c:	20000270 	.word	0x20000270
 8003210:	40026410 	.word	0x40026410

08003214 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b08a      	sub	sp, #40	; 0x28
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800321c:	f107 0314 	add.w	r3, r7, #20
 8003220:	2200      	movs	r2, #0
 8003222:	601a      	str	r2, [r3, #0]
 8003224:	605a      	str	r2, [r3, #4]
 8003226:	609a      	str	r2, [r3, #8]
 8003228:	60da      	str	r2, [r3, #12]
 800322a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a1d      	ldr	r2, [pc, #116]	; (80032a8 <HAL_SPI_MspInit+0x94>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d133      	bne.n	800329e <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003236:	2300      	movs	r3, #0
 8003238:	613b      	str	r3, [r7, #16]
 800323a:	4b1c      	ldr	r3, [pc, #112]	; (80032ac <HAL_SPI_MspInit+0x98>)
 800323c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323e:	4a1b      	ldr	r2, [pc, #108]	; (80032ac <HAL_SPI_MspInit+0x98>)
 8003240:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003244:	6413      	str	r3, [r2, #64]	; 0x40
 8003246:	4b19      	ldr	r3, [pc, #100]	; (80032ac <HAL_SPI_MspInit+0x98>)
 8003248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800324e:	613b      	str	r3, [r7, #16]
 8003250:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003252:	2300      	movs	r3, #0
 8003254:	60fb      	str	r3, [r7, #12]
 8003256:	4b15      	ldr	r3, [pc, #84]	; (80032ac <HAL_SPI_MspInit+0x98>)
 8003258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800325a:	4a14      	ldr	r2, [pc, #80]	; (80032ac <HAL_SPI_MspInit+0x98>)
 800325c:	f043 0302 	orr.w	r3, r3, #2
 8003260:	6313      	str	r3, [r2, #48]	; 0x30
 8003262:	4b12      	ldr	r3, [pc, #72]	; (80032ac <HAL_SPI_MspInit+0x98>)
 8003264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003266:	f003 0302 	and.w	r3, r3, #2
 800326a:	60fb      	str	r3, [r7, #12]
 800326c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800326e:	2338      	movs	r3, #56	; 0x38
 8003270:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003272:	2302      	movs	r3, #2
 8003274:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003276:	2300      	movs	r3, #0
 8003278:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800327a:	2303      	movs	r3, #3
 800327c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800327e:	2306      	movs	r3, #6
 8003280:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003282:	f107 0314 	add.w	r3, r7, #20
 8003286:	4619      	mov	r1, r3
 8003288:	4809      	ldr	r0, [pc, #36]	; (80032b0 <HAL_SPI_MspInit+0x9c>)
 800328a:	f001 fcab 	bl	8004be4 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800328e:	2200      	movs	r2, #0
 8003290:	2100      	movs	r1, #0
 8003292:	2033      	movs	r0, #51	; 0x33
 8003294:	f001 f86d 	bl	8004372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8003298:	2033      	movs	r0, #51	; 0x33
 800329a:	f001 f886 	bl	80043aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800329e:	bf00      	nop
 80032a0:	3728      	adds	r7, #40	; 0x28
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	40003c00 	.word	0x40003c00
 80032ac:	40023800 	.word	0x40023800
 80032b0:	40020400 	.word	0x40020400

080032b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a18      	ldr	r2, [pc, #96]	; (8003324 <HAL_TIM_Base_MspInit+0x70>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d10e      	bne.n	80032e4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80032c6:	2300      	movs	r3, #0
 80032c8:	60fb      	str	r3, [r7, #12]
 80032ca:	4b17      	ldr	r3, [pc, #92]	; (8003328 <HAL_TIM_Base_MspInit+0x74>)
 80032cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ce:	4a16      	ldr	r2, [pc, #88]	; (8003328 <HAL_TIM_Base_MspInit+0x74>)
 80032d0:	f043 0302 	orr.w	r3, r3, #2
 80032d4:	6413      	str	r3, [r2, #64]	; 0x40
 80032d6:	4b14      	ldr	r3, [pc, #80]	; (8003328 <HAL_TIM_Base_MspInit+0x74>)
 80032d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80032e2:	e01a      	b.n	800331a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM11)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a10      	ldr	r2, [pc, #64]	; (800332c <HAL_TIM_Base_MspInit+0x78>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d115      	bne.n	800331a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80032ee:	2300      	movs	r3, #0
 80032f0:	60bb      	str	r3, [r7, #8]
 80032f2:	4b0d      	ldr	r3, [pc, #52]	; (8003328 <HAL_TIM_Base_MspInit+0x74>)
 80032f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f6:	4a0c      	ldr	r2, [pc, #48]	; (8003328 <HAL_TIM_Base_MspInit+0x74>)
 80032f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032fc:	6453      	str	r3, [r2, #68]	; 0x44
 80032fe:	4b0a      	ldr	r3, [pc, #40]	; (8003328 <HAL_TIM_Base_MspInit+0x74>)
 8003300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003302:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003306:	60bb      	str	r3, [r7, #8]
 8003308:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800330a:	2200      	movs	r2, #0
 800330c:	2100      	movs	r1, #0
 800330e:	201a      	movs	r0, #26
 8003310:	f001 f82f 	bl	8004372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003314:	201a      	movs	r0, #26
 8003316:	f001 f848 	bl	80043aa <HAL_NVIC_EnableIRQ>
}
 800331a:	bf00      	nop
 800331c:	3710      	adds	r7, #16
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	40000400 	.word	0x40000400
 8003328:	40023800 	.word	0x40023800
 800332c:	40014800 	.word	0x40014800

08003330 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b08a      	sub	sp, #40	; 0x28
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003338:	f107 0314 	add.w	r3, r7, #20
 800333c:	2200      	movs	r2, #0
 800333e:	601a      	str	r2, [r3, #0]
 8003340:	605a      	str	r2, [r3, #4]
 8003342:	609a      	str	r2, [r3, #8]
 8003344:	60da      	str	r2, [r3, #12]
 8003346:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a1d      	ldr	r2, [pc, #116]	; (80033c4 <HAL_UART_MspInit+0x94>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d133      	bne.n	80033ba <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003352:	2300      	movs	r3, #0
 8003354:	613b      	str	r3, [r7, #16]
 8003356:	4b1c      	ldr	r3, [pc, #112]	; (80033c8 <HAL_UART_MspInit+0x98>)
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	4a1b      	ldr	r2, [pc, #108]	; (80033c8 <HAL_UART_MspInit+0x98>)
 800335c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003360:	6413      	str	r3, [r2, #64]	; 0x40
 8003362:	4b19      	ldr	r3, [pc, #100]	; (80033c8 <HAL_UART_MspInit+0x98>)
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800336a:	613b      	str	r3, [r7, #16]
 800336c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800336e:	2300      	movs	r3, #0
 8003370:	60fb      	str	r3, [r7, #12]
 8003372:	4b15      	ldr	r3, [pc, #84]	; (80033c8 <HAL_UART_MspInit+0x98>)
 8003374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003376:	4a14      	ldr	r2, [pc, #80]	; (80033c8 <HAL_UART_MspInit+0x98>)
 8003378:	f043 0301 	orr.w	r3, r3, #1
 800337c:	6313      	str	r3, [r2, #48]	; 0x30
 800337e:	4b12      	ldr	r3, [pc, #72]	; (80033c8 <HAL_UART_MspInit+0x98>)
 8003380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	60fb      	str	r3, [r7, #12]
 8003388:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800338a:	230c      	movs	r3, #12
 800338c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800338e:	2302      	movs	r3, #2
 8003390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003392:	2300      	movs	r3, #0
 8003394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003396:	2303      	movs	r3, #3
 8003398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800339a:	2307      	movs	r3, #7
 800339c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800339e:	f107 0314 	add.w	r3, r7, #20
 80033a2:	4619      	mov	r1, r3
 80033a4:	4809      	ldr	r0, [pc, #36]	; (80033cc <HAL_UART_MspInit+0x9c>)
 80033a6:	f001 fc1d 	bl	8004be4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80033aa:	2200      	movs	r2, #0
 80033ac:	2100      	movs	r1, #0
 80033ae:	2026      	movs	r0, #38	; 0x26
 80033b0:	f000 ffdf 	bl	8004372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80033b4:	2026      	movs	r0, #38	; 0x26
 80033b6:	f000 fff8 	bl	80043aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80033ba:	bf00      	nop
 80033bc:	3728      	adds	r7, #40	; 0x28
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	40004400 	.word	0x40004400
 80033c8:	40023800 	.word	0x40023800
 80033cc:	40020000 	.word	0x40020000

080033d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80033d4:	e7fe      	b.n	80033d4 <NMI_Handler+0x4>

080033d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033d6:	b480      	push	{r7}
 80033d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033da:	e7fe      	b.n	80033da <HardFault_Handler+0x4>

080033dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033e0:	e7fe      	b.n	80033e0 <MemManage_Handler+0x4>

080033e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033e2:	b480      	push	{r7}
 80033e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033e6:	e7fe      	b.n	80033e6 <BusFault_Handler+0x4>

080033e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033e8:	b480      	push	{r7}
 80033ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033ec:	e7fe      	b.n	80033ec <UsageFault_Handler+0x4>

080033ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033ee:	b480      	push	{r7}
 80033f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033f2:	bf00      	nop
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003400:	bf00      	nop
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr

0800340a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800340a:	b480      	push	{r7}
 800340c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800340e:	bf00      	nop
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800341c:	f000 f8f8 	bl	8003610 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003420:	bf00      	nop
 8003422:	bd80      	pop	{r7, pc}

08003424 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003428:	4802      	ldr	r0, [pc, #8]	; (8003434 <ADC_IRQHandler+0x10>)
 800342a:	f000 f954 	bl	80036d6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800342e:	bf00      	nop
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	200001e0 	.word	0x200001e0

08003438 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 800343c:	4802      	ldr	r0, [pc, #8]	; (8003448 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800343e:	f002 feab 	bl	8006198 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003442:	bf00      	nop
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	20000228 	.word	0x20000228

0800344c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003450:	4802      	ldr	r0, [pc, #8]	; (800345c <USART2_IRQHandler+0x10>)
 8003452:	f003 fb85 	bl	8006b60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003456:	bf00      	nop
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	200002d0 	.word	0x200002d0

08003460 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8003464:	4802      	ldr	r0, [pc, #8]	; (8003470 <SPI3_IRQHandler+0x10>)
 8003466:	f002 fafb 	bl	8005a60 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800346a:	bf00      	nop
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	20000188 	.word	0x20000188

08003474 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003478:	4802      	ldr	r0, [pc, #8]	; (8003484 <DMA2_Stream0_IRQHandler+0x10>)
 800347a:	f001 f949 	bl	8004710 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800347e:	bf00      	nop
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	20000270 	.word	0x20000270

08003488 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003490:	4a14      	ldr	r2, [pc, #80]	; (80034e4 <_sbrk+0x5c>)
 8003492:	4b15      	ldr	r3, [pc, #84]	; (80034e8 <_sbrk+0x60>)
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800349c:	4b13      	ldr	r3, [pc, #76]	; (80034ec <_sbrk+0x64>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d102      	bne.n	80034aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034a4:	4b11      	ldr	r3, [pc, #68]	; (80034ec <_sbrk+0x64>)
 80034a6:	4a12      	ldr	r2, [pc, #72]	; (80034f0 <_sbrk+0x68>)
 80034a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80034aa:	4b10      	ldr	r3, [pc, #64]	; (80034ec <_sbrk+0x64>)
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4413      	add	r3, r2
 80034b2:	693a      	ldr	r2, [r7, #16]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d207      	bcs.n	80034c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80034b8:	f004 f8aa 	bl	8007610 <__errno>
 80034bc:	4603      	mov	r3, r0
 80034be:	220c      	movs	r2, #12
 80034c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80034c2:	f04f 33ff 	mov.w	r3, #4294967295
 80034c6:	e009      	b.n	80034dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034c8:	4b08      	ldr	r3, [pc, #32]	; (80034ec <_sbrk+0x64>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034ce:	4b07      	ldr	r3, [pc, #28]	; (80034ec <_sbrk+0x64>)
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4413      	add	r3, r2
 80034d6:	4a05      	ldr	r2, [pc, #20]	; (80034ec <_sbrk+0x64>)
 80034d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80034da:	68fb      	ldr	r3, [r7, #12]
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3718      	adds	r7, #24
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	20020000 	.word	0x20020000
 80034e8:	00000400 	.word	0x00000400
 80034ec:	20000134 	.word	0x20000134
 80034f0:	20000328 	.word	0x20000328

080034f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80034f4:	b480      	push	{r7}
 80034f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80034f8:	4b06      	ldr	r3, [pc, #24]	; (8003514 <SystemInit+0x20>)
 80034fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034fe:	4a05      	ldr	r2, [pc, #20]	; (8003514 <SystemInit+0x20>)
 8003500:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003504:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003508:	bf00      	nop
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	e000ed00 	.word	0xe000ed00

08003518 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003518:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003550 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800351c:	480d      	ldr	r0, [pc, #52]	; (8003554 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800351e:	490e      	ldr	r1, [pc, #56]	; (8003558 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003520:	4a0e      	ldr	r2, [pc, #56]	; (800355c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003522:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003524:	e002      	b.n	800352c <LoopCopyDataInit>

08003526 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003526:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003528:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800352a:	3304      	adds	r3, #4

0800352c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800352c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800352e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003530:	d3f9      	bcc.n	8003526 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003532:	4a0b      	ldr	r2, [pc, #44]	; (8003560 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003534:	4c0b      	ldr	r4, [pc, #44]	; (8003564 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003536:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003538:	e001      	b.n	800353e <LoopFillZerobss>

0800353a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800353a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800353c:	3204      	adds	r2, #4

0800353e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800353e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003540:	d3fb      	bcc.n	800353a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003542:	f7ff ffd7 	bl	80034f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003546:	f004 f869 	bl	800761c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800354a:	f7fd fe19 	bl	8001180 <main>
  bx  lr    
 800354e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003550:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003554:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003558:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 800355c:	08009350 	.word	0x08009350
  ldr r2, =_sbss
 8003560:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8003564:	20000328 	.word	0x20000328

08003568 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003568:	e7fe      	b.n	8003568 <DMA1_Stream0_IRQHandler>
	...

0800356c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003570:	4b0e      	ldr	r3, [pc, #56]	; (80035ac <HAL_Init+0x40>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a0d      	ldr	r2, [pc, #52]	; (80035ac <HAL_Init+0x40>)
 8003576:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800357a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800357c:	4b0b      	ldr	r3, [pc, #44]	; (80035ac <HAL_Init+0x40>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a0a      	ldr	r2, [pc, #40]	; (80035ac <HAL_Init+0x40>)
 8003582:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003586:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003588:	4b08      	ldr	r3, [pc, #32]	; (80035ac <HAL_Init+0x40>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a07      	ldr	r2, [pc, #28]	; (80035ac <HAL_Init+0x40>)
 800358e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003592:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003594:	2003      	movs	r0, #3
 8003596:	f000 fee1 	bl	800435c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800359a:	2000      	movs	r0, #0
 800359c:	f000 f808 	bl	80035b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035a0:	f7ff fd90 	bl	80030c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40023c00 	.word	0x40023c00

080035b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80035b8:	4b12      	ldr	r3, [pc, #72]	; (8003604 <HAL_InitTick+0x54>)
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	4b12      	ldr	r3, [pc, #72]	; (8003608 <HAL_InitTick+0x58>)
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	4619      	mov	r1, r3
 80035c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80035ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ce:	4618      	mov	r0, r3
 80035d0:	f000 fef9 	bl	80043c6 <HAL_SYSTICK_Config>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e00e      	b.n	80035fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2b0f      	cmp	r3, #15
 80035e2:	d80a      	bhi.n	80035fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035e4:	2200      	movs	r2, #0
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	f04f 30ff 	mov.w	r0, #4294967295
 80035ec:	f000 fec1 	bl	8004372 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035f0:	4a06      	ldr	r2, [pc, #24]	; (800360c <HAL_InitTick+0x5c>)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
 80035f8:	e000      	b.n	80035fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3708      	adds	r7, #8
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	20000024 	.word	0x20000024
 8003608:	2000002c 	.word	0x2000002c
 800360c:	20000028 	.word	0x20000028

08003610 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003610:	b480      	push	{r7}
 8003612:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003614:	4b06      	ldr	r3, [pc, #24]	; (8003630 <HAL_IncTick+0x20>)
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	461a      	mov	r2, r3
 800361a:	4b06      	ldr	r3, [pc, #24]	; (8003634 <HAL_IncTick+0x24>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4413      	add	r3, r2
 8003620:	4a04      	ldr	r2, [pc, #16]	; (8003634 <HAL_IncTick+0x24>)
 8003622:	6013      	str	r3, [r2, #0]
}
 8003624:	bf00      	nop
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr
 800362e:	bf00      	nop
 8003630:	2000002c 	.word	0x2000002c
 8003634:	20000314 	.word	0x20000314

08003638 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  return uwTick;
 800363c:	4b03      	ldr	r3, [pc, #12]	; (800364c <HAL_GetTick+0x14>)
 800363e:	681b      	ldr	r3, [r3, #0]
}
 8003640:	4618      	mov	r0, r3
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	20000314 	.word	0x20000314

08003650 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003658:	2300      	movs	r3, #0
 800365a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d101      	bne.n	8003666 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e033      	b.n	80036ce <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366a:	2b00      	cmp	r3, #0
 800366c:	d109      	bne.n	8003682 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f7ff fd50 	bl	8003114 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003686:	f003 0310 	and.w	r3, r3, #16
 800368a:	2b00      	cmp	r3, #0
 800368c:	d118      	bne.n	80036c0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003692:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003696:	f023 0302 	bic.w	r3, r3, #2
 800369a:	f043 0202 	orr.w	r2, r3, #2
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f000 fc02 	bl	8003eac <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2200      	movs	r2, #0
 80036ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b2:	f023 0303 	bic.w	r3, r3, #3
 80036b6:	f043 0201 	orr.w	r2, r3, #1
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	641a      	str	r2, [r3, #64]	; 0x40
 80036be:	e001      	b.n	80036c4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80036cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3710      	adds	r7, #16
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80036d6:	b580      	push	{r7, lr}
 80036d8:	b084      	sub	sp, #16
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80036de:	2300      	movs	r3, #0
 80036e0:	60fb      	str	r3, [r7, #12]
 80036e2:	2300      	movs	r3, #0
 80036e4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	bf0c      	ite	eq
 80036f4:	2301      	moveq	r3, #1
 80036f6:	2300      	movne	r3, #0
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f003 0320 	and.w	r3, r3, #32
 8003706:	2b20      	cmp	r3, #32
 8003708:	bf0c      	ite	eq
 800370a:	2301      	moveq	r3, #1
 800370c:	2300      	movne	r3, #0
 800370e:	b2db      	uxtb	r3, r3
 8003710:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d049      	beq.n	80037ac <HAL_ADC_IRQHandler+0xd6>
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d046      	beq.n	80037ac <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003722:	f003 0310 	and.w	r3, r3, #16
 8003726:	2b00      	cmp	r3, #0
 8003728:	d105      	bne.n	8003736 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d12b      	bne.n	800379c <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003748:	2b00      	cmp	r3, #0
 800374a:	d127      	bne.n	800379c <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003752:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003756:	2b00      	cmp	r3, #0
 8003758:	d006      	beq.n	8003768 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003764:	2b00      	cmp	r3, #0
 8003766:	d119      	bne.n	800379c <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f022 0220 	bic.w	r2, r2, #32
 8003776:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003788:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d105      	bne.n	800379c <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003794:	f043 0201 	orr.w	r2, r3, #1
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f000 f9cb 	bl	8003b38 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f06f 0212 	mvn.w	r2, #18
 80037aa:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0304 	and.w	r3, r3, #4
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	bf0c      	ite	eq
 80037ba:	2301      	moveq	r3, #1
 80037bc:	2300      	movne	r3, #0
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037cc:	2b80      	cmp	r3, #128	; 0x80
 80037ce:	bf0c      	ite	eq
 80037d0:	2301      	moveq	r3, #1
 80037d2:	2300      	movne	r3, #0
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d057      	beq.n	800388e <HAL_ADC_IRQHandler+0x1b8>
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d054      	beq.n	800388e <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e8:	f003 0310 	and.w	r3, r3, #16
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d105      	bne.n	80037fc <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d139      	bne.n	800387e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003810:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003814:	2b00      	cmp	r3, #0
 8003816:	d006      	beq.n	8003826 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003822:	2b00      	cmp	r3, #0
 8003824:	d12b      	bne.n	800387e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003830:	2b00      	cmp	r3, #0
 8003832:	d124      	bne.n	800387e <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800383e:	2b00      	cmp	r3, #0
 8003840:	d11d      	bne.n	800387e <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003846:	2b00      	cmp	r3, #0
 8003848:	d119      	bne.n	800387e <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	685a      	ldr	r2, [r3, #4]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003858:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800386e:	2b00      	cmp	r3, #0
 8003870:	d105      	bne.n	800387e <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003876:	f043 0201 	orr.w	r2, r3, #1
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f000 fc92 	bl	80041a8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f06f 020c 	mvn.w	r2, #12
 800388c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b01      	cmp	r3, #1
 800389a:	bf0c      	ite	eq
 800389c:	2301      	moveq	r3, #1
 800389e:	2300      	movne	r3, #0
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ae:	2b40      	cmp	r3, #64	; 0x40
 80038b0:	bf0c      	ite	eq
 80038b2:	2301      	moveq	r3, #1
 80038b4:	2300      	movne	r3, #0
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d017      	beq.n	80038f0 <HAL_ADC_IRQHandler+0x21a>
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d014      	beq.n	80038f0 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0301 	and.w	r3, r3, #1
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d10d      	bne.n	80038f0 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 f93d 	bl	8003b60 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f06f 0201 	mvn.w	r2, #1
 80038ee:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0320 	and.w	r3, r3, #32
 80038fa:	2b20      	cmp	r3, #32
 80038fc:	bf0c      	ite	eq
 80038fe:	2301      	moveq	r3, #1
 8003900:	2300      	movne	r3, #0
 8003902:	b2db      	uxtb	r3, r3
 8003904:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003910:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003914:	bf0c      	ite	eq
 8003916:	2301      	moveq	r3, #1
 8003918:	2300      	movne	r3, #0
 800391a:	b2db      	uxtb	r3, r3
 800391c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d015      	beq.n	8003950 <HAL_ADC_IRQHandler+0x27a>
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d012      	beq.n	8003950 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800392e:	f043 0202 	orr.w	r2, r3, #2
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f06f 0220 	mvn.w	r2, #32
 800393e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f000 f917 	bl	8003b74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f06f 0220 	mvn.w	r2, #32
 800394e:	601a      	str	r2, [r3, #0]
  }
}
 8003950:	bf00      	nop
 8003952:	3710      	adds	r7, #16
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b086      	sub	sp, #24
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003964:	2300      	movs	r3, #0
 8003966:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800396e:	2b01      	cmp	r3, #1
 8003970:	d101      	bne.n	8003976 <HAL_ADC_Start_DMA+0x1e>
 8003972:	2302      	movs	r3, #2
 8003974:	e0ce      	b.n	8003b14 <HAL_ADC_Start_DMA+0x1bc>
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2201      	movs	r2, #1
 800397a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	2b01      	cmp	r3, #1
 800398a:	d018      	beq.n	80039be <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	689a      	ldr	r2, [r3, #8]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f042 0201 	orr.w	r2, r2, #1
 800399a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800399c:	4b5f      	ldr	r3, [pc, #380]	; (8003b1c <HAL_ADC_Start_DMA+0x1c4>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a5f      	ldr	r2, [pc, #380]	; (8003b20 <HAL_ADC_Start_DMA+0x1c8>)
 80039a2:	fba2 2303 	umull	r2, r3, r2, r3
 80039a6:	0c9a      	lsrs	r2, r3, #18
 80039a8:	4613      	mov	r3, r2
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	4413      	add	r3, r2
 80039ae:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80039b0:	e002      	b.n	80039b8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	3b01      	subs	r3, #1
 80039b6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d1f9      	bne.n	80039b2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039cc:	d107      	bne.n	80039de <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	689a      	ldr	r2, [r3, #8]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039dc:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f003 0301 	and.w	r3, r3, #1
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	f040 8086 	bne.w	8003afa <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80039f6:	f023 0301 	bic.w	r3, r3, #1
 80039fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d007      	beq.n	8003a20 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a14:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a18:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a2c:	d106      	bne.n	8003a3c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a32:	f023 0206 	bic.w	r2, r3, #6
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	645a      	str	r2, [r3, #68]	; 0x44
 8003a3a:	e002      	b.n	8003a42 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2200      	movs	r2, #0
 8003a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a4a:	4b36      	ldr	r3, [pc, #216]	; (8003b24 <HAL_ADC_Start_DMA+0x1cc>)
 8003a4c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a52:	4a35      	ldr	r2, [pc, #212]	; (8003b28 <HAL_ADC_Start_DMA+0x1d0>)
 8003a54:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a5a:	4a34      	ldr	r2, [pc, #208]	; (8003b2c <HAL_ADC_Start_DMA+0x1d4>)
 8003a5c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a62:	4a33      	ldr	r2, [pc, #204]	; (8003b30 <HAL_ADC_Start_DMA+0x1d8>)
 8003a64:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003a6e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	685a      	ldr	r2, [r3, #4]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003a7e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	689a      	ldr	r2, [r3, #8]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a8e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	334c      	adds	r3, #76	; 0x4c
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	68ba      	ldr	r2, [r7, #8]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f000 fd4c 	bl	800453c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f003 031f 	and.w	r3, r3, #31
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d10f      	bne.n	8003ad0 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d129      	bne.n	8003b12 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	689a      	ldr	r2, [r3, #8]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003acc:	609a      	str	r2, [r3, #8]
 8003ace:	e020      	b.n	8003b12 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a17      	ldr	r2, [pc, #92]	; (8003b34 <HAL_ADC_Start_DMA+0x1dc>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d11b      	bne.n	8003b12 <HAL_ADC_Start_DMA+0x1ba>
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d114      	bne.n	8003b12 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	689a      	ldr	r2, [r3, #8]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003af6:	609a      	str	r2, [r3, #8]
 8003af8:	e00b      	b.n	8003b12 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afe:	f043 0210 	orr.w	r2, r3, #16
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b0a:	f043 0201 	orr.w	r2, r3, #1
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3718      	adds	r7, #24
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	20000024 	.word	0x20000024
 8003b20:	431bde83 	.word	0x431bde83
 8003b24:	40012300 	.word	0x40012300
 8003b28:	080040a5 	.word	0x080040a5
 8003b2c:	0800415f 	.word	0x0800415f
 8003b30:	0800417b 	.word	0x0800417b
 8003b34:	40012000 	.word	0x40012000

08003b38 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003b40:	bf00      	nop
 8003b42:	370c      	adds	r7, #12
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003b68:	bf00      	nop
 8003b6a:	370c      	adds	r7, #12
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003b7c:	bf00      	nop
 8003b7e:	370c      	adds	r7, #12
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003b92:	2300      	movs	r3, #0
 8003b94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d101      	bne.n	8003ba4 <HAL_ADC_ConfigChannel+0x1c>
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	e113      	b.n	8003dcc <HAL_ADC_ConfigChannel+0x244>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2b09      	cmp	r3, #9
 8003bb2:	d925      	bls.n	8003c00 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68d9      	ldr	r1, [r3, #12]
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	005b      	lsls	r3, r3, #1
 8003bc6:	4413      	add	r3, r2
 8003bc8:	3b1e      	subs	r3, #30
 8003bca:	2207      	movs	r2, #7
 8003bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd0:	43da      	mvns	r2, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	400a      	ands	r2, r1
 8003bd8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68d9      	ldr	r1, [r3, #12]
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	689a      	ldr	r2, [r3, #8]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	4618      	mov	r0, r3
 8003bec:	4603      	mov	r3, r0
 8003bee:	005b      	lsls	r3, r3, #1
 8003bf0:	4403      	add	r3, r0
 8003bf2:	3b1e      	subs	r3, #30
 8003bf4:	409a      	lsls	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	60da      	str	r2, [r3, #12]
 8003bfe:	e022      	b.n	8003c46 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	6919      	ldr	r1, [r3, #16]
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	4613      	mov	r3, r2
 8003c10:	005b      	lsls	r3, r3, #1
 8003c12:	4413      	add	r3, r2
 8003c14:	2207      	movs	r2, #7
 8003c16:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1a:	43da      	mvns	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	400a      	ands	r2, r1
 8003c22:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	6919      	ldr	r1, [r3, #16]
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	689a      	ldr	r2, [r3, #8]
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	4618      	mov	r0, r3
 8003c36:	4603      	mov	r3, r0
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	4403      	add	r3, r0
 8003c3c:	409a      	lsls	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	430a      	orrs	r2, r1
 8003c44:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	2b06      	cmp	r3, #6
 8003c4c:	d824      	bhi.n	8003c98 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	4413      	add	r3, r2
 8003c5e:	3b05      	subs	r3, #5
 8003c60:	221f      	movs	r2, #31
 8003c62:	fa02 f303 	lsl.w	r3, r2, r3
 8003c66:	43da      	mvns	r2, r3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	400a      	ands	r2, r1
 8003c6e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	4613      	mov	r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	4413      	add	r3, r2
 8003c88:	3b05      	subs	r3, #5
 8003c8a:	fa00 f203 	lsl.w	r2, r0, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	430a      	orrs	r2, r1
 8003c94:	635a      	str	r2, [r3, #52]	; 0x34
 8003c96:	e04c      	b.n	8003d32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	2b0c      	cmp	r3, #12
 8003c9e:	d824      	bhi.n	8003cea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	685a      	ldr	r2, [r3, #4]
 8003caa:	4613      	mov	r3, r2
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	4413      	add	r3, r2
 8003cb0:	3b23      	subs	r3, #35	; 0x23
 8003cb2:	221f      	movs	r2, #31
 8003cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb8:	43da      	mvns	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	400a      	ands	r2, r1
 8003cc0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	4618      	mov	r0, r3
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	685a      	ldr	r2, [r3, #4]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	4413      	add	r3, r2
 8003cda:	3b23      	subs	r3, #35	; 0x23
 8003cdc:	fa00 f203 	lsl.w	r2, r0, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	631a      	str	r2, [r3, #48]	; 0x30
 8003ce8:	e023      	b.n	8003d32 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685a      	ldr	r2, [r3, #4]
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	4413      	add	r3, r2
 8003cfa:	3b41      	subs	r3, #65	; 0x41
 8003cfc:	221f      	movs	r2, #31
 8003cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003d02:	43da      	mvns	r2, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	400a      	ands	r2, r1
 8003d0a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	4618      	mov	r0, r3
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	685a      	ldr	r2, [r3, #4]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	4413      	add	r3, r2
 8003d24:	3b41      	subs	r3, #65	; 0x41
 8003d26:	fa00 f203 	lsl.w	r2, r0, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d32:	4b29      	ldr	r3, [pc, #164]	; (8003dd8 <HAL_ADC_ConfigChannel+0x250>)
 8003d34:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a28      	ldr	r2, [pc, #160]	; (8003ddc <HAL_ADC_ConfigChannel+0x254>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d10f      	bne.n	8003d60 <HAL_ADC_ConfigChannel+0x1d8>
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2b12      	cmp	r3, #18
 8003d46:	d10b      	bne.n	8003d60 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a1d      	ldr	r2, [pc, #116]	; (8003ddc <HAL_ADC_ConfigChannel+0x254>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d12b      	bne.n	8003dc2 <HAL_ADC_ConfigChannel+0x23a>
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a1c      	ldr	r2, [pc, #112]	; (8003de0 <HAL_ADC_ConfigChannel+0x258>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d003      	beq.n	8003d7c <HAL_ADC_ConfigChannel+0x1f4>
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2b11      	cmp	r3, #17
 8003d7a:	d122      	bne.n	8003dc2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a11      	ldr	r2, [pc, #68]	; (8003de0 <HAL_ADC_ConfigChannel+0x258>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d111      	bne.n	8003dc2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d9e:	4b11      	ldr	r3, [pc, #68]	; (8003de4 <HAL_ADC_ConfigChannel+0x25c>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a11      	ldr	r2, [pc, #68]	; (8003de8 <HAL_ADC_ConfigChannel+0x260>)
 8003da4:	fba2 2303 	umull	r2, r3, r2, r3
 8003da8:	0c9a      	lsrs	r2, r3, #18
 8003daa:	4613      	mov	r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	4413      	add	r3, r2
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003db4:	e002      	b.n	8003dbc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	3b01      	subs	r3, #1
 8003dba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d1f9      	bne.n	8003db6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3714      	adds	r7, #20
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr
 8003dd8:	40012300 	.word	0x40012300
 8003ddc:	40012000 	.word	0x40012000
 8003de0:	10000012 	.word	0x10000012
 8003de4:	20000024 	.word	0x20000024
 8003de8:	431bde83 	.word	0x431bde83

08003dec <HAL_ADC_AnalogWDGConfig>:
  * @param  AnalogWDGConfig  pointer to an ADC_AnalogWDGConfTypeDef structure 
  *         that contains the configuration information of ADC analog watchdog.
  * @retval HAL status	  
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->LowThreshold));
#endif /* USE_FULL_ASSERT  */
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d101      	bne.n	8003e04 <HAL_ADC_AnalogWDGConfig+0x18>
 8003e00:	2302      	movs	r3, #2
 8003e02:	e04d      	b.n	8003ea0 <HAL_ADC_AnalogWDGConfig+0xb4>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  if(AnalogWDGConfig->ITMode == ENABLE)
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	7c1b      	ldrb	r3, [r3, #16]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d108      	bne.n	8003e26 <HAL_ADC_AnalogWDGConfig+0x3a>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e22:	605a      	str	r2, [r3, #4]
 8003e24:	e007      	b.n	8003e36 <HAL_ADC_AnalogWDGConfig+0x4a>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	685a      	ldr	r2, [r3, #4]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e34:	605a      	str	r2, [r3, #4]
  }
  
  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  hadc->Instance->CR1 &=  ~(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN | ADC_CR1_AWDEN);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	6812      	ldr	r2, [r2, #0]
 8003e40:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003e44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003e48:	6053      	str	r3, [r2, #4]
  
  /* Set the analog watchdog enable mode */
  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	6859      	ldr	r1, [r3, #4]
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	605a      	str	r2, [r3, #4]
  
  /* Set the high threshold */
  hadc->Instance->HTR = AnalogWDGConfig->HighThreshold;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	683a      	ldr	r2, [r7, #0]
 8003e62:	6852      	ldr	r2, [r2, #4]
 8003e64:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the low threshold */
  hadc->Instance->LTR = AnalogWDGConfig->LowThreshold;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	683a      	ldr	r2, [r7, #0]
 8003e6c:	6892      	ldr	r2, [r2, #8]
 8003e6e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Clear the Analog watchdog channel select bits */
  hadc->Instance->CR1 &= ~ADC_CR1_AWDCH;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	685a      	ldr	r2, [r3, #4]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f022 021f 	bic.w	r2, r2, #31
 8003e7e:	605a      	str	r2, [r3, #4]
  
  /* Set the Analog watchdog channel */
  hadc->Instance->CR1 |= (uint32_t)((uint16_t)(AnalogWDGConfig->Channel));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685a      	ldr	r2, [r3, #4]
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	430a      	orrs	r2, r1
 8003e94:	605a      	str	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b085      	sub	sp, #20
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003eb4:	4b79      	ldr	r3, [pc, #484]	; (800409c <ADC_Init+0x1f0>)
 8003eb6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	685a      	ldr	r2, [r3, #4]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	431a      	orrs	r2, r3
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	685a      	ldr	r2, [r3, #4]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ee0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6859      	ldr	r1, [r3, #4]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	021a      	lsls	r2, r3, #8
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	685a      	ldr	r2, [r3, #4]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003f04:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	6859      	ldr	r1, [r3, #4]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	689a      	ldr	r2, [r3, #8]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	430a      	orrs	r2, r1
 8003f16:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	689a      	ldr	r2, [r3, #8]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	6899      	ldr	r1, [r3, #8]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68da      	ldr	r2, [r3, #12]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	430a      	orrs	r2, r1
 8003f38:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f3e:	4a58      	ldr	r2, [pc, #352]	; (80040a0 <ADC_Init+0x1f4>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d022      	beq.n	8003f8a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	689a      	ldr	r2, [r3, #8]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003f52:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	6899      	ldr	r1, [r3, #8]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	689a      	ldr	r2, [r3, #8]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003f74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	6899      	ldr	r1, [r3, #8]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	430a      	orrs	r2, r1
 8003f86:	609a      	str	r2, [r3, #8]
 8003f88:	e00f      	b.n	8003faa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	689a      	ldr	r2, [r3, #8]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003f98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	689a      	ldr	r2, [r3, #8]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003fa8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	689a      	ldr	r2, [r3, #8]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f022 0202 	bic.w	r2, r2, #2
 8003fb8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	6899      	ldr	r1, [r3, #8]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	7e1b      	ldrb	r3, [r3, #24]
 8003fc4:	005a      	lsls	r2, r3, #1
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	430a      	orrs	r2, r1
 8003fcc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d01b      	beq.n	8004010 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	685a      	ldr	r2, [r3, #4]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003fe6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	685a      	ldr	r2, [r3, #4]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003ff6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	6859      	ldr	r1, [r3, #4]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	3b01      	subs	r3, #1
 8004004:	035a      	lsls	r2, r3, #13
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	430a      	orrs	r2, r1
 800400c:	605a      	str	r2, [r3, #4]
 800400e:	e007      	b.n	8004020 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	685a      	ldr	r2, [r3, #4]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800401e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800402e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	69db      	ldr	r3, [r3, #28]
 800403a:	3b01      	subs	r3, #1
 800403c:	051a      	lsls	r2, r3, #20
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	689a      	ldr	r2, [r3, #8]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004054:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	6899      	ldr	r1, [r3, #8]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004062:	025a      	lsls	r2, r3, #9
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	430a      	orrs	r2, r1
 800406a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	689a      	ldr	r2, [r3, #8]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800407a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	6899      	ldr	r1, [r3, #8]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	029a      	lsls	r2, r3, #10
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	430a      	orrs	r2, r1
 800408e:	609a      	str	r2, [r3, #8]
}
 8004090:	bf00      	nop
 8004092:	3714      	adds	r7, #20
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr
 800409c:	40012300 	.word	0x40012300
 80040a0:	0f000001 	.word	0x0f000001

080040a4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d13c      	bne.n	8004138 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d12b      	bne.n	8004130 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d127      	bne.n	8004130 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d006      	beq.n	80040fc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d119      	bne.n	8004130 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f022 0220 	bic.w	r2, r2, #32
 800410a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004110:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004120:	2b00      	cmp	r3, #0
 8004122:	d105      	bne.n	8004130 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004128:	f043 0201 	orr.w	r2, r3, #1
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004130:	68f8      	ldr	r0, [r7, #12]
 8004132:	f7ff fd01 	bl	8003b38 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004136:	e00e      	b.n	8004156 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413c:	f003 0310 	and.w	r3, r3, #16
 8004140:	2b00      	cmp	r3, #0
 8004142:	d003      	beq.n	800414c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004144:	68f8      	ldr	r0, [r7, #12]
 8004146:	f7ff fd15 	bl	8003b74 <HAL_ADC_ErrorCallback>
}
 800414a:	e004      	b.n	8004156 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004150:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	4798      	blx	r3
}
 8004156:	bf00      	nop
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b084      	sub	sp, #16
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800416c:	68f8      	ldr	r0, [r7, #12]
 800416e:	f7ff fced 	bl	8003b4c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004172:	bf00      	nop
 8004174:	3710      	adds	r7, #16
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}

0800417a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800417a:	b580      	push	{r7, lr}
 800417c:	b084      	sub	sp, #16
 800417e:	af00      	add	r7, sp, #0
 8004180:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004186:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2240      	movs	r2, #64	; 0x40
 800418c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004192:	f043 0204 	orr.w	r2, r3, #4
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800419a:	68f8      	ldr	r0, [r7, #12]
 800419c:	f7ff fcea 	bl	8003b74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80041a0:	bf00      	nop
 80041a2:	3710      	adds	r7, #16
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f003 0307 	and.w	r3, r3, #7
 80041ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041cc:	4b0c      	ldr	r3, [pc, #48]	; (8004200 <__NVIC_SetPriorityGrouping+0x44>)
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041d2:	68ba      	ldr	r2, [r7, #8]
 80041d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80041d8:	4013      	ands	r3, r2
 80041da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80041e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80041e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80041ee:	4a04      	ldr	r2, [pc, #16]	; (8004200 <__NVIC_SetPriorityGrouping+0x44>)
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	60d3      	str	r3, [r2, #12]
}
 80041f4:	bf00      	nop
 80041f6:	3714      	adds	r7, #20
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr
 8004200:	e000ed00 	.word	0xe000ed00

08004204 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004204:	b480      	push	{r7}
 8004206:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004208:	4b04      	ldr	r3, [pc, #16]	; (800421c <__NVIC_GetPriorityGrouping+0x18>)
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	0a1b      	lsrs	r3, r3, #8
 800420e:	f003 0307 	and.w	r3, r3, #7
}
 8004212:	4618      	mov	r0, r3
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr
 800421c:	e000ed00 	.word	0xe000ed00

08004220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	4603      	mov	r3, r0
 8004228:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800422a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800422e:	2b00      	cmp	r3, #0
 8004230:	db0b      	blt.n	800424a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004232:	79fb      	ldrb	r3, [r7, #7]
 8004234:	f003 021f 	and.w	r2, r3, #31
 8004238:	4907      	ldr	r1, [pc, #28]	; (8004258 <__NVIC_EnableIRQ+0x38>)
 800423a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800423e:	095b      	lsrs	r3, r3, #5
 8004240:	2001      	movs	r0, #1
 8004242:	fa00 f202 	lsl.w	r2, r0, r2
 8004246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800424a:	bf00      	nop
 800424c:	370c      	adds	r7, #12
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr
 8004256:	bf00      	nop
 8004258:	e000e100 	.word	0xe000e100

0800425c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	4603      	mov	r3, r0
 8004264:	6039      	str	r1, [r7, #0]
 8004266:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800426c:	2b00      	cmp	r3, #0
 800426e:	db0a      	blt.n	8004286 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	b2da      	uxtb	r2, r3
 8004274:	490c      	ldr	r1, [pc, #48]	; (80042a8 <__NVIC_SetPriority+0x4c>)
 8004276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800427a:	0112      	lsls	r2, r2, #4
 800427c:	b2d2      	uxtb	r2, r2
 800427e:	440b      	add	r3, r1
 8004280:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004284:	e00a      	b.n	800429c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	b2da      	uxtb	r2, r3
 800428a:	4908      	ldr	r1, [pc, #32]	; (80042ac <__NVIC_SetPriority+0x50>)
 800428c:	79fb      	ldrb	r3, [r7, #7]
 800428e:	f003 030f 	and.w	r3, r3, #15
 8004292:	3b04      	subs	r3, #4
 8004294:	0112      	lsls	r2, r2, #4
 8004296:	b2d2      	uxtb	r2, r2
 8004298:	440b      	add	r3, r1
 800429a:	761a      	strb	r2, [r3, #24]
}
 800429c:	bf00      	nop
 800429e:	370c      	adds	r7, #12
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr
 80042a8:	e000e100 	.word	0xe000e100
 80042ac:	e000ed00 	.word	0xe000ed00

080042b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b089      	sub	sp, #36	; 0x24
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	60b9      	str	r1, [r7, #8]
 80042ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f003 0307 	and.w	r3, r3, #7
 80042c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	f1c3 0307 	rsb	r3, r3, #7
 80042ca:	2b04      	cmp	r3, #4
 80042cc:	bf28      	it	cs
 80042ce:	2304      	movcs	r3, #4
 80042d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	3304      	adds	r3, #4
 80042d6:	2b06      	cmp	r3, #6
 80042d8:	d902      	bls.n	80042e0 <NVIC_EncodePriority+0x30>
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	3b03      	subs	r3, #3
 80042de:	e000      	b.n	80042e2 <NVIC_EncodePriority+0x32>
 80042e0:	2300      	movs	r3, #0
 80042e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042e4:	f04f 32ff 	mov.w	r2, #4294967295
 80042e8:	69bb      	ldr	r3, [r7, #24]
 80042ea:	fa02 f303 	lsl.w	r3, r2, r3
 80042ee:	43da      	mvns	r2, r3
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	401a      	ands	r2, r3
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042f8:	f04f 31ff 	mov.w	r1, #4294967295
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	fa01 f303 	lsl.w	r3, r1, r3
 8004302:	43d9      	mvns	r1, r3
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004308:	4313      	orrs	r3, r2
         );
}
 800430a:	4618      	mov	r0, r3
 800430c:	3724      	adds	r7, #36	; 0x24
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
	...

08004318 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b082      	sub	sp, #8
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3b01      	subs	r3, #1
 8004324:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004328:	d301      	bcc.n	800432e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800432a:	2301      	movs	r3, #1
 800432c:	e00f      	b.n	800434e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800432e:	4a0a      	ldr	r2, [pc, #40]	; (8004358 <SysTick_Config+0x40>)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	3b01      	subs	r3, #1
 8004334:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004336:	210f      	movs	r1, #15
 8004338:	f04f 30ff 	mov.w	r0, #4294967295
 800433c:	f7ff ff8e 	bl	800425c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004340:	4b05      	ldr	r3, [pc, #20]	; (8004358 <SysTick_Config+0x40>)
 8004342:	2200      	movs	r2, #0
 8004344:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004346:	4b04      	ldr	r3, [pc, #16]	; (8004358 <SysTick_Config+0x40>)
 8004348:	2207      	movs	r2, #7
 800434a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3708      	adds	r7, #8
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	e000e010 	.word	0xe000e010

0800435c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f7ff ff29 	bl	80041bc <__NVIC_SetPriorityGrouping>
}
 800436a:	bf00      	nop
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004372:	b580      	push	{r7, lr}
 8004374:	b086      	sub	sp, #24
 8004376:	af00      	add	r7, sp, #0
 8004378:	4603      	mov	r3, r0
 800437a:	60b9      	str	r1, [r7, #8]
 800437c:	607a      	str	r2, [r7, #4]
 800437e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004380:	2300      	movs	r3, #0
 8004382:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004384:	f7ff ff3e 	bl	8004204 <__NVIC_GetPriorityGrouping>
 8004388:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	68b9      	ldr	r1, [r7, #8]
 800438e:	6978      	ldr	r0, [r7, #20]
 8004390:	f7ff ff8e 	bl	80042b0 <NVIC_EncodePriority>
 8004394:	4602      	mov	r2, r0
 8004396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800439a:	4611      	mov	r1, r2
 800439c:	4618      	mov	r0, r3
 800439e:	f7ff ff5d 	bl	800425c <__NVIC_SetPriority>
}
 80043a2:	bf00      	nop
 80043a4:	3718      	adds	r7, #24
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}

080043aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043aa:	b580      	push	{r7, lr}
 80043ac:	b082      	sub	sp, #8
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	4603      	mov	r3, r0
 80043b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff ff31 	bl	8004220 <__NVIC_EnableIRQ>
}
 80043be:	bf00      	nop
 80043c0:	3708      	adds	r7, #8
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b082      	sub	sp, #8
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f7ff ffa2 	bl	8004318 <SysTick_Config>
 80043d4:	4603      	mov	r3, r0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3708      	adds	r7, #8
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
	...

080043e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b086      	sub	sp, #24
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80043e8:	2300      	movs	r3, #0
 80043ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80043ec:	f7ff f924 	bl	8003638 <HAL_GetTick>
 80043f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d101      	bne.n	80043fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e099      	b.n	8004530 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2202      	movs	r2, #2
 8004408:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f022 0201 	bic.w	r2, r2, #1
 800441a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800441c:	e00f      	b.n	800443e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800441e:	f7ff f90b 	bl	8003638 <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	2b05      	cmp	r3, #5
 800442a:	d908      	bls.n	800443e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2220      	movs	r2, #32
 8004430:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2203      	movs	r2, #3
 8004436:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e078      	b.n	8004530 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	2b00      	cmp	r3, #0
 800444a:	d1e8      	bne.n	800441e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004454:	697a      	ldr	r2, [r7, #20]
 8004456:	4b38      	ldr	r3, [pc, #224]	; (8004538 <HAL_DMA_Init+0x158>)
 8004458:	4013      	ands	r3, r2
 800445a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	685a      	ldr	r2, [r3, #4]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800446a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	691b      	ldr	r3, [r3, #16]
 8004470:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004476:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	699b      	ldr	r3, [r3, #24]
 800447c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004482:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6a1b      	ldr	r3, [r3, #32]
 8004488:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	4313      	orrs	r3, r2
 800448e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004494:	2b04      	cmp	r3, #4
 8004496:	d107      	bne.n	80044a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a0:	4313      	orrs	r3, r2
 80044a2:	697a      	ldr	r2, [r7, #20]
 80044a4:	4313      	orrs	r3, r2
 80044a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	697a      	ldr	r2, [r7, #20]
 80044ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	f023 0307 	bic.w	r3, r3, #7
 80044be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c4:	697a      	ldr	r2, [r7, #20]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ce:	2b04      	cmp	r3, #4
 80044d0:	d117      	bne.n	8004502 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044d6:	697a      	ldr	r2, [r7, #20]
 80044d8:	4313      	orrs	r3, r2
 80044da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d00e      	beq.n	8004502 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f000 fb01 	bl	8004aec <DMA_CheckFifoParam>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d008      	beq.n	8004502 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2240      	movs	r2, #64	; 0x40
 80044f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2201      	movs	r2, #1
 80044fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80044fe:	2301      	movs	r3, #1
 8004500:	e016      	b.n	8004530 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	697a      	ldr	r2, [r7, #20]
 8004508:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f000 fab8 	bl	8004a80 <DMA_CalcBaseAndBitshift>
 8004510:	4603      	mov	r3, r0
 8004512:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004518:	223f      	movs	r2, #63	; 0x3f
 800451a:	409a      	lsls	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2201      	movs	r2, #1
 800452a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800452e:	2300      	movs	r3, #0
}
 8004530:	4618      	mov	r0, r3
 8004532:	3718      	adds	r7, #24
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	f010803f 	.word	0xf010803f

0800453c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b086      	sub	sp, #24
 8004540:	af00      	add	r7, sp, #0
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	607a      	str	r2, [r7, #4]
 8004548:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800454a:	2300      	movs	r3, #0
 800454c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004552:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800455a:	2b01      	cmp	r3, #1
 800455c:	d101      	bne.n	8004562 <HAL_DMA_Start_IT+0x26>
 800455e:	2302      	movs	r3, #2
 8004560:	e040      	b.n	80045e4 <HAL_DMA_Start_IT+0xa8>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2201      	movs	r2, #1
 8004566:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2b01      	cmp	r3, #1
 8004574:	d12f      	bne.n	80045d6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2202      	movs	r2, #2
 800457a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2200      	movs	r2, #0
 8004582:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	68b9      	ldr	r1, [r7, #8]
 800458a:	68f8      	ldr	r0, [r7, #12]
 800458c:	f000 fa4a 	bl	8004a24 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004594:	223f      	movs	r2, #63	; 0x3f
 8004596:	409a      	lsls	r2, r3
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f042 0216 	orr.w	r2, r2, #22
 80045aa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d007      	beq.n	80045c4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f042 0208 	orr.w	r2, r2, #8
 80045c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f042 0201 	orr.w	r2, r2, #1
 80045d2:	601a      	str	r2, [r3, #0]
 80045d4:	e005      	b.n	80045e2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80045de:	2302      	movs	r3, #2
 80045e0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80045e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3718      	adds	r7, #24
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045f8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80045fa:	f7ff f81d 	bl	8003638 <HAL_GetTick>
 80045fe:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004606:	b2db      	uxtb	r3, r3
 8004608:	2b02      	cmp	r3, #2
 800460a:	d008      	beq.n	800461e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2280      	movs	r2, #128	; 0x80
 8004610:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e052      	b.n	80046c4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f022 0216 	bic.w	r2, r2, #22
 800462c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	695a      	ldr	r2, [r3, #20]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800463c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004642:	2b00      	cmp	r3, #0
 8004644:	d103      	bne.n	800464e <HAL_DMA_Abort+0x62>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800464a:	2b00      	cmp	r3, #0
 800464c:	d007      	beq.n	800465e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f022 0208 	bic.w	r2, r2, #8
 800465c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f022 0201 	bic.w	r2, r2, #1
 800466c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800466e:	e013      	b.n	8004698 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004670:	f7fe ffe2 	bl	8003638 <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	2b05      	cmp	r3, #5
 800467c:	d90c      	bls.n	8004698 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2220      	movs	r2, #32
 8004682:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2203      	movs	r2, #3
 8004690:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e015      	b.n	80046c4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d1e4      	bne.n	8004670 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046aa:	223f      	movs	r2, #63	; 0x3f
 80046ac:	409a      	lsls	r2, r3
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2201      	movs	r2, #1
 80046be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80046c2:	2300      	movs	r3, #0
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3710      	adds	r7, #16
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d004      	beq.n	80046ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2280      	movs	r2, #128	; 0x80
 80046e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e00c      	b.n	8004704 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2205      	movs	r2, #5
 80046ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f022 0201 	bic.w	r2, r2, #1
 8004700:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004702:	2300      	movs	r3, #0
}
 8004704:	4618      	mov	r0, r3
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr

08004710 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b086      	sub	sp, #24
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004718:	2300      	movs	r3, #0
 800471a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800471c:	4b92      	ldr	r3, [pc, #584]	; (8004968 <HAL_DMA_IRQHandler+0x258>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a92      	ldr	r2, [pc, #584]	; (800496c <HAL_DMA_IRQHandler+0x25c>)
 8004722:	fba2 2303 	umull	r2, r3, r2, r3
 8004726:	0a9b      	lsrs	r3, r3, #10
 8004728:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800472e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800473a:	2208      	movs	r2, #8
 800473c:	409a      	lsls	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	4013      	ands	r3, r2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d01a      	beq.n	800477c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 0304 	and.w	r3, r3, #4
 8004750:	2b00      	cmp	r3, #0
 8004752:	d013      	beq.n	800477c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f022 0204 	bic.w	r2, r2, #4
 8004762:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004768:	2208      	movs	r2, #8
 800476a:	409a      	lsls	r2, r3
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004774:	f043 0201 	orr.w	r2, r3, #1
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004780:	2201      	movs	r2, #1
 8004782:	409a      	lsls	r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	4013      	ands	r3, r2
 8004788:	2b00      	cmp	r3, #0
 800478a:	d012      	beq.n	80047b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	695b      	ldr	r3, [r3, #20]
 8004792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004796:	2b00      	cmp	r3, #0
 8004798:	d00b      	beq.n	80047b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800479e:	2201      	movs	r2, #1
 80047a0:	409a      	lsls	r2, r3
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047aa:	f043 0202 	orr.w	r2, r3, #2
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047b6:	2204      	movs	r2, #4
 80047b8:	409a      	lsls	r2, r3
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	4013      	ands	r3, r2
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d012      	beq.n	80047e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0302 	and.w	r3, r3, #2
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00b      	beq.n	80047e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047d4:	2204      	movs	r2, #4
 80047d6:	409a      	lsls	r2, r3
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047e0:	f043 0204 	orr.w	r2, r3, #4
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047ec:	2210      	movs	r2, #16
 80047ee:	409a      	lsls	r2, r3
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	4013      	ands	r3, r2
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d043      	beq.n	8004880 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0308 	and.w	r3, r3, #8
 8004802:	2b00      	cmp	r3, #0
 8004804:	d03c      	beq.n	8004880 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800480a:	2210      	movs	r2, #16
 800480c:	409a      	lsls	r2, r3
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d018      	beq.n	8004852 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d108      	bne.n	8004840 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004832:	2b00      	cmp	r3, #0
 8004834:	d024      	beq.n	8004880 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	4798      	blx	r3
 800483e:	e01f      	b.n	8004880 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004844:	2b00      	cmp	r3, #0
 8004846:	d01b      	beq.n	8004880 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	4798      	blx	r3
 8004850:	e016      	b.n	8004880 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800485c:	2b00      	cmp	r3, #0
 800485e:	d107      	bne.n	8004870 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f022 0208 	bic.w	r2, r2, #8
 800486e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004874:	2b00      	cmp	r3, #0
 8004876:	d003      	beq.n	8004880 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004884:	2220      	movs	r2, #32
 8004886:	409a      	lsls	r2, r3
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	4013      	ands	r3, r2
 800488c:	2b00      	cmp	r3, #0
 800488e:	f000 808e 	beq.w	80049ae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0310 	and.w	r3, r3, #16
 800489c:	2b00      	cmp	r3, #0
 800489e:	f000 8086 	beq.w	80049ae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048a6:	2220      	movs	r2, #32
 80048a8:	409a      	lsls	r2, r3
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b05      	cmp	r3, #5
 80048b8:	d136      	bne.n	8004928 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f022 0216 	bic.w	r2, r2, #22
 80048c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	695a      	ldr	r2, [r3, #20]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80048d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d103      	bne.n	80048ea <HAL_DMA_IRQHandler+0x1da>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d007      	beq.n	80048fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f022 0208 	bic.w	r2, r2, #8
 80048f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048fe:	223f      	movs	r2, #63	; 0x3f
 8004900:	409a      	lsls	r2, r3
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800491a:	2b00      	cmp	r3, #0
 800491c:	d07d      	beq.n	8004a1a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	4798      	blx	r3
        }
        return;
 8004926:	e078      	b.n	8004a1a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d01c      	beq.n	8004970 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d108      	bne.n	8004956 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004948:	2b00      	cmp	r3, #0
 800494a:	d030      	beq.n	80049ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	4798      	blx	r3
 8004954:	e02b      	b.n	80049ae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800495a:	2b00      	cmp	r3, #0
 800495c:	d027      	beq.n	80049ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	4798      	blx	r3
 8004966:	e022      	b.n	80049ae <HAL_DMA_IRQHandler+0x29e>
 8004968:	20000024 	.word	0x20000024
 800496c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10f      	bne.n	800499e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 0210 	bic.w	r2, r2, #16
 800498c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d003      	beq.n	80049ae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d032      	beq.n	8004a1c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d022      	beq.n	8004a08 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2205      	movs	r2, #5
 80049c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f022 0201 	bic.w	r2, r2, #1
 80049d8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	3301      	adds	r3, #1
 80049de:	60bb      	str	r3, [r7, #8]
 80049e0:	697a      	ldr	r2, [r7, #20]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d307      	bcc.n	80049f6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0301 	and.w	r3, r3, #1
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d1f2      	bne.n	80049da <HAL_DMA_IRQHandler+0x2ca>
 80049f4:	e000      	b.n	80049f8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80049f6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d005      	beq.n	8004a1c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	4798      	blx	r3
 8004a18:	e000      	b.n	8004a1c <HAL_DMA_IRQHandler+0x30c>
        return;
 8004a1a:	bf00      	nop
    }
  }
}
 8004a1c:	3718      	adds	r7, #24
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop

08004a24 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
 8004a30:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004a40:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	683a      	ldr	r2, [r7, #0]
 8004a48:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	2b40      	cmp	r3, #64	; 0x40
 8004a50:	d108      	bne.n	8004a64 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68ba      	ldr	r2, [r7, #8]
 8004a60:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004a62:	e007      	b.n	8004a74 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68ba      	ldr	r2, [r7, #8]
 8004a6a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	60da      	str	r2, [r3, #12]
}
 8004a74:	bf00      	nop
 8004a76:	3714      	adds	r7, #20
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	3b10      	subs	r3, #16
 8004a90:	4a14      	ldr	r2, [pc, #80]	; (8004ae4 <DMA_CalcBaseAndBitshift+0x64>)
 8004a92:	fba2 2303 	umull	r2, r3, r2, r3
 8004a96:	091b      	lsrs	r3, r3, #4
 8004a98:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004a9a:	4a13      	ldr	r2, [pc, #76]	; (8004ae8 <DMA_CalcBaseAndBitshift+0x68>)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	4413      	add	r3, r2
 8004aa0:	781b      	ldrb	r3, [r3, #0]
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2b03      	cmp	r3, #3
 8004aac:	d909      	bls.n	8004ac2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ab6:	f023 0303 	bic.w	r3, r3, #3
 8004aba:	1d1a      	adds	r2, r3, #4
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	659a      	str	r2, [r3, #88]	; 0x58
 8004ac0:	e007      	b.n	8004ad2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004aca:	f023 0303 	bic.w	r3, r3, #3
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3714      	adds	r7, #20
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	aaaaaaab 	.word	0xaaaaaaab
 8004ae8:	0800912c 	.word	0x0800912c

08004aec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004af4:	2300      	movs	r3, #0
 8004af6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004afc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	699b      	ldr	r3, [r3, #24]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d11f      	bne.n	8004b46 <DMA_CheckFifoParam+0x5a>
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	2b03      	cmp	r3, #3
 8004b0a:	d856      	bhi.n	8004bba <DMA_CheckFifoParam+0xce>
 8004b0c:	a201      	add	r2, pc, #4	; (adr r2, 8004b14 <DMA_CheckFifoParam+0x28>)
 8004b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b12:	bf00      	nop
 8004b14:	08004b25 	.word	0x08004b25
 8004b18:	08004b37 	.word	0x08004b37
 8004b1c:	08004b25 	.word	0x08004b25
 8004b20:	08004bbb 	.word	0x08004bbb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d046      	beq.n	8004bbe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b34:	e043      	b.n	8004bbe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b3a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004b3e:	d140      	bne.n	8004bc2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b44:	e03d      	b.n	8004bc2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	699b      	ldr	r3, [r3, #24]
 8004b4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b4e:	d121      	bne.n	8004b94 <DMA_CheckFifoParam+0xa8>
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	2b03      	cmp	r3, #3
 8004b54:	d837      	bhi.n	8004bc6 <DMA_CheckFifoParam+0xda>
 8004b56:	a201      	add	r2, pc, #4	; (adr r2, 8004b5c <DMA_CheckFifoParam+0x70>)
 8004b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b5c:	08004b6d 	.word	0x08004b6d
 8004b60:	08004b73 	.word	0x08004b73
 8004b64:	08004b6d 	.word	0x08004b6d
 8004b68:	08004b85 	.word	0x08004b85
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b70:	e030      	b.n	8004bd4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b76:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d025      	beq.n	8004bca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b82:	e022      	b.n	8004bca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b88:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004b8c:	d11f      	bne.n	8004bce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004b92:	e01c      	b.n	8004bce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d903      	bls.n	8004ba2 <DMA_CheckFifoParam+0xb6>
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	2b03      	cmp	r3, #3
 8004b9e:	d003      	beq.n	8004ba8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004ba0:	e018      	b.n	8004bd4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	73fb      	strb	r3, [r7, #15]
      break;
 8004ba6:	e015      	b.n	8004bd4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d00e      	beq.n	8004bd2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	73fb      	strb	r3, [r7, #15]
      break;
 8004bb8:	e00b      	b.n	8004bd2 <DMA_CheckFifoParam+0xe6>
      break;
 8004bba:	bf00      	nop
 8004bbc:	e00a      	b.n	8004bd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004bbe:	bf00      	nop
 8004bc0:	e008      	b.n	8004bd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004bc2:	bf00      	nop
 8004bc4:	e006      	b.n	8004bd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004bc6:	bf00      	nop
 8004bc8:	e004      	b.n	8004bd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004bca:	bf00      	nop
 8004bcc:	e002      	b.n	8004bd4 <DMA_CheckFifoParam+0xe8>
      break;   
 8004bce:	bf00      	nop
 8004bd0:	e000      	b.n	8004bd4 <DMA_CheckFifoParam+0xe8>
      break;
 8004bd2:	bf00      	nop
    }
  } 
  
  return status; 
 8004bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3714      	adds	r7, #20
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop

08004be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b089      	sub	sp, #36	; 0x24
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	61fb      	str	r3, [r7, #28]
 8004bfe:	e159      	b.n	8004eb4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004c00:	2201      	movs	r2, #1
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	fa02 f303 	lsl.w	r3, r2, r3
 8004c08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	697a      	ldr	r2, [r7, #20]
 8004c10:	4013      	ands	r3, r2
 8004c12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004c14:	693a      	ldr	r2, [r7, #16]
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	f040 8148 	bne.w	8004eae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	f003 0303 	and.w	r3, r3, #3
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d005      	beq.n	8004c36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d130      	bne.n	8004c98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	005b      	lsls	r3, r3, #1
 8004c40:	2203      	movs	r2, #3
 8004c42:	fa02 f303 	lsl.w	r3, r2, r3
 8004c46:	43db      	mvns	r3, r3
 8004c48:	69ba      	ldr	r2, [r7, #24]
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	68da      	ldr	r2, [r3, #12]
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	005b      	lsls	r3, r3, #1
 8004c56:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5a:	69ba      	ldr	r2, [r7, #24]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	69ba      	ldr	r2, [r7, #24]
 8004c64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	fa02 f303 	lsl.w	r3, r2, r3
 8004c74:	43db      	mvns	r3, r3
 8004c76:	69ba      	ldr	r2, [r7, #24]
 8004c78:	4013      	ands	r3, r2
 8004c7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	091b      	lsrs	r3, r3, #4
 8004c82:	f003 0201 	and.w	r2, r3, #1
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8c:	69ba      	ldr	r2, [r7, #24]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	f003 0303 	and.w	r3, r3, #3
 8004ca0:	2b03      	cmp	r3, #3
 8004ca2:	d017      	beq.n	8004cd4 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	005b      	lsls	r3, r3, #1
 8004cae:	2203      	movs	r2, #3
 8004cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb4:	43db      	mvns	r3, r3
 8004cb6:	69ba      	ldr	r2, [r7, #24]
 8004cb8:	4013      	ands	r3, r2
 8004cba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	689a      	ldr	r2, [r3, #8]
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	005b      	lsls	r3, r3, #1
 8004cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc8:	69ba      	ldr	r2, [r7, #24]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	69ba      	ldr	r2, [r7, #24]
 8004cd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	f003 0303 	and.w	r3, r3, #3
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d123      	bne.n	8004d28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	08da      	lsrs	r2, r3, #3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	3208      	adds	r2, #8
 8004ce8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	f003 0307 	and.w	r3, r3, #7
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	220f      	movs	r2, #15
 8004cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfc:	43db      	mvns	r3, r3
 8004cfe:	69ba      	ldr	r2, [r7, #24]
 8004d00:	4013      	ands	r3, r2
 8004d02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	691a      	ldr	r2, [r3, #16]
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	f003 0307 	and.w	r3, r3, #7
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	fa02 f303 	lsl.w	r3, r2, r3
 8004d14:	69ba      	ldr	r2, [r7, #24]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	08da      	lsrs	r2, r3, #3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	3208      	adds	r2, #8
 8004d22:	69b9      	ldr	r1, [r7, #24]
 8004d24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	005b      	lsls	r3, r3, #1
 8004d32:	2203      	movs	r2, #3
 8004d34:	fa02 f303 	lsl.w	r3, r2, r3
 8004d38:	43db      	mvns	r3, r3
 8004d3a:	69ba      	ldr	r2, [r7, #24]
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f003 0203 	and.w	r2, r3, #3
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	005b      	lsls	r3, r3, #1
 8004d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d50:	69ba      	ldr	r2, [r7, #24]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	69ba      	ldr	r2, [r7, #24]
 8004d5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f000 80a2 	beq.w	8004eae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	60fb      	str	r3, [r7, #12]
 8004d6e:	4b57      	ldr	r3, [pc, #348]	; (8004ecc <HAL_GPIO_Init+0x2e8>)
 8004d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d72:	4a56      	ldr	r2, [pc, #344]	; (8004ecc <HAL_GPIO_Init+0x2e8>)
 8004d74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d78:	6453      	str	r3, [r2, #68]	; 0x44
 8004d7a:	4b54      	ldr	r3, [pc, #336]	; (8004ecc <HAL_GPIO_Init+0x2e8>)
 8004d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d82:	60fb      	str	r3, [r7, #12]
 8004d84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d86:	4a52      	ldr	r2, [pc, #328]	; (8004ed0 <HAL_GPIO_Init+0x2ec>)
 8004d88:	69fb      	ldr	r3, [r7, #28]
 8004d8a:	089b      	lsrs	r3, r3, #2
 8004d8c:	3302      	adds	r3, #2
 8004d8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	f003 0303 	and.w	r3, r3, #3
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	220f      	movs	r2, #15
 8004d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004da2:	43db      	mvns	r3, r3
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	4013      	ands	r3, r2
 8004da8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a49      	ldr	r2, [pc, #292]	; (8004ed4 <HAL_GPIO_Init+0x2f0>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d019      	beq.n	8004de6 <HAL_GPIO_Init+0x202>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a48      	ldr	r2, [pc, #288]	; (8004ed8 <HAL_GPIO_Init+0x2f4>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d013      	beq.n	8004de2 <HAL_GPIO_Init+0x1fe>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4a47      	ldr	r2, [pc, #284]	; (8004edc <HAL_GPIO_Init+0x2f8>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d00d      	beq.n	8004dde <HAL_GPIO_Init+0x1fa>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a46      	ldr	r2, [pc, #280]	; (8004ee0 <HAL_GPIO_Init+0x2fc>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d007      	beq.n	8004dda <HAL_GPIO_Init+0x1f6>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a45      	ldr	r2, [pc, #276]	; (8004ee4 <HAL_GPIO_Init+0x300>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d101      	bne.n	8004dd6 <HAL_GPIO_Init+0x1f2>
 8004dd2:	2304      	movs	r3, #4
 8004dd4:	e008      	b.n	8004de8 <HAL_GPIO_Init+0x204>
 8004dd6:	2307      	movs	r3, #7
 8004dd8:	e006      	b.n	8004de8 <HAL_GPIO_Init+0x204>
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e004      	b.n	8004de8 <HAL_GPIO_Init+0x204>
 8004dde:	2302      	movs	r3, #2
 8004de0:	e002      	b.n	8004de8 <HAL_GPIO_Init+0x204>
 8004de2:	2301      	movs	r3, #1
 8004de4:	e000      	b.n	8004de8 <HAL_GPIO_Init+0x204>
 8004de6:	2300      	movs	r3, #0
 8004de8:	69fa      	ldr	r2, [r7, #28]
 8004dea:	f002 0203 	and.w	r2, r2, #3
 8004dee:	0092      	lsls	r2, r2, #2
 8004df0:	4093      	lsls	r3, r2
 8004df2:	69ba      	ldr	r2, [r7, #24]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004df8:	4935      	ldr	r1, [pc, #212]	; (8004ed0 <HAL_GPIO_Init+0x2ec>)
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	089b      	lsrs	r3, r3, #2
 8004dfe:	3302      	adds	r3, #2
 8004e00:	69ba      	ldr	r2, [r7, #24]
 8004e02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e06:	4b38      	ldr	r3, [pc, #224]	; (8004ee8 <HAL_GPIO_Init+0x304>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	43db      	mvns	r3, r3
 8004e10:	69ba      	ldr	r2, [r7, #24]
 8004e12:	4013      	ands	r3, r2
 8004e14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d003      	beq.n	8004e2a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004e22:	69ba      	ldr	r2, [r7, #24]
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e2a:	4a2f      	ldr	r2, [pc, #188]	; (8004ee8 <HAL_GPIO_Init+0x304>)
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004e30:	4b2d      	ldr	r3, [pc, #180]	; (8004ee8 <HAL_GPIO_Init+0x304>)
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	43db      	mvns	r3, r3
 8004e3a:	69ba      	ldr	r2, [r7, #24]
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d003      	beq.n	8004e54 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004e4c:	69ba      	ldr	r2, [r7, #24]
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004e54:	4a24      	ldr	r2, [pc, #144]	; (8004ee8 <HAL_GPIO_Init+0x304>)
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e5a:	4b23      	ldr	r3, [pc, #140]	; (8004ee8 <HAL_GPIO_Init+0x304>)
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	43db      	mvns	r3, r3
 8004e64:	69ba      	ldr	r2, [r7, #24]
 8004e66:	4013      	ands	r3, r2
 8004e68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d003      	beq.n	8004e7e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004e76:	69ba      	ldr	r2, [r7, #24]
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004e7e:	4a1a      	ldr	r2, [pc, #104]	; (8004ee8 <HAL_GPIO_Init+0x304>)
 8004e80:	69bb      	ldr	r3, [r7, #24]
 8004e82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004e84:	4b18      	ldr	r3, [pc, #96]	; (8004ee8 <HAL_GPIO_Init+0x304>)
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	43db      	mvns	r3, r3
 8004e8e:	69ba      	ldr	r2, [r7, #24]
 8004e90:	4013      	ands	r3, r2
 8004e92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d003      	beq.n	8004ea8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004ea0:	69ba      	ldr	r2, [r7, #24]
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ea8:	4a0f      	ldr	r2, [pc, #60]	; (8004ee8 <HAL_GPIO_Init+0x304>)
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	61fb      	str	r3, [r7, #28]
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	2b0f      	cmp	r3, #15
 8004eb8:	f67f aea2 	bls.w	8004c00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004ebc:	bf00      	nop
 8004ebe:	bf00      	nop
 8004ec0:	3724      	adds	r7, #36	; 0x24
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop
 8004ecc:	40023800 	.word	0x40023800
 8004ed0:	40013800 	.word	0x40013800
 8004ed4:	40020000 	.word	0x40020000
 8004ed8:	40020400 	.word	0x40020400
 8004edc:	40020800 	.word	0x40020800
 8004ee0:	40020c00 	.word	0x40020c00
 8004ee4:	40021000 	.word	0x40021000
 8004ee8:	40013c00 	.word	0x40013c00

08004eec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b085      	sub	sp, #20
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	460b      	mov	r3, r1
 8004ef6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	691a      	ldr	r2, [r3, #16]
 8004efc:	887b      	ldrh	r3, [r7, #2]
 8004efe:	4013      	ands	r3, r2
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d002      	beq.n	8004f0a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f04:	2301      	movs	r3, #1
 8004f06:	73fb      	strb	r3, [r7, #15]
 8004f08:	e001      	b.n	8004f0e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3714      	adds	r7, #20
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	460b      	mov	r3, r1
 8004f26:	807b      	strh	r3, [r7, #2]
 8004f28:	4613      	mov	r3, r2
 8004f2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f2c:	787b      	ldrb	r3, [r7, #1]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d003      	beq.n	8004f3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004f32:	887a      	ldrh	r2, [r7, #2]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004f38:	e003      	b.n	8004f42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004f3a:	887b      	ldrh	r3, [r7, #2]
 8004f3c:	041a      	lsls	r2, r3, #16
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	619a      	str	r2, [r3, #24]
}
 8004f42:	bf00      	nop
 8004f44:	370c      	adds	r7, #12
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
	...

08004f50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e264      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d075      	beq.n	800505a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004f6e:	4ba3      	ldr	r3, [pc, #652]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f003 030c 	and.w	r3, r3, #12
 8004f76:	2b04      	cmp	r3, #4
 8004f78:	d00c      	beq.n	8004f94 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f7a:	4ba0      	ldr	r3, [pc, #640]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004f82:	2b08      	cmp	r3, #8
 8004f84:	d112      	bne.n	8004fac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f86:	4b9d      	ldr	r3, [pc, #628]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f92:	d10b      	bne.n	8004fac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f94:	4b99      	ldr	r3, [pc, #612]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d05b      	beq.n	8005058 <HAL_RCC_OscConfig+0x108>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d157      	bne.n	8005058 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e23f      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fb4:	d106      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x74>
 8004fb6:	4b91      	ldr	r3, [pc, #580]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a90      	ldr	r2, [pc, #576]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8004fbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fc0:	6013      	str	r3, [r2, #0]
 8004fc2:	e01d      	b.n	8005000 <HAL_RCC_OscConfig+0xb0>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004fcc:	d10c      	bne.n	8004fe8 <HAL_RCC_OscConfig+0x98>
 8004fce:	4b8b      	ldr	r3, [pc, #556]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a8a      	ldr	r2, [pc, #552]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8004fd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004fd8:	6013      	str	r3, [r2, #0]
 8004fda:	4b88      	ldr	r3, [pc, #544]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a87      	ldr	r2, [pc, #540]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8004fe0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fe4:	6013      	str	r3, [r2, #0]
 8004fe6:	e00b      	b.n	8005000 <HAL_RCC_OscConfig+0xb0>
 8004fe8:	4b84      	ldr	r3, [pc, #528]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a83      	ldr	r2, [pc, #524]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8004fee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ff2:	6013      	str	r3, [r2, #0]
 8004ff4:	4b81      	ldr	r3, [pc, #516]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a80      	ldr	r2, [pc, #512]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8004ffa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ffe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d013      	beq.n	8005030 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005008:	f7fe fb16 	bl	8003638 <HAL_GetTick>
 800500c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800500e:	e008      	b.n	8005022 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005010:	f7fe fb12 	bl	8003638 <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	2b64      	cmp	r3, #100	; 0x64
 800501c:	d901      	bls.n	8005022 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e204      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005022:	4b76      	ldr	r3, [pc, #472]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d0f0      	beq.n	8005010 <HAL_RCC_OscConfig+0xc0>
 800502e:	e014      	b.n	800505a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005030:	f7fe fb02 	bl	8003638 <HAL_GetTick>
 8005034:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005036:	e008      	b.n	800504a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005038:	f7fe fafe 	bl	8003638 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	2b64      	cmp	r3, #100	; 0x64
 8005044:	d901      	bls.n	800504a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e1f0      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800504a:	4b6c      	ldr	r3, [pc, #432]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d1f0      	bne.n	8005038 <HAL_RCC_OscConfig+0xe8>
 8005056:	e000      	b.n	800505a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005058:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 0302 	and.w	r3, r3, #2
 8005062:	2b00      	cmp	r3, #0
 8005064:	d063      	beq.n	800512e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005066:	4b65      	ldr	r3, [pc, #404]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f003 030c 	and.w	r3, r3, #12
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00b      	beq.n	800508a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005072:	4b62      	ldr	r3, [pc, #392]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800507a:	2b08      	cmp	r3, #8
 800507c:	d11c      	bne.n	80050b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800507e:	4b5f      	ldr	r3, [pc, #380]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005086:	2b00      	cmp	r3, #0
 8005088:	d116      	bne.n	80050b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800508a:	4b5c      	ldr	r3, [pc, #368]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0302 	and.w	r3, r3, #2
 8005092:	2b00      	cmp	r3, #0
 8005094:	d005      	beq.n	80050a2 <HAL_RCC_OscConfig+0x152>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	2b01      	cmp	r3, #1
 800509c:	d001      	beq.n	80050a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e1c4      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050a2:	4b56      	ldr	r3, [pc, #344]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	691b      	ldr	r3, [r3, #16]
 80050ae:	00db      	lsls	r3, r3, #3
 80050b0:	4952      	ldr	r1, [pc, #328]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 80050b2:	4313      	orrs	r3, r2
 80050b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050b6:	e03a      	b.n	800512e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d020      	beq.n	8005102 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050c0:	4b4f      	ldr	r3, [pc, #316]	; (8005200 <HAL_RCC_OscConfig+0x2b0>)
 80050c2:	2201      	movs	r2, #1
 80050c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c6:	f7fe fab7 	bl	8003638 <HAL_GetTick>
 80050ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050cc:	e008      	b.n	80050e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050ce:	f7fe fab3 	bl	8003638 <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d901      	bls.n	80050e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	e1a5      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050e0:	4b46      	ldr	r3, [pc, #280]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d0f0      	beq.n	80050ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050ec:	4b43      	ldr	r3, [pc, #268]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	691b      	ldr	r3, [r3, #16]
 80050f8:	00db      	lsls	r3, r3, #3
 80050fa:	4940      	ldr	r1, [pc, #256]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	600b      	str	r3, [r1, #0]
 8005100:	e015      	b.n	800512e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005102:	4b3f      	ldr	r3, [pc, #252]	; (8005200 <HAL_RCC_OscConfig+0x2b0>)
 8005104:	2200      	movs	r2, #0
 8005106:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005108:	f7fe fa96 	bl	8003638 <HAL_GetTick>
 800510c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800510e:	e008      	b.n	8005122 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005110:	f7fe fa92 	bl	8003638 <HAL_GetTick>
 8005114:	4602      	mov	r2, r0
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	2b02      	cmp	r3, #2
 800511c:	d901      	bls.n	8005122 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800511e:	2303      	movs	r3, #3
 8005120:	e184      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005122:	4b36      	ldr	r3, [pc, #216]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0302 	and.w	r3, r3, #2
 800512a:	2b00      	cmp	r3, #0
 800512c:	d1f0      	bne.n	8005110 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0308 	and.w	r3, r3, #8
 8005136:	2b00      	cmp	r3, #0
 8005138:	d030      	beq.n	800519c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d016      	beq.n	8005170 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005142:	4b30      	ldr	r3, [pc, #192]	; (8005204 <HAL_RCC_OscConfig+0x2b4>)
 8005144:	2201      	movs	r2, #1
 8005146:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005148:	f7fe fa76 	bl	8003638 <HAL_GetTick>
 800514c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800514e:	e008      	b.n	8005162 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005150:	f7fe fa72 	bl	8003638 <HAL_GetTick>
 8005154:	4602      	mov	r2, r0
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	2b02      	cmp	r3, #2
 800515c:	d901      	bls.n	8005162 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e164      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005162:	4b26      	ldr	r3, [pc, #152]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8005164:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005166:	f003 0302 	and.w	r3, r3, #2
 800516a:	2b00      	cmp	r3, #0
 800516c:	d0f0      	beq.n	8005150 <HAL_RCC_OscConfig+0x200>
 800516e:	e015      	b.n	800519c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005170:	4b24      	ldr	r3, [pc, #144]	; (8005204 <HAL_RCC_OscConfig+0x2b4>)
 8005172:	2200      	movs	r2, #0
 8005174:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005176:	f7fe fa5f 	bl	8003638 <HAL_GetTick>
 800517a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800517c:	e008      	b.n	8005190 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800517e:	f7fe fa5b 	bl	8003638 <HAL_GetTick>
 8005182:	4602      	mov	r2, r0
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	2b02      	cmp	r3, #2
 800518a:	d901      	bls.n	8005190 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800518c:	2303      	movs	r3, #3
 800518e:	e14d      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005190:	4b1a      	ldr	r3, [pc, #104]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 8005192:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005194:	f003 0302 	and.w	r3, r3, #2
 8005198:	2b00      	cmp	r3, #0
 800519a:	d1f0      	bne.n	800517e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 0304 	and.w	r3, r3, #4
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f000 80a0 	beq.w	80052ea <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051aa:	2300      	movs	r3, #0
 80051ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051ae:	4b13      	ldr	r3, [pc, #76]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 80051b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d10f      	bne.n	80051da <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051ba:	2300      	movs	r3, #0
 80051bc:	60bb      	str	r3, [r7, #8]
 80051be:	4b0f      	ldr	r3, [pc, #60]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 80051c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c2:	4a0e      	ldr	r2, [pc, #56]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 80051c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051c8:	6413      	str	r3, [r2, #64]	; 0x40
 80051ca:	4b0c      	ldr	r3, [pc, #48]	; (80051fc <HAL_RCC_OscConfig+0x2ac>)
 80051cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051d2:	60bb      	str	r3, [r7, #8]
 80051d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051d6:	2301      	movs	r3, #1
 80051d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051da:	4b0b      	ldr	r3, [pc, #44]	; (8005208 <HAL_RCC_OscConfig+0x2b8>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d121      	bne.n	800522a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051e6:	4b08      	ldr	r3, [pc, #32]	; (8005208 <HAL_RCC_OscConfig+0x2b8>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a07      	ldr	r2, [pc, #28]	; (8005208 <HAL_RCC_OscConfig+0x2b8>)
 80051ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051f2:	f7fe fa21 	bl	8003638 <HAL_GetTick>
 80051f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051f8:	e011      	b.n	800521e <HAL_RCC_OscConfig+0x2ce>
 80051fa:	bf00      	nop
 80051fc:	40023800 	.word	0x40023800
 8005200:	42470000 	.word	0x42470000
 8005204:	42470e80 	.word	0x42470e80
 8005208:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800520c:	f7fe fa14 	bl	8003638 <HAL_GetTick>
 8005210:	4602      	mov	r2, r0
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	2b02      	cmp	r3, #2
 8005218:	d901      	bls.n	800521e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	e106      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800521e:	4b85      	ldr	r3, [pc, #532]	; (8005434 <HAL_RCC_OscConfig+0x4e4>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005226:	2b00      	cmp	r3, #0
 8005228:	d0f0      	beq.n	800520c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	2b01      	cmp	r3, #1
 8005230:	d106      	bne.n	8005240 <HAL_RCC_OscConfig+0x2f0>
 8005232:	4b81      	ldr	r3, [pc, #516]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 8005234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005236:	4a80      	ldr	r2, [pc, #512]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 8005238:	f043 0301 	orr.w	r3, r3, #1
 800523c:	6713      	str	r3, [r2, #112]	; 0x70
 800523e:	e01c      	b.n	800527a <HAL_RCC_OscConfig+0x32a>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	2b05      	cmp	r3, #5
 8005246:	d10c      	bne.n	8005262 <HAL_RCC_OscConfig+0x312>
 8005248:	4b7b      	ldr	r3, [pc, #492]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 800524a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800524c:	4a7a      	ldr	r2, [pc, #488]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 800524e:	f043 0304 	orr.w	r3, r3, #4
 8005252:	6713      	str	r3, [r2, #112]	; 0x70
 8005254:	4b78      	ldr	r3, [pc, #480]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 8005256:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005258:	4a77      	ldr	r2, [pc, #476]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 800525a:	f043 0301 	orr.w	r3, r3, #1
 800525e:	6713      	str	r3, [r2, #112]	; 0x70
 8005260:	e00b      	b.n	800527a <HAL_RCC_OscConfig+0x32a>
 8005262:	4b75      	ldr	r3, [pc, #468]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 8005264:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005266:	4a74      	ldr	r2, [pc, #464]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 8005268:	f023 0301 	bic.w	r3, r3, #1
 800526c:	6713      	str	r3, [r2, #112]	; 0x70
 800526e:	4b72      	ldr	r3, [pc, #456]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 8005270:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005272:	4a71      	ldr	r2, [pc, #452]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 8005274:	f023 0304 	bic.w	r3, r3, #4
 8005278:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d015      	beq.n	80052ae <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005282:	f7fe f9d9 	bl	8003638 <HAL_GetTick>
 8005286:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005288:	e00a      	b.n	80052a0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800528a:	f7fe f9d5 	bl	8003638 <HAL_GetTick>
 800528e:	4602      	mov	r2, r0
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	1ad3      	subs	r3, r2, r3
 8005294:	f241 3288 	movw	r2, #5000	; 0x1388
 8005298:	4293      	cmp	r3, r2
 800529a:	d901      	bls.n	80052a0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	e0c5      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052a0:	4b65      	ldr	r3, [pc, #404]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 80052a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052a4:	f003 0302 	and.w	r3, r3, #2
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d0ee      	beq.n	800528a <HAL_RCC_OscConfig+0x33a>
 80052ac:	e014      	b.n	80052d8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052ae:	f7fe f9c3 	bl	8003638 <HAL_GetTick>
 80052b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052b4:	e00a      	b.n	80052cc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052b6:	f7fe f9bf 	bl	8003638 <HAL_GetTick>
 80052ba:	4602      	mov	r2, r0
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	1ad3      	subs	r3, r2, r3
 80052c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d901      	bls.n	80052cc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80052c8:	2303      	movs	r3, #3
 80052ca:	e0af      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052cc:	4b5a      	ldr	r3, [pc, #360]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 80052ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052d0:	f003 0302 	and.w	r3, r3, #2
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d1ee      	bne.n	80052b6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052d8:	7dfb      	ldrb	r3, [r7, #23]
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d105      	bne.n	80052ea <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052de:	4b56      	ldr	r3, [pc, #344]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 80052e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e2:	4a55      	ldr	r2, [pc, #340]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 80052e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052e8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	699b      	ldr	r3, [r3, #24]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	f000 809b 	beq.w	800542a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80052f4:	4b50      	ldr	r3, [pc, #320]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f003 030c 	and.w	r3, r3, #12
 80052fc:	2b08      	cmp	r3, #8
 80052fe:	d05c      	beq.n	80053ba <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	699b      	ldr	r3, [r3, #24]
 8005304:	2b02      	cmp	r3, #2
 8005306:	d141      	bne.n	800538c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005308:	4b4c      	ldr	r3, [pc, #304]	; (800543c <HAL_RCC_OscConfig+0x4ec>)
 800530a:	2200      	movs	r2, #0
 800530c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800530e:	f7fe f993 	bl	8003638 <HAL_GetTick>
 8005312:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005314:	e008      	b.n	8005328 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005316:	f7fe f98f 	bl	8003638 <HAL_GetTick>
 800531a:	4602      	mov	r2, r0
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	1ad3      	subs	r3, r2, r3
 8005320:	2b02      	cmp	r3, #2
 8005322:	d901      	bls.n	8005328 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005324:	2303      	movs	r3, #3
 8005326:	e081      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005328:	4b43      	ldr	r3, [pc, #268]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1f0      	bne.n	8005316 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	69da      	ldr	r2, [r3, #28]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6a1b      	ldr	r3, [r3, #32]
 800533c:	431a      	orrs	r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005342:	019b      	lsls	r3, r3, #6
 8005344:	431a      	orrs	r2, r3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800534a:	085b      	lsrs	r3, r3, #1
 800534c:	3b01      	subs	r3, #1
 800534e:	041b      	lsls	r3, r3, #16
 8005350:	431a      	orrs	r2, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005356:	061b      	lsls	r3, r3, #24
 8005358:	4937      	ldr	r1, [pc, #220]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 800535a:	4313      	orrs	r3, r2
 800535c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800535e:	4b37      	ldr	r3, [pc, #220]	; (800543c <HAL_RCC_OscConfig+0x4ec>)
 8005360:	2201      	movs	r2, #1
 8005362:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005364:	f7fe f968 	bl	8003638 <HAL_GetTick>
 8005368:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800536a:	e008      	b.n	800537e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800536c:	f7fe f964 	bl	8003638 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	2b02      	cmp	r3, #2
 8005378:	d901      	bls.n	800537e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	e056      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800537e:	4b2e      	ldr	r3, [pc, #184]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d0f0      	beq.n	800536c <HAL_RCC_OscConfig+0x41c>
 800538a:	e04e      	b.n	800542a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800538c:	4b2b      	ldr	r3, [pc, #172]	; (800543c <HAL_RCC_OscConfig+0x4ec>)
 800538e:	2200      	movs	r2, #0
 8005390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005392:	f7fe f951 	bl	8003638 <HAL_GetTick>
 8005396:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005398:	e008      	b.n	80053ac <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800539a:	f7fe f94d 	bl	8003638 <HAL_GetTick>
 800539e:	4602      	mov	r2, r0
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d901      	bls.n	80053ac <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80053a8:	2303      	movs	r3, #3
 80053aa:	e03f      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ac:	4b22      	ldr	r3, [pc, #136]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d1f0      	bne.n	800539a <HAL_RCC_OscConfig+0x44a>
 80053b8:	e037      	b.n	800542a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	699b      	ldr	r3, [r3, #24]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d101      	bne.n	80053c6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e032      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80053c6:	4b1c      	ldr	r3, [pc, #112]	; (8005438 <HAL_RCC_OscConfig+0x4e8>)
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	699b      	ldr	r3, [r3, #24]
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d028      	beq.n	8005426 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053de:	429a      	cmp	r2, r3
 80053e0:	d121      	bne.n	8005426 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d11a      	bne.n	8005426 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053f0:	68fa      	ldr	r2, [r7, #12]
 80053f2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80053f6:	4013      	ands	r3, r2
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80053fc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053fe:	4293      	cmp	r3, r2
 8005400:	d111      	bne.n	8005426 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800540c:	085b      	lsrs	r3, r3, #1
 800540e:	3b01      	subs	r3, #1
 8005410:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005412:	429a      	cmp	r2, r3
 8005414:	d107      	bne.n	8005426 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005420:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005422:	429a      	cmp	r2, r3
 8005424:	d001      	beq.n	800542a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e000      	b.n	800542c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	3718      	adds	r7, #24
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	40007000 	.word	0x40007000
 8005438:	40023800 	.word	0x40023800
 800543c:	42470060 	.word	0x42470060

08005440 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d101      	bne.n	8005454 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	e0cc      	b.n	80055ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005454:	4b68      	ldr	r3, [pc, #416]	; (80055f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 0307 	and.w	r3, r3, #7
 800545c:	683a      	ldr	r2, [r7, #0]
 800545e:	429a      	cmp	r2, r3
 8005460:	d90c      	bls.n	800547c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005462:	4b65      	ldr	r3, [pc, #404]	; (80055f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005464:	683a      	ldr	r2, [r7, #0]
 8005466:	b2d2      	uxtb	r2, r2
 8005468:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800546a:	4b63      	ldr	r3, [pc, #396]	; (80055f8 <HAL_RCC_ClockConfig+0x1b8>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0307 	and.w	r3, r3, #7
 8005472:	683a      	ldr	r2, [r7, #0]
 8005474:	429a      	cmp	r2, r3
 8005476:	d001      	beq.n	800547c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e0b8      	b.n	80055ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 0302 	and.w	r3, r3, #2
 8005484:	2b00      	cmp	r3, #0
 8005486:	d020      	beq.n	80054ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0304 	and.w	r3, r3, #4
 8005490:	2b00      	cmp	r3, #0
 8005492:	d005      	beq.n	80054a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005494:	4b59      	ldr	r3, [pc, #356]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	4a58      	ldr	r2, [pc, #352]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 800549a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800549e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0308 	and.w	r3, r3, #8
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d005      	beq.n	80054b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054ac:	4b53      	ldr	r3, [pc, #332]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	4a52      	ldr	r2, [pc, #328]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 80054b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80054b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054b8:	4b50      	ldr	r3, [pc, #320]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	494d      	ldr	r1, [pc, #308]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 80054c6:	4313      	orrs	r3, r2
 80054c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 0301 	and.w	r3, r3, #1
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d044      	beq.n	8005560 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d107      	bne.n	80054ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054de:	4b47      	ldr	r3, [pc, #284]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d119      	bne.n	800551e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	e07f      	b.n	80055ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d003      	beq.n	80054fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80054fa:	2b03      	cmp	r3, #3
 80054fc:	d107      	bne.n	800550e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054fe:	4b3f      	ldr	r3, [pc, #252]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d109      	bne.n	800551e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e06f      	b.n	80055ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800550e:	4b3b      	ldr	r3, [pc, #236]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f003 0302 	and.w	r3, r3, #2
 8005516:	2b00      	cmp	r3, #0
 8005518:	d101      	bne.n	800551e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e067      	b.n	80055ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800551e:	4b37      	ldr	r3, [pc, #220]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	f023 0203 	bic.w	r2, r3, #3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	4934      	ldr	r1, [pc, #208]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 800552c:	4313      	orrs	r3, r2
 800552e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005530:	f7fe f882 	bl	8003638 <HAL_GetTick>
 8005534:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005536:	e00a      	b.n	800554e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005538:	f7fe f87e 	bl	8003638 <HAL_GetTick>
 800553c:	4602      	mov	r2, r0
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	1ad3      	subs	r3, r2, r3
 8005542:	f241 3288 	movw	r2, #5000	; 0x1388
 8005546:	4293      	cmp	r3, r2
 8005548:	d901      	bls.n	800554e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800554a:	2303      	movs	r3, #3
 800554c:	e04f      	b.n	80055ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800554e:	4b2b      	ldr	r3, [pc, #172]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f003 020c 	and.w	r2, r3, #12
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	429a      	cmp	r2, r3
 800555e:	d1eb      	bne.n	8005538 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005560:	4b25      	ldr	r3, [pc, #148]	; (80055f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 0307 	and.w	r3, r3, #7
 8005568:	683a      	ldr	r2, [r7, #0]
 800556a:	429a      	cmp	r2, r3
 800556c:	d20c      	bcs.n	8005588 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800556e:	4b22      	ldr	r3, [pc, #136]	; (80055f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005570:	683a      	ldr	r2, [r7, #0]
 8005572:	b2d2      	uxtb	r2, r2
 8005574:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005576:	4b20      	ldr	r3, [pc, #128]	; (80055f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 0307 	and.w	r3, r3, #7
 800557e:	683a      	ldr	r2, [r7, #0]
 8005580:	429a      	cmp	r2, r3
 8005582:	d001      	beq.n	8005588 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	e032      	b.n	80055ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0304 	and.w	r3, r3, #4
 8005590:	2b00      	cmp	r3, #0
 8005592:	d008      	beq.n	80055a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005594:	4b19      	ldr	r3, [pc, #100]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	4916      	ldr	r1, [pc, #88]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 80055a2:	4313      	orrs	r3, r2
 80055a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0308 	and.w	r3, r3, #8
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d009      	beq.n	80055c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055b2:	4b12      	ldr	r3, [pc, #72]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	691b      	ldr	r3, [r3, #16]
 80055be:	00db      	lsls	r3, r3, #3
 80055c0:	490e      	ldr	r1, [pc, #56]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 80055c2:	4313      	orrs	r3, r2
 80055c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80055c6:	f000 f821 	bl	800560c <HAL_RCC_GetSysClockFreq>
 80055ca:	4602      	mov	r2, r0
 80055cc:	4b0b      	ldr	r3, [pc, #44]	; (80055fc <HAL_RCC_ClockConfig+0x1bc>)
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	091b      	lsrs	r3, r3, #4
 80055d2:	f003 030f 	and.w	r3, r3, #15
 80055d6:	490a      	ldr	r1, [pc, #40]	; (8005600 <HAL_RCC_ClockConfig+0x1c0>)
 80055d8:	5ccb      	ldrb	r3, [r1, r3]
 80055da:	fa22 f303 	lsr.w	r3, r2, r3
 80055de:	4a09      	ldr	r2, [pc, #36]	; (8005604 <HAL_RCC_ClockConfig+0x1c4>)
 80055e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80055e2:	4b09      	ldr	r3, [pc, #36]	; (8005608 <HAL_RCC_ClockConfig+0x1c8>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7fd ffe2 	bl	80035b0 <HAL_InitTick>

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3710      	adds	r7, #16
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	40023c00 	.word	0x40023c00
 80055fc:	40023800 	.word	0x40023800
 8005600:	08009114 	.word	0x08009114
 8005604:	20000024 	.word	0x20000024
 8005608:	20000028 	.word	0x20000028

0800560c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800560c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005610:	b084      	sub	sp, #16
 8005612:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005614:	2300      	movs	r3, #0
 8005616:	607b      	str	r3, [r7, #4]
 8005618:	2300      	movs	r3, #0
 800561a:	60fb      	str	r3, [r7, #12]
 800561c:	2300      	movs	r3, #0
 800561e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005620:	2300      	movs	r3, #0
 8005622:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005624:	4b67      	ldr	r3, [pc, #412]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	f003 030c 	and.w	r3, r3, #12
 800562c:	2b08      	cmp	r3, #8
 800562e:	d00d      	beq.n	800564c <HAL_RCC_GetSysClockFreq+0x40>
 8005630:	2b08      	cmp	r3, #8
 8005632:	f200 80bd 	bhi.w	80057b0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8005636:	2b00      	cmp	r3, #0
 8005638:	d002      	beq.n	8005640 <HAL_RCC_GetSysClockFreq+0x34>
 800563a:	2b04      	cmp	r3, #4
 800563c:	d003      	beq.n	8005646 <HAL_RCC_GetSysClockFreq+0x3a>
 800563e:	e0b7      	b.n	80057b0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005640:	4b61      	ldr	r3, [pc, #388]	; (80057c8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005642:	60bb      	str	r3, [r7, #8]
       break;
 8005644:	e0b7      	b.n	80057b6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005646:	4b61      	ldr	r3, [pc, #388]	; (80057cc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005648:	60bb      	str	r3, [r7, #8]
      break;
 800564a:	e0b4      	b.n	80057b6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800564c:	4b5d      	ldr	r3, [pc, #372]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005654:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005656:	4b5b      	ldr	r3, [pc, #364]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d04d      	beq.n	80056fe <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005662:	4b58      	ldr	r3, [pc, #352]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	099b      	lsrs	r3, r3, #6
 8005668:	461a      	mov	r2, r3
 800566a:	f04f 0300 	mov.w	r3, #0
 800566e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005672:	f04f 0100 	mov.w	r1, #0
 8005676:	ea02 0800 	and.w	r8, r2, r0
 800567a:	ea03 0901 	and.w	r9, r3, r1
 800567e:	4640      	mov	r0, r8
 8005680:	4649      	mov	r1, r9
 8005682:	f04f 0200 	mov.w	r2, #0
 8005686:	f04f 0300 	mov.w	r3, #0
 800568a:	014b      	lsls	r3, r1, #5
 800568c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005690:	0142      	lsls	r2, r0, #5
 8005692:	4610      	mov	r0, r2
 8005694:	4619      	mov	r1, r3
 8005696:	ebb0 0008 	subs.w	r0, r0, r8
 800569a:	eb61 0109 	sbc.w	r1, r1, r9
 800569e:	f04f 0200 	mov.w	r2, #0
 80056a2:	f04f 0300 	mov.w	r3, #0
 80056a6:	018b      	lsls	r3, r1, #6
 80056a8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80056ac:	0182      	lsls	r2, r0, #6
 80056ae:	1a12      	subs	r2, r2, r0
 80056b0:	eb63 0301 	sbc.w	r3, r3, r1
 80056b4:	f04f 0000 	mov.w	r0, #0
 80056b8:	f04f 0100 	mov.w	r1, #0
 80056bc:	00d9      	lsls	r1, r3, #3
 80056be:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80056c2:	00d0      	lsls	r0, r2, #3
 80056c4:	4602      	mov	r2, r0
 80056c6:	460b      	mov	r3, r1
 80056c8:	eb12 0208 	adds.w	r2, r2, r8
 80056cc:	eb43 0309 	adc.w	r3, r3, r9
 80056d0:	f04f 0000 	mov.w	r0, #0
 80056d4:	f04f 0100 	mov.w	r1, #0
 80056d8:	0259      	lsls	r1, r3, #9
 80056da:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80056de:	0250      	lsls	r0, r2, #9
 80056e0:	4602      	mov	r2, r0
 80056e2:	460b      	mov	r3, r1
 80056e4:	4610      	mov	r0, r2
 80056e6:	4619      	mov	r1, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	461a      	mov	r2, r3
 80056ec:	f04f 0300 	mov.w	r3, #0
 80056f0:	f7fb fbca 	bl	8000e88 <__aeabi_uldivmod>
 80056f4:	4602      	mov	r2, r0
 80056f6:	460b      	mov	r3, r1
 80056f8:	4613      	mov	r3, r2
 80056fa:	60fb      	str	r3, [r7, #12]
 80056fc:	e04a      	b.n	8005794 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056fe:	4b31      	ldr	r3, [pc, #196]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	099b      	lsrs	r3, r3, #6
 8005704:	461a      	mov	r2, r3
 8005706:	f04f 0300 	mov.w	r3, #0
 800570a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800570e:	f04f 0100 	mov.w	r1, #0
 8005712:	ea02 0400 	and.w	r4, r2, r0
 8005716:	ea03 0501 	and.w	r5, r3, r1
 800571a:	4620      	mov	r0, r4
 800571c:	4629      	mov	r1, r5
 800571e:	f04f 0200 	mov.w	r2, #0
 8005722:	f04f 0300 	mov.w	r3, #0
 8005726:	014b      	lsls	r3, r1, #5
 8005728:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800572c:	0142      	lsls	r2, r0, #5
 800572e:	4610      	mov	r0, r2
 8005730:	4619      	mov	r1, r3
 8005732:	1b00      	subs	r0, r0, r4
 8005734:	eb61 0105 	sbc.w	r1, r1, r5
 8005738:	f04f 0200 	mov.w	r2, #0
 800573c:	f04f 0300 	mov.w	r3, #0
 8005740:	018b      	lsls	r3, r1, #6
 8005742:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005746:	0182      	lsls	r2, r0, #6
 8005748:	1a12      	subs	r2, r2, r0
 800574a:	eb63 0301 	sbc.w	r3, r3, r1
 800574e:	f04f 0000 	mov.w	r0, #0
 8005752:	f04f 0100 	mov.w	r1, #0
 8005756:	00d9      	lsls	r1, r3, #3
 8005758:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800575c:	00d0      	lsls	r0, r2, #3
 800575e:	4602      	mov	r2, r0
 8005760:	460b      	mov	r3, r1
 8005762:	1912      	adds	r2, r2, r4
 8005764:	eb45 0303 	adc.w	r3, r5, r3
 8005768:	f04f 0000 	mov.w	r0, #0
 800576c:	f04f 0100 	mov.w	r1, #0
 8005770:	0299      	lsls	r1, r3, #10
 8005772:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005776:	0290      	lsls	r0, r2, #10
 8005778:	4602      	mov	r2, r0
 800577a:	460b      	mov	r3, r1
 800577c:	4610      	mov	r0, r2
 800577e:	4619      	mov	r1, r3
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	461a      	mov	r2, r3
 8005784:	f04f 0300 	mov.w	r3, #0
 8005788:	f7fb fb7e 	bl	8000e88 <__aeabi_uldivmod>
 800578c:	4602      	mov	r2, r0
 800578e:	460b      	mov	r3, r1
 8005790:	4613      	mov	r3, r2
 8005792:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005794:	4b0b      	ldr	r3, [pc, #44]	; (80057c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	0c1b      	lsrs	r3, r3, #16
 800579a:	f003 0303 	and.w	r3, r3, #3
 800579e:	3301      	adds	r3, #1
 80057a0:	005b      	lsls	r3, r3, #1
 80057a2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ac:	60bb      	str	r3, [r7, #8]
      break;
 80057ae:	e002      	b.n	80057b6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80057b0:	4b05      	ldr	r3, [pc, #20]	; (80057c8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80057b2:	60bb      	str	r3, [r7, #8]
      break;
 80057b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057b6:	68bb      	ldr	r3, [r7, #8]
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3710      	adds	r7, #16
 80057bc:	46bd      	mov	sp, r7
 80057be:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80057c2:	bf00      	nop
 80057c4:	40023800 	.word	0x40023800
 80057c8:	00f42400 	.word	0x00f42400
 80057cc:	007a1200 	.word	0x007a1200

080057d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057d0:	b480      	push	{r7}
 80057d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057d4:	4b03      	ldr	r3, [pc, #12]	; (80057e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80057d6:	681b      	ldr	r3, [r3, #0]
}
 80057d8:	4618      	mov	r0, r3
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	20000024 	.word	0x20000024

080057e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80057ec:	f7ff fff0 	bl	80057d0 <HAL_RCC_GetHCLKFreq>
 80057f0:	4602      	mov	r2, r0
 80057f2:	4b05      	ldr	r3, [pc, #20]	; (8005808 <HAL_RCC_GetPCLK1Freq+0x20>)
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	0a9b      	lsrs	r3, r3, #10
 80057f8:	f003 0307 	and.w	r3, r3, #7
 80057fc:	4903      	ldr	r1, [pc, #12]	; (800580c <HAL_RCC_GetPCLK1Freq+0x24>)
 80057fe:	5ccb      	ldrb	r3, [r1, r3]
 8005800:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005804:	4618      	mov	r0, r3
 8005806:	bd80      	pop	{r7, pc}
 8005808:	40023800 	.word	0x40023800
 800580c:	08009124 	.word	0x08009124

08005810 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005814:	f7ff ffdc 	bl	80057d0 <HAL_RCC_GetHCLKFreq>
 8005818:	4602      	mov	r2, r0
 800581a:	4b05      	ldr	r3, [pc, #20]	; (8005830 <HAL_RCC_GetPCLK2Freq+0x20>)
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	0b5b      	lsrs	r3, r3, #13
 8005820:	f003 0307 	and.w	r3, r3, #7
 8005824:	4903      	ldr	r1, [pc, #12]	; (8005834 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005826:	5ccb      	ldrb	r3, [r1, r3]
 8005828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800582c:	4618      	mov	r0, r3
 800582e:	bd80      	pop	{r7, pc}
 8005830:	40023800 	.word	0x40023800
 8005834:	08009124 	.word	0x08009124

08005838 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b082      	sub	sp, #8
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d101      	bne.n	800584a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	e07b      	b.n	8005942 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584e:	2b00      	cmp	r3, #0
 8005850:	d108      	bne.n	8005864 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800585a:	d009      	beq.n	8005870 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2200      	movs	r2, #0
 8005860:	61da      	str	r2, [r3, #28]
 8005862:	e005      	b.n	8005870 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2200      	movs	r2, #0
 8005874:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800587c:	b2db      	uxtb	r3, r3
 800587e:	2b00      	cmp	r3, #0
 8005880:	d106      	bne.n	8005890 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f7fd fcc2 	bl	8003214 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2202      	movs	r2, #2
 8005894:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	685b      	ldr	r3, [r3, #4]
 80058ac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80058b8:	431a      	orrs	r2, r3
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058c2:	431a      	orrs	r2, r3
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	691b      	ldr	r3, [r3, #16]
 80058c8:	f003 0302 	and.w	r3, r3, #2
 80058cc:	431a      	orrs	r2, r3
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	431a      	orrs	r2, r3
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058e0:	431a      	orrs	r2, r3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	69db      	ldr	r3, [r3, #28]
 80058e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80058ea:	431a      	orrs	r2, r3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a1b      	ldr	r3, [r3, #32]
 80058f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058f4:	ea42 0103 	orr.w	r1, r2, r3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058fc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	430a      	orrs	r2, r1
 8005906:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	699b      	ldr	r3, [r3, #24]
 800590c:	0c1b      	lsrs	r3, r3, #16
 800590e:	f003 0104 	and.w	r1, r3, #4
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005916:	f003 0210 	and.w	r2, r3, #16
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	430a      	orrs	r2, r1
 8005920:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	69da      	ldr	r2, [r3, #28]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005930:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	3708      	adds	r7, #8
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
	...

0800594c <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800594c:	b480      	push	{r7}
 800594e:	b087      	sub	sp, #28
 8005950:	af00      	add	r7, sp, #0
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	4613      	mov	r3, r2
 8005958:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800595a:	2300      	movs	r3, #0
 800595c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005964:	2b01      	cmp	r3, #1
 8005966:	d101      	bne.n	800596c <HAL_SPI_Transmit_IT+0x20>
 8005968:	2302      	movs	r3, #2
 800596a:	e06f      	b.n	8005a4c <HAL_SPI_Transmit_IT+0x100>
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d002      	beq.n	8005980 <HAL_SPI_Transmit_IT+0x34>
 800597a:	88fb      	ldrh	r3, [r7, #6]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d102      	bne.n	8005986 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005984:	e05d      	b.n	8005a42 <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800598c:	b2db      	uxtb	r3, r3
 800598e:	2b01      	cmp	r3, #1
 8005990:	d002      	beq.n	8005998 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8005992:	2302      	movs	r3, #2
 8005994:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005996:	e054      	b.n	8005a42 <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2203      	movs	r2, #3
 800599c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	68ba      	ldr	r2, [r7, #8]
 80059aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	88fa      	ldrh	r2, [r7, #6]
 80059b0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	88fa      	ldrh	r2, [r7, #6]
 80059b6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2200      	movs	r2, #0
 80059bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2200      	movs	r2, #0
 80059c2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2200      	movs	r2, #0
 80059c8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2200      	movs	r2, #0
 80059ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d003      	beq.n	80059e0 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	4a1f      	ldr	r2, [pc, #124]	; (8005a58 <HAL_SPI_Transmit_IT+0x10c>)
 80059dc:	645a      	str	r2, [r3, #68]	; 0x44
 80059de:	e002      	b.n	80059e6 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	4a1e      	ldr	r2, [pc, #120]	; (8005a5c <HAL_SPI_Transmit_IT+0x110>)
 80059e4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059ee:	d10f      	bne.n	8005a10 <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059fe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a0e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	685a      	ldr	r2, [r3, #4]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8005a1e:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a2a:	2b40      	cmp	r3, #64	; 0x40
 8005a2c:	d008      	beq.n	8005a40 <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a3c:	601a      	str	r2, [r3, #0]
 8005a3e:	e000      	b.n	8005a42 <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 8005a40:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005a4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	371c      	adds	r7, #28
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr
 8005a58:	08005ce3 	.word	0x08005ce3
 8005a5c:	08005c9d 	.word	0x08005c9d

08005a60 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b088      	sub	sp, #32
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005a78:	69bb      	ldr	r3, [r7, #24]
 8005a7a:	099b      	lsrs	r3, r3, #6
 8005a7c:	f003 0301 	and.w	r3, r3, #1
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d10f      	bne.n	8005aa4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d00a      	beq.n	8005aa4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	099b      	lsrs	r3, r3, #6
 8005a92:	f003 0301 	and.w	r3, r3, #1
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d004      	beq.n	8005aa4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	4798      	blx	r3
    return;
 8005aa2:	e0d7      	b.n	8005c54 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005aa4:	69bb      	ldr	r3, [r7, #24]
 8005aa6:	085b      	lsrs	r3, r3, #1
 8005aa8:	f003 0301 	and.w	r3, r3, #1
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d00a      	beq.n	8005ac6 <HAL_SPI_IRQHandler+0x66>
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	09db      	lsrs	r3, r3, #7
 8005ab4:	f003 0301 	and.w	r3, r3, #1
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d004      	beq.n	8005ac6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	4798      	blx	r3
    return;
 8005ac4:	e0c6      	b.n	8005c54 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	095b      	lsrs	r3, r3, #5
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10c      	bne.n	8005aec <HAL_SPI_IRQHandler+0x8c>
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	099b      	lsrs	r3, r3, #6
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d106      	bne.n	8005aec <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005ade:	69bb      	ldr	r3, [r7, #24]
 8005ae0:	0a1b      	lsrs	r3, r3, #8
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	f000 80b4 	beq.w	8005c54 <HAL_SPI_IRQHandler+0x1f4>
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	095b      	lsrs	r3, r3, #5
 8005af0:	f003 0301 	and.w	r3, r3, #1
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	f000 80ad 	beq.w	8005c54 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	099b      	lsrs	r3, r3, #6
 8005afe:	f003 0301 	and.w	r3, r3, #1
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d023      	beq.n	8005b4e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b03      	cmp	r3, #3
 8005b10:	d011      	beq.n	8005b36 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b16:	f043 0204 	orr.w	r2, r3, #4
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b1e:	2300      	movs	r3, #0
 8005b20:	617b      	str	r3, [r7, #20]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	617b      	str	r3, [r7, #20]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	617b      	str	r3, [r7, #20]
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	e00b      	b.n	8005b4e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b36:	2300      	movs	r3, #0
 8005b38:	613b      	str	r3, [r7, #16]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	613b      	str	r3, [r7, #16]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	613b      	str	r3, [r7, #16]
 8005b4a:	693b      	ldr	r3, [r7, #16]
        return;
 8005b4c:	e082      	b.n	8005c54 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	095b      	lsrs	r3, r3, #5
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d014      	beq.n	8005b84 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b5e:	f043 0201 	orr.w	r2, r3, #1
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005b66:	2300      	movs	r3, #0
 8005b68:	60fb      	str	r3, [r7, #12]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	60fb      	str	r3, [r7, #12]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b80:	601a      	str	r2, [r3, #0]
 8005b82:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005b84:	69bb      	ldr	r3, [r7, #24]
 8005b86:	0a1b      	lsrs	r3, r3, #8
 8005b88:	f003 0301 	and.w	r3, r3, #1
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d00c      	beq.n	8005baa <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b94:	f043 0208 	orr.w	r2, r3, #8
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	60bb      	str	r3, [r7, #8]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	60bb      	str	r3, [r7, #8]
 8005ba8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d04f      	beq.n	8005c52 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	685a      	ldr	r2, [r3, #4]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005bc0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005bca:	69fb      	ldr	r3, [r7, #28]
 8005bcc:	f003 0302 	and.w	r3, r3, #2
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d104      	bne.n	8005bde <HAL_SPI_IRQHandler+0x17e>
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	f003 0301 	and.w	r3, r3, #1
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d034      	beq.n	8005c48 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	685a      	ldr	r2, [r3, #4]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f022 0203 	bic.w	r2, r2, #3
 8005bec:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d011      	beq.n	8005c1a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bfa:	4a18      	ldr	r2, [pc, #96]	; (8005c5c <HAL_SPI_IRQHandler+0x1fc>)
 8005bfc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c02:	4618      	mov	r0, r3
 8005c04:	f7fe fd62 	bl	80046cc <HAL_DMA_Abort_IT>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d005      	beq.n	8005c1a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c12:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d016      	beq.n	8005c50 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c26:	4a0d      	ldr	r2, [pc, #52]	; (8005c5c <HAL_SPI_IRQHandler+0x1fc>)
 8005c28:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f7fe fd4c 	bl	80046cc <HAL_DMA_Abort_IT>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d00a      	beq.n	8005c50 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c3e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8005c46:	e003      	b.n	8005c50 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 f809 	bl	8005c60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005c4e:	e000      	b.n	8005c52 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005c50:	bf00      	nop
    return;
 8005c52:	bf00      	nop
  }
}
 8005c54:	3720      	adds	r7, #32
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	08005c75 	.word	0x08005c75

08005c60 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b084      	sub	sp, #16
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c80:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2200      	movs	r2, #0
 8005c86:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005c8e:	68f8      	ldr	r0, [r7, #12]
 8005c90:	f7ff ffe6 	bl	8005c60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c94:	bf00      	nop
 8005c96:	3710      	adds	r7, #16
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b082      	sub	sp, #8
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	330c      	adds	r3, #12
 8005cae:	7812      	ldrb	r2, [r2, #0]
 8005cb0:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb6:	1c5a      	adds	r2, r3, #1
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	b29a      	uxth	r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d102      	bne.n	8005cda <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f000 f8f1 	bl	8005ebc <SPI_CloseTx_ISR>
  }
}
 8005cda:	bf00      	nop
 8005cdc:	3708      	adds	r7, #8
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}

08005ce2 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005ce2:	b580      	push	{r7, lr}
 8005ce4:	b082      	sub	sp, #8
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cee:	881a      	ldrh	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cfa:	1c9a      	adds	r2, r3, #2
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	3b01      	subs	r3, #1
 8005d08:	b29a      	uxth	r2, r3
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d102      	bne.n	8005d1e <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f000 f8cf 	bl	8005ebc <SPI_CloseTx_ISR>
  }
}
 8005d1e:	bf00      	nop
 8005d20:	3708      	adds	r7, #8
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
	...

08005d28 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b088      	sub	sp, #32
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	603b      	str	r3, [r7, #0]
 8005d34:	4613      	mov	r3, r2
 8005d36:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d38:	f7fd fc7e 	bl	8003638 <HAL_GetTick>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d40:	1a9b      	subs	r3, r3, r2
 8005d42:	683a      	ldr	r2, [r7, #0]
 8005d44:	4413      	add	r3, r2
 8005d46:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d48:	f7fd fc76 	bl	8003638 <HAL_GetTick>
 8005d4c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d4e:	4b39      	ldr	r3, [pc, #228]	; (8005e34 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	015b      	lsls	r3, r3, #5
 8005d54:	0d1b      	lsrs	r3, r3, #20
 8005d56:	69fa      	ldr	r2, [r7, #28]
 8005d58:	fb02 f303 	mul.w	r3, r2, r3
 8005d5c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d5e:	e054      	b.n	8005e0a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d66:	d050      	beq.n	8005e0a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d68:	f7fd fc66 	bl	8003638 <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	69fa      	ldr	r2, [r7, #28]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d902      	bls.n	8005d7e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d78:	69fb      	ldr	r3, [r7, #28]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d13d      	bne.n	8005dfa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	685a      	ldr	r2, [r3, #4]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d8c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d96:	d111      	bne.n	8005dbc <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005da0:	d004      	beq.n	8005dac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005daa:	d107      	bne.n	8005dbc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dc0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dc4:	d10f      	bne.n	8005de6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005dd4:	601a      	str	r2, [r3, #0]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005de4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2201      	movs	r2, #1
 8005dea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2200      	movs	r2, #0
 8005df2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e017      	b.n	8005e2a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d101      	bne.n	8005e04 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005e00:	2300      	movs	r3, #0
 8005e02:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	3b01      	subs	r3, #1
 8005e08:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	689a      	ldr	r2, [r3, #8]
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	4013      	ands	r3, r2
 8005e14:	68ba      	ldr	r2, [r7, #8]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	bf0c      	ite	eq
 8005e1a:	2301      	moveq	r3, #1
 8005e1c:	2300      	movne	r3, #0
 8005e1e:	b2db      	uxtb	r3, r3
 8005e20:	461a      	mov	r2, r3
 8005e22:	79fb      	ldrb	r3, [r7, #7]
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d19b      	bne.n	8005d60 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e28:	2300      	movs	r3, #0
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3720      	adds	r7, #32
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	20000024 	.word	0x20000024

08005e38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b088      	sub	sp, #32
 8005e3c:	af02      	add	r7, sp, #8
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005e44:	4b1b      	ldr	r3, [pc, #108]	; (8005eb4 <SPI_EndRxTxTransaction+0x7c>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a1b      	ldr	r2, [pc, #108]	; (8005eb8 <SPI_EndRxTxTransaction+0x80>)
 8005e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4e:	0d5b      	lsrs	r3, r3, #21
 8005e50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005e54:	fb02 f303 	mul.w	r3, r2, r3
 8005e58:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e62:	d112      	bne.n	8005e8a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	9300      	str	r3, [sp, #0]
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	2180      	movs	r1, #128	; 0x80
 8005e6e:	68f8      	ldr	r0, [r7, #12]
 8005e70:	f7ff ff5a 	bl	8005d28 <SPI_WaitFlagStateUntilTimeout>
 8005e74:	4603      	mov	r3, r0
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d016      	beq.n	8005ea8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e7e:	f043 0220 	orr.w	r2, r3, #32
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005e86:	2303      	movs	r3, #3
 8005e88:	e00f      	b.n	8005eaa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d00a      	beq.n	8005ea6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	3b01      	subs	r3, #1
 8005e94:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ea0:	2b80      	cmp	r3, #128	; 0x80
 8005ea2:	d0f2      	beq.n	8005e8a <SPI_EndRxTxTransaction+0x52>
 8005ea4:	e000      	b.n	8005ea8 <SPI_EndRxTxTransaction+0x70>
        break;
 8005ea6:	bf00      	nop
  }

  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3718      	adds	r7, #24
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	20000024 	.word	0x20000024
 8005eb8:	165e9f81 	.word	0x165e9f81

08005ebc <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b086      	sub	sp, #24
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8005ec4:	4b2c      	ldr	r3, [pc, #176]	; (8005f78 <SPI_CloseTx_ISR+0xbc>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a2c      	ldr	r2, [pc, #176]	; (8005f7c <SPI_CloseTx_ISR+0xc0>)
 8005eca:	fba2 2303 	umull	r2, r3, r2, r3
 8005ece:	0a5b      	lsrs	r3, r3, #9
 8005ed0:	2264      	movs	r2, #100	; 0x64
 8005ed2:	fb02 f303 	mul.w	r3, r2, r3
 8005ed6:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ed8:	f7fd fbae 	bl	8003638 <HAL_GetTick>
 8005edc:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d106      	bne.n	8005ef2 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ee8:	f043 0220 	orr.w	r2, r3, #32
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005ef0:	e009      	b.n	8005f06 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	3b01      	subs	r3, #1
 8005ef6:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f003 0302 	and.w	r3, r3, #2
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d0eb      	beq.n	8005ede <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	685a      	ldr	r2, [r3, #4]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005f14:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005f16:	697a      	ldr	r2, [r7, #20]
 8005f18:	2164      	movs	r1, #100	; 0x64
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f7ff ff8c 	bl	8005e38 <SPI_EndRxTxTransaction>
 8005f20:	4603      	mov	r3, r0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d005      	beq.n	8005f32 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f2a:	f043 0220 	orr.w	r2, r3, #32
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	689b      	ldr	r3, [r3, #8]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d10a      	bne.n	8005f50 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	60fb      	str	r3, [r7, #12]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	68db      	ldr	r3, [r3, #12]
 8005f44:	60fb      	str	r3, [r7, #12]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	60fb      	str	r3, [r7, #12]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d003      	beq.n	8005f68 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f7ff fe7d 	bl	8005c60 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8005f66:	e002      	b.n	8005f6e <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f7fd f857 	bl	800301c <HAL_SPI_TxCpltCallback>
}
 8005f6e:	bf00      	nop
 8005f70:	3718      	adds	r7, #24
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	20000024 	.word	0x20000024
 8005f7c:	057619f1 	.word	0x057619f1

08005f80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b082      	sub	sp, #8
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d101      	bne.n	8005f92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e041      	b.n	8006016 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d106      	bne.n	8005fac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7fd f984 	bl	80032b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2202      	movs	r2, #2
 8005fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	3304      	adds	r3, #4
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	4610      	mov	r0, r2
 8005fc0:	f000 fade 	bl	8006580 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006014:	2300      	movs	r3, #0
}
 8006016:	4618      	mov	r0, r3
 8006018:	3708      	adds	r7, #8
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
	...

08006020 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006020:	b480      	push	{r7}
 8006022:	b085      	sub	sp, #20
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800602e:	b2db      	uxtb	r3, r3
 8006030:	2b01      	cmp	r3, #1
 8006032:	d001      	beq.n	8006038 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	e03c      	b.n	80060b2 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2202      	movs	r2, #2
 800603c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a1e      	ldr	r2, [pc, #120]	; (80060c0 <HAL_TIM_Base_Start+0xa0>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d018      	beq.n	800607c <HAL_TIM_Base_Start+0x5c>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006052:	d013      	beq.n	800607c <HAL_TIM_Base_Start+0x5c>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a1a      	ldr	r2, [pc, #104]	; (80060c4 <HAL_TIM_Base_Start+0xa4>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d00e      	beq.n	800607c <HAL_TIM_Base_Start+0x5c>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a19      	ldr	r2, [pc, #100]	; (80060c8 <HAL_TIM_Base_Start+0xa8>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d009      	beq.n	800607c <HAL_TIM_Base_Start+0x5c>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a17      	ldr	r2, [pc, #92]	; (80060cc <HAL_TIM_Base_Start+0xac>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d004      	beq.n	800607c <HAL_TIM_Base_Start+0x5c>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a16      	ldr	r2, [pc, #88]	; (80060d0 <HAL_TIM_Base_Start+0xb0>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d111      	bne.n	80060a0 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	f003 0307 	and.w	r3, r3, #7
 8006086:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2b06      	cmp	r3, #6
 800608c:	d010      	beq.n	80060b0 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f042 0201 	orr.w	r2, r2, #1
 800609c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800609e:	e007      	b.n	80060b0 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f042 0201 	orr.w	r2, r2, #1
 80060ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060b0:	2300      	movs	r3, #0
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	3714      	adds	r7, #20
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr
 80060be:	bf00      	nop
 80060c0:	40010000 	.word	0x40010000
 80060c4:	40000400 	.word	0x40000400
 80060c8:	40000800 	.word	0x40000800
 80060cc:	40000c00 	.word	0x40000c00
 80060d0:	40014000 	.word	0x40014000

080060d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b085      	sub	sp, #20
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d001      	beq.n	80060ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060e8:	2301      	movs	r3, #1
 80060ea:	e044      	b.n	8006176 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2202      	movs	r2, #2
 80060f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68da      	ldr	r2, [r3, #12]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f042 0201 	orr.w	r2, r2, #1
 8006102:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a1e      	ldr	r2, [pc, #120]	; (8006184 <HAL_TIM_Base_Start_IT+0xb0>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d018      	beq.n	8006140 <HAL_TIM_Base_Start_IT+0x6c>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006116:	d013      	beq.n	8006140 <HAL_TIM_Base_Start_IT+0x6c>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a1a      	ldr	r2, [pc, #104]	; (8006188 <HAL_TIM_Base_Start_IT+0xb4>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d00e      	beq.n	8006140 <HAL_TIM_Base_Start_IT+0x6c>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a19      	ldr	r2, [pc, #100]	; (800618c <HAL_TIM_Base_Start_IT+0xb8>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d009      	beq.n	8006140 <HAL_TIM_Base_Start_IT+0x6c>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a17      	ldr	r2, [pc, #92]	; (8006190 <HAL_TIM_Base_Start_IT+0xbc>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d004      	beq.n	8006140 <HAL_TIM_Base_Start_IT+0x6c>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a16      	ldr	r2, [pc, #88]	; (8006194 <HAL_TIM_Base_Start_IT+0xc0>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d111      	bne.n	8006164 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	f003 0307 	and.w	r3, r3, #7
 800614a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2b06      	cmp	r3, #6
 8006150:	d010      	beq.n	8006174 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f042 0201 	orr.w	r2, r2, #1
 8006160:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006162:	e007      	b.n	8006174 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f042 0201 	orr.w	r2, r2, #1
 8006172:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	4618      	mov	r0, r3
 8006178:	3714      	adds	r7, #20
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	40010000 	.word	0x40010000
 8006188:	40000400 	.word	0x40000400
 800618c:	40000800 	.word	0x40000800
 8006190:	40000c00 	.word	0x40000c00
 8006194:	40014000 	.word	0x40014000

08006198 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b082      	sub	sp, #8
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	691b      	ldr	r3, [r3, #16]
 80061a6:	f003 0302 	and.w	r3, r3, #2
 80061aa:	2b02      	cmp	r3, #2
 80061ac:	d122      	bne.n	80061f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	f003 0302 	and.w	r3, r3, #2
 80061b8:	2b02      	cmp	r3, #2
 80061ba:	d11b      	bne.n	80061f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f06f 0202 	mvn.w	r2, #2
 80061c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	699b      	ldr	r3, [r3, #24]
 80061d2:	f003 0303 	and.w	r3, r3, #3
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d003      	beq.n	80061e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f000 f9b2 	bl	8006544 <HAL_TIM_IC_CaptureCallback>
 80061e0:	e005      	b.n	80061ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f000 f9a4 	bl	8006530 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 f9b5 	bl	8006558 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	691b      	ldr	r3, [r3, #16]
 80061fa:	f003 0304 	and.w	r3, r3, #4
 80061fe:	2b04      	cmp	r3, #4
 8006200:	d122      	bne.n	8006248 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68db      	ldr	r3, [r3, #12]
 8006208:	f003 0304 	and.w	r3, r3, #4
 800620c:	2b04      	cmp	r3, #4
 800620e:	d11b      	bne.n	8006248 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f06f 0204 	mvn.w	r2, #4
 8006218:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2202      	movs	r2, #2
 800621e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	699b      	ldr	r3, [r3, #24]
 8006226:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800622a:	2b00      	cmp	r3, #0
 800622c:	d003      	beq.n	8006236 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f000 f988 	bl	8006544 <HAL_TIM_IC_CaptureCallback>
 8006234:	e005      	b.n	8006242 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 f97a 	bl	8006530 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f000 f98b 	bl	8006558 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	f003 0308 	and.w	r3, r3, #8
 8006252:	2b08      	cmp	r3, #8
 8006254:	d122      	bne.n	800629c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	f003 0308 	and.w	r3, r3, #8
 8006260:	2b08      	cmp	r3, #8
 8006262:	d11b      	bne.n	800629c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f06f 0208 	mvn.w	r2, #8
 800626c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2204      	movs	r2, #4
 8006272:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	69db      	ldr	r3, [r3, #28]
 800627a:	f003 0303 	and.w	r3, r3, #3
 800627e:	2b00      	cmp	r3, #0
 8006280:	d003      	beq.n	800628a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f000 f95e 	bl	8006544 <HAL_TIM_IC_CaptureCallback>
 8006288:	e005      	b.n	8006296 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 f950 	bl	8006530 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 f961 	bl	8006558 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	f003 0310 	and.w	r3, r3, #16
 80062a6:	2b10      	cmp	r3, #16
 80062a8:	d122      	bne.n	80062f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	f003 0310 	and.w	r3, r3, #16
 80062b4:	2b10      	cmp	r3, #16
 80062b6:	d11b      	bne.n	80062f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f06f 0210 	mvn.w	r2, #16
 80062c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2208      	movs	r2, #8
 80062c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	69db      	ldr	r3, [r3, #28]
 80062ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d003      	beq.n	80062de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 f934 	bl	8006544 <HAL_TIM_IC_CaptureCallback>
 80062dc:	e005      	b.n	80062ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 f926 	bl	8006530 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f000 f937 	bl	8006558 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	f003 0301 	and.w	r3, r3, #1
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d10e      	bne.n	800631c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	f003 0301 	and.w	r3, r3, #1
 8006308:	2b01      	cmp	r3, #1
 800630a:	d107      	bne.n	800631c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f06f 0201 	mvn.w	r2, #1
 8006314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f7fc fe96 	bl	8003048 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006326:	2b80      	cmp	r3, #128	; 0x80
 8006328:	d10e      	bne.n	8006348 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006334:	2b80      	cmp	r3, #128	; 0x80
 8006336:	d107      	bne.n	8006348 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f000 faae 	bl	80068a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006352:	2b40      	cmp	r3, #64	; 0x40
 8006354:	d10e      	bne.n	8006374 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	68db      	ldr	r3, [r3, #12]
 800635c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006360:	2b40      	cmp	r3, #64	; 0x40
 8006362:	d107      	bne.n	8006374 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800636c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 f8fc 	bl	800656c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	691b      	ldr	r3, [r3, #16]
 800637a:	f003 0320 	and.w	r3, r3, #32
 800637e:	2b20      	cmp	r3, #32
 8006380:	d10e      	bne.n	80063a0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	f003 0320 	and.w	r3, r3, #32
 800638c:	2b20      	cmp	r3, #32
 800638e:	d107      	bne.n	80063a0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f06f 0220 	mvn.w	r2, #32
 8006398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 fa78 	bl	8006890 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80063a0:	bf00      	nop
 80063a2:	3708      	adds	r7, #8
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}

080063a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d101      	bne.n	80063c0 <HAL_TIM_ConfigClockSource+0x18>
 80063bc:	2302      	movs	r3, #2
 80063be:	e0b3      	b.n	8006528 <HAL_TIM_ConfigClockSource+0x180>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2202      	movs	r2, #2
 80063cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80063de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063e6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	68fa      	ldr	r2, [r7, #12]
 80063ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063f8:	d03e      	beq.n	8006478 <HAL_TIM_ConfigClockSource+0xd0>
 80063fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063fe:	f200 8087 	bhi.w	8006510 <HAL_TIM_ConfigClockSource+0x168>
 8006402:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006406:	f000 8085 	beq.w	8006514 <HAL_TIM_ConfigClockSource+0x16c>
 800640a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800640e:	d87f      	bhi.n	8006510 <HAL_TIM_ConfigClockSource+0x168>
 8006410:	2b70      	cmp	r3, #112	; 0x70
 8006412:	d01a      	beq.n	800644a <HAL_TIM_ConfigClockSource+0xa2>
 8006414:	2b70      	cmp	r3, #112	; 0x70
 8006416:	d87b      	bhi.n	8006510 <HAL_TIM_ConfigClockSource+0x168>
 8006418:	2b60      	cmp	r3, #96	; 0x60
 800641a:	d050      	beq.n	80064be <HAL_TIM_ConfigClockSource+0x116>
 800641c:	2b60      	cmp	r3, #96	; 0x60
 800641e:	d877      	bhi.n	8006510 <HAL_TIM_ConfigClockSource+0x168>
 8006420:	2b50      	cmp	r3, #80	; 0x50
 8006422:	d03c      	beq.n	800649e <HAL_TIM_ConfigClockSource+0xf6>
 8006424:	2b50      	cmp	r3, #80	; 0x50
 8006426:	d873      	bhi.n	8006510 <HAL_TIM_ConfigClockSource+0x168>
 8006428:	2b40      	cmp	r3, #64	; 0x40
 800642a:	d058      	beq.n	80064de <HAL_TIM_ConfigClockSource+0x136>
 800642c:	2b40      	cmp	r3, #64	; 0x40
 800642e:	d86f      	bhi.n	8006510 <HAL_TIM_ConfigClockSource+0x168>
 8006430:	2b30      	cmp	r3, #48	; 0x30
 8006432:	d064      	beq.n	80064fe <HAL_TIM_ConfigClockSource+0x156>
 8006434:	2b30      	cmp	r3, #48	; 0x30
 8006436:	d86b      	bhi.n	8006510 <HAL_TIM_ConfigClockSource+0x168>
 8006438:	2b20      	cmp	r3, #32
 800643a:	d060      	beq.n	80064fe <HAL_TIM_ConfigClockSource+0x156>
 800643c:	2b20      	cmp	r3, #32
 800643e:	d867      	bhi.n	8006510 <HAL_TIM_ConfigClockSource+0x168>
 8006440:	2b00      	cmp	r3, #0
 8006442:	d05c      	beq.n	80064fe <HAL_TIM_ConfigClockSource+0x156>
 8006444:	2b10      	cmp	r3, #16
 8006446:	d05a      	beq.n	80064fe <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006448:	e062      	b.n	8006510 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6818      	ldr	r0, [r3, #0]
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	6899      	ldr	r1, [r3, #8]
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	685a      	ldr	r2, [r3, #4]
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	f000 f98b 	bl	8006774 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800646c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	68fa      	ldr	r2, [r7, #12]
 8006474:	609a      	str	r2, [r3, #8]
      break;
 8006476:	e04e      	b.n	8006516 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6818      	ldr	r0, [r3, #0]
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	6899      	ldr	r1, [r3, #8]
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	685a      	ldr	r2, [r3, #4]
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	f000 f974 	bl	8006774 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	689a      	ldr	r2, [r3, #8]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800649a:	609a      	str	r2, [r3, #8]
      break;
 800649c:	e03b      	b.n	8006516 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6818      	ldr	r0, [r3, #0]
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	6859      	ldr	r1, [r3, #4]
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	68db      	ldr	r3, [r3, #12]
 80064aa:	461a      	mov	r2, r3
 80064ac:	f000 f8e8 	bl	8006680 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2150      	movs	r1, #80	; 0x50
 80064b6:	4618      	mov	r0, r3
 80064b8:	f000 f941 	bl	800673e <TIM_ITRx_SetConfig>
      break;
 80064bc:	e02b      	b.n	8006516 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6818      	ldr	r0, [r3, #0]
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	6859      	ldr	r1, [r3, #4]
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	68db      	ldr	r3, [r3, #12]
 80064ca:	461a      	mov	r2, r3
 80064cc:	f000 f907 	bl	80066de <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	2160      	movs	r1, #96	; 0x60
 80064d6:	4618      	mov	r0, r3
 80064d8:	f000 f931 	bl	800673e <TIM_ITRx_SetConfig>
      break;
 80064dc:	e01b      	b.n	8006516 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6818      	ldr	r0, [r3, #0]
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	6859      	ldr	r1, [r3, #4]
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	68db      	ldr	r3, [r3, #12]
 80064ea:	461a      	mov	r2, r3
 80064ec:	f000 f8c8 	bl	8006680 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	2140      	movs	r1, #64	; 0x40
 80064f6:	4618      	mov	r0, r3
 80064f8:	f000 f921 	bl	800673e <TIM_ITRx_SetConfig>
      break;
 80064fc:	e00b      	b.n	8006516 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4619      	mov	r1, r3
 8006508:	4610      	mov	r0, r2
 800650a:	f000 f918 	bl	800673e <TIM_ITRx_SetConfig>
        break;
 800650e:	e002      	b.n	8006516 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006510:	bf00      	nop
 8006512:	e000      	b.n	8006516 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006514:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2201      	movs	r2, #1
 800651a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006526:	2300      	movs	r3, #0
}
 8006528:	4618      	mov	r0, r3
 800652a:	3710      	adds	r7, #16
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}

08006530 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006538:	bf00      	nop
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr

08006544 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006544:	b480      	push	{r7}
 8006546:	b083      	sub	sp, #12
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800654c:	bf00      	nop
 800654e:	370c      	adds	r7, #12
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006560:	bf00      	nop
 8006562:	370c      	adds	r7, #12
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr

0800656c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006574:	bf00      	nop
 8006576:	370c      	adds	r7, #12
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006580:	b480      	push	{r7}
 8006582:	b085      	sub	sp, #20
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
 8006588:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	4a34      	ldr	r2, [pc, #208]	; (8006664 <TIM_Base_SetConfig+0xe4>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d00f      	beq.n	80065b8 <TIM_Base_SetConfig+0x38>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800659e:	d00b      	beq.n	80065b8 <TIM_Base_SetConfig+0x38>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	4a31      	ldr	r2, [pc, #196]	; (8006668 <TIM_Base_SetConfig+0xe8>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d007      	beq.n	80065b8 <TIM_Base_SetConfig+0x38>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	4a30      	ldr	r2, [pc, #192]	; (800666c <TIM_Base_SetConfig+0xec>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d003      	beq.n	80065b8 <TIM_Base_SetConfig+0x38>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4a2f      	ldr	r2, [pc, #188]	; (8006670 <TIM_Base_SetConfig+0xf0>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d108      	bne.n	80065ca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	68fa      	ldr	r2, [r7, #12]
 80065c6:	4313      	orrs	r3, r2
 80065c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	4a25      	ldr	r2, [pc, #148]	; (8006664 <TIM_Base_SetConfig+0xe4>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d01b      	beq.n	800660a <TIM_Base_SetConfig+0x8a>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065d8:	d017      	beq.n	800660a <TIM_Base_SetConfig+0x8a>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a22      	ldr	r2, [pc, #136]	; (8006668 <TIM_Base_SetConfig+0xe8>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d013      	beq.n	800660a <TIM_Base_SetConfig+0x8a>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4a21      	ldr	r2, [pc, #132]	; (800666c <TIM_Base_SetConfig+0xec>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d00f      	beq.n	800660a <TIM_Base_SetConfig+0x8a>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a20      	ldr	r2, [pc, #128]	; (8006670 <TIM_Base_SetConfig+0xf0>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d00b      	beq.n	800660a <TIM_Base_SetConfig+0x8a>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a1f      	ldr	r2, [pc, #124]	; (8006674 <TIM_Base_SetConfig+0xf4>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d007      	beq.n	800660a <TIM_Base_SetConfig+0x8a>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a1e      	ldr	r2, [pc, #120]	; (8006678 <TIM_Base_SetConfig+0xf8>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d003      	beq.n	800660a <TIM_Base_SetConfig+0x8a>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a1d      	ldr	r2, [pc, #116]	; (800667c <TIM_Base_SetConfig+0xfc>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d108      	bne.n	800661c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006610:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	4313      	orrs	r3, r2
 800661a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	4313      	orrs	r3, r2
 8006628:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	689a      	ldr	r2, [r3, #8]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a08      	ldr	r2, [pc, #32]	; (8006664 <TIM_Base_SetConfig+0xe4>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d103      	bne.n	8006650 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	691a      	ldr	r2, [r3, #16]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2201      	movs	r2, #1
 8006654:	615a      	str	r2, [r3, #20]
}
 8006656:	bf00      	nop
 8006658:	3714      	adds	r7, #20
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop
 8006664:	40010000 	.word	0x40010000
 8006668:	40000400 	.word	0x40000400
 800666c:	40000800 	.word	0x40000800
 8006670:	40000c00 	.word	0x40000c00
 8006674:	40014000 	.word	0x40014000
 8006678:	40014400 	.word	0x40014400
 800667c:	40014800 	.word	0x40014800

08006680 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006680:	b480      	push	{r7}
 8006682:	b087      	sub	sp, #28
 8006684:	af00      	add	r7, sp, #0
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6a1b      	ldr	r3, [r3, #32]
 8006690:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	6a1b      	ldr	r3, [r3, #32]
 8006696:	f023 0201 	bic.w	r2, r3, #1
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	699b      	ldr	r3, [r3, #24]
 80066a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80066aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	011b      	lsls	r3, r3, #4
 80066b0:	693a      	ldr	r2, [r7, #16]
 80066b2:	4313      	orrs	r3, r2
 80066b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	f023 030a 	bic.w	r3, r3, #10
 80066bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80066be:	697a      	ldr	r2, [r7, #20]
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	693a      	ldr	r2, [r7, #16]
 80066ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	697a      	ldr	r2, [r7, #20]
 80066d0:	621a      	str	r2, [r3, #32]
}
 80066d2:	bf00      	nop
 80066d4:	371c      	adds	r7, #28
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr

080066de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066de:	b480      	push	{r7}
 80066e0:	b087      	sub	sp, #28
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	60f8      	str	r0, [r7, #12]
 80066e6:	60b9      	str	r1, [r7, #8]
 80066e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6a1b      	ldr	r3, [r3, #32]
 80066ee:	f023 0210 	bic.w	r2, r3, #16
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	699b      	ldr	r3, [r3, #24]
 80066fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6a1b      	ldr	r3, [r3, #32]
 8006700:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006708:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	031b      	lsls	r3, r3, #12
 800670e:	697a      	ldr	r2, [r7, #20]
 8006710:	4313      	orrs	r3, r2
 8006712:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800671a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	011b      	lsls	r3, r3, #4
 8006720:	693a      	ldr	r2, [r7, #16]
 8006722:	4313      	orrs	r3, r2
 8006724:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	697a      	ldr	r2, [r7, #20]
 800672a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	693a      	ldr	r2, [r7, #16]
 8006730:	621a      	str	r2, [r3, #32]
}
 8006732:	bf00      	nop
 8006734:	371c      	adds	r7, #28
 8006736:	46bd      	mov	sp, r7
 8006738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673c:	4770      	bx	lr

0800673e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800673e:	b480      	push	{r7}
 8006740:	b085      	sub	sp, #20
 8006742:	af00      	add	r7, sp, #0
 8006744:	6078      	str	r0, [r7, #4]
 8006746:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006754:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006756:	683a      	ldr	r2, [r7, #0]
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	4313      	orrs	r3, r2
 800675c:	f043 0307 	orr.w	r3, r3, #7
 8006760:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	68fa      	ldr	r2, [r7, #12]
 8006766:	609a      	str	r2, [r3, #8]
}
 8006768:	bf00      	nop
 800676a:	3714      	adds	r7, #20
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006774:	b480      	push	{r7}
 8006776:	b087      	sub	sp, #28
 8006778:	af00      	add	r7, sp, #0
 800677a:	60f8      	str	r0, [r7, #12]
 800677c:	60b9      	str	r1, [r7, #8]
 800677e:	607a      	str	r2, [r7, #4]
 8006780:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800678e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	021a      	lsls	r2, r3, #8
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	431a      	orrs	r2, r3
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	4313      	orrs	r3, r2
 800679c:	697a      	ldr	r2, [r7, #20]
 800679e:	4313      	orrs	r3, r2
 80067a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	697a      	ldr	r2, [r7, #20]
 80067a6:	609a      	str	r2, [r3, #8]
}
 80067a8:	bf00      	nop
 80067aa:	371c      	adds	r7, #28
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b085      	sub	sp, #20
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d101      	bne.n	80067cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80067c8:	2302      	movs	r3, #2
 80067ca:	e050      	b.n	800686e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2202      	movs	r2, #2
 80067d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	68fa      	ldr	r2, [r7, #12]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	68fa      	ldr	r2, [r7, #12]
 8006804:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a1c      	ldr	r2, [pc, #112]	; (800687c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d018      	beq.n	8006842 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006818:	d013      	beq.n	8006842 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a18      	ldr	r2, [pc, #96]	; (8006880 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d00e      	beq.n	8006842 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a16      	ldr	r2, [pc, #88]	; (8006884 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d009      	beq.n	8006842 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a15      	ldr	r2, [pc, #84]	; (8006888 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d004      	beq.n	8006842 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a13      	ldr	r2, [pc, #76]	; (800688c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d10c      	bne.n	800685c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006848:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	68ba      	ldr	r2, [r7, #8]
 8006850:	4313      	orrs	r3, r2
 8006852:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	68ba      	ldr	r2, [r7, #8]
 800685a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800686c:	2300      	movs	r3, #0
}
 800686e:	4618      	mov	r0, r3
 8006870:	3714      	adds	r7, #20
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr
 800687a:	bf00      	nop
 800687c:	40010000 	.word	0x40010000
 8006880:	40000400 	.word	0x40000400
 8006884:	40000800 	.word	0x40000800
 8006888:	40000c00 	.word	0x40000c00
 800688c:	40014000 	.word	0x40014000

08006890 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006898:	bf00      	nop
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80068ac:	bf00      	nop
 80068ae:	370c      	adds	r7, #12
 80068b0:	46bd      	mov	sp, r7
 80068b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b6:	4770      	bx	lr

080068b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d101      	bne.n	80068ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	e03f      	b.n	800694a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d106      	bne.n	80068e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f7fc fd26 	bl	8003330 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2224      	movs	r2, #36	; 0x24
 80068e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	68da      	ldr	r2, [r3, #12]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80068fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 fcbf 	bl	8007280 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	691a      	ldr	r2, [r3, #16]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006910:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	695a      	ldr	r2, [r3, #20]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006920:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	68da      	ldr	r2, [r3, #12]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006930:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2200      	movs	r2, #0
 8006936:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2220      	movs	r2, #32
 800693c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2220      	movs	r2, #32
 8006944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006948:	2300      	movs	r3, #0
}
 800694a:	4618      	mov	r0, r3
 800694c:	3708      	adds	r7, #8
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}

08006952 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006952:	b580      	push	{r7, lr}
 8006954:	b08a      	sub	sp, #40	; 0x28
 8006956:	af02      	add	r7, sp, #8
 8006958:	60f8      	str	r0, [r7, #12]
 800695a:	60b9      	str	r1, [r7, #8]
 800695c:	603b      	str	r3, [r7, #0]
 800695e:	4613      	mov	r3, r2
 8006960:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006962:	2300      	movs	r3, #0
 8006964:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800696c:	b2db      	uxtb	r3, r3
 800696e:	2b20      	cmp	r3, #32
 8006970:	d17c      	bne.n	8006a6c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d002      	beq.n	800697e <HAL_UART_Transmit+0x2c>
 8006978:	88fb      	ldrh	r3, [r7, #6]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d101      	bne.n	8006982 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800697e:	2301      	movs	r3, #1
 8006980:	e075      	b.n	8006a6e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006988:	2b01      	cmp	r3, #1
 800698a:	d101      	bne.n	8006990 <HAL_UART_Transmit+0x3e>
 800698c:	2302      	movs	r3, #2
 800698e:	e06e      	b.n	8006a6e <HAL_UART_Transmit+0x11c>
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2200      	movs	r2, #0
 800699c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2221      	movs	r2, #33	; 0x21
 80069a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80069a6:	f7fc fe47 	bl	8003638 <HAL_GetTick>
 80069aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	88fa      	ldrh	r2, [r7, #6]
 80069b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	88fa      	ldrh	r2, [r7, #6]
 80069b6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	689b      	ldr	r3, [r3, #8]
 80069bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069c0:	d108      	bne.n	80069d4 <HAL_UART_Transmit+0x82>
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	691b      	ldr	r3, [r3, #16]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d104      	bne.n	80069d4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80069ca:	2300      	movs	r3, #0
 80069cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	61bb      	str	r3, [r7, #24]
 80069d2:	e003      	b.n	80069dc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80069d8:	2300      	movs	r3, #0
 80069da:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	2200      	movs	r2, #0
 80069e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80069e4:	e02a      	b.n	8006a3c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	9300      	str	r3, [sp, #0]
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	2200      	movs	r2, #0
 80069ee:	2180      	movs	r1, #128	; 0x80
 80069f0:	68f8      	ldr	r0, [r7, #12]
 80069f2:	f000 fa81 	bl	8006ef8 <UART_WaitOnFlagUntilTimeout>
 80069f6:	4603      	mov	r3, r0
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d001      	beq.n	8006a00 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80069fc:	2303      	movs	r3, #3
 80069fe:	e036      	b.n	8006a6e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d10b      	bne.n	8006a1e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a06:	69bb      	ldr	r3, [r7, #24]
 8006a08:	881b      	ldrh	r3, [r3, #0]
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a14:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006a16:	69bb      	ldr	r3, [r7, #24]
 8006a18:	3302      	adds	r3, #2
 8006a1a:	61bb      	str	r3, [r7, #24]
 8006a1c:	e007      	b.n	8006a2e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	781a      	ldrb	r2, [r3, #0]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	3b01      	subs	r3, #1
 8006a36:	b29a      	uxth	r2, r3
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d1cf      	bne.n	80069e6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	2140      	movs	r1, #64	; 0x40
 8006a50:	68f8      	ldr	r0, [r7, #12]
 8006a52:	f000 fa51 	bl	8006ef8 <UART_WaitOnFlagUntilTimeout>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d001      	beq.n	8006a60 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	e006      	b.n	8006a6e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2220      	movs	r2, #32
 8006a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	e000      	b.n	8006a6e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006a6c:	2302      	movs	r3, #2
  }
}
 8006a6e:	4618      	mov	r0, r3
 8006a70:	3720      	adds	r7, #32
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bd80      	pop	{r7, pc}

08006a76 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a76:	b480      	push	{r7}
 8006a78:	b085      	sub	sp, #20
 8006a7a:	af00      	add	r7, sp, #0
 8006a7c:	60f8      	str	r0, [r7, #12]
 8006a7e:	60b9      	str	r1, [r7, #8]
 8006a80:	4613      	mov	r3, r2
 8006a82:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	2b20      	cmp	r3, #32
 8006a8e:	d130      	bne.n	8006af2 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d002      	beq.n	8006a9c <HAL_UART_Transmit_IT+0x26>
 8006a96:	88fb      	ldrh	r3, [r7, #6]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d101      	bne.n	8006aa0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e029      	b.n	8006af4 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d101      	bne.n	8006aae <HAL_UART_Transmit_IT+0x38>
 8006aaa:	2302      	movs	r3, #2
 8006aac:	e022      	b.n	8006af4 <HAL_UART_Transmit_IT+0x7e>
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2201      	movs	r2, #1
 8006ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	68ba      	ldr	r2, [r7, #8]
 8006aba:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	88fa      	ldrh	r2, [r7, #6]
 8006ac0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	88fa      	ldrh	r2, [r7, #6]
 8006ac6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2200      	movs	r2, #0
 8006acc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2221      	movs	r2, #33	; 0x21
 8006ad2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68da      	ldr	r2, [r3, #12]
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006aec:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006aee:	2300      	movs	r3, #0
 8006af0:	e000      	b.n	8006af4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006af2:	2302      	movs	r3, #2
  }
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3714      	adds	r7, #20
 8006af8:	46bd      	mov	sp, r7
 8006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afe:	4770      	bx	lr

08006b00 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	60f8      	str	r0, [r7, #12]
 8006b08:	60b9      	str	r1, [r7, #8]
 8006b0a:	4613      	mov	r3, r2
 8006b0c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	2b20      	cmp	r3, #32
 8006b18:	d11d      	bne.n	8006b56 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d002      	beq.n	8006b26 <HAL_UART_Receive_IT+0x26>
 8006b20:	88fb      	ldrh	r3, [r7, #6]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d101      	bne.n	8006b2a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006b26:	2301      	movs	r3, #1
 8006b28:	e016      	b.n	8006b58 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d101      	bne.n	8006b38 <HAL_UART_Receive_IT+0x38>
 8006b34:	2302      	movs	r3, #2
 8006b36:	e00f      	b.n	8006b58 <HAL_UART_Receive_IT+0x58>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2200      	movs	r2, #0
 8006b44:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006b46:	88fb      	ldrh	r3, [r7, #6]
 8006b48:	461a      	mov	r2, r3
 8006b4a:	68b9      	ldr	r1, [r7, #8]
 8006b4c:	68f8      	ldr	r0, [r7, #12]
 8006b4e:	f000 fa1d 	bl	8006f8c <UART_Start_Receive_IT>
 8006b52:	4603      	mov	r3, r0
 8006b54:	e000      	b.n	8006b58 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006b56:	2302      	movs	r3, #2
  }
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3710      	adds	r7, #16
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b08a      	sub	sp, #40	; 0x28
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	68db      	ldr	r3, [r3, #12]
 8006b76:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	695b      	ldr	r3, [r3, #20]
 8006b7e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006b80:	2300      	movs	r3, #0
 8006b82:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006b84:	2300      	movs	r3, #0
 8006b86:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b8a:	f003 030f 	and.w	r3, r3, #15
 8006b8e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006b90:	69bb      	ldr	r3, [r7, #24]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d10d      	bne.n	8006bb2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b98:	f003 0320 	and.w	r3, r3, #32
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d008      	beq.n	8006bb2 <HAL_UART_IRQHandler+0x52>
 8006ba0:	6a3b      	ldr	r3, [r7, #32]
 8006ba2:	f003 0320 	and.w	r3, r3, #32
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d003      	beq.n	8006bb2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 fad1 	bl	8007152 <UART_Receive_IT>
      return;
 8006bb0:	e17c      	b.n	8006eac <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006bb2:	69bb      	ldr	r3, [r7, #24]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	f000 80b1 	beq.w	8006d1c <HAL_UART_IRQHandler+0x1bc>
 8006bba:	69fb      	ldr	r3, [r7, #28]
 8006bbc:	f003 0301 	and.w	r3, r3, #1
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d105      	bne.n	8006bd0 <HAL_UART_IRQHandler+0x70>
 8006bc4:	6a3b      	ldr	r3, [r7, #32]
 8006bc6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	f000 80a6 	beq.w	8006d1c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd2:	f003 0301 	and.w	r3, r3, #1
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d00a      	beq.n	8006bf0 <HAL_UART_IRQHandler+0x90>
 8006bda:	6a3b      	ldr	r3, [r7, #32]
 8006bdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d005      	beq.n	8006bf0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be8:	f043 0201 	orr.w	r2, r3, #1
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf2:	f003 0304 	and.w	r3, r3, #4
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d00a      	beq.n	8006c10 <HAL_UART_IRQHandler+0xb0>
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	f003 0301 	and.w	r3, r3, #1
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d005      	beq.n	8006c10 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c08:	f043 0202 	orr.w	r2, r3, #2
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c12:	f003 0302 	and.w	r3, r3, #2
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d00a      	beq.n	8006c30 <HAL_UART_IRQHandler+0xd0>
 8006c1a:	69fb      	ldr	r3, [r7, #28]
 8006c1c:	f003 0301 	and.w	r3, r3, #1
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d005      	beq.n	8006c30 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c28:	f043 0204 	orr.w	r2, r3, #4
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c32:	f003 0308 	and.w	r3, r3, #8
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d00f      	beq.n	8006c5a <HAL_UART_IRQHandler+0xfa>
 8006c3a:	6a3b      	ldr	r3, [r7, #32]
 8006c3c:	f003 0320 	and.w	r3, r3, #32
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d104      	bne.n	8006c4e <HAL_UART_IRQHandler+0xee>
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	f003 0301 	and.w	r3, r3, #1
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d005      	beq.n	8006c5a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c52:	f043 0208 	orr.w	r2, r3, #8
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	f000 811f 	beq.w	8006ea2 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c66:	f003 0320 	and.w	r3, r3, #32
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d007      	beq.n	8006c7e <HAL_UART_IRQHandler+0x11e>
 8006c6e:	6a3b      	ldr	r3, [r7, #32]
 8006c70:	f003 0320 	and.w	r3, r3, #32
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d002      	beq.n	8006c7e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f000 fa6a 	bl	8007152 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	695b      	ldr	r3, [r3, #20]
 8006c84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c88:	2b40      	cmp	r3, #64	; 0x40
 8006c8a:	bf0c      	ite	eq
 8006c8c:	2301      	moveq	r3, #1
 8006c8e:	2300      	movne	r3, #0
 8006c90:	b2db      	uxtb	r3, r3
 8006c92:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c98:	f003 0308 	and.w	r3, r3, #8
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d102      	bne.n	8006ca6 <HAL_UART_IRQHandler+0x146>
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d031      	beq.n	8006d0a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f000 f9aa 	bl	8007000 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	695b      	ldr	r3, [r3, #20]
 8006cb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cb6:	2b40      	cmp	r3, #64	; 0x40
 8006cb8:	d123      	bne.n	8006d02 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	695a      	ldr	r2, [r3, #20]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cc8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d013      	beq.n	8006cfa <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd6:	4a77      	ldr	r2, [pc, #476]	; (8006eb4 <HAL_UART_IRQHandler+0x354>)
 8006cd8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f7fd fcf4 	bl	80046cc <HAL_DMA_Abort_IT>
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d016      	beq.n	8006d18 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006cf4:	4610      	mov	r0, r2
 8006cf6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cf8:	e00e      	b.n	8006d18 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 f8e6 	bl	8006ecc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d00:	e00a      	b.n	8006d18 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f000 f8e2 	bl	8006ecc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d08:	e006      	b.n	8006d18 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 f8de 	bl	8006ecc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2200      	movs	r2, #0
 8006d14:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006d16:	e0c4      	b.n	8006ea2 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d18:	bf00      	nop
    return;
 8006d1a:	e0c2      	b.n	8006ea2 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	f040 80a2 	bne.w	8006e6a <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d28:	f003 0310 	and.w	r3, r3, #16
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	f000 809c 	beq.w	8006e6a <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006d32:	6a3b      	ldr	r3, [r7, #32]
 8006d34:	f003 0310 	and.w	r3, r3, #16
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	f000 8096 	beq.w	8006e6a <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006d3e:	2300      	movs	r3, #0
 8006d40:	60fb      	str	r3, [r7, #12]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	60fb      	str	r3, [r7, #12]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	60fb      	str	r3, [r7, #12]
 8006d52:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	695b      	ldr	r3, [r3, #20]
 8006d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d5e:	2b40      	cmp	r3, #64	; 0x40
 8006d60:	d14f      	bne.n	8006e02 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006d6c:	8a3b      	ldrh	r3, [r7, #16]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	f000 8099 	beq.w	8006ea6 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006d78:	8a3a      	ldrh	r2, [r7, #16]
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	f080 8093 	bcs.w	8006ea6 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	8a3a      	ldrh	r2, [r7, #16]
 8006d84:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d8a:	69db      	ldr	r3, [r3, #28]
 8006d8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d90:	d02b      	beq.n	8006dea <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	68da      	ldr	r2, [r3, #12]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006da0:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	695a      	ldr	r2, [r3, #20]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f022 0201 	bic.w	r2, r2, #1
 8006db0:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	695a      	ldr	r2, [r3, #20]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006dc0:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2220      	movs	r2, #32
 8006dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	68da      	ldr	r2, [r3, #12]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f022 0210 	bic.w	r2, r2, #16
 8006dde:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006de4:	4618      	mov	r0, r3
 8006de6:	f7fd fc01 	bl	80045ec <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006df2:	b29b      	uxth	r3, r3
 8006df4:	1ad3      	subs	r3, r2, r3
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	4619      	mov	r1, r3
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 f870 	bl	8006ee0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006e00:	e051      	b.n	8006ea6 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	1ad3      	subs	r3, r2, r3
 8006e0e:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d047      	beq.n	8006eaa <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8006e1a:	8a7b      	ldrh	r3, [r7, #18]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d044      	beq.n	8006eaa <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	68da      	ldr	r2, [r3, #12]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006e2e:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	695a      	ldr	r2, [r3, #20]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f022 0201 	bic.w	r2, r2, #1
 8006e3e:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2220      	movs	r2, #32
 8006e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68da      	ldr	r2, [r3, #12]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f022 0210 	bic.w	r2, r2, #16
 8006e5c:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006e5e:	8a7b      	ldrh	r3, [r7, #18]
 8006e60:	4619      	mov	r1, r3
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f000 f83c 	bl	8006ee0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006e68:	e01f      	b.n	8006eaa <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d008      	beq.n	8006e86 <HAL_UART_IRQHandler+0x326>
 8006e74:	6a3b      	ldr	r3, [r7, #32]
 8006e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d003      	beq.n	8006e86 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f000 f8ff 	bl	8007082 <UART_Transmit_IT>
    return;
 8006e84:	e012      	b.n	8006eac <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d00d      	beq.n	8006eac <HAL_UART_IRQHandler+0x34c>
 8006e90:	6a3b      	ldr	r3, [r7, #32]
 8006e92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d008      	beq.n	8006eac <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 f941 	bl	8007122 <UART_EndTransmit_IT>
    return;
 8006ea0:	e004      	b.n	8006eac <HAL_UART_IRQHandler+0x34c>
    return;
 8006ea2:	bf00      	nop
 8006ea4:	e002      	b.n	8006eac <HAL_UART_IRQHandler+0x34c>
      return;
 8006ea6:	bf00      	nop
 8006ea8:	e000      	b.n	8006eac <HAL_UART_IRQHandler+0x34c>
      return;
 8006eaa:	bf00      	nop
  }
}
 8006eac:	3728      	adds	r7, #40	; 0x28
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}
 8006eb2:	bf00      	nop
 8006eb4:	0800705b 	.word	0x0800705b

08006eb8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006ec0:	bf00      	nop
 8006ec2:	370c      	adds	r7, #12
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eca:	4770      	bx	lr

08006ecc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b083      	sub	sp, #12
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006ed4:	bf00      	nop
 8006ed6:	370c      	adds	r7, #12
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr

08006ee0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
 8006ee8:	460b      	mov	r3, r1
 8006eea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006eec:	bf00      	nop
 8006eee:	370c      	adds	r7, #12
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr

08006ef8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b084      	sub	sp, #16
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	60b9      	str	r1, [r7, #8]
 8006f02:	603b      	str	r3, [r7, #0]
 8006f04:	4613      	mov	r3, r2
 8006f06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f08:	e02c      	b.n	8006f64 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f0a:	69bb      	ldr	r3, [r7, #24]
 8006f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f10:	d028      	beq.n	8006f64 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006f12:	69bb      	ldr	r3, [r7, #24]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d007      	beq.n	8006f28 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f18:	f7fc fb8e 	bl	8003638 <HAL_GetTick>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	1ad3      	subs	r3, r2, r3
 8006f22:	69ba      	ldr	r2, [r7, #24]
 8006f24:	429a      	cmp	r2, r3
 8006f26:	d21d      	bcs.n	8006f64 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	68da      	ldr	r2, [r3, #12]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006f36:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	695a      	ldr	r2, [r3, #20]
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f022 0201 	bic.w	r2, r2, #1
 8006f46:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2220      	movs	r2, #32
 8006f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2220      	movs	r2, #32
 8006f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006f60:	2303      	movs	r3, #3
 8006f62:	e00f      	b.n	8006f84 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	4013      	ands	r3, r2
 8006f6e:	68ba      	ldr	r2, [r7, #8]
 8006f70:	429a      	cmp	r2, r3
 8006f72:	bf0c      	ite	eq
 8006f74:	2301      	moveq	r3, #1
 8006f76:	2300      	movne	r3, #0
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	461a      	mov	r2, r3
 8006f7c:	79fb      	ldrb	r3, [r7, #7]
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d0c3      	beq.n	8006f0a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006f82:	2300      	movs	r3, #0
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3710      	adds	r7, #16
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}

08006f8c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b085      	sub	sp, #20
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	60f8      	str	r0, [r7, #12]
 8006f94:	60b9      	str	r1, [r7, #8]
 8006f96:	4613      	mov	r3, r2
 8006f98:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	68ba      	ldr	r2, [r7, #8]
 8006f9e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	88fa      	ldrh	r2, [r7, #6]
 8006fa4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	88fa      	ldrh	r2, [r7, #6]
 8006faa:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2222      	movs	r2, #34	; 0x22
 8006fb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	68da      	ldr	r2, [r3, #12]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fd0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	695a      	ldr	r2, [r3, #20]
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f042 0201 	orr.w	r2, r2, #1
 8006fe0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	68da      	ldr	r2, [r3, #12]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f042 0220 	orr.w	r2, r2, #32
 8006ff0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006ff2:	2300      	movs	r3, #0
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3714      	adds	r7, #20
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffe:	4770      	bx	lr

08007000 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007000:	b480      	push	{r7}
 8007002:	b083      	sub	sp, #12
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	68da      	ldr	r2, [r3, #12]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007016:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	695a      	ldr	r2, [r3, #20]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f022 0201 	bic.w	r2, r2, #1
 8007026:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800702c:	2b01      	cmp	r3, #1
 800702e:	d107      	bne.n	8007040 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	68da      	ldr	r2, [r3, #12]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f022 0210 	bic.w	r2, r2, #16
 800703e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2220      	movs	r2, #32
 8007044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2200      	movs	r2, #0
 800704c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800704e:	bf00      	nop
 8007050:	370c      	adds	r7, #12
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr

0800705a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800705a:	b580      	push	{r7, lr}
 800705c:	b084      	sub	sp, #16
 800705e:	af00      	add	r7, sp, #0
 8007060:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007066:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2200      	movs	r2, #0
 800706c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2200      	movs	r2, #0
 8007072:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007074:	68f8      	ldr	r0, [r7, #12]
 8007076:	f7ff ff29 	bl	8006ecc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800707a:	bf00      	nop
 800707c:	3710      	adds	r7, #16
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}

08007082 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007082:	b480      	push	{r7}
 8007084:	b085      	sub	sp, #20
 8007086:	af00      	add	r7, sp, #0
 8007088:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007090:	b2db      	uxtb	r3, r3
 8007092:	2b21      	cmp	r3, #33	; 0x21
 8007094:	d13e      	bne.n	8007114 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800709e:	d114      	bne.n	80070ca <UART_Transmit_IT+0x48>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	691b      	ldr	r3, [r3, #16]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d110      	bne.n	80070ca <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6a1b      	ldr	r3, [r3, #32]
 80070ac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	881b      	ldrh	r3, [r3, #0]
 80070b2:	461a      	mov	r2, r3
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070bc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a1b      	ldr	r3, [r3, #32]
 80070c2:	1c9a      	adds	r2, r3, #2
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	621a      	str	r2, [r3, #32]
 80070c8:	e008      	b.n	80070dc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6a1b      	ldr	r3, [r3, #32]
 80070ce:	1c59      	adds	r1, r3, #1
 80070d0:	687a      	ldr	r2, [r7, #4]
 80070d2:	6211      	str	r1, [r2, #32]
 80070d4:	781a      	ldrb	r2, [r3, #0]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80070e0:	b29b      	uxth	r3, r3
 80070e2:	3b01      	subs	r3, #1
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	687a      	ldr	r2, [r7, #4]
 80070e8:	4619      	mov	r1, r3
 80070ea:	84d1      	strh	r1, [r2, #38]	; 0x26
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d10f      	bne.n	8007110 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	68da      	ldr	r2, [r3, #12]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80070fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	68da      	ldr	r2, [r3, #12]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800710e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007110:	2300      	movs	r3, #0
 8007112:	e000      	b.n	8007116 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007114:	2302      	movs	r3, #2
  }
}
 8007116:	4618      	mov	r0, r3
 8007118:	3714      	adds	r7, #20
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr

08007122 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007122:	b580      	push	{r7, lr}
 8007124:	b082      	sub	sp, #8
 8007126:	af00      	add	r7, sp, #0
 8007128:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	68da      	ldr	r2, [r3, #12]
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007138:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2220      	movs	r2, #32
 800713e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f7ff feb8 	bl	8006eb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007148:	2300      	movs	r3, #0
}
 800714a:	4618      	mov	r0, r3
 800714c:	3708      	adds	r7, #8
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}

08007152 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007152:	b580      	push	{r7, lr}
 8007154:	b084      	sub	sp, #16
 8007156:	af00      	add	r7, sp, #0
 8007158:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007160:	b2db      	uxtb	r3, r3
 8007162:	2b22      	cmp	r3, #34	; 0x22
 8007164:	f040 8087 	bne.w	8007276 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007170:	d117      	bne.n	80071a2 <UART_Receive_IT+0x50>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	691b      	ldr	r3, [r3, #16]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d113      	bne.n	80071a2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800717a:	2300      	movs	r3, #0
 800717c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007182:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	b29b      	uxth	r3, r3
 800718c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007190:	b29a      	uxth	r2, r3
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800719a:	1c9a      	adds	r2, r3, #2
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	629a      	str	r2, [r3, #40]	; 0x28
 80071a0:	e026      	b.n	80071f0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071a6:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 80071a8:	2300      	movs	r3, #0
 80071aa:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071b4:	d007      	beq.n	80071c6 <UART_Receive_IT+0x74>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d10a      	bne.n	80071d4 <UART_Receive_IT+0x82>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	691b      	ldr	r3, [r3, #16]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d106      	bne.n	80071d4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	b2da      	uxtb	r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	701a      	strb	r2, [r3, #0]
 80071d2:	e008      	b.n	80071e6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80071e0:	b2da      	uxtb	r2, r3
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071ea:	1c5a      	adds	r2, r3, #1
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	3b01      	subs	r3, #1
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	687a      	ldr	r2, [r7, #4]
 80071fc:	4619      	mov	r1, r3
 80071fe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007200:	2b00      	cmp	r3, #0
 8007202:	d136      	bne.n	8007272 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	68da      	ldr	r2, [r3, #12]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f022 0220 	bic.w	r2, r2, #32
 8007212:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68da      	ldr	r2, [r3, #12]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007222:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	695a      	ldr	r2, [r3, #20]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f022 0201 	bic.w	r2, r2, #1
 8007232:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2220      	movs	r2, #32
 8007238:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007240:	2b01      	cmp	r3, #1
 8007242:	d10e      	bne.n	8007262 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	68da      	ldr	r2, [r3, #12]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f022 0210 	bic.w	r2, r2, #16
 8007252:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007258:	4619      	mov	r1, r3
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f7ff fe40 	bl	8006ee0 <HAL_UARTEx_RxEventCallback>
 8007260:	e002      	b.n	8007268 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f7fb fe94 	bl	8002f90 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2200      	movs	r2, #0
 800726c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800726e:	2300      	movs	r3, #0
 8007270:	e002      	b.n	8007278 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8007272:	2300      	movs	r3, #0
 8007274:	e000      	b.n	8007278 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007276:	2302      	movs	r3, #2
  }
}
 8007278:	4618      	mov	r0, r3
 800727a:	3710      	adds	r7, #16
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}

08007280 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007284:	b09f      	sub	sp, #124	; 0x7c
 8007286:	af00      	add	r7, sp, #0
 8007288:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800728a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	691b      	ldr	r3, [r3, #16]
 8007290:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007294:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007296:	68d9      	ldr	r1, [r3, #12]
 8007298:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	ea40 0301 	orr.w	r3, r0, r1
 80072a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80072a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072a4:	689a      	ldr	r2, [r3, #8]
 80072a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072a8:	691b      	ldr	r3, [r3, #16]
 80072aa:	431a      	orrs	r2, r3
 80072ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072ae:	695b      	ldr	r3, [r3, #20]
 80072b0:	431a      	orrs	r2, r3
 80072b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072b4:	69db      	ldr	r3, [r3, #28]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80072ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	68db      	ldr	r3, [r3, #12]
 80072c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80072c4:	f021 010c 	bic.w	r1, r1, #12
 80072c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80072ce:	430b      	orrs	r3, r1
 80072d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80072d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	695b      	ldr	r3, [r3, #20]
 80072d8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80072dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072de:	6999      	ldr	r1, [r3, #24]
 80072e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	ea40 0301 	orr.w	r3, r0, r1
 80072e8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80072ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072ec:	681a      	ldr	r2, [r3, #0]
 80072ee:	4bc5      	ldr	r3, [pc, #788]	; (8007604 <UART_SetConfig+0x384>)
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d004      	beq.n	80072fe <UART_SetConfig+0x7e>
 80072f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	4bc3      	ldr	r3, [pc, #780]	; (8007608 <UART_SetConfig+0x388>)
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d103      	bne.n	8007306 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80072fe:	f7fe fa87 	bl	8005810 <HAL_RCC_GetPCLK2Freq>
 8007302:	6778      	str	r0, [r7, #116]	; 0x74
 8007304:	e002      	b.n	800730c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007306:	f7fe fa6f 	bl	80057e8 <HAL_RCC_GetPCLK1Freq>
 800730a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800730c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800730e:	69db      	ldr	r3, [r3, #28]
 8007310:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007314:	f040 80b6 	bne.w	8007484 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007318:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800731a:	461c      	mov	r4, r3
 800731c:	f04f 0500 	mov.w	r5, #0
 8007320:	4622      	mov	r2, r4
 8007322:	462b      	mov	r3, r5
 8007324:	1891      	adds	r1, r2, r2
 8007326:	6439      	str	r1, [r7, #64]	; 0x40
 8007328:	415b      	adcs	r3, r3
 800732a:	647b      	str	r3, [r7, #68]	; 0x44
 800732c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007330:	1912      	adds	r2, r2, r4
 8007332:	eb45 0303 	adc.w	r3, r5, r3
 8007336:	f04f 0000 	mov.w	r0, #0
 800733a:	f04f 0100 	mov.w	r1, #0
 800733e:	00d9      	lsls	r1, r3, #3
 8007340:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007344:	00d0      	lsls	r0, r2, #3
 8007346:	4602      	mov	r2, r0
 8007348:	460b      	mov	r3, r1
 800734a:	1911      	adds	r1, r2, r4
 800734c:	6639      	str	r1, [r7, #96]	; 0x60
 800734e:	416b      	adcs	r3, r5
 8007350:	667b      	str	r3, [r7, #100]	; 0x64
 8007352:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	461a      	mov	r2, r3
 8007358:	f04f 0300 	mov.w	r3, #0
 800735c:	1891      	adds	r1, r2, r2
 800735e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007360:	415b      	adcs	r3, r3
 8007362:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007364:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007368:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800736c:	f7f9 fd8c 	bl	8000e88 <__aeabi_uldivmod>
 8007370:	4602      	mov	r2, r0
 8007372:	460b      	mov	r3, r1
 8007374:	4ba5      	ldr	r3, [pc, #660]	; (800760c <UART_SetConfig+0x38c>)
 8007376:	fba3 2302 	umull	r2, r3, r3, r2
 800737a:	095b      	lsrs	r3, r3, #5
 800737c:	011e      	lsls	r6, r3, #4
 800737e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007380:	461c      	mov	r4, r3
 8007382:	f04f 0500 	mov.w	r5, #0
 8007386:	4622      	mov	r2, r4
 8007388:	462b      	mov	r3, r5
 800738a:	1891      	adds	r1, r2, r2
 800738c:	6339      	str	r1, [r7, #48]	; 0x30
 800738e:	415b      	adcs	r3, r3
 8007390:	637b      	str	r3, [r7, #52]	; 0x34
 8007392:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007396:	1912      	adds	r2, r2, r4
 8007398:	eb45 0303 	adc.w	r3, r5, r3
 800739c:	f04f 0000 	mov.w	r0, #0
 80073a0:	f04f 0100 	mov.w	r1, #0
 80073a4:	00d9      	lsls	r1, r3, #3
 80073a6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80073aa:	00d0      	lsls	r0, r2, #3
 80073ac:	4602      	mov	r2, r0
 80073ae:	460b      	mov	r3, r1
 80073b0:	1911      	adds	r1, r2, r4
 80073b2:	65b9      	str	r1, [r7, #88]	; 0x58
 80073b4:	416b      	adcs	r3, r5
 80073b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80073b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	461a      	mov	r2, r3
 80073be:	f04f 0300 	mov.w	r3, #0
 80073c2:	1891      	adds	r1, r2, r2
 80073c4:	62b9      	str	r1, [r7, #40]	; 0x28
 80073c6:	415b      	adcs	r3, r3
 80073c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80073ce:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80073d2:	f7f9 fd59 	bl	8000e88 <__aeabi_uldivmod>
 80073d6:	4602      	mov	r2, r0
 80073d8:	460b      	mov	r3, r1
 80073da:	4b8c      	ldr	r3, [pc, #560]	; (800760c <UART_SetConfig+0x38c>)
 80073dc:	fba3 1302 	umull	r1, r3, r3, r2
 80073e0:	095b      	lsrs	r3, r3, #5
 80073e2:	2164      	movs	r1, #100	; 0x64
 80073e4:	fb01 f303 	mul.w	r3, r1, r3
 80073e8:	1ad3      	subs	r3, r2, r3
 80073ea:	00db      	lsls	r3, r3, #3
 80073ec:	3332      	adds	r3, #50	; 0x32
 80073ee:	4a87      	ldr	r2, [pc, #540]	; (800760c <UART_SetConfig+0x38c>)
 80073f0:	fba2 2303 	umull	r2, r3, r2, r3
 80073f4:	095b      	lsrs	r3, r3, #5
 80073f6:	005b      	lsls	r3, r3, #1
 80073f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80073fc:	441e      	add	r6, r3
 80073fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007400:	4618      	mov	r0, r3
 8007402:	f04f 0100 	mov.w	r1, #0
 8007406:	4602      	mov	r2, r0
 8007408:	460b      	mov	r3, r1
 800740a:	1894      	adds	r4, r2, r2
 800740c:	623c      	str	r4, [r7, #32]
 800740e:	415b      	adcs	r3, r3
 8007410:	627b      	str	r3, [r7, #36]	; 0x24
 8007412:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007416:	1812      	adds	r2, r2, r0
 8007418:	eb41 0303 	adc.w	r3, r1, r3
 800741c:	f04f 0400 	mov.w	r4, #0
 8007420:	f04f 0500 	mov.w	r5, #0
 8007424:	00dd      	lsls	r5, r3, #3
 8007426:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800742a:	00d4      	lsls	r4, r2, #3
 800742c:	4622      	mov	r2, r4
 800742e:	462b      	mov	r3, r5
 8007430:	1814      	adds	r4, r2, r0
 8007432:	653c      	str	r4, [r7, #80]	; 0x50
 8007434:	414b      	adcs	r3, r1
 8007436:	657b      	str	r3, [r7, #84]	; 0x54
 8007438:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	461a      	mov	r2, r3
 800743e:	f04f 0300 	mov.w	r3, #0
 8007442:	1891      	adds	r1, r2, r2
 8007444:	61b9      	str	r1, [r7, #24]
 8007446:	415b      	adcs	r3, r3
 8007448:	61fb      	str	r3, [r7, #28]
 800744a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800744e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007452:	f7f9 fd19 	bl	8000e88 <__aeabi_uldivmod>
 8007456:	4602      	mov	r2, r0
 8007458:	460b      	mov	r3, r1
 800745a:	4b6c      	ldr	r3, [pc, #432]	; (800760c <UART_SetConfig+0x38c>)
 800745c:	fba3 1302 	umull	r1, r3, r3, r2
 8007460:	095b      	lsrs	r3, r3, #5
 8007462:	2164      	movs	r1, #100	; 0x64
 8007464:	fb01 f303 	mul.w	r3, r1, r3
 8007468:	1ad3      	subs	r3, r2, r3
 800746a:	00db      	lsls	r3, r3, #3
 800746c:	3332      	adds	r3, #50	; 0x32
 800746e:	4a67      	ldr	r2, [pc, #412]	; (800760c <UART_SetConfig+0x38c>)
 8007470:	fba2 2303 	umull	r2, r3, r2, r3
 8007474:	095b      	lsrs	r3, r3, #5
 8007476:	f003 0207 	and.w	r2, r3, #7
 800747a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4432      	add	r2, r6
 8007480:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007482:	e0b9      	b.n	80075f8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007484:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007486:	461c      	mov	r4, r3
 8007488:	f04f 0500 	mov.w	r5, #0
 800748c:	4622      	mov	r2, r4
 800748e:	462b      	mov	r3, r5
 8007490:	1891      	adds	r1, r2, r2
 8007492:	6139      	str	r1, [r7, #16]
 8007494:	415b      	adcs	r3, r3
 8007496:	617b      	str	r3, [r7, #20]
 8007498:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800749c:	1912      	adds	r2, r2, r4
 800749e:	eb45 0303 	adc.w	r3, r5, r3
 80074a2:	f04f 0000 	mov.w	r0, #0
 80074a6:	f04f 0100 	mov.w	r1, #0
 80074aa:	00d9      	lsls	r1, r3, #3
 80074ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80074b0:	00d0      	lsls	r0, r2, #3
 80074b2:	4602      	mov	r2, r0
 80074b4:	460b      	mov	r3, r1
 80074b6:	eb12 0804 	adds.w	r8, r2, r4
 80074ba:	eb43 0905 	adc.w	r9, r3, r5
 80074be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	4618      	mov	r0, r3
 80074c4:	f04f 0100 	mov.w	r1, #0
 80074c8:	f04f 0200 	mov.w	r2, #0
 80074cc:	f04f 0300 	mov.w	r3, #0
 80074d0:	008b      	lsls	r3, r1, #2
 80074d2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80074d6:	0082      	lsls	r2, r0, #2
 80074d8:	4640      	mov	r0, r8
 80074da:	4649      	mov	r1, r9
 80074dc:	f7f9 fcd4 	bl	8000e88 <__aeabi_uldivmod>
 80074e0:	4602      	mov	r2, r0
 80074e2:	460b      	mov	r3, r1
 80074e4:	4b49      	ldr	r3, [pc, #292]	; (800760c <UART_SetConfig+0x38c>)
 80074e6:	fba3 2302 	umull	r2, r3, r3, r2
 80074ea:	095b      	lsrs	r3, r3, #5
 80074ec:	011e      	lsls	r6, r3, #4
 80074ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80074f0:	4618      	mov	r0, r3
 80074f2:	f04f 0100 	mov.w	r1, #0
 80074f6:	4602      	mov	r2, r0
 80074f8:	460b      	mov	r3, r1
 80074fa:	1894      	adds	r4, r2, r2
 80074fc:	60bc      	str	r4, [r7, #8]
 80074fe:	415b      	adcs	r3, r3
 8007500:	60fb      	str	r3, [r7, #12]
 8007502:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007506:	1812      	adds	r2, r2, r0
 8007508:	eb41 0303 	adc.w	r3, r1, r3
 800750c:	f04f 0400 	mov.w	r4, #0
 8007510:	f04f 0500 	mov.w	r5, #0
 8007514:	00dd      	lsls	r5, r3, #3
 8007516:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800751a:	00d4      	lsls	r4, r2, #3
 800751c:	4622      	mov	r2, r4
 800751e:	462b      	mov	r3, r5
 8007520:	1814      	adds	r4, r2, r0
 8007522:	64bc      	str	r4, [r7, #72]	; 0x48
 8007524:	414b      	adcs	r3, r1
 8007526:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007528:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	4618      	mov	r0, r3
 800752e:	f04f 0100 	mov.w	r1, #0
 8007532:	f04f 0200 	mov.w	r2, #0
 8007536:	f04f 0300 	mov.w	r3, #0
 800753a:	008b      	lsls	r3, r1, #2
 800753c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007540:	0082      	lsls	r2, r0, #2
 8007542:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007546:	f7f9 fc9f 	bl	8000e88 <__aeabi_uldivmod>
 800754a:	4602      	mov	r2, r0
 800754c:	460b      	mov	r3, r1
 800754e:	4b2f      	ldr	r3, [pc, #188]	; (800760c <UART_SetConfig+0x38c>)
 8007550:	fba3 1302 	umull	r1, r3, r3, r2
 8007554:	095b      	lsrs	r3, r3, #5
 8007556:	2164      	movs	r1, #100	; 0x64
 8007558:	fb01 f303 	mul.w	r3, r1, r3
 800755c:	1ad3      	subs	r3, r2, r3
 800755e:	011b      	lsls	r3, r3, #4
 8007560:	3332      	adds	r3, #50	; 0x32
 8007562:	4a2a      	ldr	r2, [pc, #168]	; (800760c <UART_SetConfig+0x38c>)
 8007564:	fba2 2303 	umull	r2, r3, r2, r3
 8007568:	095b      	lsrs	r3, r3, #5
 800756a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800756e:	441e      	add	r6, r3
 8007570:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007572:	4618      	mov	r0, r3
 8007574:	f04f 0100 	mov.w	r1, #0
 8007578:	4602      	mov	r2, r0
 800757a:	460b      	mov	r3, r1
 800757c:	1894      	adds	r4, r2, r2
 800757e:	603c      	str	r4, [r7, #0]
 8007580:	415b      	adcs	r3, r3
 8007582:	607b      	str	r3, [r7, #4]
 8007584:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007588:	1812      	adds	r2, r2, r0
 800758a:	eb41 0303 	adc.w	r3, r1, r3
 800758e:	f04f 0400 	mov.w	r4, #0
 8007592:	f04f 0500 	mov.w	r5, #0
 8007596:	00dd      	lsls	r5, r3, #3
 8007598:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800759c:	00d4      	lsls	r4, r2, #3
 800759e:	4622      	mov	r2, r4
 80075a0:	462b      	mov	r3, r5
 80075a2:	eb12 0a00 	adds.w	sl, r2, r0
 80075a6:	eb43 0b01 	adc.w	fp, r3, r1
 80075aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	4618      	mov	r0, r3
 80075b0:	f04f 0100 	mov.w	r1, #0
 80075b4:	f04f 0200 	mov.w	r2, #0
 80075b8:	f04f 0300 	mov.w	r3, #0
 80075bc:	008b      	lsls	r3, r1, #2
 80075be:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80075c2:	0082      	lsls	r2, r0, #2
 80075c4:	4650      	mov	r0, sl
 80075c6:	4659      	mov	r1, fp
 80075c8:	f7f9 fc5e 	bl	8000e88 <__aeabi_uldivmod>
 80075cc:	4602      	mov	r2, r0
 80075ce:	460b      	mov	r3, r1
 80075d0:	4b0e      	ldr	r3, [pc, #56]	; (800760c <UART_SetConfig+0x38c>)
 80075d2:	fba3 1302 	umull	r1, r3, r3, r2
 80075d6:	095b      	lsrs	r3, r3, #5
 80075d8:	2164      	movs	r1, #100	; 0x64
 80075da:	fb01 f303 	mul.w	r3, r1, r3
 80075de:	1ad3      	subs	r3, r2, r3
 80075e0:	011b      	lsls	r3, r3, #4
 80075e2:	3332      	adds	r3, #50	; 0x32
 80075e4:	4a09      	ldr	r2, [pc, #36]	; (800760c <UART_SetConfig+0x38c>)
 80075e6:	fba2 2303 	umull	r2, r3, r2, r3
 80075ea:	095b      	lsrs	r3, r3, #5
 80075ec:	f003 020f 	and.w	r2, r3, #15
 80075f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4432      	add	r2, r6
 80075f6:	609a      	str	r2, [r3, #8]
}
 80075f8:	bf00      	nop
 80075fa:	377c      	adds	r7, #124	; 0x7c
 80075fc:	46bd      	mov	sp, r7
 80075fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007602:	bf00      	nop
 8007604:	40011000 	.word	0x40011000
 8007608:	40011400 	.word	0x40011400
 800760c:	51eb851f 	.word	0x51eb851f

08007610 <__errno>:
 8007610:	4b01      	ldr	r3, [pc, #4]	; (8007618 <__errno+0x8>)
 8007612:	6818      	ldr	r0, [r3, #0]
 8007614:	4770      	bx	lr
 8007616:	bf00      	nop
 8007618:	20000030 	.word	0x20000030

0800761c <__libc_init_array>:
 800761c:	b570      	push	{r4, r5, r6, lr}
 800761e:	4d0d      	ldr	r5, [pc, #52]	; (8007654 <__libc_init_array+0x38>)
 8007620:	4c0d      	ldr	r4, [pc, #52]	; (8007658 <__libc_init_array+0x3c>)
 8007622:	1b64      	subs	r4, r4, r5
 8007624:	10a4      	asrs	r4, r4, #2
 8007626:	2600      	movs	r6, #0
 8007628:	42a6      	cmp	r6, r4
 800762a:	d109      	bne.n	8007640 <__libc_init_array+0x24>
 800762c:	4d0b      	ldr	r5, [pc, #44]	; (800765c <__libc_init_array+0x40>)
 800762e:	4c0c      	ldr	r4, [pc, #48]	; (8007660 <__libc_init_array+0x44>)
 8007630:	f001 fc84 	bl	8008f3c <_init>
 8007634:	1b64      	subs	r4, r4, r5
 8007636:	10a4      	asrs	r4, r4, #2
 8007638:	2600      	movs	r6, #0
 800763a:	42a6      	cmp	r6, r4
 800763c:	d105      	bne.n	800764a <__libc_init_array+0x2e>
 800763e:	bd70      	pop	{r4, r5, r6, pc}
 8007640:	f855 3b04 	ldr.w	r3, [r5], #4
 8007644:	4798      	blx	r3
 8007646:	3601      	adds	r6, #1
 8007648:	e7ee      	b.n	8007628 <__libc_init_array+0xc>
 800764a:	f855 3b04 	ldr.w	r3, [r5], #4
 800764e:	4798      	blx	r3
 8007650:	3601      	adds	r6, #1
 8007652:	e7f2      	b.n	800763a <__libc_init_array+0x1e>
 8007654:	08009348 	.word	0x08009348
 8007658:	08009348 	.word	0x08009348
 800765c:	08009348 	.word	0x08009348
 8007660:	0800934c 	.word	0x0800934c

08007664 <memset>:
 8007664:	4402      	add	r2, r0
 8007666:	4603      	mov	r3, r0
 8007668:	4293      	cmp	r3, r2
 800766a:	d100      	bne.n	800766e <memset+0xa>
 800766c:	4770      	bx	lr
 800766e:	f803 1b01 	strb.w	r1, [r3], #1
 8007672:	e7f9      	b.n	8007668 <memset+0x4>

08007674 <siprintf>:
 8007674:	b40e      	push	{r1, r2, r3}
 8007676:	b500      	push	{lr}
 8007678:	b09c      	sub	sp, #112	; 0x70
 800767a:	ab1d      	add	r3, sp, #116	; 0x74
 800767c:	9002      	str	r0, [sp, #8]
 800767e:	9006      	str	r0, [sp, #24]
 8007680:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007684:	4809      	ldr	r0, [pc, #36]	; (80076ac <siprintf+0x38>)
 8007686:	9107      	str	r1, [sp, #28]
 8007688:	9104      	str	r1, [sp, #16]
 800768a:	4909      	ldr	r1, [pc, #36]	; (80076b0 <siprintf+0x3c>)
 800768c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007690:	9105      	str	r1, [sp, #20]
 8007692:	6800      	ldr	r0, [r0, #0]
 8007694:	9301      	str	r3, [sp, #4]
 8007696:	a902      	add	r1, sp, #8
 8007698:	f000 f868 	bl	800776c <_svfiprintf_r>
 800769c:	9b02      	ldr	r3, [sp, #8]
 800769e:	2200      	movs	r2, #0
 80076a0:	701a      	strb	r2, [r3, #0]
 80076a2:	b01c      	add	sp, #112	; 0x70
 80076a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80076a8:	b003      	add	sp, #12
 80076aa:	4770      	bx	lr
 80076ac:	20000030 	.word	0x20000030
 80076b0:	ffff0208 	.word	0xffff0208

080076b4 <__ssputs_r>:
 80076b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076b8:	688e      	ldr	r6, [r1, #8]
 80076ba:	429e      	cmp	r6, r3
 80076bc:	4682      	mov	sl, r0
 80076be:	460c      	mov	r4, r1
 80076c0:	4690      	mov	r8, r2
 80076c2:	461f      	mov	r7, r3
 80076c4:	d838      	bhi.n	8007738 <__ssputs_r+0x84>
 80076c6:	898a      	ldrh	r2, [r1, #12]
 80076c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80076cc:	d032      	beq.n	8007734 <__ssputs_r+0x80>
 80076ce:	6825      	ldr	r5, [r4, #0]
 80076d0:	6909      	ldr	r1, [r1, #16]
 80076d2:	eba5 0901 	sub.w	r9, r5, r1
 80076d6:	6965      	ldr	r5, [r4, #20]
 80076d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80076dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80076e0:	3301      	adds	r3, #1
 80076e2:	444b      	add	r3, r9
 80076e4:	106d      	asrs	r5, r5, #1
 80076e6:	429d      	cmp	r5, r3
 80076e8:	bf38      	it	cc
 80076ea:	461d      	movcc	r5, r3
 80076ec:	0553      	lsls	r3, r2, #21
 80076ee:	d531      	bpl.n	8007754 <__ssputs_r+0xa0>
 80076f0:	4629      	mov	r1, r5
 80076f2:	f000 fb47 	bl	8007d84 <_malloc_r>
 80076f6:	4606      	mov	r6, r0
 80076f8:	b950      	cbnz	r0, 8007710 <__ssputs_r+0x5c>
 80076fa:	230c      	movs	r3, #12
 80076fc:	f8ca 3000 	str.w	r3, [sl]
 8007700:	89a3      	ldrh	r3, [r4, #12]
 8007702:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007706:	81a3      	strh	r3, [r4, #12]
 8007708:	f04f 30ff 	mov.w	r0, #4294967295
 800770c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007710:	6921      	ldr	r1, [r4, #16]
 8007712:	464a      	mov	r2, r9
 8007714:	f000 fabe 	bl	8007c94 <memcpy>
 8007718:	89a3      	ldrh	r3, [r4, #12]
 800771a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800771e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007722:	81a3      	strh	r3, [r4, #12]
 8007724:	6126      	str	r6, [r4, #16]
 8007726:	6165      	str	r5, [r4, #20]
 8007728:	444e      	add	r6, r9
 800772a:	eba5 0509 	sub.w	r5, r5, r9
 800772e:	6026      	str	r6, [r4, #0]
 8007730:	60a5      	str	r5, [r4, #8]
 8007732:	463e      	mov	r6, r7
 8007734:	42be      	cmp	r6, r7
 8007736:	d900      	bls.n	800773a <__ssputs_r+0x86>
 8007738:	463e      	mov	r6, r7
 800773a:	4632      	mov	r2, r6
 800773c:	6820      	ldr	r0, [r4, #0]
 800773e:	4641      	mov	r1, r8
 8007740:	f000 fab6 	bl	8007cb0 <memmove>
 8007744:	68a3      	ldr	r3, [r4, #8]
 8007746:	6822      	ldr	r2, [r4, #0]
 8007748:	1b9b      	subs	r3, r3, r6
 800774a:	4432      	add	r2, r6
 800774c:	60a3      	str	r3, [r4, #8]
 800774e:	6022      	str	r2, [r4, #0]
 8007750:	2000      	movs	r0, #0
 8007752:	e7db      	b.n	800770c <__ssputs_r+0x58>
 8007754:	462a      	mov	r2, r5
 8007756:	f000 fb6f 	bl	8007e38 <_realloc_r>
 800775a:	4606      	mov	r6, r0
 800775c:	2800      	cmp	r0, #0
 800775e:	d1e1      	bne.n	8007724 <__ssputs_r+0x70>
 8007760:	6921      	ldr	r1, [r4, #16]
 8007762:	4650      	mov	r0, sl
 8007764:	f000 fabe 	bl	8007ce4 <_free_r>
 8007768:	e7c7      	b.n	80076fa <__ssputs_r+0x46>
	...

0800776c <_svfiprintf_r>:
 800776c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007770:	4698      	mov	r8, r3
 8007772:	898b      	ldrh	r3, [r1, #12]
 8007774:	061b      	lsls	r3, r3, #24
 8007776:	b09d      	sub	sp, #116	; 0x74
 8007778:	4607      	mov	r7, r0
 800777a:	460d      	mov	r5, r1
 800777c:	4614      	mov	r4, r2
 800777e:	d50e      	bpl.n	800779e <_svfiprintf_r+0x32>
 8007780:	690b      	ldr	r3, [r1, #16]
 8007782:	b963      	cbnz	r3, 800779e <_svfiprintf_r+0x32>
 8007784:	2140      	movs	r1, #64	; 0x40
 8007786:	f000 fafd 	bl	8007d84 <_malloc_r>
 800778a:	6028      	str	r0, [r5, #0]
 800778c:	6128      	str	r0, [r5, #16]
 800778e:	b920      	cbnz	r0, 800779a <_svfiprintf_r+0x2e>
 8007790:	230c      	movs	r3, #12
 8007792:	603b      	str	r3, [r7, #0]
 8007794:	f04f 30ff 	mov.w	r0, #4294967295
 8007798:	e0d1      	b.n	800793e <_svfiprintf_r+0x1d2>
 800779a:	2340      	movs	r3, #64	; 0x40
 800779c:	616b      	str	r3, [r5, #20]
 800779e:	2300      	movs	r3, #0
 80077a0:	9309      	str	r3, [sp, #36]	; 0x24
 80077a2:	2320      	movs	r3, #32
 80077a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80077a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80077ac:	2330      	movs	r3, #48	; 0x30
 80077ae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007958 <_svfiprintf_r+0x1ec>
 80077b2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80077b6:	f04f 0901 	mov.w	r9, #1
 80077ba:	4623      	mov	r3, r4
 80077bc:	469a      	mov	sl, r3
 80077be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077c2:	b10a      	cbz	r2, 80077c8 <_svfiprintf_r+0x5c>
 80077c4:	2a25      	cmp	r2, #37	; 0x25
 80077c6:	d1f9      	bne.n	80077bc <_svfiprintf_r+0x50>
 80077c8:	ebba 0b04 	subs.w	fp, sl, r4
 80077cc:	d00b      	beq.n	80077e6 <_svfiprintf_r+0x7a>
 80077ce:	465b      	mov	r3, fp
 80077d0:	4622      	mov	r2, r4
 80077d2:	4629      	mov	r1, r5
 80077d4:	4638      	mov	r0, r7
 80077d6:	f7ff ff6d 	bl	80076b4 <__ssputs_r>
 80077da:	3001      	adds	r0, #1
 80077dc:	f000 80aa 	beq.w	8007934 <_svfiprintf_r+0x1c8>
 80077e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077e2:	445a      	add	r2, fp
 80077e4:	9209      	str	r2, [sp, #36]	; 0x24
 80077e6:	f89a 3000 	ldrb.w	r3, [sl]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	f000 80a2 	beq.w	8007934 <_svfiprintf_r+0x1c8>
 80077f0:	2300      	movs	r3, #0
 80077f2:	f04f 32ff 	mov.w	r2, #4294967295
 80077f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077fa:	f10a 0a01 	add.w	sl, sl, #1
 80077fe:	9304      	str	r3, [sp, #16]
 8007800:	9307      	str	r3, [sp, #28]
 8007802:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007806:	931a      	str	r3, [sp, #104]	; 0x68
 8007808:	4654      	mov	r4, sl
 800780a:	2205      	movs	r2, #5
 800780c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007810:	4851      	ldr	r0, [pc, #324]	; (8007958 <_svfiprintf_r+0x1ec>)
 8007812:	f7f8 fced 	bl	80001f0 <memchr>
 8007816:	9a04      	ldr	r2, [sp, #16]
 8007818:	b9d8      	cbnz	r0, 8007852 <_svfiprintf_r+0xe6>
 800781a:	06d0      	lsls	r0, r2, #27
 800781c:	bf44      	itt	mi
 800781e:	2320      	movmi	r3, #32
 8007820:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007824:	0711      	lsls	r1, r2, #28
 8007826:	bf44      	itt	mi
 8007828:	232b      	movmi	r3, #43	; 0x2b
 800782a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800782e:	f89a 3000 	ldrb.w	r3, [sl]
 8007832:	2b2a      	cmp	r3, #42	; 0x2a
 8007834:	d015      	beq.n	8007862 <_svfiprintf_r+0xf6>
 8007836:	9a07      	ldr	r2, [sp, #28]
 8007838:	4654      	mov	r4, sl
 800783a:	2000      	movs	r0, #0
 800783c:	f04f 0c0a 	mov.w	ip, #10
 8007840:	4621      	mov	r1, r4
 8007842:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007846:	3b30      	subs	r3, #48	; 0x30
 8007848:	2b09      	cmp	r3, #9
 800784a:	d94e      	bls.n	80078ea <_svfiprintf_r+0x17e>
 800784c:	b1b0      	cbz	r0, 800787c <_svfiprintf_r+0x110>
 800784e:	9207      	str	r2, [sp, #28]
 8007850:	e014      	b.n	800787c <_svfiprintf_r+0x110>
 8007852:	eba0 0308 	sub.w	r3, r0, r8
 8007856:	fa09 f303 	lsl.w	r3, r9, r3
 800785a:	4313      	orrs	r3, r2
 800785c:	9304      	str	r3, [sp, #16]
 800785e:	46a2      	mov	sl, r4
 8007860:	e7d2      	b.n	8007808 <_svfiprintf_r+0x9c>
 8007862:	9b03      	ldr	r3, [sp, #12]
 8007864:	1d19      	adds	r1, r3, #4
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	9103      	str	r1, [sp, #12]
 800786a:	2b00      	cmp	r3, #0
 800786c:	bfbb      	ittet	lt
 800786e:	425b      	neglt	r3, r3
 8007870:	f042 0202 	orrlt.w	r2, r2, #2
 8007874:	9307      	strge	r3, [sp, #28]
 8007876:	9307      	strlt	r3, [sp, #28]
 8007878:	bfb8      	it	lt
 800787a:	9204      	strlt	r2, [sp, #16]
 800787c:	7823      	ldrb	r3, [r4, #0]
 800787e:	2b2e      	cmp	r3, #46	; 0x2e
 8007880:	d10c      	bne.n	800789c <_svfiprintf_r+0x130>
 8007882:	7863      	ldrb	r3, [r4, #1]
 8007884:	2b2a      	cmp	r3, #42	; 0x2a
 8007886:	d135      	bne.n	80078f4 <_svfiprintf_r+0x188>
 8007888:	9b03      	ldr	r3, [sp, #12]
 800788a:	1d1a      	adds	r2, r3, #4
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	9203      	str	r2, [sp, #12]
 8007890:	2b00      	cmp	r3, #0
 8007892:	bfb8      	it	lt
 8007894:	f04f 33ff 	movlt.w	r3, #4294967295
 8007898:	3402      	adds	r4, #2
 800789a:	9305      	str	r3, [sp, #20]
 800789c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007968 <_svfiprintf_r+0x1fc>
 80078a0:	7821      	ldrb	r1, [r4, #0]
 80078a2:	2203      	movs	r2, #3
 80078a4:	4650      	mov	r0, sl
 80078a6:	f7f8 fca3 	bl	80001f0 <memchr>
 80078aa:	b140      	cbz	r0, 80078be <_svfiprintf_r+0x152>
 80078ac:	2340      	movs	r3, #64	; 0x40
 80078ae:	eba0 000a 	sub.w	r0, r0, sl
 80078b2:	fa03 f000 	lsl.w	r0, r3, r0
 80078b6:	9b04      	ldr	r3, [sp, #16]
 80078b8:	4303      	orrs	r3, r0
 80078ba:	3401      	adds	r4, #1
 80078bc:	9304      	str	r3, [sp, #16]
 80078be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078c2:	4826      	ldr	r0, [pc, #152]	; (800795c <_svfiprintf_r+0x1f0>)
 80078c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80078c8:	2206      	movs	r2, #6
 80078ca:	f7f8 fc91 	bl	80001f0 <memchr>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	d038      	beq.n	8007944 <_svfiprintf_r+0x1d8>
 80078d2:	4b23      	ldr	r3, [pc, #140]	; (8007960 <_svfiprintf_r+0x1f4>)
 80078d4:	bb1b      	cbnz	r3, 800791e <_svfiprintf_r+0x1b2>
 80078d6:	9b03      	ldr	r3, [sp, #12]
 80078d8:	3307      	adds	r3, #7
 80078da:	f023 0307 	bic.w	r3, r3, #7
 80078de:	3308      	adds	r3, #8
 80078e0:	9303      	str	r3, [sp, #12]
 80078e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078e4:	4433      	add	r3, r6
 80078e6:	9309      	str	r3, [sp, #36]	; 0x24
 80078e8:	e767      	b.n	80077ba <_svfiprintf_r+0x4e>
 80078ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80078ee:	460c      	mov	r4, r1
 80078f0:	2001      	movs	r0, #1
 80078f2:	e7a5      	b.n	8007840 <_svfiprintf_r+0xd4>
 80078f4:	2300      	movs	r3, #0
 80078f6:	3401      	adds	r4, #1
 80078f8:	9305      	str	r3, [sp, #20]
 80078fa:	4619      	mov	r1, r3
 80078fc:	f04f 0c0a 	mov.w	ip, #10
 8007900:	4620      	mov	r0, r4
 8007902:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007906:	3a30      	subs	r2, #48	; 0x30
 8007908:	2a09      	cmp	r2, #9
 800790a:	d903      	bls.n	8007914 <_svfiprintf_r+0x1a8>
 800790c:	2b00      	cmp	r3, #0
 800790e:	d0c5      	beq.n	800789c <_svfiprintf_r+0x130>
 8007910:	9105      	str	r1, [sp, #20]
 8007912:	e7c3      	b.n	800789c <_svfiprintf_r+0x130>
 8007914:	fb0c 2101 	mla	r1, ip, r1, r2
 8007918:	4604      	mov	r4, r0
 800791a:	2301      	movs	r3, #1
 800791c:	e7f0      	b.n	8007900 <_svfiprintf_r+0x194>
 800791e:	ab03      	add	r3, sp, #12
 8007920:	9300      	str	r3, [sp, #0]
 8007922:	462a      	mov	r2, r5
 8007924:	4b0f      	ldr	r3, [pc, #60]	; (8007964 <_svfiprintf_r+0x1f8>)
 8007926:	a904      	add	r1, sp, #16
 8007928:	4638      	mov	r0, r7
 800792a:	f3af 8000 	nop.w
 800792e:	1c42      	adds	r2, r0, #1
 8007930:	4606      	mov	r6, r0
 8007932:	d1d6      	bne.n	80078e2 <_svfiprintf_r+0x176>
 8007934:	89ab      	ldrh	r3, [r5, #12]
 8007936:	065b      	lsls	r3, r3, #25
 8007938:	f53f af2c 	bmi.w	8007794 <_svfiprintf_r+0x28>
 800793c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800793e:	b01d      	add	sp, #116	; 0x74
 8007940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007944:	ab03      	add	r3, sp, #12
 8007946:	9300      	str	r3, [sp, #0]
 8007948:	462a      	mov	r2, r5
 800794a:	4b06      	ldr	r3, [pc, #24]	; (8007964 <_svfiprintf_r+0x1f8>)
 800794c:	a904      	add	r1, sp, #16
 800794e:	4638      	mov	r0, r7
 8007950:	f000 f87a 	bl	8007a48 <_printf_i>
 8007954:	e7eb      	b.n	800792e <_svfiprintf_r+0x1c2>
 8007956:	bf00      	nop
 8007958:	08009134 	.word	0x08009134
 800795c:	0800913e 	.word	0x0800913e
 8007960:	00000000 	.word	0x00000000
 8007964:	080076b5 	.word	0x080076b5
 8007968:	0800913a 	.word	0x0800913a

0800796c <_printf_common>:
 800796c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007970:	4616      	mov	r6, r2
 8007972:	4699      	mov	r9, r3
 8007974:	688a      	ldr	r2, [r1, #8]
 8007976:	690b      	ldr	r3, [r1, #16]
 8007978:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800797c:	4293      	cmp	r3, r2
 800797e:	bfb8      	it	lt
 8007980:	4613      	movlt	r3, r2
 8007982:	6033      	str	r3, [r6, #0]
 8007984:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007988:	4607      	mov	r7, r0
 800798a:	460c      	mov	r4, r1
 800798c:	b10a      	cbz	r2, 8007992 <_printf_common+0x26>
 800798e:	3301      	adds	r3, #1
 8007990:	6033      	str	r3, [r6, #0]
 8007992:	6823      	ldr	r3, [r4, #0]
 8007994:	0699      	lsls	r1, r3, #26
 8007996:	bf42      	ittt	mi
 8007998:	6833      	ldrmi	r3, [r6, #0]
 800799a:	3302      	addmi	r3, #2
 800799c:	6033      	strmi	r3, [r6, #0]
 800799e:	6825      	ldr	r5, [r4, #0]
 80079a0:	f015 0506 	ands.w	r5, r5, #6
 80079a4:	d106      	bne.n	80079b4 <_printf_common+0x48>
 80079a6:	f104 0a19 	add.w	sl, r4, #25
 80079aa:	68e3      	ldr	r3, [r4, #12]
 80079ac:	6832      	ldr	r2, [r6, #0]
 80079ae:	1a9b      	subs	r3, r3, r2
 80079b0:	42ab      	cmp	r3, r5
 80079b2:	dc26      	bgt.n	8007a02 <_printf_common+0x96>
 80079b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80079b8:	1e13      	subs	r3, r2, #0
 80079ba:	6822      	ldr	r2, [r4, #0]
 80079bc:	bf18      	it	ne
 80079be:	2301      	movne	r3, #1
 80079c0:	0692      	lsls	r2, r2, #26
 80079c2:	d42b      	bmi.n	8007a1c <_printf_common+0xb0>
 80079c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80079c8:	4649      	mov	r1, r9
 80079ca:	4638      	mov	r0, r7
 80079cc:	47c0      	blx	r8
 80079ce:	3001      	adds	r0, #1
 80079d0:	d01e      	beq.n	8007a10 <_printf_common+0xa4>
 80079d2:	6823      	ldr	r3, [r4, #0]
 80079d4:	68e5      	ldr	r5, [r4, #12]
 80079d6:	6832      	ldr	r2, [r6, #0]
 80079d8:	f003 0306 	and.w	r3, r3, #6
 80079dc:	2b04      	cmp	r3, #4
 80079de:	bf08      	it	eq
 80079e0:	1aad      	subeq	r5, r5, r2
 80079e2:	68a3      	ldr	r3, [r4, #8]
 80079e4:	6922      	ldr	r2, [r4, #16]
 80079e6:	bf0c      	ite	eq
 80079e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079ec:	2500      	movne	r5, #0
 80079ee:	4293      	cmp	r3, r2
 80079f0:	bfc4      	itt	gt
 80079f2:	1a9b      	subgt	r3, r3, r2
 80079f4:	18ed      	addgt	r5, r5, r3
 80079f6:	2600      	movs	r6, #0
 80079f8:	341a      	adds	r4, #26
 80079fa:	42b5      	cmp	r5, r6
 80079fc:	d11a      	bne.n	8007a34 <_printf_common+0xc8>
 80079fe:	2000      	movs	r0, #0
 8007a00:	e008      	b.n	8007a14 <_printf_common+0xa8>
 8007a02:	2301      	movs	r3, #1
 8007a04:	4652      	mov	r2, sl
 8007a06:	4649      	mov	r1, r9
 8007a08:	4638      	mov	r0, r7
 8007a0a:	47c0      	blx	r8
 8007a0c:	3001      	adds	r0, #1
 8007a0e:	d103      	bne.n	8007a18 <_printf_common+0xac>
 8007a10:	f04f 30ff 	mov.w	r0, #4294967295
 8007a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a18:	3501      	adds	r5, #1
 8007a1a:	e7c6      	b.n	80079aa <_printf_common+0x3e>
 8007a1c:	18e1      	adds	r1, r4, r3
 8007a1e:	1c5a      	adds	r2, r3, #1
 8007a20:	2030      	movs	r0, #48	; 0x30
 8007a22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007a26:	4422      	add	r2, r4
 8007a28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007a2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007a30:	3302      	adds	r3, #2
 8007a32:	e7c7      	b.n	80079c4 <_printf_common+0x58>
 8007a34:	2301      	movs	r3, #1
 8007a36:	4622      	mov	r2, r4
 8007a38:	4649      	mov	r1, r9
 8007a3a:	4638      	mov	r0, r7
 8007a3c:	47c0      	blx	r8
 8007a3e:	3001      	adds	r0, #1
 8007a40:	d0e6      	beq.n	8007a10 <_printf_common+0xa4>
 8007a42:	3601      	adds	r6, #1
 8007a44:	e7d9      	b.n	80079fa <_printf_common+0x8e>
	...

08007a48 <_printf_i>:
 8007a48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a4c:	460c      	mov	r4, r1
 8007a4e:	4691      	mov	r9, r2
 8007a50:	7e27      	ldrb	r7, [r4, #24]
 8007a52:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007a54:	2f78      	cmp	r7, #120	; 0x78
 8007a56:	4680      	mov	r8, r0
 8007a58:	469a      	mov	sl, r3
 8007a5a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a5e:	d807      	bhi.n	8007a70 <_printf_i+0x28>
 8007a60:	2f62      	cmp	r7, #98	; 0x62
 8007a62:	d80a      	bhi.n	8007a7a <_printf_i+0x32>
 8007a64:	2f00      	cmp	r7, #0
 8007a66:	f000 80d8 	beq.w	8007c1a <_printf_i+0x1d2>
 8007a6a:	2f58      	cmp	r7, #88	; 0x58
 8007a6c:	f000 80a3 	beq.w	8007bb6 <_printf_i+0x16e>
 8007a70:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007a74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007a78:	e03a      	b.n	8007af0 <_printf_i+0xa8>
 8007a7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007a7e:	2b15      	cmp	r3, #21
 8007a80:	d8f6      	bhi.n	8007a70 <_printf_i+0x28>
 8007a82:	a001      	add	r0, pc, #4	; (adr r0, 8007a88 <_printf_i+0x40>)
 8007a84:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007a88:	08007ae1 	.word	0x08007ae1
 8007a8c:	08007af5 	.word	0x08007af5
 8007a90:	08007a71 	.word	0x08007a71
 8007a94:	08007a71 	.word	0x08007a71
 8007a98:	08007a71 	.word	0x08007a71
 8007a9c:	08007a71 	.word	0x08007a71
 8007aa0:	08007af5 	.word	0x08007af5
 8007aa4:	08007a71 	.word	0x08007a71
 8007aa8:	08007a71 	.word	0x08007a71
 8007aac:	08007a71 	.word	0x08007a71
 8007ab0:	08007a71 	.word	0x08007a71
 8007ab4:	08007c01 	.word	0x08007c01
 8007ab8:	08007b25 	.word	0x08007b25
 8007abc:	08007be3 	.word	0x08007be3
 8007ac0:	08007a71 	.word	0x08007a71
 8007ac4:	08007a71 	.word	0x08007a71
 8007ac8:	08007c23 	.word	0x08007c23
 8007acc:	08007a71 	.word	0x08007a71
 8007ad0:	08007b25 	.word	0x08007b25
 8007ad4:	08007a71 	.word	0x08007a71
 8007ad8:	08007a71 	.word	0x08007a71
 8007adc:	08007beb 	.word	0x08007beb
 8007ae0:	680b      	ldr	r3, [r1, #0]
 8007ae2:	1d1a      	adds	r2, r3, #4
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	600a      	str	r2, [r1, #0]
 8007ae8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007aec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007af0:	2301      	movs	r3, #1
 8007af2:	e0a3      	b.n	8007c3c <_printf_i+0x1f4>
 8007af4:	6825      	ldr	r5, [r4, #0]
 8007af6:	6808      	ldr	r0, [r1, #0]
 8007af8:	062e      	lsls	r6, r5, #24
 8007afa:	f100 0304 	add.w	r3, r0, #4
 8007afe:	d50a      	bpl.n	8007b16 <_printf_i+0xce>
 8007b00:	6805      	ldr	r5, [r0, #0]
 8007b02:	600b      	str	r3, [r1, #0]
 8007b04:	2d00      	cmp	r5, #0
 8007b06:	da03      	bge.n	8007b10 <_printf_i+0xc8>
 8007b08:	232d      	movs	r3, #45	; 0x2d
 8007b0a:	426d      	negs	r5, r5
 8007b0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b10:	485e      	ldr	r0, [pc, #376]	; (8007c8c <_printf_i+0x244>)
 8007b12:	230a      	movs	r3, #10
 8007b14:	e019      	b.n	8007b4a <_printf_i+0x102>
 8007b16:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007b1a:	6805      	ldr	r5, [r0, #0]
 8007b1c:	600b      	str	r3, [r1, #0]
 8007b1e:	bf18      	it	ne
 8007b20:	b22d      	sxthne	r5, r5
 8007b22:	e7ef      	b.n	8007b04 <_printf_i+0xbc>
 8007b24:	680b      	ldr	r3, [r1, #0]
 8007b26:	6825      	ldr	r5, [r4, #0]
 8007b28:	1d18      	adds	r0, r3, #4
 8007b2a:	6008      	str	r0, [r1, #0]
 8007b2c:	0628      	lsls	r0, r5, #24
 8007b2e:	d501      	bpl.n	8007b34 <_printf_i+0xec>
 8007b30:	681d      	ldr	r5, [r3, #0]
 8007b32:	e002      	b.n	8007b3a <_printf_i+0xf2>
 8007b34:	0669      	lsls	r1, r5, #25
 8007b36:	d5fb      	bpl.n	8007b30 <_printf_i+0xe8>
 8007b38:	881d      	ldrh	r5, [r3, #0]
 8007b3a:	4854      	ldr	r0, [pc, #336]	; (8007c8c <_printf_i+0x244>)
 8007b3c:	2f6f      	cmp	r7, #111	; 0x6f
 8007b3e:	bf0c      	ite	eq
 8007b40:	2308      	moveq	r3, #8
 8007b42:	230a      	movne	r3, #10
 8007b44:	2100      	movs	r1, #0
 8007b46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007b4a:	6866      	ldr	r6, [r4, #4]
 8007b4c:	60a6      	str	r6, [r4, #8]
 8007b4e:	2e00      	cmp	r6, #0
 8007b50:	bfa2      	ittt	ge
 8007b52:	6821      	ldrge	r1, [r4, #0]
 8007b54:	f021 0104 	bicge.w	r1, r1, #4
 8007b58:	6021      	strge	r1, [r4, #0]
 8007b5a:	b90d      	cbnz	r5, 8007b60 <_printf_i+0x118>
 8007b5c:	2e00      	cmp	r6, #0
 8007b5e:	d04d      	beq.n	8007bfc <_printf_i+0x1b4>
 8007b60:	4616      	mov	r6, r2
 8007b62:	fbb5 f1f3 	udiv	r1, r5, r3
 8007b66:	fb03 5711 	mls	r7, r3, r1, r5
 8007b6a:	5dc7      	ldrb	r7, [r0, r7]
 8007b6c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b70:	462f      	mov	r7, r5
 8007b72:	42bb      	cmp	r3, r7
 8007b74:	460d      	mov	r5, r1
 8007b76:	d9f4      	bls.n	8007b62 <_printf_i+0x11a>
 8007b78:	2b08      	cmp	r3, #8
 8007b7a:	d10b      	bne.n	8007b94 <_printf_i+0x14c>
 8007b7c:	6823      	ldr	r3, [r4, #0]
 8007b7e:	07df      	lsls	r7, r3, #31
 8007b80:	d508      	bpl.n	8007b94 <_printf_i+0x14c>
 8007b82:	6923      	ldr	r3, [r4, #16]
 8007b84:	6861      	ldr	r1, [r4, #4]
 8007b86:	4299      	cmp	r1, r3
 8007b88:	bfde      	ittt	le
 8007b8a:	2330      	movle	r3, #48	; 0x30
 8007b8c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b90:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007b94:	1b92      	subs	r2, r2, r6
 8007b96:	6122      	str	r2, [r4, #16]
 8007b98:	f8cd a000 	str.w	sl, [sp]
 8007b9c:	464b      	mov	r3, r9
 8007b9e:	aa03      	add	r2, sp, #12
 8007ba0:	4621      	mov	r1, r4
 8007ba2:	4640      	mov	r0, r8
 8007ba4:	f7ff fee2 	bl	800796c <_printf_common>
 8007ba8:	3001      	adds	r0, #1
 8007baa:	d14c      	bne.n	8007c46 <_printf_i+0x1fe>
 8007bac:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb0:	b004      	add	sp, #16
 8007bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bb6:	4835      	ldr	r0, [pc, #212]	; (8007c8c <_printf_i+0x244>)
 8007bb8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007bbc:	6823      	ldr	r3, [r4, #0]
 8007bbe:	680e      	ldr	r6, [r1, #0]
 8007bc0:	061f      	lsls	r7, r3, #24
 8007bc2:	f856 5b04 	ldr.w	r5, [r6], #4
 8007bc6:	600e      	str	r6, [r1, #0]
 8007bc8:	d514      	bpl.n	8007bf4 <_printf_i+0x1ac>
 8007bca:	07d9      	lsls	r1, r3, #31
 8007bcc:	bf44      	itt	mi
 8007bce:	f043 0320 	orrmi.w	r3, r3, #32
 8007bd2:	6023      	strmi	r3, [r4, #0]
 8007bd4:	b91d      	cbnz	r5, 8007bde <_printf_i+0x196>
 8007bd6:	6823      	ldr	r3, [r4, #0]
 8007bd8:	f023 0320 	bic.w	r3, r3, #32
 8007bdc:	6023      	str	r3, [r4, #0]
 8007bde:	2310      	movs	r3, #16
 8007be0:	e7b0      	b.n	8007b44 <_printf_i+0xfc>
 8007be2:	6823      	ldr	r3, [r4, #0]
 8007be4:	f043 0320 	orr.w	r3, r3, #32
 8007be8:	6023      	str	r3, [r4, #0]
 8007bea:	2378      	movs	r3, #120	; 0x78
 8007bec:	4828      	ldr	r0, [pc, #160]	; (8007c90 <_printf_i+0x248>)
 8007bee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007bf2:	e7e3      	b.n	8007bbc <_printf_i+0x174>
 8007bf4:	065e      	lsls	r6, r3, #25
 8007bf6:	bf48      	it	mi
 8007bf8:	b2ad      	uxthmi	r5, r5
 8007bfa:	e7e6      	b.n	8007bca <_printf_i+0x182>
 8007bfc:	4616      	mov	r6, r2
 8007bfe:	e7bb      	b.n	8007b78 <_printf_i+0x130>
 8007c00:	680b      	ldr	r3, [r1, #0]
 8007c02:	6826      	ldr	r6, [r4, #0]
 8007c04:	6960      	ldr	r0, [r4, #20]
 8007c06:	1d1d      	adds	r5, r3, #4
 8007c08:	600d      	str	r5, [r1, #0]
 8007c0a:	0635      	lsls	r5, r6, #24
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	d501      	bpl.n	8007c14 <_printf_i+0x1cc>
 8007c10:	6018      	str	r0, [r3, #0]
 8007c12:	e002      	b.n	8007c1a <_printf_i+0x1d2>
 8007c14:	0671      	lsls	r1, r6, #25
 8007c16:	d5fb      	bpl.n	8007c10 <_printf_i+0x1c8>
 8007c18:	8018      	strh	r0, [r3, #0]
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	6123      	str	r3, [r4, #16]
 8007c1e:	4616      	mov	r6, r2
 8007c20:	e7ba      	b.n	8007b98 <_printf_i+0x150>
 8007c22:	680b      	ldr	r3, [r1, #0]
 8007c24:	1d1a      	adds	r2, r3, #4
 8007c26:	600a      	str	r2, [r1, #0]
 8007c28:	681e      	ldr	r6, [r3, #0]
 8007c2a:	6862      	ldr	r2, [r4, #4]
 8007c2c:	2100      	movs	r1, #0
 8007c2e:	4630      	mov	r0, r6
 8007c30:	f7f8 fade 	bl	80001f0 <memchr>
 8007c34:	b108      	cbz	r0, 8007c3a <_printf_i+0x1f2>
 8007c36:	1b80      	subs	r0, r0, r6
 8007c38:	6060      	str	r0, [r4, #4]
 8007c3a:	6863      	ldr	r3, [r4, #4]
 8007c3c:	6123      	str	r3, [r4, #16]
 8007c3e:	2300      	movs	r3, #0
 8007c40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c44:	e7a8      	b.n	8007b98 <_printf_i+0x150>
 8007c46:	6923      	ldr	r3, [r4, #16]
 8007c48:	4632      	mov	r2, r6
 8007c4a:	4649      	mov	r1, r9
 8007c4c:	4640      	mov	r0, r8
 8007c4e:	47d0      	blx	sl
 8007c50:	3001      	adds	r0, #1
 8007c52:	d0ab      	beq.n	8007bac <_printf_i+0x164>
 8007c54:	6823      	ldr	r3, [r4, #0]
 8007c56:	079b      	lsls	r3, r3, #30
 8007c58:	d413      	bmi.n	8007c82 <_printf_i+0x23a>
 8007c5a:	68e0      	ldr	r0, [r4, #12]
 8007c5c:	9b03      	ldr	r3, [sp, #12]
 8007c5e:	4298      	cmp	r0, r3
 8007c60:	bfb8      	it	lt
 8007c62:	4618      	movlt	r0, r3
 8007c64:	e7a4      	b.n	8007bb0 <_printf_i+0x168>
 8007c66:	2301      	movs	r3, #1
 8007c68:	4632      	mov	r2, r6
 8007c6a:	4649      	mov	r1, r9
 8007c6c:	4640      	mov	r0, r8
 8007c6e:	47d0      	blx	sl
 8007c70:	3001      	adds	r0, #1
 8007c72:	d09b      	beq.n	8007bac <_printf_i+0x164>
 8007c74:	3501      	adds	r5, #1
 8007c76:	68e3      	ldr	r3, [r4, #12]
 8007c78:	9903      	ldr	r1, [sp, #12]
 8007c7a:	1a5b      	subs	r3, r3, r1
 8007c7c:	42ab      	cmp	r3, r5
 8007c7e:	dcf2      	bgt.n	8007c66 <_printf_i+0x21e>
 8007c80:	e7eb      	b.n	8007c5a <_printf_i+0x212>
 8007c82:	2500      	movs	r5, #0
 8007c84:	f104 0619 	add.w	r6, r4, #25
 8007c88:	e7f5      	b.n	8007c76 <_printf_i+0x22e>
 8007c8a:	bf00      	nop
 8007c8c:	08009145 	.word	0x08009145
 8007c90:	08009156 	.word	0x08009156

08007c94 <memcpy>:
 8007c94:	440a      	add	r2, r1
 8007c96:	4291      	cmp	r1, r2
 8007c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c9c:	d100      	bne.n	8007ca0 <memcpy+0xc>
 8007c9e:	4770      	bx	lr
 8007ca0:	b510      	push	{r4, lr}
 8007ca2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ca6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007caa:	4291      	cmp	r1, r2
 8007cac:	d1f9      	bne.n	8007ca2 <memcpy+0xe>
 8007cae:	bd10      	pop	{r4, pc}

08007cb0 <memmove>:
 8007cb0:	4288      	cmp	r0, r1
 8007cb2:	b510      	push	{r4, lr}
 8007cb4:	eb01 0402 	add.w	r4, r1, r2
 8007cb8:	d902      	bls.n	8007cc0 <memmove+0x10>
 8007cba:	4284      	cmp	r4, r0
 8007cbc:	4623      	mov	r3, r4
 8007cbe:	d807      	bhi.n	8007cd0 <memmove+0x20>
 8007cc0:	1e43      	subs	r3, r0, #1
 8007cc2:	42a1      	cmp	r1, r4
 8007cc4:	d008      	beq.n	8007cd8 <memmove+0x28>
 8007cc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007cca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007cce:	e7f8      	b.n	8007cc2 <memmove+0x12>
 8007cd0:	4402      	add	r2, r0
 8007cd2:	4601      	mov	r1, r0
 8007cd4:	428a      	cmp	r2, r1
 8007cd6:	d100      	bne.n	8007cda <memmove+0x2a>
 8007cd8:	bd10      	pop	{r4, pc}
 8007cda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007cde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ce2:	e7f7      	b.n	8007cd4 <memmove+0x24>

08007ce4 <_free_r>:
 8007ce4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ce6:	2900      	cmp	r1, #0
 8007ce8:	d048      	beq.n	8007d7c <_free_r+0x98>
 8007cea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cee:	9001      	str	r0, [sp, #4]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f1a1 0404 	sub.w	r4, r1, #4
 8007cf6:	bfb8      	it	lt
 8007cf8:	18e4      	addlt	r4, r4, r3
 8007cfa:	f000 f8d3 	bl	8007ea4 <__malloc_lock>
 8007cfe:	4a20      	ldr	r2, [pc, #128]	; (8007d80 <_free_r+0x9c>)
 8007d00:	9801      	ldr	r0, [sp, #4]
 8007d02:	6813      	ldr	r3, [r2, #0]
 8007d04:	4615      	mov	r5, r2
 8007d06:	b933      	cbnz	r3, 8007d16 <_free_r+0x32>
 8007d08:	6063      	str	r3, [r4, #4]
 8007d0a:	6014      	str	r4, [r2, #0]
 8007d0c:	b003      	add	sp, #12
 8007d0e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d12:	f000 b8cd 	b.w	8007eb0 <__malloc_unlock>
 8007d16:	42a3      	cmp	r3, r4
 8007d18:	d90b      	bls.n	8007d32 <_free_r+0x4e>
 8007d1a:	6821      	ldr	r1, [r4, #0]
 8007d1c:	1862      	adds	r2, r4, r1
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	bf04      	itt	eq
 8007d22:	681a      	ldreq	r2, [r3, #0]
 8007d24:	685b      	ldreq	r3, [r3, #4]
 8007d26:	6063      	str	r3, [r4, #4]
 8007d28:	bf04      	itt	eq
 8007d2a:	1852      	addeq	r2, r2, r1
 8007d2c:	6022      	streq	r2, [r4, #0]
 8007d2e:	602c      	str	r4, [r5, #0]
 8007d30:	e7ec      	b.n	8007d0c <_free_r+0x28>
 8007d32:	461a      	mov	r2, r3
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	b10b      	cbz	r3, 8007d3c <_free_r+0x58>
 8007d38:	42a3      	cmp	r3, r4
 8007d3a:	d9fa      	bls.n	8007d32 <_free_r+0x4e>
 8007d3c:	6811      	ldr	r1, [r2, #0]
 8007d3e:	1855      	adds	r5, r2, r1
 8007d40:	42a5      	cmp	r5, r4
 8007d42:	d10b      	bne.n	8007d5c <_free_r+0x78>
 8007d44:	6824      	ldr	r4, [r4, #0]
 8007d46:	4421      	add	r1, r4
 8007d48:	1854      	adds	r4, r2, r1
 8007d4a:	42a3      	cmp	r3, r4
 8007d4c:	6011      	str	r1, [r2, #0]
 8007d4e:	d1dd      	bne.n	8007d0c <_free_r+0x28>
 8007d50:	681c      	ldr	r4, [r3, #0]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	6053      	str	r3, [r2, #4]
 8007d56:	4421      	add	r1, r4
 8007d58:	6011      	str	r1, [r2, #0]
 8007d5a:	e7d7      	b.n	8007d0c <_free_r+0x28>
 8007d5c:	d902      	bls.n	8007d64 <_free_r+0x80>
 8007d5e:	230c      	movs	r3, #12
 8007d60:	6003      	str	r3, [r0, #0]
 8007d62:	e7d3      	b.n	8007d0c <_free_r+0x28>
 8007d64:	6825      	ldr	r5, [r4, #0]
 8007d66:	1961      	adds	r1, r4, r5
 8007d68:	428b      	cmp	r3, r1
 8007d6a:	bf04      	itt	eq
 8007d6c:	6819      	ldreq	r1, [r3, #0]
 8007d6e:	685b      	ldreq	r3, [r3, #4]
 8007d70:	6063      	str	r3, [r4, #4]
 8007d72:	bf04      	itt	eq
 8007d74:	1949      	addeq	r1, r1, r5
 8007d76:	6021      	streq	r1, [r4, #0]
 8007d78:	6054      	str	r4, [r2, #4]
 8007d7a:	e7c7      	b.n	8007d0c <_free_r+0x28>
 8007d7c:	b003      	add	sp, #12
 8007d7e:	bd30      	pop	{r4, r5, pc}
 8007d80:	20000138 	.word	0x20000138

08007d84 <_malloc_r>:
 8007d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d86:	1ccd      	adds	r5, r1, #3
 8007d88:	f025 0503 	bic.w	r5, r5, #3
 8007d8c:	3508      	adds	r5, #8
 8007d8e:	2d0c      	cmp	r5, #12
 8007d90:	bf38      	it	cc
 8007d92:	250c      	movcc	r5, #12
 8007d94:	2d00      	cmp	r5, #0
 8007d96:	4606      	mov	r6, r0
 8007d98:	db01      	blt.n	8007d9e <_malloc_r+0x1a>
 8007d9a:	42a9      	cmp	r1, r5
 8007d9c:	d903      	bls.n	8007da6 <_malloc_r+0x22>
 8007d9e:	230c      	movs	r3, #12
 8007da0:	6033      	str	r3, [r6, #0]
 8007da2:	2000      	movs	r0, #0
 8007da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007da6:	f000 f87d 	bl	8007ea4 <__malloc_lock>
 8007daa:	4921      	ldr	r1, [pc, #132]	; (8007e30 <_malloc_r+0xac>)
 8007dac:	680a      	ldr	r2, [r1, #0]
 8007dae:	4614      	mov	r4, r2
 8007db0:	b99c      	cbnz	r4, 8007dda <_malloc_r+0x56>
 8007db2:	4f20      	ldr	r7, [pc, #128]	; (8007e34 <_malloc_r+0xb0>)
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	b923      	cbnz	r3, 8007dc2 <_malloc_r+0x3e>
 8007db8:	4621      	mov	r1, r4
 8007dba:	4630      	mov	r0, r6
 8007dbc:	f000 f862 	bl	8007e84 <_sbrk_r>
 8007dc0:	6038      	str	r0, [r7, #0]
 8007dc2:	4629      	mov	r1, r5
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	f000 f85d 	bl	8007e84 <_sbrk_r>
 8007dca:	1c43      	adds	r3, r0, #1
 8007dcc:	d123      	bne.n	8007e16 <_malloc_r+0x92>
 8007dce:	230c      	movs	r3, #12
 8007dd0:	6033      	str	r3, [r6, #0]
 8007dd2:	4630      	mov	r0, r6
 8007dd4:	f000 f86c 	bl	8007eb0 <__malloc_unlock>
 8007dd8:	e7e3      	b.n	8007da2 <_malloc_r+0x1e>
 8007dda:	6823      	ldr	r3, [r4, #0]
 8007ddc:	1b5b      	subs	r3, r3, r5
 8007dde:	d417      	bmi.n	8007e10 <_malloc_r+0x8c>
 8007de0:	2b0b      	cmp	r3, #11
 8007de2:	d903      	bls.n	8007dec <_malloc_r+0x68>
 8007de4:	6023      	str	r3, [r4, #0]
 8007de6:	441c      	add	r4, r3
 8007de8:	6025      	str	r5, [r4, #0]
 8007dea:	e004      	b.n	8007df6 <_malloc_r+0x72>
 8007dec:	6863      	ldr	r3, [r4, #4]
 8007dee:	42a2      	cmp	r2, r4
 8007df0:	bf0c      	ite	eq
 8007df2:	600b      	streq	r3, [r1, #0]
 8007df4:	6053      	strne	r3, [r2, #4]
 8007df6:	4630      	mov	r0, r6
 8007df8:	f000 f85a 	bl	8007eb0 <__malloc_unlock>
 8007dfc:	f104 000b 	add.w	r0, r4, #11
 8007e00:	1d23      	adds	r3, r4, #4
 8007e02:	f020 0007 	bic.w	r0, r0, #7
 8007e06:	1ac2      	subs	r2, r0, r3
 8007e08:	d0cc      	beq.n	8007da4 <_malloc_r+0x20>
 8007e0a:	1a1b      	subs	r3, r3, r0
 8007e0c:	50a3      	str	r3, [r4, r2]
 8007e0e:	e7c9      	b.n	8007da4 <_malloc_r+0x20>
 8007e10:	4622      	mov	r2, r4
 8007e12:	6864      	ldr	r4, [r4, #4]
 8007e14:	e7cc      	b.n	8007db0 <_malloc_r+0x2c>
 8007e16:	1cc4      	adds	r4, r0, #3
 8007e18:	f024 0403 	bic.w	r4, r4, #3
 8007e1c:	42a0      	cmp	r0, r4
 8007e1e:	d0e3      	beq.n	8007de8 <_malloc_r+0x64>
 8007e20:	1a21      	subs	r1, r4, r0
 8007e22:	4630      	mov	r0, r6
 8007e24:	f000 f82e 	bl	8007e84 <_sbrk_r>
 8007e28:	3001      	adds	r0, #1
 8007e2a:	d1dd      	bne.n	8007de8 <_malloc_r+0x64>
 8007e2c:	e7cf      	b.n	8007dce <_malloc_r+0x4a>
 8007e2e:	bf00      	nop
 8007e30:	20000138 	.word	0x20000138
 8007e34:	2000013c 	.word	0x2000013c

08007e38 <_realloc_r>:
 8007e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e3a:	4607      	mov	r7, r0
 8007e3c:	4614      	mov	r4, r2
 8007e3e:	460e      	mov	r6, r1
 8007e40:	b921      	cbnz	r1, 8007e4c <_realloc_r+0x14>
 8007e42:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007e46:	4611      	mov	r1, r2
 8007e48:	f7ff bf9c 	b.w	8007d84 <_malloc_r>
 8007e4c:	b922      	cbnz	r2, 8007e58 <_realloc_r+0x20>
 8007e4e:	f7ff ff49 	bl	8007ce4 <_free_r>
 8007e52:	4625      	mov	r5, r4
 8007e54:	4628      	mov	r0, r5
 8007e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e58:	f000 f830 	bl	8007ebc <_malloc_usable_size_r>
 8007e5c:	42a0      	cmp	r0, r4
 8007e5e:	d20f      	bcs.n	8007e80 <_realloc_r+0x48>
 8007e60:	4621      	mov	r1, r4
 8007e62:	4638      	mov	r0, r7
 8007e64:	f7ff ff8e 	bl	8007d84 <_malloc_r>
 8007e68:	4605      	mov	r5, r0
 8007e6a:	2800      	cmp	r0, #0
 8007e6c:	d0f2      	beq.n	8007e54 <_realloc_r+0x1c>
 8007e6e:	4631      	mov	r1, r6
 8007e70:	4622      	mov	r2, r4
 8007e72:	f7ff ff0f 	bl	8007c94 <memcpy>
 8007e76:	4631      	mov	r1, r6
 8007e78:	4638      	mov	r0, r7
 8007e7a:	f7ff ff33 	bl	8007ce4 <_free_r>
 8007e7e:	e7e9      	b.n	8007e54 <_realloc_r+0x1c>
 8007e80:	4635      	mov	r5, r6
 8007e82:	e7e7      	b.n	8007e54 <_realloc_r+0x1c>

08007e84 <_sbrk_r>:
 8007e84:	b538      	push	{r3, r4, r5, lr}
 8007e86:	4d06      	ldr	r5, [pc, #24]	; (8007ea0 <_sbrk_r+0x1c>)
 8007e88:	2300      	movs	r3, #0
 8007e8a:	4604      	mov	r4, r0
 8007e8c:	4608      	mov	r0, r1
 8007e8e:	602b      	str	r3, [r5, #0]
 8007e90:	f7fb fafa 	bl	8003488 <_sbrk>
 8007e94:	1c43      	adds	r3, r0, #1
 8007e96:	d102      	bne.n	8007e9e <_sbrk_r+0x1a>
 8007e98:	682b      	ldr	r3, [r5, #0]
 8007e9a:	b103      	cbz	r3, 8007e9e <_sbrk_r+0x1a>
 8007e9c:	6023      	str	r3, [r4, #0]
 8007e9e:	bd38      	pop	{r3, r4, r5, pc}
 8007ea0:	20000318 	.word	0x20000318

08007ea4 <__malloc_lock>:
 8007ea4:	4801      	ldr	r0, [pc, #4]	; (8007eac <__malloc_lock+0x8>)
 8007ea6:	f000 b811 	b.w	8007ecc <__retarget_lock_acquire_recursive>
 8007eaa:	bf00      	nop
 8007eac:	20000320 	.word	0x20000320

08007eb0 <__malloc_unlock>:
 8007eb0:	4801      	ldr	r0, [pc, #4]	; (8007eb8 <__malloc_unlock+0x8>)
 8007eb2:	f000 b80c 	b.w	8007ece <__retarget_lock_release_recursive>
 8007eb6:	bf00      	nop
 8007eb8:	20000320 	.word	0x20000320

08007ebc <_malloc_usable_size_r>:
 8007ebc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ec0:	1f18      	subs	r0, r3, #4
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	bfbc      	itt	lt
 8007ec6:	580b      	ldrlt	r3, [r1, r0]
 8007ec8:	18c0      	addlt	r0, r0, r3
 8007eca:	4770      	bx	lr

08007ecc <__retarget_lock_acquire_recursive>:
 8007ecc:	4770      	bx	lr

08007ece <__retarget_lock_release_recursive>:
 8007ece:	4770      	bx	lr

08007ed0 <sin>:
 8007ed0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ed2:	ec53 2b10 	vmov	r2, r3, d0
 8007ed6:	4826      	ldr	r0, [pc, #152]	; (8007f70 <sin+0xa0>)
 8007ed8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007edc:	4281      	cmp	r1, r0
 8007ede:	dc07      	bgt.n	8007ef0 <sin+0x20>
 8007ee0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007f68 <sin+0x98>
 8007ee4:	2000      	movs	r0, #0
 8007ee6:	f000 fe5b 	bl	8008ba0 <__kernel_sin>
 8007eea:	ec51 0b10 	vmov	r0, r1, d0
 8007eee:	e007      	b.n	8007f00 <sin+0x30>
 8007ef0:	4820      	ldr	r0, [pc, #128]	; (8007f74 <sin+0xa4>)
 8007ef2:	4281      	cmp	r1, r0
 8007ef4:	dd09      	ble.n	8007f0a <sin+0x3a>
 8007ef6:	ee10 0a10 	vmov	r0, s0
 8007efa:	4619      	mov	r1, r3
 8007efc:	f7f8 f9cc 	bl	8000298 <__aeabi_dsub>
 8007f00:	ec41 0b10 	vmov	d0, r0, r1
 8007f04:	b005      	add	sp, #20
 8007f06:	f85d fb04 	ldr.w	pc, [sp], #4
 8007f0a:	4668      	mov	r0, sp
 8007f0c:	f000 f834 	bl	8007f78 <__ieee754_rem_pio2>
 8007f10:	f000 0003 	and.w	r0, r0, #3
 8007f14:	2801      	cmp	r0, #1
 8007f16:	d008      	beq.n	8007f2a <sin+0x5a>
 8007f18:	2802      	cmp	r0, #2
 8007f1a:	d00d      	beq.n	8007f38 <sin+0x68>
 8007f1c:	b9d0      	cbnz	r0, 8007f54 <sin+0x84>
 8007f1e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007f22:	ed9d 0b00 	vldr	d0, [sp]
 8007f26:	2001      	movs	r0, #1
 8007f28:	e7dd      	b.n	8007ee6 <sin+0x16>
 8007f2a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007f2e:	ed9d 0b00 	vldr	d0, [sp]
 8007f32:	f000 fa2d 	bl	8008390 <__kernel_cos>
 8007f36:	e7d8      	b.n	8007eea <sin+0x1a>
 8007f38:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007f3c:	ed9d 0b00 	vldr	d0, [sp]
 8007f40:	2001      	movs	r0, #1
 8007f42:	f000 fe2d 	bl	8008ba0 <__kernel_sin>
 8007f46:	ec53 2b10 	vmov	r2, r3, d0
 8007f4a:	ee10 0a10 	vmov	r0, s0
 8007f4e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007f52:	e7d5      	b.n	8007f00 <sin+0x30>
 8007f54:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007f58:	ed9d 0b00 	vldr	d0, [sp]
 8007f5c:	f000 fa18 	bl	8008390 <__kernel_cos>
 8007f60:	e7f1      	b.n	8007f46 <sin+0x76>
 8007f62:	bf00      	nop
 8007f64:	f3af 8000 	nop.w
	...
 8007f70:	3fe921fb 	.word	0x3fe921fb
 8007f74:	7fefffff 	.word	0x7fefffff

08007f78 <__ieee754_rem_pio2>:
 8007f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f7c:	ed2d 8b02 	vpush	{d8}
 8007f80:	ec55 4b10 	vmov	r4, r5, d0
 8007f84:	4bca      	ldr	r3, [pc, #808]	; (80082b0 <__ieee754_rem_pio2+0x338>)
 8007f86:	b08b      	sub	sp, #44	; 0x2c
 8007f88:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8007f8c:	4598      	cmp	r8, r3
 8007f8e:	4682      	mov	sl, r0
 8007f90:	9502      	str	r5, [sp, #8]
 8007f92:	dc08      	bgt.n	8007fa6 <__ieee754_rem_pio2+0x2e>
 8007f94:	2200      	movs	r2, #0
 8007f96:	2300      	movs	r3, #0
 8007f98:	ed80 0b00 	vstr	d0, [r0]
 8007f9c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007fa0:	f04f 0b00 	mov.w	fp, #0
 8007fa4:	e028      	b.n	8007ff8 <__ieee754_rem_pio2+0x80>
 8007fa6:	4bc3      	ldr	r3, [pc, #780]	; (80082b4 <__ieee754_rem_pio2+0x33c>)
 8007fa8:	4598      	cmp	r8, r3
 8007faa:	dc78      	bgt.n	800809e <__ieee754_rem_pio2+0x126>
 8007fac:	9b02      	ldr	r3, [sp, #8]
 8007fae:	4ec2      	ldr	r6, [pc, #776]	; (80082b8 <__ieee754_rem_pio2+0x340>)
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	ee10 0a10 	vmov	r0, s0
 8007fb6:	a3b0      	add	r3, pc, #704	; (adr r3, 8008278 <__ieee754_rem_pio2+0x300>)
 8007fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fbc:	4629      	mov	r1, r5
 8007fbe:	dd39      	ble.n	8008034 <__ieee754_rem_pio2+0xbc>
 8007fc0:	f7f8 f96a 	bl	8000298 <__aeabi_dsub>
 8007fc4:	45b0      	cmp	r8, r6
 8007fc6:	4604      	mov	r4, r0
 8007fc8:	460d      	mov	r5, r1
 8007fca:	d01b      	beq.n	8008004 <__ieee754_rem_pio2+0x8c>
 8007fcc:	a3ac      	add	r3, pc, #688	; (adr r3, 8008280 <__ieee754_rem_pio2+0x308>)
 8007fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd2:	f7f8 f961 	bl	8000298 <__aeabi_dsub>
 8007fd6:	4602      	mov	r2, r0
 8007fd8:	460b      	mov	r3, r1
 8007fda:	e9ca 2300 	strd	r2, r3, [sl]
 8007fde:	4620      	mov	r0, r4
 8007fe0:	4629      	mov	r1, r5
 8007fe2:	f7f8 f959 	bl	8000298 <__aeabi_dsub>
 8007fe6:	a3a6      	add	r3, pc, #664	; (adr r3, 8008280 <__ieee754_rem_pio2+0x308>)
 8007fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fec:	f7f8 f954 	bl	8000298 <__aeabi_dsub>
 8007ff0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007ff4:	f04f 0b01 	mov.w	fp, #1
 8007ff8:	4658      	mov	r0, fp
 8007ffa:	b00b      	add	sp, #44	; 0x2c
 8007ffc:	ecbd 8b02 	vpop	{d8}
 8008000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008004:	a3a0      	add	r3, pc, #640	; (adr r3, 8008288 <__ieee754_rem_pio2+0x310>)
 8008006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800800a:	f7f8 f945 	bl	8000298 <__aeabi_dsub>
 800800e:	a3a0      	add	r3, pc, #640	; (adr r3, 8008290 <__ieee754_rem_pio2+0x318>)
 8008010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008014:	4604      	mov	r4, r0
 8008016:	460d      	mov	r5, r1
 8008018:	f7f8 f93e 	bl	8000298 <__aeabi_dsub>
 800801c:	4602      	mov	r2, r0
 800801e:	460b      	mov	r3, r1
 8008020:	e9ca 2300 	strd	r2, r3, [sl]
 8008024:	4620      	mov	r0, r4
 8008026:	4629      	mov	r1, r5
 8008028:	f7f8 f936 	bl	8000298 <__aeabi_dsub>
 800802c:	a398      	add	r3, pc, #608	; (adr r3, 8008290 <__ieee754_rem_pio2+0x318>)
 800802e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008032:	e7db      	b.n	8007fec <__ieee754_rem_pio2+0x74>
 8008034:	f7f8 f932 	bl	800029c <__adddf3>
 8008038:	45b0      	cmp	r8, r6
 800803a:	4604      	mov	r4, r0
 800803c:	460d      	mov	r5, r1
 800803e:	d016      	beq.n	800806e <__ieee754_rem_pio2+0xf6>
 8008040:	a38f      	add	r3, pc, #572	; (adr r3, 8008280 <__ieee754_rem_pio2+0x308>)
 8008042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008046:	f7f8 f929 	bl	800029c <__adddf3>
 800804a:	4602      	mov	r2, r0
 800804c:	460b      	mov	r3, r1
 800804e:	e9ca 2300 	strd	r2, r3, [sl]
 8008052:	4620      	mov	r0, r4
 8008054:	4629      	mov	r1, r5
 8008056:	f7f8 f91f 	bl	8000298 <__aeabi_dsub>
 800805a:	a389      	add	r3, pc, #548	; (adr r3, 8008280 <__ieee754_rem_pio2+0x308>)
 800805c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008060:	f7f8 f91c 	bl	800029c <__adddf3>
 8008064:	f04f 3bff 	mov.w	fp, #4294967295
 8008068:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800806c:	e7c4      	b.n	8007ff8 <__ieee754_rem_pio2+0x80>
 800806e:	a386      	add	r3, pc, #536	; (adr r3, 8008288 <__ieee754_rem_pio2+0x310>)
 8008070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008074:	f7f8 f912 	bl	800029c <__adddf3>
 8008078:	a385      	add	r3, pc, #532	; (adr r3, 8008290 <__ieee754_rem_pio2+0x318>)
 800807a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800807e:	4604      	mov	r4, r0
 8008080:	460d      	mov	r5, r1
 8008082:	f7f8 f90b 	bl	800029c <__adddf3>
 8008086:	4602      	mov	r2, r0
 8008088:	460b      	mov	r3, r1
 800808a:	e9ca 2300 	strd	r2, r3, [sl]
 800808e:	4620      	mov	r0, r4
 8008090:	4629      	mov	r1, r5
 8008092:	f7f8 f901 	bl	8000298 <__aeabi_dsub>
 8008096:	a37e      	add	r3, pc, #504	; (adr r3, 8008290 <__ieee754_rem_pio2+0x318>)
 8008098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809c:	e7e0      	b.n	8008060 <__ieee754_rem_pio2+0xe8>
 800809e:	4b87      	ldr	r3, [pc, #540]	; (80082bc <__ieee754_rem_pio2+0x344>)
 80080a0:	4598      	cmp	r8, r3
 80080a2:	f300 80d9 	bgt.w	8008258 <__ieee754_rem_pio2+0x2e0>
 80080a6:	f000 fe39 	bl	8008d1c <fabs>
 80080aa:	ec55 4b10 	vmov	r4, r5, d0
 80080ae:	ee10 0a10 	vmov	r0, s0
 80080b2:	a379      	add	r3, pc, #484	; (adr r3, 8008298 <__ieee754_rem_pio2+0x320>)
 80080b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b8:	4629      	mov	r1, r5
 80080ba:	f7f8 faa5 	bl	8000608 <__aeabi_dmul>
 80080be:	4b80      	ldr	r3, [pc, #512]	; (80082c0 <__ieee754_rem_pio2+0x348>)
 80080c0:	2200      	movs	r2, #0
 80080c2:	f7f8 f8eb 	bl	800029c <__adddf3>
 80080c6:	f7f8 fd39 	bl	8000b3c <__aeabi_d2iz>
 80080ca:	4683      	mov	fp, r0
 80080cc:	f7f8 fa32 	bl	8000534 <__aeabi_i2d>
 80080d0:	4602      	mov	r2, r0
 80080d2:	460b      	mov	r3, r1
 80080d4:	ec43 2b18 	vmov	d8, r2, r3
 80080d8:	a367      	add	r3, pc, #412	; (adr r3, 8008278 <__ieee754_rem_pio2+0x300>)
 80080da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080de:	f7f8 fa93 	bl	8000608 <__aeabi_dmul>
 80080e2:	4602      	mov	r2, r0
 80080e4:	460b      	mov	r3, r1
 80080e6:	4620      	mov	r0, r4
 80080e8:	4629      	mov	r1, r5
 80080ea:	f7f8 f8d5 	bl	8000298 <__aeabi_dsub>
 80080ee:	a364      	add	r3, pc, #400	; (adr r3, 8008280 <__ieee754_rem_pio2+0x308>)
 80080f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f4:	4606      	mov	r6, r0
 80080f6:	460f      	mov	r7, r1
 80080f8:	ec51 0b18 	vmov	r0, r1, d8
 80080fc:	f7f8 fa84 	bl	8000608 <__aeabi_dmul>
 8008100:	f1bb 0f1f 	cmp.w	fp, #31
 8008104:	4604      	mov	r4, r0
 8008106:	460d      	mov	r5, r1
 8008108:	dc0d      	bgt.n	8008126 <__ieee754_rem_pio2+0x1ae>
 800810a:	4b6e      	ldr	r3, [pc, #440]	; (80082c4 <__ieee754_rem_pio2+0x34c>)
 800810c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8008110:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008114:	4543      	cmp	r3, r8
 8008116:	d006      	beq.n	8008126 <__ieee754_rem_pio2+0x1ae>
 8008118:	4622      	mov	r2, r4
 800811a:	462b      	mov	r3, r5
 800811c:	4630      	mov	r0, r6
 800811e:	4639      	mov	r1, r7
 8008120:	f7f8 f8ba 	bl	8000298 <__aeabi_dsub>
 8008124:	e00f      	b.n	8008146 <__ieee754_rem_pio2+0x1ce>
 8008126:	462b      	mov	r3, r5
 8008128:	4622      	mov	r2, r4
 800812a:	4630      	mov	r0, r6
 800812c:	4639      	mov	r1, r7
 800812e:	f7f8 f8b3 	bl	8000298 <__aeabi_dsub>
 8008132:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008136:	9303      	str	r3, [sp, #12]
 8008138:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800813c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8008140:	f1b8 0f10 	cmp.w	r8, #16
 8008144:	dc02      	bgt.n	800814c <__ieee754_rem_pio2+0x1d4>
 8008146:	e9ca 0100 	strd	r0, r1, [sl]
 800814a:	e039      	b.n	80081c0 <__ieee754_rem_pio2+0x248>
 800814c:	a34e      	add	r3, pc, #312	; (adr r3, 8008288 <__ieee754_rem_pio2+0x310>)
 800814e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008152:	ec51 0b18 	vmov	r0, r1, d8
 8008156:	f7f8 fa57 	bl	8000608 <__aeabi_dmul>
 800815a:	4604      	mov	r4, r0
 800815c:	460d      	mov	r5, r1
 800815e:	4602      	mov	r2, r0
 8008160:	460b      	mov	r3, r1
 8008162:	4630      	mov	r0, r6
 8008164:	4639      	mov	r1, r7
 8008166:	f7f8 f897 	bl	8000298 <__aeabi_dsub>
 800816a:	4602      	mov	r2, r0
 800816c:	460b      	mov	r3, r1
 800816e:	4680      	mov	r8, r0
 8008170:	4689      	mov	r9, r1
 8008172:	4630      	mov	r0, r6
 8008174:	4639      	mov	r1, r7
 8008176:	f7f8 f88f 	bl	8000298 <__aeabi_dsub>
 800817a:	4622      	mov	r2, r4
 800817c:	462b      	mov	r3, r5
 800817e:	f7f8 f88b 	bl	8000298 <__aeabi_dsub>
 8008182:	a343      	add	r3, pc, #268	; (adr r3, 8008290 <__ieee754_rem_pio2+0x318>)
 8008184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008188:	4604      	mov	r4, r0
 800818a:	460d      	mov	r5, r1
 800818c:	ec51 0b18 	vmov	r0, r1, d8
 8008190:	f7f8 fa3a 	bl	8000608 <__aeabi_dmul>
 8008194:	4622      	mov	r2, r4
 8008196:	462b      	mov	r3, r5
 8008198:	f7f8 f87e 	bl	8000298 <__aeabi_dsub>
 800819c:	4602      	mov	r2, r0
 800819e:	460b      	mov	r3, r1
 80081a0:	4604      	mov	r4, r0
 80081a2:	460d      	mov	r5, r1
 80081a4:	4640      	mov	r0, r8
 80081a6:	4649      	mov	r1, r9
 80081a8:	f7f8 f876 	bl	8000298 <__aeabi_dsub>
 80081ac:	9a03      	ldr	r2, [sp, #12]
 80081ae:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80081b2:	1ad3      	subs	r3, r2, r3
 80081b4:	2b31      	cmp	r3, #49	; 0x31
 80081b6:	dc24      	bgt.n	8008202 <__ieee754_rem_pio2+0x28a>
 80081b8:	e9ca 0100 	strd	r0, r1, [sl]
 80081bc:	4646      	mov	r6, r8
 80081be:	464f      	mov	r7, r9
 80081c0:	e9da 8900 	ldrd	r8, r9, [sl]
 80081c4:	4630      	mov	r0, r6
 80081c6:	4642      	mov	r2, r8
 80081c8:	464b      	mov	r3, r9
 80081ca:	4639      	mov	r1, r7
 80081cc:	f7f8 f864 	bl	8000298 <__aeabi_dsub>
 80081d0:	462b      	mov	r3, r5
 80081d2:	4622      	mov	r2, r4
 80081d4:	f7f8 f860 	bl	8000298 <__aeabi_dsub>
 80081d8:	9b02      	ldr	r3, [sp, #8]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80081e0:	f6bf af0a 	bge.w	8007ff8 <__ieee754_rem_pio2+0x80>
 80081e4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80081e8:	f8ca 3004 	str.w	r3, [sl, #4]
 80081ec:	f8ca 8000 	str.w	r8, [sl]
 80081f0:	f8ca 0008 	str.w	r0, [sl, #8]
 80081f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80081f8:	f8ca 300c 	str.w	r3, [sl, #12]
 80081fc:	f1cb 0b00 	rsb	fp, fp, #0
 8008200:	e6fa      	b.n	8007ff8 <__ieee754_rem_pio2+0x80>
 8008202:	a327      	add	r3, pc, #156	; (adr r3, 80082a0 <__ieee754_rem_pio2+0x328>)
 8008204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008208:	ec51 0b18 	vmov	r0, r1, d8
 800820c:	f7f8 f9fc 	bl	8000608 <__aeabi_dmul>
 8008210:	4604      	mov	r4, r0
 8008212:	460d      	mov	r5, r1
 8008214:	4602      	mov	r2, r0
 8008216:	460b      	mov	r3, r1
 8008218:	4640      	mov	r0, r8
 800821a:	4649      	mov	r1, r9
 800821c:	f7f8 f83c 	bl	8000298 <__aeabi_dsub>
 8008220:	4602      	mov	r2, r0
 8008222:	460b      	mov	r3, r1
 8008224:	4606      	mov	r6, r0
 8008226:	460f      	mov	r7, r1
 8008228:	4640      	mov	r0, r8
 800822a:	4649      	mov	r1, r9
 800822c:	f7f8 f834 	bl	8000298 <__aeabi_dsub>
 8008230:	4622      	mov	r2, r4
 8008232:	462b      	mov	r3, r5
 8008234:	f7f8 f830 	bl	8000298 <__aeabi_dsub>
 8008238:	a31b      	add	r3, pc, #108	; (adr r3, 80082a8 <__ieee754_rem_pio2+0x330>)
 800823a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800823e:	4604      	mov	r4, r0
 8008240:	460d      	mov	r5, r1
 8008242:	ec51 0b18 	vmov	r0, r1, d8
 8008246:	f7f8 f9df 	bl	8000608 <__aeabi_dmul>
 800824a:	4622      	mov	r2, r4
 800824c:	462b      	mov	r3, r5
 800824e:	f7f8 f823 	bl	8000298 <__aeabi_dsub>
 8008252:	4604      	mov	r4, r0
 8008254:	460d      	mov	r5, r1
 8008256:	e75f      	b.n	8008118 <__ieee754_rem_pio2+0x1a0>
 8008258:	4b1b      	ldr	r3, [pc, #108]	; (80082c8 <__ieee754_rem_pio2+0x350>)
 800825a:	4598      	cmp	r8, r3
 800825c:	dd36      	ble.n	80082cc <__ieee754_rem_pio2+0x354>
 800825e:	ee10 2a10 	vmov	r2, s0
 8008262:	462b      	mov	r3, r5
 8008264:	4620      	mov	r0, r4
 8008266:	4629      	mov	r1, r5
 8008268:	f7f8 f816 	bl	8000298 <__aeabi_dsub>
 800826c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008270:	e9ca 0100 	strd	r0, r1, [sl]
 8008274:	e694      	b.n	8007fa0 <__ieee754_rem_pio2+0x28>
 8008276:	bf00      	nop
 8008278:	54400000 	.word	0x54400000
 800827c:	3ff921fb 	.word	0x3ff921fb
 8008280:	1a626331 	.word	0x1a626331
 8008284:	3dd0b461 	.word	0x3dd0b461
 8008288:	1a600000 	.word	0x1a600000
 800828c:	3dd0b461 	.word	0x3dd0b461
 8008290:	2e037073 	.word	0x2e037073
 8008294:	3ba3198a 	.word	0x3ba3198a
 8008298:	6dc9c883 	.word	0x6dc9c883
 800829c:	3fe45f30 	.word	0x3fe45f30
 80082a0:	2e000000 	.word	0x2e000000
 80082a4:	3ba3198a 	.word	0x3ba3198a
 80082a8:	252049c1 	.word	0x252049c1
 80082ac:	397b839a 	.word	0x397b839a
 80082b0:	3fe921fb 	.word	0x3fe921fb
 80082b4:	4002d97b 	.word	0x4002d97b
 80082b8:	3ff921fb 	.word	0x3ff921fb
 80082bc:	413921fb 	.word	0x413921fb
 80082c0:	3fe00000 	.word	0x3fe00000
 80082c4:	08009168 	.word	0x08009168
 80082c8:	7fefffff 	.word	0x7fefffff
 80082cc:	ea4f 5428 	mov.w	r4, r8, asr #20
 80082d0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 80082d4:	ee10 0a10 	vmov	r0, s0
 80082d8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80082dc:	ee10 6a10 	vmov	r6, s0
 80082e0:	460f      	mov	r7, r1
 80082e2:	f7f8 fc2b 	bl	8000b3c <__aeabi_d2iz>
 80082e6:	f7f8 f925 	bl	8000534 <__aeabi_i2d>
 80082ea:	4602      	mov	r2, r0
 80082ec:	460b      	mov	r3, r1
 80082ee:	4630      	mov	r0, r6
 80082f0:	4639      	mov	r1, r7
 80082f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80082f6:	f7f7 ffcf 	bl	8000298 <__aeabi_dsub>
 80082fa:	4b22      	ldr	r3, [pc, #136]	; (8008384 <__ieee754_rem_pio2+0x40c>)
 80082fc:	2200      	movs	r2, #0
 80082fe:	f7f8 f983 	bl	8000608 <__aeabi_dmul>
 8008302:	460f      	mov	r7, r1
 8008304:	4606      	mov	r6, r0
 8008306:	f7f8 fc19 	bl	8000b3c <__aeabi_d2iz>
 800830a:	f7f8 f913 	bl	8000534 <__aeabi_i2d>
 800830e:	4602      	mov	r2, r0
 8008310:	460b      	mov	r3, r1
 8008312:	4630      	mov	r0, r6
 8008314:	4639      	mov	r1, r7
 8008316:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800831a:	f7f7 ffbd 	bl	8000298 <__aeabi_dsub>
 800831e:	4b19      	ldr	r3, [pc, #100]	; (8008384 <__ieee754_rem_pio2+0x40c>)
 8008320:	2200      	movs	r2, #0
 8008322:	f7f8 f971 	bl	8000608 <__aeabi_dmul>
 8008326:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800832a:	ad04      	add	r5, sp, #16
 800832c:	f04f 0803 	mov.w	r8, #3
 8008330:	46a9      	mov	r9, r5
 8008332:	2600      	movs	r6, #0
 8008334:	2700      	movs	r7, #0
 8008336:	4632      	mov	r2, r6
 8008338:	463b      	mov	r3, r7
 800833a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800833e:	46c3      	mov	fp, r8
 8008340:	3d08      	subs	r5, #8
 8008342:	f108 38ff 	add.w	r8, r8, #4294967295
 8008346:	f7f8 fbc7 	bl	8000ad8 <__aeabi_dcmpeq>
 800834a:	2800      	cmp	r0, #0
 800834c:	d1f3      	bne.n	8008336 <__ieee754_rem_pio2+0x3be>
 800834e:	4b0e      	ldr	r3, [pc, #56]	; (8008388 <__ieee754_rem_pio2+0x410>)
 8008350:	9301      	str	r3, [sp, #4]
 8008352:	2302      	movs	r3, #2
 8008354:	9300      	str	r3, [sp, #0]
 8008356:	4622      	mov	r2, r4
 8008358:	465b      	mov	r3, fp
 800835a:	4651      	mov	r1, sl
 800835c:	4648      	mov	r0, r9
 800835e:	f000 f8df 	bl	8008520 <__kernel_rem_pio2>
 8008362:	9b02      	ldr	r3, [sp, #8]
 8008364:	2b00      	cmp	r3, #0
 8008366:	4683      	mov	fp, r0
 8008368:	f6bf ae46 	bge.w	8007ff8 <__ieee754_rem_pio2+0x80>
 800836c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008370:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008374:	f8ca 3004 	str.w	r3, [sl, #4]
 8008378:	f8da 300c 	ldr.w	r3, [sl, #12]
 800837c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008380:	e73a      	b.n	80081f8 <__ieee754_rem_pio2+0x280>
 8008382:	bf00      	nop
 8008384:	41700000 	.word	0x41700000
 8008388:	080091e8 	.word	0x080091e8
 800838c:	00000000 	.word	0x00000000

08008390 <__kernel_cos>:
 8008390:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008394:	ec57 6b10 	vmov	r6, r7, d0
 8008398:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800839c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80083a0:	ed8d 1b00 	vstr	d1, [sp]
 80083a4:	da07      	bge.n	80083b6 <__kernel_cos+0x26>
 80083a6:	ee10 0a10 	vmov	r0, s0
 80083aa:	4639      	mov	r1, r7
 80083ac:	f7f8 fbc6 	bl	8000b3c <__aeabi_d2iz>
 80083b0:	2800      	cmp	r0, #0
 80083b2:	f000 8088 	beq.w	80084c6 <__kernel_cos+0x136>
 80083b6:	4632      	mov	r2, r6
 80083b8:	463b      	mov	r3, r7
 80083ba:	4630      	mov	r0, r6
 80083bc:	4639      	mov	r1, r7
 80083be:	f7f8 f923 	bl	8000608 <__aeabi_dmul>
 80083c2:	4b51      	ldr	r3, [pc, #324]	; (8008508 <__kernel_cos+0x178>)
 80083c4:	2200      	movs	r2, #0
 80083c6:	4604      	mov	r4, r0
 80083c8:	460d      	mov	r5, r1
 80083ca:	f7f8 f91d 	bl	8000608 <__aeabi_dmul>
 80083ce:	a340      	add	r3, pc, #256	; (adr r3, 80084d0 <__kernel_cos+0x140>)
 80083d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d4:	4682      	mov	sl, r0
 80083d6:	468b      	mov	fp, r1
 80083d8:	4620      	mov	r0, r4
 80083da:	4629      	mov	r1, r5
 80083dc:	f7f8 f914 	bl	8000608 <__aeabi_dmul>
 80083e0:	a33d      	add	r3, pc, #244	; (adr r3, 80084d8 <__kernel_cos+0x148>)
 80083e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e6:	f7f7 ff59 	bl	800029c <__adddf3>
 80083ea:	4622      	mov	r2, r4
 80083ec:	462b      	mov	r3, r5
 80083ee:	f7f8 f90b 	bl	8000608 <__aeabi_dmul>
 80083f2:	a33b      	add	r3, pc, #236	; (adr r3, 80084e0 <__kernel_cos+0x150>)
 80083f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f8:	f7f7 ff4e 	bl	8000298 <__aeabi_dsub>
 80083fc:	4622      	mov	r2, r4
 80083fe:	462b      	mov	r3, r5
 8008400:	f7f8 f902 	bl	8000608 <__aeabi_dmul>
 8008404:	a338      	add	r3, pc, #224	; (adr r3, 80084e8 <__kernel_cos+0x158>)
 8008406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800840a:	f7f7 ff47 	bl	800029c <__adddf3>
 800840e:	4622      	mov	r2, r4
 8008410:	462b      	mov	r3, r5
 8008412:	f7f8 f8f9 	bl	8000608 <__aeabi_dmul>
 8008416:	a336      	add	r3, pc, #216	; (adr r3, 80084f0 <__kernel_cos+0x160>)
 8008418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800841c:	f7f7 ff3c 	bl	8000298 <__aeabi_dsub>
 8008420:	4622      	mov	r2, r4
 8008422:	462b      	mov	r3, r5
 8008424:	f7f8 f8f0 	bl	8000608 <__aeabi_dmul>
 8008428:	a333      	add	r3, pc, #204	; (adr r3, 80084f8 <__kernel_cos+0x168>)
 800842a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800842e:	f7f7 ff35 	bl	800029c <__adddf3>
 8008432:	4622      	mov	r2, r4
 8008434:	462b      	mov	r3, r5
 8008436:	f7f8 f8e7 	bl	8000608 <__aeabi_dmul>
 800843a:	4622      	mov	r2, r4
 800843c:	462b      	mov	r3, r5
 800843e:	f7f8 f8e3 	bl	8000608 <__aeabi_dmul>
 8008442:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008446:	4604      	mov	r4, r0
 8008448:	460d      	mov	r5, r1
 800844a:	4630      	mov	r0, r6
 800844c:	4639      	mov	r1, r7
 800844e:	f7f8 f8db 	bl	8000608 <__aeabi_dmul>
 8008452:	460b      	mov	r3, r1
 8008454:	4602      	mov	r2, r0
 8008456:	4629      	mov	r1, r5
 8008458:	4620      	mov	r0, r4
 800845a:	f7f7 ff1d 	bl	8000298 <__aeabi_dsub>
 800845e:	4b2b      	ldr	r3, [pc, #172]	; (800850c <__kernel_cos+0x17c>)
 8008460:	4598      	cmp	r8, r3
 8008462:	4606      	mov	r6, r0
 8008464:	460f      	mov	r7, r1
 8008466:	dc10      	bgt.n	800848a <__kernel_cos+0xfa>
 8008468:	4602      	mov	r2, r0
 800846a:	460b      	mov	r3, r1
 800846c:	4650      	mov	r0, sl
 800846e:	4659      	mov	r1, fp
 8008470:	f7f7 ff12 	bl	8000298 <__aeabi_dsub>
 8008474:	460b      	mov	r3, r1
 8008476:	4926      	ldr	r1, [pc, #152]	; (8008510 <__kernel_cos+0x180>)
 8008478:	4602      	mov	r2, r0
 800847a:	2000      	movs	r0, #0
 800847c:	f7f7 ff0c 	bl	8000298 <__aeabi_dsub>
 8008480:	ec41 0b10 	vmov	d0, r0, r1
 8008484:	b003      	add	sp, #12
 8008486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800848a:	4b22      	ldr	r3, [pc, #136]	; (8008514 <__kernel_cos+0x184>)
 800848c:	4920      	ldr	r1, [pc, #128]	; (8008510 <__kernel_cos+0x180>)
 800848e:	4598      	cmp	r8, r3
 8008490:	bfcc      	ite	gt
 8008492:	4d21      	ldrgt	r5, [pc, #132]	; (8008518 <__kernel_cos+0x188>)
 8008494:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8008498:	2400      	movs	r4, #0
 800849a:	4622      	mov	r2, r4
 800849c:	462b      	mov	r3, r5
 800849e:	2000      	movs	r0, #0
 80084a0:	f7f7 fefa 	bl	8000298 <__aeabi_dsub>
 80084a4:	4622      	mov	r2, r4
 80084a6:	4680      	mov	r8, r0
 80084a8:	4689      	mov	r9, r1
 80084aa:	462b      	mov	r3, r5
 80084ac:	4650      	mov	r0, sl
 80084ae:	4659      	mov	r1, fp
 80084b0:	f7f7 fef2 	bl	8000298 <__aeabi_dsub>
 80084b4:	4632      	mov	r2, r6
 80084b6:	463b      	mov	r3, r7
 80084b8:	f7f7 feee 	bl	8000298 <__aeabi_dsub>
 80084bc:	4602      	mov	r2, r0
 80084be:	460b      	mov	r3, r1
 80084c0:	4640      	mov	r0, r8
 80084c2:	4649      	mov	r1, r9
 80084c4:	e7da      	b.n	800847c <__kernel_cos+0xec>
 80084c6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8008500 <__kernel_cos+0x170>
 80084ca:	e7db      	b.n	8008484 <__kernel_cos+0xf4>
 80084cc:	f3af 8000 	nop.w
 80084d0:	be8838d4 	.word	0xbe8838d4
 80084d4:	bda8fae9 	.word	0xbda8fae9
 80084d8:	bdb4b1c4 	.word	0xbdb4b1c4
 80084dc:	3e21ee9e 	.word	0x3e21ee9e
 80084e0:	809c52ad 	.word	0x809c52ad
 80084e4:	3e927e4f 	.word	0x3e927e4f
 80084e8:	19cb1590 	.word	0x19cb1590
 80084ec:	3efa01a0 	.word	0x3efa01a0
 80084f0:	16c15177 	.word	0x16c15177
 80084f4:	3f56c16c 	.word	0x3f56c16c
 80084f8:	5555554c 	.word	0x5555554c
 80084fc:	3fa55555 	.word	0x3fa55555
 8008500:	00000000 	.word	0x00000000
 8008504:	3ff00000 	.word	0x3ff00000
 8008508:	3fe00000 	.word	0x3fe00000
 800850c:	3fd33332 	.word	0x3fd33332
 8008510:	3ff00000 	.word	0x3ff00000
 8008514:	3fe90000 	.word	0x3fe90000
 8008518:	3fd20000 	.word	0x3fd20000
 800851c:	00000000 	.word	0x00000000

08008520 <__kernel_rem_pio2>:
 8008520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008524:	ed2d 8b02 	vpush	{d8}
 8008528:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800852c:	f112 0f14 	cmn.w	r2, #20
 8008530:	9308      	str	r3, [sp, #32]
 8008532:	9101      	str	r1, [sp, #4]
 8008534:	4bc6      	ldr	r3, [pc, #792]	; (8008850 <__kernel_rem_pio2+0x330>)
 8008536:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8008538:	9009      	str	r0, [sp, #36]	; 0x24
 800853a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800853e:	9304      	str	r3, [sp, #16]
 8008540:	9b08      	ldr	r3, [sp, #32]
 8008542:	f103 33ff 	add.w	r3, r3, #4294967295
 8008546:	bfa8      	it	ge
 8008548:	1ed4      	subge	r4, r2, #3
 800854a:	9306      	str	r3, [sp, #24]
 800854c:	bfb2      	itee	lt
 800854e:	2400      	movlt	r4, #0
 8008550:	2318      	movge	r3, #24
 8008552:	fb94 f4f3 	sdivge	r4, r4, r3
 8008556:	f06f 0317 	mvn.w	r3, #23
 800855a:	fb04 3303 	mla	r3, r4, r3, r3
 800855e:	eb03 0a02 	add.w	sl, r3, r2
 8008562:	9b04      	ldr	r3, [sp, #16]
 8008564:	9a06      	ldr	r2, [sp, #24]
 8008566:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8008840 <__kernel_rem_pio2+0x320>
 800856a:	eb03 0802 	add.w	r8, r3, r2
 800856e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8008570:	1aa7      	subs	r7, r4, r2
 8008572:	ae20      	add	r6, sp, #128	; 0x80
 8008574:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8008578:	2500      	movs	r5, #0
 800857a:	4545      	cmp	r5, r8
 800857c:	dd18      	ble.n	80085b0 <__kernel_rem_pio2+0x90>
 800857e:	9b08      	ldr	r3, [sp, #32]
 8008580:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8008584:	aa20      	add	r2, sp, #128	; 0x80
 8008586:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8008840 <__kernel_rem_pio2+0x320>
 800858a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800858e:	f1c3 0301 	rsb	r3, r3, #1
 8008592:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8008596:	9307      	str	r3, [sp, #28]
 8008598:	9b07      	ldr	r3, [sp, #28]
 800859a:	9a04      	ldr	r2, [sp, #16]
 800859c:	4443      	add	r3, r8
 800859e:	429a      	cmp	r2, r3
 80085a0:	db2f      	blt.n	8008602 <__kernel_rem_pio2+0xe2>
 80085a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80085a6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80085aa:	462f      	mov	r7, r5
 80085ac:	2600      	movs	r6, #0
 80085ae:	e01b      	b.n	80085e8 <__kernel_rem_pio2+0xc8>
 80085b0:	42ef      	cmn	r7, r5
 80085b2:	d407      	bmi.n	80085c4 <__kernel_rem_pio2+0xa4>
 80085b4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80085b8:	f7f7 ffbc 	bl	8000534 <__aeabi_i2d>
 80085bc:	e8e6 0102 	strd	r0, r1, [r6], #8
 80085c0:	3501      	adds	r5, #1
 80085c2:	e7da      	b.n	800857a <__kernel_rem_pio2+0x5a>
 80085c4:	ec51 0b18 	vmov	r0, r1, d8
 80085c8:	e7f8      	b.n	80085bc <__kernel_rem_pio2+0x9c>
 80085ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085ce:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80085d2:	f7f8 f819 	bl	8000608 <__aeabi_dmul>
 80085d6:	4602      	mov	r2, r0
 80085d8:	460b      	mov	r3, r1
 80085da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085de:	f7f7 fe5d 	bl	800029c <__adddf3>
 80085e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085e6:	3601      	adds	r6, #1
 80085e8:	9b06      	ldr	r3, [sp, #24]
 80085ea:	429e      	cmp	r6, r3
 80085ec:	f1a7 0708 	sub.w	r7, r7, #8
 80085f0:	ddeb      	ble.n	80085ca <__kernel_rem_pio2+0xaa>
 80085f2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80085f6:	3508      	adds	r5, #8
 80085f8:	ecab 7b02 	vstmia	fp!, {d7}
 80085fc:	f108 0801 	add.w	r8, r8, #1
 8008600:	e7ca      	b.n	8008598 <__kernel_rem_pio2+0x78>
 8008602:	9b04      	ldr	r3, [sp, #16]
 8008604:	aa0c      	add	r2, sp, #48	; 0x30
 8008606:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800860a:	930b      	str	r3, [sp, #44]	; 0x2c
 800860c:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800860e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008612:	9c04      	ldr	r4, [sp, #16]
 8008614:	930a      	str	r3, [sp, #40]	; 0x28
 8008616:	ab98      	add	r3, sp, #608	; 0x260
 8008618:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800861c:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8008620:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8008624:	f8cd b008 	str.w	fp, [sp, #8]
 8008628:	4625      	mov	r5, r4
 800862a:	2d00      	cmp	r5, #0
 800862c:	dc78      	bgt.n	8008720 <__kernel_rem_pio2+0x200>
 800862e:	ec47 6b10 	vmov	d0, r6, r7
 8008632:	4650      	mov	r0, sl
 8008634:	f000 fbfc 	bl	8008e30 <scalbn>
 8008638:	ec57 6b10 	vmov	r6, r7, d0
 800863c:	2200      	movs	r2, #0
 800863e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008642:	ee10 0a10 	vmov	r0, s0
 8008646:	4639      	mov	r1, r7
 8008648:	f7f7 ffde 	bl	8000608 <__aeabi_dmul>
 800864c:	ec41 0b10 	vmov	d0, r0, r1
 8008650:	f000 fb6e 	bl	8008d30 <floor>
 8008654:	4b7f      	ldr	r3, [pc, #508]	; (8008854 <__kernel_rem_pio2+0x334>)
 8008656:	ec51 0b10 	vmov	r0, r1, d0
 800865a:	2200      	movs	r2, #0
 800865c:	f7f7 ffd4 	bl	8000608 <__aeabi_dmul>
 8008660:	4602      	mov	r2, r0
 8008662:	460b      	mov	r3, r1
 8008664:	4630      	mov	r0, r6
 8008666:	4639      	mov	r1, r7
 8008668:	f7f7 fe16 	bl	8000298 <__aeabi_dsub>
 800866c:	460f      	mov	r7, r1
 800866e:	4606      	mov	r6, r0
 8008670:	f7f8 fa64 	bl	8000b3c <__aeabi_d2iz>
 8008674:	9007      	str	r0, [sp, #28]
 8008676:	f7f7 ff5d 	bl	8000534 <__aeabi_i2d>
 800867a:	4602      	mov	r2, r0
 800867c:	460b      	mov	r3, r1
 800867e:	4630      	mov	r0, r6
 8008680:	4639      	mov	r1, r7
 8008682:	f7f7 fe09 	bl	8000298 <__aeabi_dsub>
 8008686:	f1ba 0f00 	cmp.w	sl, #0
 800868a:	4606      	mov	r6, r0
 800868c:	460f      	mov	r7, r1
 800868e:	dd70      	ble.n	8008772 <__kernel_rem_pio2+0x252>
 8008690:	1e62      	subs	r2, r4, #1
 8008692:	ab0c      	add	r3, sp, #48	; 0x30
 8008694:	9d07      	ldr	r5, [sp, #28]
 8008696:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800869a:	f1ca 0118 	rsb	r1, sl, #24
 800869e:	fa40 f301 	asr.w	r3, r0, r1
 80086a2:	441d      	add	r5, r3
 80086a4:	408b      	lsls	r3, r1
 80086a6:	1ac0      	subs	r0, r0, r3
 80086a8:	ab0c      	add	r3, sp, #48	; 0x30
 80086aa:	9507      	str	r5, [sp, #28]
 80086ac:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80086b0:	f1ca 0317 	rsb	r3, sl, #23
 80086b4:	fa40 f303 	asr.w	r3, r0, r3
 80086b8:	9302      	str	r3, [sp, #8]
 80086ba:	9b02      	ldr	r3, [sp, #8]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	dd66      	ble.n	800878e <__kernel_rem_pio2+0x26e>
 80086c0:	9b07      	ldr	r3, [sp, #28]
 80086c2:	2200      	movs	r2, #0
 80086c4:	3301      	adds	r3, #1
 80086c6:	9307      	str	r3, [sp, #28]
 80086c8:	4615      	mov	r5, r2
 80086ca:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80086ce:	4294      	cmp	r4, r2
 80086d0:	f300 8099 	bgt.w	8008806 <__kernel_rem_pio2+0x2e6>
 80086d4:	f1ba 0f00 	cmp.w	sl, #0
 80086d8:	dd07      	ble.n	80086ea <__kernel_rem_pio2+0x1ca>
 80086da:	f1ba 0f01 	cmp.w	sl, #1
 80086de:	f000 80a5 	beq.w	800882c <__kernel_rem_pio2+0x30c>
 80086e2:	f1ba 0f02 	cmp.w	sl, #2
 80086e6:	f000 80c1 	beq.w	800886c <__kernel_rem_pio2+0x34c>
 80086ea:	9b02      	ldr	r3, [sp, #8]
 80086ec:	2b02      	cmp	r3, #2
 80086ee:	d14e      	bne.n	800878e <__kernel_rem_pio2+0x26e>
 80086f0:	4632      	mov	r2, r6
 80086f2:	463b      	mov	r3, r7
 80086f4:	4958      	ldr	r1, [pc, #352]	; (8008858 <__kernel_rem_pio2+0x338>)
 80086f6:	2000      	movs	r0, #0
 80086f8:	f7f7 fdce 	bl	8000298 <__aeabi_dsub>
 80086fc:	4606      	mov	r6, r0
 80086fe:	460f      	mov	r7, r1
 8008700:	2d00      	cmp	r5, #0
 8008702:	d044      	beq.n	800878e <__kernel_rem_pio2+0x26e>
 8008704:	4650      	mov	r0, sl
 8008706:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8008848 <__kernel_rem_pio2+0x328>
 800870a:	f000 fb91 	bl	8008e30 <scalbn>
 800870e:	4630      	mov	r0, r6
 8008710:	4639      	mov	r1, r7
 8008712:	ec53 2b10 	vmov	r2, r3, d0
 8008716:	f7f7 fdbf 	bl	8000298 <__aeabi_dsub>
 800871a:	4606      	mov	r6, r0
 800871c:	460f      	mov	r7, r1
 800871e:	e036      	b.n	800878e <__kernel_rem_pio2+0x26e>
 8008720:	4b4e      	ldr	r3, [pc, #312]	; (800885c <__kernel_rem_pio2+0x33c>)
 8008722:	2200      	movs	r2, #0
 8008724:	4630      	mov	r0, r6
 8008726:	4639      	mov	r1, r7
 8008728:	f7f7 ff6e 	bl	8000608 <__aeabi_dmul>
 800872c:	f7f8 fa06 	bl	8000b3c <__aeabi_d2iz>
 8008730:	f7f7 ff00 	bl	8000534 <__aeabi_i2d>
 8008734:	4b4a      	ldr	r3, [pc, #296]	; (8008860 <__kernel_rem_pio2+0x340>)
 8008736:	2200      	movs	r2, #0
 8008738:	4680      	mov	r8, r0
 800873a:	4689      	mov	r9, r1
 800873c:	f7f7 ff64 	bl	8000608 <__aeabi_dmul>
 8008740:	4602      	mov	r2, r0
 8008742:	460b      	mov	r3, r1
 8008744:	4630      	mov	r0, r6
 8008746:	4639      	mov	r1, r7
 8008748:	f7f7 fda6 	bl	8000298 <__aeabi_dsub>
 800874c:	f7f8 f9f6 	bl	8000b3c <__aeabi_d2iz>
 8008750:	9b02      	ldr	r3, [sp, #8]
 8008752:	f843 0b04 	str.w	r0, [r3], #4
 8008756:	3d01      	subs	r5, #1
 8008758:	9302      	str	r3, [sp, #8]
 800875a:	ab70      	add	r3, sp, #448	; 0x1c0
 800875c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008764:	4640      	mov	r0, r8
 8008766:	4649      	mov	r1, r9
 8008768:	f7f7 fd98 	bl	800029c <__adddf3>
 800876c:	4606      	mov	r6, r0
 800876e:	460f      	mov	r7, r1
 8008770:	e75b      	b.n	800862a <__kernel_rem_pio2+0x10a>
 8008772:	d105      	bne.n	8008780 <__kernel_rem_pio2+0x260>
 8008774:	1e63      	subs	r3, r4, #1
 8008776:	aa0c      	add	r2, sp, #48	; 0x30
 8008778:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800877c:	15c3      	asrs	r3, r0, #23
 800877e:	e79b      	b.n	80086b8 <__kernel_rem_pio2+0x198>
 8008780:	4b38      	ldr	r3, [pc, #224]	; (8008864 <__kernel_rem_pio2+0x344>)
 8008782:	2200      	movs	r2, #0
 8008784:	f7f8 f9c6 	bl	8000b14 <__aeabi_dcmpge>
 8008788:	2800      	cmp	r0, #0
 800878a:	d139      	bne.n	8008800 <__kernel_rem_pio2+0x2e0>
 800878c:	9002      	str	r0, [sp, #8]
 800878e:	2200      	movs	r2, #0
 8008790:	2300      	movs	r3, #0
 8008792:	4630      	mov	r0, r6
 8008794:	4639      	mov	r1, r7
 8008796:	f7f8 f99f 	bl	8000ad8 <__aeabi_dcmpeq>
 800879a:	2800      	cmp	r0, #0
 800879c:	f000 80b4 	beq.w	8008908 <__kernel_rem_pio2+0x3e8>
 80087a0:	f104 3bff 	add.w	fp, r4, #4294967295
 80087a4:	465b      	mov	r3, fp
 80087a6:	2200      	movs	r2, #0
 80087a8:	9904      	ldr	r1, [sp, #16]
 80087aa:	428b      	cmp	r3, r1
 80087ac:	da65      	bge.n	800887a <__kernel_rem_pio2+0x35a>
 80087ae:	2a00      	cmp	r2, #0
 80087b0:	d07b      	beq.n	80088aa <__kernel_rem_pio2+0x38a>
 80087b2:	ab0c      	add	r3, sp, #48	; 0x30
 80087b4:	f1aa 0a18 	sub.w	sl, sl, #24
 80087b8:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	f000 80a0 	beq.w	8008902 <__kernel_rem_pio2+0x3e2>
 80087c2:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8008848 <__kernel_rem_pio2+0x328>
 80087c6:	4650      	mov	r0, sl
 80087c8:	f000 fb32 	bl	8008e30 <scalbn>
 80087cc:	4f23      	ldr	r7, [pc, #140]	; (800885c <__kernel_rem_pio2+0x33c>)
 80087ce:	ec55 4b10 	vmov	r4, r5, d0
 80087d2:	46d8      	mov	r8, fp
 80087d4:	2600      	movs	r6, #0
 80087d6:	f1b8 0f00 	cmp.w	r8, #0
 80087da:	f280 80cf 	bge.w	800897c <__kernel_rem_pio2+0x45c>
 80087de:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8008840 <__kernel_rem_pio2+0x320>
 80087e2:	465f      	mov	r7, fp
 80087e4:	f04f 0800 	mov.w	r8, #0
 80087e8:	2f00      	cmp	r7, #0
 80087ea:	f2c0 80fd 	blt.w	80089e8 <__kernel_rem_pio2+0x4c8>
 80087ee:	ab70      	add	r3, sp, #448	; 0x1c0
 80087f0:	f8df a074 	ldr.w	sl, [pc, #116]	; 8008868 <__kernel_rem_pio2+0x348>
 80087f4:	ec55 4b18 	vmov	r4, r5, d8
 80087f8:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 80087fc:	2600      	movs	r6, #0
 80087fe:	e0e5      	b.n	80089cc <__kernel_rem_pio2+0x4ac>
 8008800:	2302      	movs	r3, #2
 8008802:	9302      	str	r3, [sp, #8]
 8008804:	e75c      	b.n	80086c0 <__kernel_rem_pio2+0x1a0>
 8008806:	f8db 3000 	ldr.w	r3, [fp]
 800880a:	b955      	cbnz	r5, 8008822 <__kernel_rem_pio2+0x302>
 800880c:	b123      	cbz	r3, 8008818 <__kernel_rem_pio2+0x2f8>
 800880e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8008812:	f8cb 3000 	str.w	r3, [fp]
 8008816:	2301      	movs	r3, #1
 8008818:	3201      	adds	r2, #1
 800881a:	f10b 0b04 	add.w	fp, fp, #4
 800881e:	461d      	mov	r5, r3
 8008820:	e755      	b.n	80086ce <__kernel_rem_pio2+0x1ae>
 8008822:	1acb      	subs	r3, r1, r3
 8008824:	f8cb 3000 	str.w	r3, [fp]
 8008828:	462b      	mov	r3, r5
 800882a:	e7f5      	b.n	8008818 <__kernel_rem_pio2+0x2f8>
 800882c:	1e62      	subs	r2, r4, #1
 800882e:	ab0c      	add	r3, sp, #48	; 0x30
 8008830:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008834:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8008838:	a90c      	add	r1, sp, #48	; 0x30
 800883a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800883e:	e754      	b.n	80086ea <__kernel_rem_pio2+0x1ca>
	...
 800884c:	3ff00000 	.word	0x3ff00000
 8008850:	08009330 	.word	0x08009330
 8008854:	40200000 	.word	0x40200000
 8008858:	3ff00000 	.word	0x3ff00000
 800885c:	3e700000 	.word	0x3e700000
 8008860:	41700000 	.word	0x41700000
 8008864:	3fe00000 	.word	0x3fe00000
 8008868:	080092f0 	.word	0x080092f0
 800886c:	1e62      	subs	r2, r4, #1
 800886e:	ab0c      	add	r3, sp, #48	; 0x30
 8008870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008874:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008878:	e7de      	b.n	8008838 <__kernel_rem_pio2+0x318>
 800887a:	a90c      	add	r1, sp, #48	; 0x30
 800887c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008880:	3b01      	subs	r3, #1
 8008882:	430a      	orrs	r2, r1
 8008884:	e790      	b.n	80087a8 <__kernel_rem_pio2+0x288>
 8008886:	3301      	adds	r3, #1
 8008888:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800888c:	2900      	cmp	r1, #0
 800888e:	d0fa      	beq.n	8008886 <__kernel_rem_pio2+0x366>
 8008890:	9a08      	ldr	r2, [sp, #32]
 8008892:	18e3      	adds	r3, r4, r3
 8008894:	18a6      	adds	r6, r4, r2
 8008896:	aa20      	add	r2, sp, #128	; 0x80
 8008898:	1c65      	adds	r5, r4, #1
 800889a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800889e:	9302      	str	r3, [sp, #8]
 80088a0:	9b02      	ldr	r3, [sp, #8]
 80088a2:	42ab      	cmp	r3, r5
 80088a4:	da04      	bge.n	80088b0 <__kernel_rem_pio2+0x390>
 80088a6:	461c      	mov	r4, r3
 80088a8:	e6b5      	b.n	8008616 <__kernel_rem_pio2+0xf6>
 80088aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80088ac:	2301      	movs	r3, #1
 80088ae:	e7eb      	b.n	8008888 <__kernel_rem_pio2+0x368>
 80088b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80088b6:	f7f7 fe3d 	bl	8000534 <__aeabi_i2d>
 80088ba:	e8e6 0102 	strd	r0, r1, [r6], #8
 80088be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088c0:	46b3      	mov	fp, r6
 80088c2:	461c      	mov	r4, r3
 80088c4:	2700      	movs	r7, #0
 80088c6:	f04f 0800 	mov.w	r8, #0
 80088ca:	f04f 0900 	mov.w	r9, #0
 80088ce:	9b06      	ldr	r3, [sp, #24]
 80088d0:	429f      	cmp	r7, r3
 80088d2:	dd06      	ble.n	80088e2 <__kernel_rem_pio2+0x3c2>
 80088d4:	ab70      	add	r3, sp, #448	; 0x1c0
 80088d6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80088da:	e9c3 8900 	strd	r8, r9, [r3]
 80088de:	3501      	adds	r5, #1
 80088e0:	e7de      	b.n	80088a0 <__kernel_rem_pio2+0x380>
 80088e2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80088e6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80088ea:	f7f7 fe8d 	bl	8000608 <__aeabi_dmul>
 80088ee:	4602      	mov	r2, r0
 80088f0:	460b      	mov	r3, r1
 80088f2:	4640      	mov	r0, r8
 80088f4:	4649      	mov	r1, r9
 80088f6:	f7f7 fcd1 	bl	800029c <__adddf3>
 80088fa:	3701      	adds	r7, #1
 80088fc:	4680      	mov	r8, r0
 80088fe:	4689      	mov	r9, r1
 8008900:	e7e5      	b.n	80088ce <__kernel_rem_pio2+0x3ae>
 8008902:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008906:	e754      	b.n	80087b2 <__kernel_rem_pio2+0x292>
 8008908:	ec47 6b10 	vmov	d0, r6, r7
 800890c:	f1ca 0000 	rsb	r0, sl, #0
 8008910:	f000 fa8e 	bl	8008e30 <scalbn>
 8008914:	ec57 6b10 	vmov	r6, r7, d0
 8008918:	4b9f      	ldr	r3, [pc, #636]	; (8008b98 <__kernel_rem_pio2+0x678>)
 800891a:	ee10 0a10 	vmov	r0, s0
 800891e:	2200      	movs	r2, #0
 8008920:	4639      	mov	r1, r7
 8008922:	f7f8 f8f7 	bl	8000b14 <__aeabi_dcmpge>
 8008926:	b300      	cbz	r0, 800896a <__kernel_rem_pio2+0x44a>
 8008928:	4b9c      	ldr	r3, [pc, #624]	; (8008b9c <__kernel_rem_pio2+0x67c>)
 800892a:	2200      	movs	r2, #0
 800892c:	4630      	mov	r0, r6
 800892e:	4639      	mov	r1, r7
 8008930:	f7f7 fe6a 	bl	8000608 <__aeabi_dmul>
 8008934:	f7f8 f902 	bl	8000b3c <__aeabi_d2iz>
 8008938:	4605      	mov	r5, r0
 800893a:	f7f7 fdfb 	bl	8000534 <__aeabi_i2d>
 800893e:	4b96      	ldr	r3, [pc, #600]	; (8008b98 <__kernel_rem_pio2+0x678>)
 8008940:	2200      	movs	r2, #0
 8008942:	f7f7 fe61 	bl	8000608 <__aeabi_dmul>
 8008946:	460b      	mov	r3, r1
 8008948:	4602      	mov	r2, r0
 800894a:	4639      	mov	r1, r7
 800894c:	4630      	mov	r0, r6
 800894e:	f7f7 fca3 	bl	8000298 <__aeabi_dsub>
 8008952:	f7f8 f8f3 	bl	8000b3c <__aeabi_d2iz>
 8008956:	f104 0b01 	add.w	fp, r4, #1
 800895a:	ab0c      	add	r3, sp, #48	; 0x30
 800895c:	f10a 0a18 	add.w	sl, sl, #24
 8008960:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008964:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8008968:	e72b      	b.n	80087c2 <__kernel_rem_pio2+0x2a2>
 800896a:	4630      	mov	r0, r6
 800896c:	4639      	mov	r1, r7
 800896e:	f7f8 f8e5 	bl	8000b3c <__aeabi_d2iz>
 8008972:	ab0c      	add	r3, sp, #48	; 0x30
 8008974:	46a3      	mov	fp, r4
 8008976:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800897a:	e722      	b.n	80087c2 <__kernel_rem_pio2+0x2a2>
 800897c:	ab70      	add	r3, sp, #448	; 0x1c0
 800897e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8008982:	ab0c      	add	r3, sp, #48	; 0x30
 8008984:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008988:	f7f7 fdd4 	bl	8000534 <__aeabi_i2d>
 800898c:	4622      	mov	r2, r4
 800898e:	462b      	mov	r3, r5
 8008990:	f7f7 fe3a 	bl	8000608 <__aeabi_dmul>
 8008994:	4632      	mov	r2, r6
 8008996:	e9c9 0100 	strd	r0, r1, [r9]
 800899a:	463b      	mov	r3, r7
 800899c:	4620      	mov	r0, r4
 800899e:	4629      	mov	r1, r5
 80089a0:	f7f7 fe32 	bl	8000608 <__aeabi_dmul>
 80089a4:	f108 38ff 	add.w	r8, r8, #4294967295
 80089a8:	4604      	mov	r4, r0
 80089aa:	460d      	mov	r5, r1
 80089ac:	e713      	b.n	80087d6 <__kernel_rem_pio2+0x2b6>
 80089ae:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80089b2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 80089b6:	f7f7 fe27 	bl	8000608 <__aeabi_dmul>
 80089ba:	4602      	mov	r2, r0
 80089bc:	460b      	mov	r3, r1
 80089be:	4620      	mov	r0, r4
 80089c0:	4629      	mov	r1, r5
 80089c2:	f7f7 fc6b 	bl	800029c <__adddf3>
 80089c6:	3601      	adds	r6, #1
 80089c8:	4604      	mov	r4, r0
 80089ca:	460d      	mov	r5, r1
 80089cc:	9b04      	ldr	r3, [sp, #16]
 80089ce:	429e      	cmp	r6, r3
 80089d0:	dc01      	bgt.n	80089d6 <__kernel_rem_pio2+0x4b6>
 80089d2:	45b0      	cmp	r8, r6
 80089d4:	daeb      	bge.n	80089ae <__kernel_rem_pio2+0x48e>
 80089d6:	ab48      	add	r3, sp, #288	; 0x120
 80089d8:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80089dc:	e9c3 4500 	strd	r4, r5, [r3]
 80089e0:	3f01      	subs	r7, #1
 80089e2:	f108 0801 	add.w	r8, r8, #1
 80089e6:	e6ff      	b.n	80087e8 <__kernel_rem_pio2+0x2c8>
 80089e8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80089ea:	2b02      	cmp	r3, #2
 80089ec:	dc0b      	bgt.n	8008a06 <__kernel_rem_pio2+0x4e6>
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	dc6e      	bgt.n	8008ad0 <__kernel_rem_pio2+0x5b0>
 80089f2:	d045      	beq.n	8008a80 <__kernel_rem_pio2+0x560>
 80089f4:	9b07      	ldr	r3, [sp, #28]
 80089f6:	f003 0007 	and.w	r0, r3, #7
 80089fa:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80089fe:	ecbd 8b02 	vpop	{d8}
 8008a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a06:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008a08:	2b03      	cmp	r3, #3
 8008a0a:	d1f3      	bne.n	80089f4 <__kernel_rem_pio2+0x4d4>
 8008a0c:	ab48      	add	r3, sp, #288	; 0x120
 8008a0e:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 8008a12:	46d0      	mov	r8, sl
 8008a14:	46d9      	mov	r9, fp
 8008a16:	f1b9 0f00 	cmp.w	r9, #0
 8008a1a:	f1a8 0808 	sub.w	r8, r8, #8
 8008a1e:	dc64      	bgt.n	8008aea <__kernel_rem_pio2+0x5ca>
 8008a20:	465c      	mov	r4, fp
 8008a22:	2c01      	cmp	r4, #1
 8008a24:	f1aa 0a08 	sub.w	sl, sl, #8
 8008a28:	dc7e      	bgt.n	8008b28 <__kernel_rem_pio2+0x608>
 8008a2a:	2000      	movs	r0, #0
 8008a2c:	2100      	movs	r1, #0
 8008a2e:	f1bb 0f01 	cmp.w	fp, #1
 8008a32:	f300 8097 	bgt.w	8008b64 <__kernel_rem_pio2+0x644>
 8008a36:	9b02      	ldr	r3, [sp, #8]
 8008a38:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8008a3c:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	f040 8099 	bne.w	8008b78 <__kernel_rem_pio2+0x658>
 8008a46:	9b01      	ldr	r3, [sp, #4]
 8008a48:	e9c3 5600 	strd	r5, r6, [r3]
 8008a4c:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8008a50:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8008a54:	e7ce      	b.n	80089f4 <__kernel_rem_pio2+0x4d4>
 8008a56:	ab48      	add	r3, sp, #288	; 0x120
 8008a58:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a60:	f7f7 fc1c 	bl	800029c <__adddf3>
 8008a64:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008a68:	f1bb 0f00 	cmp.w	fp, #0
 8008a6c:	daf3      	bge.n	8008a56 <__kernel_rem_pio2+0x536>
 8008a6e:	9b02      	ldr	r3, [sp, #8]
 8008a70:	b113      	cbz	r3, 8008a78 <__kernel_rem_pio2+0x558>
 8008a72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008a76:	4619      	mov	r1, r3
 8008a78:	9b01      	ldr	r3, [sp, #4]
 8008a7a:	e9c3 0100 	strd	r0, r1, [r3]
 8008a7e:	e7b9      	b.n	80089f4 <__kernel_rem_pio2+0x4d4>
 8008a80:	2000      	movs	r0, #0
 8008a82:	2100      	movs	r1, #0
 8008a84:	e7f0      	b.n	8008a68 <__kernel_rem_pio2+0x548>
 8008a86:	ab48      	add	r3, sp, #288	; 0x120
 8008a88:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a90:	f7f7 fc04 	bl	800029c <__adddf3>
 8008a94:	3c01      	subs	r4, #1
 8008a96:	2c00      	cmp	r4, #0
 8008a98:	daf5      	bge.n	8008a86 <__kernel_rem_pio2+0x566>
 8008a9a:	9b02      	ldr	r3, [sp, #8]
 8008a9c:	b1e3      	cbz	r3, 8008ad8 <__kernel_rem_pio2+0x5b8>
 8008a9e:	4602      	mov	r2, r0
 8008aa0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008aa4:	9c01      	ldr	r4, [sp, #4]
 8008aa6:	e9c4 2300 	strd	r2, r3, [r4]
 8008aaa:	4602      	mov	r2, r0
 8008aac:	460b      	mov	r3, r1
 8008aae:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8008ab2:	f7f7 fbf1 	bl	8000298 <__aeabi_dsub>
 8008ab6:	ad4a      	add	r5, sp, #296	; 0x128
 8008ab8:	2401      	movs	r4, #1
 8008aba:	45a3      	cmp	fp, r4
 8008abc:	da0f      	bge.n	8008ade <__kernel_rem_pio2+0x5be>
 8008abe:	9b02      	ldr	r3, [sp, #8]
 8008ac0:	b113      	cbz	r3, 8008ac8 <__kernel_rem_pio2+0x5a8>
 8008ac2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	9b01      	ldr	r3, [sp, #4]
 8008aca:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008ace:	e791      	b.n	80089f4 <__kernel_rem_pio2+0x4d4>
 8008ad0:	465c      	mov	r4, fp
 8008ad2:	2000      	movs	r0, #0
 8008ad4:	2100      	movs	r1, #0
 8008ad6:	e7de      	b.n	8008a96 <__kernel_rem_pio2+0x576>
 8008ad8:	4602      	mov	r2, r0
 8008ada:	460b      	mov	r3, r1
 8008adc:	e7e2      	b.n	8008aa4 <__kernel_rem_pio2+0x584>
 8008ade:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8008ae2:	f7f7 fbdb 	bl	800029c <__adddf3>
 8008ae6:	3401      	adds	r4, #1
 8008ae8:	e7e7      	b.n	8008aba <__kernel_rem_pio2+0x59a>
 8008aea:	e9d8 4500 	ldrd	r4, r5, [r8]
 8008aee:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8008af2:	4620      	mov	r0, r4
 8008af4:	4632      	mov	r2, r6
 8008af6:	463b      	mov	r3, r7
 8008af8:	4629      	mov	r1, r5
 8008afa:	f7f7 fbcf 	bl	800029c <__adddf3>
 8008afe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b02:	4602      	mov	r2, r0
 8008b04:	460b      	mov	r3, r1
 8008b06:	4620      	mov	r0, r4
 8008b08:	4629      	mov	r1, r5
 8008b0a:	f7f7 fbc5 	bl	8000298 <__aeabi_dsub>
 8008b0e:	4632      	mov	r2, r6
 8008b10:	463b      	mov	r3, r7
 8008b12:	f7f7 fbc3 	bl	800029c <__adddf3>
 8008b16:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008b1a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8008b1e:	ed88 7b00 	vstr	d7, [r8]
 8008b22:	f109 39ff 	add.w	r9, r9, #4294967295
 8008b26:	e776      	b.n	8008a16 <__kernel_rem_pio2+0x4f6>
 8008b28:	e9da 8900 	ldrd	r8, r9, [sl]
 8008b2c:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8008b30:	4640      	mov	r0, r8
 8008b32:	4632      	mov	r2, r6
 8008b34:	463b      	mov	r3, r7
 8008b36:	4649      	mov	r1, r9
 8008b38:	f7f7 fbb0 	bl	800029c <__adddf3>
 8008b3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b40:	4602      	mov	r2, r0
 8008b42:	460b      	mov	r3, r1
 8008b44:	4640      	mov	r0, r8
 8008b46:	4649      	mov	r1, r9
 8008b48:	f7f7 fba6 	bl	8000298 <__aeabi_dsub>
 8008b4c:	4632      	mov	r2, r6
 8008b4e:	463b      	mov	r3, r7
 8008b50:	f7f7 fba4 	bl	800029c <__adddf3>
 8008b54:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008b58:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008b5c:	ed8a 7b00 	vstr	d7, [sl]
 8008b60:	3c01      	subs	r4, #1
 8008b62:	e75e      	b.n	8008a22 <__kernel_rem_pio2+0x502>
 8008b64:	ab48      	add	r3, sp, #288	; 0x120
 8008b66:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b6e:	f7f7 fb95 	bl	800029c <__adddf3>
 8008b72:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008b76:	e75a      	b.n	8008a2e <__kernel_rem_pio2+0x50e>
 8008b78:	9b01      	ldr	r3, [sp, #4]
 8008b7a:	9a01      	ldr	r2, [sp, #4]
 8008b7c:	601d      	str	r5, [r3, #0]
 8008b7e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8008b82:	605c      	str	r4, [r3, #4]
 8008b84:	609f      	str	r7, [r3, #8]
 8008b86:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8008b8a:	60d3      	str	r3, [r2, #12]
 8008b8c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008b90:	6110      	str	r0, [r2, #16]
 8008b92:	6153      	str	r3, [r2, #20]
 8008b94:	e72e      	b.n	80089f4 <__kernel_rem_pio2+0x4d4>
 8008b96:	bf00      	nop
 8008b98:	41700000 	.word	0x41700000
 8008b9c:	3e700000 	.word	0x3e700000

08008ba0 <__kernel_sin>:
 8008ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ba4:	ed2d 8b04 	vpush	{d8-d9}
 8008ba8:	eeb0 8a41 	vmov.f32	s16, s2
 8008bac:	eef0 8a61 	vmov.f32	s17, s3
 8008bb0:	ec55 4b10 	vmov	r4, r5, d0
 8008bb4:	b083      	sub	sp, #12
 8008bb6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008bba:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8008bbe:	9001      	str	r0, [sp, #4]
 8008bc0:	da06      	bge.n	8008bd0 <__kernel_sin+0x30>
 8008bc2:	ee10 0a10 	vmov	r0, s0
 8008bc6:	4629      	mov	r1, r5
 8008bc8:	f7f7 ffb8 	bl	8000b3c <__aeabi_d2iz>
 8008bcc:	2800      	cmp	r0, #0
 8008bce:	d051      	beq.n	8008c74 <__kernel_sin+0xd4>
 8008bd0:	4622      	mov	r2, r4
 8008bd2:	462b      	mov	r3, r5
 8008bd4:	4620      	mov	r0, r4
 8008bd6:	4629      	mov	r1, r5
 8008bd8:	f7f7 fd16 	bl	8000608 <__aeabi_dmul>
 8008bdc:	4682      	mov	sl, r0
 8008bde:	468b      	mov	fp, r1
 8008be0:	4602      	mov	r2, r0
 8008be2:	460b      	mov	r3, r1
 8008be4:	4620      	mov	r0, r4
 8008be6:	4629      	mov	r1, r5
 8008be8:	f7f7 fd0e 	bl	8000608 <__aeabi_dmul>
 8008bec:	a341      	add	r3, pc, #260	; (adr r3, 8008cf4 <__kernel_sin+0x154>)
 8008bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf2:	4680      	mov	r8, r0
 8008bf4:	4689      	mov	r9, r1
 8008bf6:	4650      	mov	r0, sl
 8008bf8:	4659      	mov	r1, fp
 8008bfa:	f7f7 fd05 	bl	8000608 <__aeabi_dmul>
 8008bfe:	a33f      	add	r3, pc, #252	; (adr r3, 8008cfc <__kernel_sin+0x15c>)
 8008c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c04:	f7f7 fb48 	bl	8000298 <__aeabi_dsub>
 8008c08:	4652      	mov	r2, sl
 8008c0a:	465b      	mov	r3, fp
 8008c0c:	f7f7 fcfc 	bl	8000608 <__aeabi_dmul>
 8008c10:	a33c      	add	r3, pc, #240	; (adr r3, 8008d04 <__kernel_sin+0x164>)
 8008c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c16:	f7f7 fb41 	bl	800029c <__adddf3>
 8008c1a:	4652      	mov	r2, sl
 8008c1c:	465b      	mov	r3, fp
 8008c1e:	f7f7 fcf3 	bl	8000608 <__aeabi_dmul>
 8008c22:	a33a      	add	r3, pc, #232	; (adr r3, 8008d0c <__kernel_sin+0x16c>)
 8008c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c28:	f7f7 fb36 	bl	8000298 <__aeabi_dsub>
 8008c2c:	4652      	mov	r2, sl
 8008c2e:	465b      	mov	r3, fp
 8008c30:	f7f7 fcea 	bl	8000608 <__aeabi_dmul>
 8008c34:	a337      	add	r3, pc, #220	; (adr r3, 8008d14 <__kernel_sin+0x174>)
 8008c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c3a:	f7f7 fb2f 	bl	800029c <__adddf3>
 8008c3e:	9b01      	ldr	r3, [sp, #4]
 8008c40:	4606      	mov	r6, r0
 8008c42:	460f      	mov	r7, r1
 8008c44:	b9eb      	cbnz	r3, 8008c82 <__kernel_sin+0xe2>
 8008c46:	4602      	mov	r2, r0
 8008c48:	460b      	mov	r3, r1
 8008c4a:	4650      	mov	r0, sl
 8008c4c:	4659      	mov	r1, fp
 8008c4e:	f7f7 fcdb 	bl	8000608 <__aeabi_dmul>
 8008c52:	a325      	add	r3, pc, #148	; (adr r3, 8008ce8 <__kernel_sin+0x148>)
 8008c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c58:	f7f7 fb1e 	bl	8000298 <__aeabi_dsub>
 8008c5c:	4642      	mov	r2, r8
 8008c5e:	464b      	mov	r3, r9
 8008c60:	f7f7 fcd2 	bl	8000608 <__aeabi_dmul>
 8008c64:	4602      	mov	r2, r0
 8008c66:	460b      	mov	r3, r1
 8008c68:	4620      	mov	r0, r4
 8008c6a:	4629      	mov	r1, r5
 8008c6c:	f7f7 fb16 	bl	800029c <__adddf3>
 8008c70:	4604      	mov	r4, r0
 8008c72:	460d      	mov	r5, r1
 8008c74:	ec45 4b10 	vmov	d0, r4, r5
 8008c78:	b003      	add	sp, #12
 8008c7a:	ecbd 8b04 	vpop	{d8-d9}
 8008c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c82:	4b1b      	ldr	r3, [pc, #108]	; (8008cf0 <__kernel_sin+0x150>)
 8008c84:	ec51 0b18 	vmov	r0, r1, d8
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f7f7 fcbd 	bl	8000608 <__aeabi_dmul>
 8008c8e:	4632      	mov	r2, r6
 8008c90:	ec41 0b19 	vmov	d9, r0, r1
 8008c94:	463b      	mov	r3, r7
 8008c96:	4640      	mov	r0, r8
 8008c98:	4649      	mov	r1, r9
 8008c9a:	f7f7 fcb5 	bl	8000608 <__aeabi_dmul>
 8008c9e:	4602      	mov	r2, r0
 8008ca0:	460b      	mov	r3, r1
 8008ca2:	ec51 0b19 	vmov	r0, r1, d9
 8008ca6:	f7f7 faf7 	bl	8000298 <__aeabi_dsub>
 8008caa:	4652      	mov	r2, sl
 8008cac:	465b      	mov	r3, fp
 8008cae:	f7f7 fcab 	bl	8000608 <__aeabi_dmul>
 8008cb2:	ec53 2b18 	vmov	r2, r3, d8
 8008cb6:	f7f7 faef 	bl	8000298 <__aeabi_dsub>
 8008cba:	a30b      	add	r3, pc, #44	; (adr r3, 8008ce8 <__kernel_sin+0x148>)
 8008cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cc0:	4606      	mov	r6, r0
 8008cc2:	460f      	mov	r7, r1
 8008cc4:	4640      	mov	r0, r8
 8008cc6:	4649      	mov	r1, r9
 8008cc8:	f7f7 fc9e 	bl	8000608 <__aeabi_dmul>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	460b      	mov	r3, r1
 8008cd0:	4630      	mov	r0, r6
 8008cd2:	4639      	mov	r1, r7
 8008cd4:	f7f7 fae2 	bl	800029c <__adddf3>
 8008cd8:	4602      	mov	r2, r0
 8008cda:	460b      	mov	r3, r1
 8008cdc:	4620      	mov	r0, r4
 8008cde:	4629      	mov	r1, r5
 8008ce0:	f7f7 fada 	bl	8000298 <__aeabi_dsub>
 8008ce4:	e7c4      	b.n	8008c70 <__kernel_sin+0xd0>
 8008ce6:	bf00      	nop
 8008ce8:	55555549 	.word	0x55555549
 8008cec:	3fc55555 	.word	0x3fc55555
 8008cf0:	3fe00000 	.word	0x3fe00000
 8008cf4:	5acfd57c 	.word	0x5acfd57c
 8008cf8:	3de5d93a 	.word	0x3de5d93a
 8008cfc:	8a2b9ceb 	.word	0x8a2b9ceb
 8008d00:	3e5ae5e6 	.word	0x3e5ae5e6
 8008d04:	57b1fe7d 	.word	0x57b1fe7d
 8008d08:	3ec71de3 	.word	0x3ec71de3
 8008d0c:	19c161d5 	.word	0x19c161d5
 8008d10:	3f2a01a0 	.word	0x3f2a01a0
 8008d14:	1110f8a6 	.word	0x1110f8a6
 8008d18:	3f811111 	.word	0x3f811111

08008d1c <fabs>:
 8008d1c:	ec51 0b10 	vmov	r0, r1, d0
 8008d20:	ee10 2a10 	vmov	r2, s0
 8008d24:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008d28:	ec43 2b10 	vmov	d0, r2, r3
 8008d2c:	4770      	bx	lr
	...

08008d30 <floor>:
 8008d30:	ec51 0b10 	vmov	r0, r1, d0
 8008d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d38:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8008d3c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8008d40:	2e13      	cmp	r6, #19
 8008d42:	ee10 5a10 	vmov	r5, s0
 8008d46:	ee10 8a10 	vmov	r8, s0
 8008d4a:	460c      	mov	r4, r1
 8008d4c:	dc32      	bgt.n	8008db4 <floor+0x84>
 8008d4e:	2e00      	cmp	r6, #0
 8008d50:	da14      	bge.n	8008d7c <floor+0x4c>
 8008d52:	a333      	add	r3, pc, #204	; (adr r3, 8008e20 <floor+0xf0>)
 8008d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d58:	f7f7 faa0 	bl	800029c <__adddf3>
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	2300      	movs	r3, #0
 8008d60:	f7f7 fee2 	bl	8000b28 <__aeabi_dcmpgt>
 8008d64:	b138      	cbz	r0, 8008d76 <floor+0x46>
 8008d66:	2c00      	cmp	r4, #0
 8008d68:	da57      	bge.n	8008e1a <floor+0xea>
 8008d6a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8008d6e:	431d      	orrs	r5, r3
 8008d70:	d001      	beq.n	8008d76 <floor+0x46>
 8008d72:	4c2d      	ldr	r4, [pc, #180]	; (8008e28 <floor+0xf8>)
 8008d74:	2500      	movs	r5, #0
 8008d76:	4621      	mov	r1, r4
 8008d78:	4628      	mov	r0, r5
 8008d7a:	e025      	b.n	8008dc8 <floor+0x98>
 8008d7c:	4f2b      	ldr	r7, [pc, #172]	; (8008e2c <floor+0xfc>)
 8008d7e:	4137      	asrs	r7, r6
 8008d80:	ea01 0307 	and.w	r3, r1, r7
 8008d84:	4303      	orrs	r3, r0
 8008d86:	d01f      	beq.n	8008dc8 <floor+0x98>
 8008d88:	a325      	add	r3, pc, #148	; (adr r3, 8008e20 <floor+0xf0>)
 8008d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d8e:	f7f7 fa85 	bl	800029c <__adddf3>
 8008d92:	2200      	movs	r2, #0
 8008d94:	2300      	movs	r3, #0
 8008d96:	f7f7 fec7 	bl	8000b28 <__aeabi_dcmpgt>
 8008d9a:	2800      	cmp	r0, #0
 8008d9c:	d0eb      	beq.n	8008d76 <floor+0x46>
 8008d9e:	2c00      	cmp	r4, #0
 8008da0:	bfbe      	ittt	lt
 8008da2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008da6:	fa43 f606 	asrlt.w	r6, r3, r6
 8008daa:	19a4      	addlt	r4, r4, r6
 8008dac:	ea24 0407 	bic.w	r4, r4, r7
 8008db0:	2500      	movs	r5, #0
 8008db2:	e7e0      	b.n	8008d76 <floor+0x46>
 8008db4:	2e33      	cmp	r6, #51	; 0x33
 8008db6:	dd0b      	ble.n	8008dd0 <floor+0xa0>
 8008db8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008dbc:	d104      	bne.n	8008dc8 <floor+0x98>
 8008dbe:	ee10 2a10 	vmov	r2, s0
 8008dc2:	460b      	mov	r3, r1
 8008dc4:	f7f7 fa6a 	bl	800029c <__adddf3>
 8008dc8:	ec41 0b10 	vmov	d0, r0, r1
 8008dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dd0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8008dd4:	f04f 33ff 	mov.w	r3, #4294967295
 8008dd8:	fa23 f707 	lsr.w	r7, r3, r7
 8008ddc:	4207      	tst	r7, r0
 8008dde:	d0f3      	beq.n	8008dc8 <floor+0x98>
 8008de0:	a30f      	add	r3, pc, #60	; (adr r3, 8008e20 <floor+0xf0>)
 8008de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de6:	f7f7 fa59 	bl	800029c <__adddf3>
 8008dea:	2200      	movs	r2, #0
 8008dec:	2300      	movs	r3, #0
 8008dee:	f7f7 fe9b 	bl	8000b28 <__aeabi_dcmpgt>
 8008df2:	2800      	cmp	r0, #0
 8008df4:	d0bf      	beq.n	8008d76 <floor+0x46>
 8008df6:	2c00      	cmp	r4, #0
 8008df8:	da02      	bge.n	8008e00 <floor+0xd0>
 8008dfa:	2e14      	cmp	r6, #20
 8008dfc:	d103      	bne.n	8008e06 <floor+0xd6>
 8008dfe:	3401      	adds	r4, #1
 8008e00:	ea25 0507 	bic.w	r5, r5, r7
 8008e04:	e7b7      	b.n	8008d76 <floor+0x46>
 8008e06:	2301      	movs	r3, #1
 8008e08:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008e0c:	fa03 f606 	lsl.w	r6, r3, r6
 8008e10:	4435      	add	r5, r6
 8008e12:	4545      	cmp	r5, r8
 8008e14:	bf38      	it	cc
 8008e16:	18e4      	addcc	r4, r4, r3
 8008e18:	e7f2      	b.n	8008e00 <floor+0xd0>
 8008e1a:	2500      	movs	r5, #0
 8008e1c:	462c      	mov	r4, r5
 8008e1e:	e7aa      	b.n	8008d76 <floor+0x46>
 8008e20:	8800759c 	.word	0x8800759c
 8008e24:	7e37e43c 	.word	0x7e37e43c
 8008e28:	bff00000 	.word	0xbff00000
 8008e2c:	000fffff 	.word	0x000fffff

08008e30 <scalbn>:
 8008e30:	b570      	push	{r4, r5, r6, lr}
 8008e32:	ec55 4b10 	vmov	r4, r5, d0
 8008e36:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008e3a:	4606      	mov	r6, r0
 8008e3c:	462b      	mov	r3, r5
 8008e3e:	b99a      	cbnz	r2, 8008e68 <scalbn+0x38>
 8008e40:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008e44:	4323      	orrs	r3, r4
 8008e46:	d036      	beq.n	8008eb6 <scalbn+0x86>
 8008e48:	4b39      	ldr	r3, [pc, #228]	; (8008f30 <scalbn+0x100>)
 8008e4a:	4629      	mov	r1, r5
 8008e4c:	ee10 0a10 	vmov	r0, s0
 8008e50:	2200      	movs	r2, #0
 8008e52:	f7f7 fbd9 	bl	8000608 <__aeabi_dmul>
 8008e56:	4b37      	ldr	r3, [pc, #220]	; (8008f34 <scalbn+0x104>)
 8008e58:	429e      	cmp	r6, r3
 8008e5a:	4604      	mov	r4, r0
 8008e5c:	460d      	mov	r5, r1
 8008e5e:	da10      	bge.n	8008e82 <scalbn+0x52>
 8008e60:	a32b      	add	r3, pc, #172	; (adr r3, 8008f10 <scalbn+0xe0>)
 8008e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e66:	e03a      	b.n	8008ede <scalbn+0xae>
 8008e68:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008e6c:	428a      	cmp	r2, r1
 8008e6e:	d10c      	bne.n	8008e8a <scalbn+0x5a>
 8008e70:	ee10 2a10 	vmov	r2, s0
 8008e74:	4620      	mov	r0, r4
 8008e76:	4629      	mov	r1, r5
 8008e78:	f7f7 fa10 	bl	800029c <__adddf3>
 8008e7c:	4604      	mov	r4, r0
 8008e7e:	460d      	mov	r5, r1
 8008e80:	e019      	b.n	8008eb6 <scalbn+0x86>
 8008e82:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008e86:	460b      	mov	r3, r1
 8008e88:	3a36      	subs	r2, #54	; 0x36
 8008e8a:	4432      	add	r2, r6
 8008e8c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008e90:	428a      	cmp	r2, r1
 8008e92:	dd08      	ble.n	8008ea6 <scalbn+0x76>
 8008e94:	2d00      	cmp	r5, #0
 8008e96:	a120      	add	r1, pc, #128	; (adr r1, 8008f18 <scalbn+0xe8>)
 8008e98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e9c:	da1c      	bge.n	8008ed8 <scalbn+0xa8>
 8008e9e:	a120      	add	r1, pc, #128	; (adr r1, 8008f20 <scalbn+0xf0>)
 8008ea0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ea4:	e018      	b.n	8008ed8 <scalbn+0xa8>
 8008ea6:	2a00      	cmp	r2, #0
 8008ea8:	dd08      	ble.n	8008ebc <scalbn+0x8c>
 8008eaa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008eae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008eb2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008eb6:	ec45 4b10 	vmov	d0, r4, r5
 8008eba:	bd70      	pop	{r4, r5, r6, pc}
 8008ebc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008ec0:	da19      	bge.n	8008ef6 <scalbn+0xc6>
 8008ec2:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008ec6:	429e      	cmp	r6, r3
 8008ec8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8008ecc:	dd0a      	ble.n	8008ee4 <scalbn+0xb4>
 8008ece:	a112      	add	r1, pc, #72	; (adr r1, 8008f18 <scalbn+0xe8>)
 8008ed0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d1e2      	bne.n	8008e9e <scalbn+0x6e>
 8008ed8:	a30f      	add	r3, pc, #60	; (adr r3, 8008f18 <scalbn+0xe8>)
 8008eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ede:	f7f7 fb93 	bl	8000608 <__aeabi_dmul>
 8008ee2:	e7cb      	b.n	8008e7c <scalbn+0x4c>
 8008ee4:	a10a      	add	r1, pc, #40	; (adr r1, 8008f10 <scalbn+0xe0>)
 8008ee6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d0b8      	beq.n	8008e60 <scalbn+0x30>
 8008eee:	a10e      	add	r1, pc, #56	; (adr r1, 8008f28 <scalbn+0xf8>)
 8008ef0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ef4:	e7b4      	b.n	8008e60 <scalbn+0x30>
 8008ef6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008efa:	3236      	adds	r2, #54	; 0x36
 8008efc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008f00:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008f04:	4620      	mov	r0, r4
 8008f06:	4b0c      	ldr	r3, [pc, #48]	; (8008f38 <scalbn+0x108>)
 8008f08:	2200      	movs	r2, #0
 8008f0a:	e7e8      	b.n	8008ede <scalbn+0xae>
 8008f0c:	f3af 8000 	nop.w
 8008f10:	c2f8f359 	.word	0xc2f8f359
 8008f14:	01a56e1f 	.word	0x01a56e1f
 8008f18:	8800759c 	.word	0x8800759c
 8008f1c:	7e37e43c 	.word	0x7e37e43c
 8008f20:	8800759c 	.word	0x8800759c
 8008f24:	fe37e43c 	.word	0xfe37e43c
 8008f28:	c2f8f359 	.word	0xc2f8f359
 8008f2c:	81a56e1f 	.word	0x81a56e1f
 8008f30:	43500000 	.word	0x43500000
 8008f34:	ffff3cb0 	.word	0xffff3cb0
 8008f38:	3c900000 	.word	0x3c900000

08008f3c <_init>:
 8008f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f3e:	bf00      	nop
 8008f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f42:	bc08      	pop	{r3}
 8008f44:	469e      	mov	lr, r3
 8008f46:	4770      	bx	lr

08008f48 <_fini>:
 8008f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f4a:	bf00      	nop
 8008f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f4e:	bc08      	pop	{r3}
 8008f50:	469e      	mov	lr, r3
 8008f52:	4770      	bx	lr
