An implementation of a Quadratic Wirelength Model-based Analytical Solver for ASICs. Implementation follows the description from Professor Rutenbar's "VLSI CAD II: Layout" (Coursera).
