// Seed: 2140412631
module module_0;
  wire id_1;
  wire id_2;
endmodule
macromodule module_1 (
    output supply0 id_0,
    output uwire id_1,
    output logic id_2,
    input uwire id_3,
    output wire id_4,
    input wor id_5,
    input supply0 id_6,
    input wand id_7
);
  assign id_1 = -1;
  supply1 id_9;
  assign id_0 = -1;
  supply1 id_10 = id_7;
  module_0 modCall_1 ();
  id_11 :
  assert property (@(-1, posedge -1'b0 or posedge id_3 or posedge 1 or id_7) -1) id_2 <= 1'b0;
  localparam id_12 = 1'h0;
  localparam id_13 = -1;
  wire id_14;
  wor  id_15, id_16 = (-1 >= id_9);
endmodule
