

================================================================
== Vitis HLS Report for 'test_3mm_Pipeline_VITIS_LOOP_180_11_VITIS_LOOP_181_12'
================================================================
* Date:           Mon Oct  7 12:26:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        3mm.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.487 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37804|    37804|  0.126 ms|  0.126 ms|  37804|  37804|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_180_11_VITIS_LOOP_181_12  |    37802|    37802|         4|          1|          1|  37800|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      109|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|      183|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      183|      281|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_7ns_7ns_7ns_14_4_1_U46  |mac_muladd_7ns_7ns_7ns_14_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln180_1_fu_148_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln180_fu_160_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln181_fu_220_p2       |         +|   0|  0|  15|           8|           1|
    |icmp_ln180_fu_142_p2      |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln181_fu_166_p2      |      icmp|   0|  0|  15|           8|           7|
    |select_ln180_1_fu_180_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln180_fu_172_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 109|          59|          37|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten53_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_v82_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v83_load               |   9|          2|    8|         16|
    |indvar_flatten53_fu_62                  |   9|          2|   16|         32|
    |v7_0_0_WEN_A                            |   9|          2|    4|          8|
    |v7_0_1_WEN_A                            |   9|          2|    4|          8|
    |v7_1_0_WEN_A                            |   9|          2|    4|          8|
    |v7_1_1_WEN_A                            |   9|          2|    4|          8|
    |v82_fu_58                               |   9|          2|    8|         16|
    |v83_fu_54                               |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 108|         24|   82|        164|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |indvar_flatten53_fu_62            |  16|   0|   16|          0|
    |lshr_ln3_reg_306                  |   7|   0|    7|          0|
    |lshr_ln3_reg_306_pp0_iter1_reg    |   7|   0|    7|          0|
    |trunc_ln180_reg_293               |   1|   0|    1|          0|
    |trunc_ln181_reg_302               |   1|   0|    1|          0|
    |v82_fu_58                         |   8|   0|    8|          0|
    |v83_fu_54                         |   8|   0|    8|          0|
    |trunc_ln180_reg_293               |  64|  32|    1|          0|
    |trunc_ln181_reg_302               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 183|  64|   57|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_180_11_VITIS_LOOP_181_12|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_180_11_VITIS_LOOP_181_12|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_180_11_VITIS_LOOP_181_12|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_180_11_VITIS_LOOP_181_12|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_180_11_VITIS_LOOP_181_12|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  test_3mm_Pipeline_VITIS_LOOP_180_11_VITIS_LOOP_181_12|  return value|
|bitcast_ln74   |   in|   32|     ap_none|                                           bitcast_ln74|        scalar|
|v7_1_1_Addr_A  |  out|   32|        bram|                                                 v7_1_1|         array|
|v7_1_1_EN_A    |  out|    1|        bram|                                                 v7_1_1|         array|
|v7_1_1_WEN_A   |  out|    4|        bram|                                                 v7_1_1|         array|
|v7_1_1_Din_A   |  out|   32|        bram|                                                 v7_1_1|         array|
|v7_1_1_Dout_A  |   in|   32|        bram|                                                 v7_1_1|         array|
|v7_1_0_Addr_A  |  out|   32|        bram|                                                 v7_1_0|         array|
|v7_1_0_EN_A    |  out|    1|        bram|                                                 v7_1_0|         array|
|v7_1_0_WEN_A   |  out|    4|        bram|                                                 v7_1_0|         array|
|v7_1_0_Din_A   |  out|   32|        bram|                                                 v7_1_0|         array|
|v7_1_0_Dout_A  |   in|   32|        bram|                                                 v7_1_0|         array|
|v7_0_1_Addr_A  |  out|   32|        bram|                                                 v7_0_1|         array|
|v7_0_1_EN_A    |  out|    1|        bram|                                                 v7_0_1|         array|
|v7_0_1_WEN_A   |  out|    4|        bram|                                                 v7_0_1|         array|
|v7_0_1_Din_A   |  out|   32|        bram|                                                 v7_0_1|         array|
|v7_0_1_Dout_A  |   in|   32|        bram|                                                 v7_0_1|         array|
|v7_0_0_Addr_A  |  out|   32|        bram|                                                 v7_0_0|         array|
|v7_0_0_EN_A    |  out|    1|        bram|                                                 v7_0_0|         array|
|v7_0_0_WEN_A   |  out|    4|        bram|                                                 v7_0_0|         array|
|v7_0_0_Din_A   |  out|   32|        bram|                                                 v7_0_0|         array|
|v7_0_0_Dout_A  |   in|   32|        bram|                                                 v7_0_0|         array|
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+

