<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1476pt" height="1037pt"
 viewBox="0.00 0.00 1476.00 1037.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1033)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1033 1472,-1033 1472,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1448,-8 1448,-8 1454,-8 1460,-14 1460,-20 1460,-20 1460,-1009 1460,-1009 1460,-1015 1454,-1021 1448,-1021 1448,-1021 20,-1021 20,-1021 14,-1021 8,-1015 8,-1009 8,-1009 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="734" y="-1005.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="734" y="-990.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:8589934592&#10;memories=board.memory.mem_ctrl0.dram board.memory.mem_ctrl1.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1440,-16 1440,-16 1446,-16 1452,-22 1452,-28 1452,-28 1452,-963 1452,-963 1452,-969 1446,-975 1440,-975 1440,-975 28,-975 28,-975 22,-975 16,-969 16,-963 16,-963 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="734" y="-959.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="734" y="-944.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M828,-131C828,-131 1432,-131 1432,-131 1438,-131 1444,-137 1444,-143 1444,-143 1444,-480 1444,-480 1444,-486 1438,-492 1432,-492 1432,-492 828,-492 828,-492 822,-492 816,-486 816,-480 816,-480 816,-143 816,-143 816,-137 822,-131 828,-131"/>
<text text-anchor="middle" x="1130" y="-476.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="1130" y="-461.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M836,-139C836,-139 1424,-139 1424,-139 1430,-139 1436,-145 1436,-151 1436,-151 1436,-434 1436,-434 1436,-440 1430,-446 1424,-446 1424,-446 836,-446 836,-446 830,-446 824,-440 824,-434 824,-434 824,-151 824,-151 824,-145 830,-139 836,-139"/>
<text text-anchor="middle" x="1130" y="-430.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="1130" y="-415.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=board.processor.cores.core.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=board.processor.cores.core.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=board.processor.cores.core.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M844,-147C844,-147 1416,-147 1416,-147 1422,-147 1428,-153 1428,-159 1428,-159 1428,-388 1428,-388 1428,-394 1422,-400 1416,-400 1416,-400 844,-400 844,-400 838,-400 832,-394 832,-388 832,-388 832,-159 832,-159 832,-153 838,-147 844,-147"/>
<text text-anchor="middle" x="1130" y="-384.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="1130" y="-369.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1056,-155C1056,-155 1408,-155 1408,-155 1414,-155 1420,-161 1420,-167 1420,-167 1420,-342 1420,-342 1420,-348 1414,-354 1408,-354 1408,-354 1056,-354 1056,-354 1050,-354 1044,-348 1044,-342 1044,-342 1044,-167 1044,-167 1044,-161 1050,-155 1056,-155"/>
<text text-anchor="middle" x="1232" y="-338.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1232" y="-323.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1248,-163C1248,-163 1400,-163 1400,-163 1406,-163 1412,-169 1412,-175 1412,-175 1412,-296 1412,-296 1412,-302 1406,-308 1400,-308 1400,-308 1248,-308 1248,-308 1242,-308 1236,-302 1236,-296 1236,-296 1236,-175 1236,-175 1236,-169 1242,-163 1248,-163"/>
<text text-anchor="middle" x="1324" y="-292.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1324" y="-277.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1256,-171C1256,-171 1392,-171 1392,-171 1398,-171 1404,-177 1404,-183 1404,-183 1404,-250 1404,-250 1404,-256 1398,-262 1392,-262 1392,-262 1256,-262 1256,-262 1250,-262 1244,-256 1244,-250 1244,-250 1244,-183 1244,-183 1244,-177 1250,-171 1256,-171"/>
<text text-anchor="middle" x="1324" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1324" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;size=64&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1064,-163C1064,-163 1216,-163 1216,-163 1222,-163 1228,-169 1228,-175 1228,-175 1228,-296 1228,-296 1228,-302 1222,-308 1216,-308 1216,-308 1064,-308 1064,-308 1058,-308 1052,-302 1052,-296 1052,-296 1052,-175 1052,-175 1052,-169 1058,-163 1064,-163"/>
<text text-anchor="middle" x="1140" y="-292.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1140" y="-277.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=board.processor.cores.core.mmu.pma_checker&#10;pmp=board.processor.cores.core.mmu.pmp&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1072,-171C1072,-171 1208,-171 1208,-171 1214,-171 1220,-177 1220,-183 1220,-183 1220,-250 1220,-250 1220,-256 1214,-262 1208,-262 1208,-262 1072,-262 1072,-262 1066,-262 1060,-256 1060,-250 1060,-250 1060,-183 1060,-183 1060,-177 1066,-171 1072,-171"/>
<text text-anchor="middle" x="1140" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1140" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust84" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust84"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M245,-784C245,-784 415,-784 415,-784 421,-784 427,-790 427,-796 427,-796 427,-917 427,-917 427,-923 421,-929 415,-929 415,-929 245,-929 245,-929 239,-929 233,-923 233,-917 233,-917 233,-796 233,-796 233,-790 239,-784 245,-784"/>
<text text-anchor="middle" x="330" y="-913.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="330" y="-898.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust85" class="cluster">
<title>cluster_board_memory_mem_ctrl0</title>
<g id="a_clust85"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;dram=board.memory.mem_ctrl0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M346,-792C346,-792 407,-792 407,-792 413,-792 419,-798 419,-804 419,-804 419,-871 419,-871 419,-877 413,-883 407,-883 407,-883 346,-883 346,-883 340,-883 334,-877 334,-871 334,-871 334,-804 334,-804 334,-798 340,-792 346,-792"/>
<text text-anchor="middle" x="376.5" y="-867.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl0 </text>
<text text-anchor="middle" x="376.5" y="-852.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_board_memory_mem_ctrl1</title>
<g id="a_clust89"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;dram=board.memory.mem_ctrl1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M253,-792C253,-792 314,-792 314,-792 320,-792 326,-798 326,-804 326,-804 326,-871 326,-871 326,-877 320,-883 314,-883 314,-883 253,-883 253,-883 247,-883 241,-877 241,-871 241,-871 241,-804 241,-804 241,-798 247,-792 253,-792"/>
<text text-anchor="middle" x="283.5" y="-867.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl1 </text>
<text text-anchor="middle" x="283.5" y="-852.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust93" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust93"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 796,-24 796,-24 802,-24 808,-30 808,-36 808,-36 808,-764 808,-764 808,-770 802,-776 796,-776 796,-776 36,-776 36,-776 30,-776 24,-770 24,-764 24,-764 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="416" y="-760.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="416" y="-745.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1PrivateL2CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust94" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust94"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M44,-500C44,-500 356,-500 356,-500 362,-500 368,-506 368,-512 368,-512 368,-718 368,-718 368,-724 362,-730 356,-730 356,-730 44,-730 44,-730 38,-730 32,-724 32,-718 32,-718 32,-512 32,-512 32,-506 38,-500 44,-500"/>
<text text-anchor="middle" x="200" y="-714.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="200" y="-699.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust97"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M52,-508C52,-508 166,-508 166,-508 172,-508 178,-514 178,-520 178,-520 178,-587 178,-587 178,-593 172,-599 166,-599 166,-599 52,-599 52,-599 46,-599 40,-593 40,-587 40,-587 40,-520 40,-520 40,-514 46,-508 52,-508"/>
<text text-anchor="middle" x="109" y="-583.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="109" y="-568.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust99" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches</title>
<g id="a_clust99"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l1icaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M238,-32C238,-32 400,-32 400,-32 406,-32 412,-38 412,-44 412,-44 412,-111 412,-111 412,-117 406,-123 400,-123 400,-123 238,-123 238,-123 232,-123 226,-117 226,-111 226,-111 226,-44 226,-44 226,-38 232,-32 238,-32"/>
<text text-anchor="middle" x="319" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches </text>
<text text-anchor="middle" x="319" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches</title>
<g id="a_clust109"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l1dcaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M44,-32C44,-32 206,-32 206,-32 212,-32 218,-38 218,-44 218,-44 218,-111 218,-111 218,-117 212,-123 206,-123 206,-123 44,-123 44,-123 38,-123 32,-117 32,-111 32,-111 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="125" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches </text>
<text text-anchor="middle" x="125" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_board_cache_hierarchy_l2buses</title>
<g id="a_clust119"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2buses.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2buses.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M282,-171C282,-171 518,-171 518,-171 524,-171 530,-177 530,-183 530,-183 530,-250 530,-250 530,-256 524,-262 518,-262 518,-262 282,-262 282,-262 276,-262 270,-256 270,-250 270,-250 270,-183 270,-183 270,-177 276,-171 282,-171"/>
<text text-anchor="middle" x="400" y="-246.8" font-family="Arial" font-size="14.00" fill="#000000">l2buses </text>
<text text-anchor="middle" x="400" y="-231.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust122" class="cluster">
<title>cluster_board_cache_hierarchy_l2caches</title>
<g id="a_clust122"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.l2caches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=board.cache_hierarchy.l2caches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=524288&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.l2caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M388,-508C388,-508 550,-508 550,-508 556,-508 562,-514 562,-520 562,-520 562,-587 562,-587 562,-593 556,-599 550,-599 550,-599 388,-599 388,-599 382,-599 376,-593 376,-587 376,-587 376,-520 376,-520 376,-514 382,-508 388,-508"/>
<text text-anchor="middle" x="469" y="-583.8" font-family="Arial" font-size="14.00" fill="#000000">l2caches </text>
<text text-anchor="middle" x="469" y="-568.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust132" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches</title>
<g id="a_clust132"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M626,-32C626,-32 788,-32 788,-32 794,-32 800,-38 800,-44 800,-44 800,-111 800,-111 800,-117 794,-123 788,-123 788,-123 626,-123 626,-123 620,-123 614,-117 614,-111 614,-111 614,-44 614,-44 614,-38 620,-32 626,-32"/>
<text text-anchor="middle" x="707" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches </text>
<text text-anchor="middle" x="707" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust138" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches</title>
<g id="a_clust138"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M432,-32C432,-32 594,-32 594,-32 600,-32 606,-38 606,-44 606,-44 606,-111 606,-111 606,-117 600,-123 594,-123 594,-123 432,-123 432,-123 426,-123 420,-117 420,-111 420,-111 420,-44 420,-44 420,-38 426,-32 432,-32"/>
<text text-anchor="middle" x="513" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches </text>
<text text-anchor="middle" x="513" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M136.5,-800.5C136.5,-800.5 203.5,-800.5 203.5,-800.5 209.5,-800.5 215.5,-806.5 215.5,-812.5 215.5,-812.5 215.5,-824.5 215.5,-824.5 215.5,-830.5 209.5,-836.5 203.5,-836.5 203.5,-836.5 136.5,-836.5 136.5,-836.5 130.5,-836.5 124.5,-830.5 124.5,-824.5 124.5,-824.5 124.5,-812.5 124.5,-812.5 124.5,-806.5 130.5,-800.5 136.5,-800.5"/>
<text text-anchor="middle" x="170" y="-814.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node8" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M128,-647.5C128,-647.5 212,-647.5 212,-647.5 218,-647.5 224,-653.5 224,-659.5 224,-659.5 224,-671.5 224,-671.5 224,-677.5 218,-683.5 212,-683.5 212,-683.5 128,-683.5 128,-683.5 122,-683.5 116,-677.5 116,-671.5 116,-671.5 116,-659.5 116,-659.5 116,-653.5 122,-647.5 128,-647.5"/>
<text text-anchor="middle" x="170" y="-661.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M170,-800.47C170,-774.53 170,-724.86 170,-693.83"/>
<polygon fill="black" stroke="black" points="173.5,-693.7 170,-683.7 166.5,-693.7 173.5,-693.7"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M962,-179.5C962,-179.5 1024,-179.5 1024,-179.5 1030,-179.5 1036,-185.5 1036,-191.5 1036,-191.5 1036,-203.5 1036,-203.5 1036,-209.5 1030,-215.5 1024,-215.5 1024,-215.5 962,-215.5 962,-215.5 956,-215.5 950,-209.5 950,-203.5 950,-203.5 950,-191.5 950,-191.5 950,-185.5 956,-179.5 962,-179.5"/>
<text text-anchor="middle" x="993" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches_cpu_side -->
<g id="node12" class="node">
<title>board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M344.5,-40.5C344.5,-40.5 391.5,-40.5 391.5,-40.5 397.5,-40.5 403.5,-46.5 403.5,-52.5 403.5,-52.5 403.5,-64.5 403.5,-64.5 403.5,-70.5 397.5,-76.5 391.5,-76.5 391.5,-76.5 344.5,-76.5 344.5,-76.5 338.5,-76.5 332.5,-70.5 332.5,-64.5 332.5,-64.5 332.5,-52.5 332.5,-52.5 332.5,-46.5 338.5,-40.5 344.5,-40.5"/>
<text text-anchor="middle" x="368" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="none" stroke="black" d="M984.86,-179.21C976.38,-163.42 961.45,-141.07 941,-131 914.83,-118.12 442.02,-136.19 416,-123 400.38,-115.08 388.46,-99.43 380.41,-85.66"/>
<polygon fill="black" stroke="black" points="383.3,-83.65 375.45,-76.53 377.15,-86.99 383.3,-83.65"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M852.5,-179.5C852.5,-179.5 919.5,-179.5 919.5,-179.5 925.5,-179.5 931.5,-185.5 931.5,-191.5 931.5,-191.5 931.5,-203.5 931.5,-203.5 931.5,-209.5 925.5,-215.5 919.5,-215.5 919.5,-215.5 852.5,-215.5 852.5,-215.5 846.5,-215.5 840.5,-209.5 840.5,-203.5 840.5,-203.5 840.5,-191.5 840.5,-191.5 840.5,-185.5 846.5,-179.5 852.5,-179.5"/>
<text text-anchor="middle" x="886" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M150.5,-40.5C150.5,-40.5 197.5,-40.5 197.5,-40.5 203.5,-40.5 209.5,-46.5 209.5,-52.5 209.5,-52.5 209.5,-64.5 209.5,-64.5 209.5,-70.5 203.5,-76.5 197.5,-76.5 197.5,-76.5 150.5,-76.5 150.5,-76.5 144.5,-76.5 138.5,-70.5 138.5,-64.5 138.5,-64.5 138.5,-52.5 138.5,-52.5 138.5,-46.5 144.5,-40.5 150.5,-40.5"/>
<text text-anchor="middle" x="174" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M840.49,-185.64C773.73,-170.26 645.12,-142.69 534,-131 516.76,-129.19 237.42,-130.92 222,-123 206.52,-115.05 194.65,-99.55 186.59,-85.86"/>
<polygon fill="black" stroke="black" points="189.49,-83.87 181.62,-76.78 183.36,-87.23 189.49,-83.87"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1264,-179.5C1264,-179.5 1294,-179.5 1294,-179.5 1300,-179.5 1306,-185.5 1306,-191.5 1306,-191.5 1306,-203.5 1306,-203.5 1306,-209.5 1300,-215.5 1294,-215.5 1294,-215.5 1264,-215.5 1264,-215.5 1258,-215.5 1252,-209.5 1252,-203.5 1252,-203.5 1252,-191.5 1252,-191.5 1252,-185.5 1258,-179.5 1264,-179.5"/>
<text text-anchor="middle" x="1279" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="node20" class="node">
<title>board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M732.5,-40.5C732.5,-40.5 779.5,-40.5 779.5,-40.5 785.5,-40.5 791.5,-46.5 791.5,-52.5 791.5,-52.5 791.5,-64.5 791.5,-64.5 791.5,-70.5 785.5,-76.5 779.5,-76.5 779.5,-76.5 732.5,-76.5 732.5,-76.5 726.5,-76.5 720.5,-70.5 720.5,-64.5 720.5,-64.5 720.5,-52.5 720.5,-52.5 720.5,-46.5 726.5,-40.5 732.5,-40.5"/>
<text text-anchor="middle" x="756" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1269.44,-179.22C1259.99,-163.91 1244.06,-142.28 1224,-131 1152.04,-90.56 904.91,-69.57 801.78,-62.4"/>
<polygon fill="black" stroke="black" points="801.89,-58.89 791.68,-61.7 801.41,-65.88 801.89,-58.89"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1080,-179.5C1080,-179.5 1110,-179.5 1110,-179.5 1116,-179.5 1122,-185.5 1122,-191.5 1122,-191.5 1122,-203.5 1122,-203.5 1122,-209.5 1116,-215.5 1110,-215.5 1110,-215.5 1080,-215.5 1080,-215.5 1074,-215.5 1068,-209.5 1068,-203.5 1068,-203.5 1068,-191.5 1068,-191.5 1068,-185.5 1074,-179.5 1080,-179.5"/>
<text text-anchor="middle" x="1095" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="node22" class="node">
<title>board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M538.5,-40.5C538.5,-40.5 585.5,-40.5 585.5,-40.5 591.5,-40.5 597.5,-46.5 597.5,-52.5 597.5,-52.5 597.5,-64.5 597.5,-64.5 597.5,-70.5 591.5,-76.5 585.5,-76.5 585.5,-76.5 538.5,-76.5 538.5,-76.5 532.5,-76.5 526.5,-70.5 526.5,-64.5 526.5,-64.5 526.5,-52.5 526.5,-52.5 526.5,-46.5 532.5,-40.5 538.5,-40.5"/>
<text text-anchor="middle" x="562" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1092.12,-179.5C1088.49,-163.92 1080.6,-141.71 1064,-131 1042.81,-117.32 632.48,-134.44 610,-123 594.39,-115.06 582.47,-99.41 574.41,-85.64"/>
<polygon fill="black" stroke="black" points="577.31,-83.64 569.45,-76.52 571.16,-86.98 577.31,-83.64"/>
</g>
<!-- board_memory_mem_ctrl0_port -->
<g id="node6" class="node">
<title>board_memory_mem_ctrl0_port</title>
<path fill="#7f7c77" stroke="#000000" d="M354,-800.5C354,-800.5 384,-800.5 384,-800.5 390,-800.5 396,-806.5 396,-812.5 396,-812.5 396,-824.5 396,-824.5 396,-830.5 390,-836.5 384,-836.5 384,-836.5 354,-836.5 354,-836.5 348,-836.5 342,-830.5 342,-824.5 342,-824.5 342,-812.5 342,-812.5 342,-806.5 348,-800.5 354,-800.5"/>
<text text-anchor="middle" x="369" y="-814.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node9" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M254,-647.5C254,-647.5 348,-647.5 348,-647.5 354,-647.5 360,-653.5 360,-659.5 360,-659.5 360,-671.5 360,-671.5 360,-677.5 354,-683.5 348,-683.5 348,-683.5 254,-683.5 254,-683.5 248,-683.5 242,-677.5 242,-671.5 242,-671.5 242,-659.5 242,-659.5 242,-653.5 248,-647.5 254,-647.5"/>
<text text-anchor="middle" x="301" y="-661.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_memory_mem_ctrl0_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge6" class="edge">
<title>board_memory_mem_ctrl0_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M357.15,-791.18C343.24,-760.3 320.58,-709.97 308.74,-683.7"/>
<polygon fill="black" stroke="black" points="354.03,-792.79 361.33,-800.47 360.42,-789.92 354.03,-792.79"/>
</g>
<!-- board_memory_mem_ctrl1_port -->
<g id="node7" class="node">
<title>board_memory_mem_ctrl1_port</title>
<path fill="#7f7c77" stroke="#000000" d="M276,-800.5C276,-800.5 306,-800.5 306,-800.5 312,-800.5 318,-806.5 318,-812.5 318,-812.5 318,-824.5 318,-824.5 318,-830.5 312,-836.5 306,-836.5 306,-836.5 276,-836.5 276,-836.5 270,-836.5 264,-830.5 264,-824.5 264,-824.5 264,-812.5 264,-812.5 264,-806.5 270,-800.5 276,-800.5"/>
<text text-anchor="middle" x="291" y="-814.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl1_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_memory_mem_ctrl1_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M292.8,-790.38C294.85,-759.43 298.14,-709.74 299.86,-683.7"/>
<polygon fill="black" stroke="black" points="289.3,-790.26 292.13,-800.47 296.28,-790.73 289.3,-790.26"/>
</g>
<!-- board_cache_hierarchy_l2caches_mem_side -->
<g id="node19" class="node">
<title>board_cache_hierarchy_l2caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M396,-516.5C396,-516.5 452,-516.5 452,-516.5 458,-516.5 464,-522.5 464,-528.5 464,-528.5 464,-540.5 464,-540.5 464,-546.5 458,-552.5 452,-552.5 452,-552.5 396,-552.5 396,-552.5 390,-552.5 384,-546.5 384,-540.5 384,-540.5 384,-528.5 384,-528.5 384,-522.5 390,-516.5 396,-516.5"/>
<text text-anchor="middle" x="424" y="-530.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2caches_mem_side -->
<g id="edge8" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2caches_mem_side</title>
<path fill="none" stroke="black" d="M212.67,-642.83C262.62,-617.46 344.32,-575.97 390.13,-552.7"/>
<polygon fill="black" stroke="black" points="211.06,-639.72 203.73,-647.37 214.23,-645.96 211.06,-639.72"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M52.5,-647.5C52.5,-647.5 85.5,-647.5 85.5,-647.5 91.5,-647.5 97.5,-653.5 97.5,-659.5 97.5,-659.5 97.5,-671.5 97.5,-671.5 97.5,-677.5 91.5,-683.5 85.5,-683.5 85.5,-683.5 52.5,-683.5 52.5,-683.5 46.5,-683.5 40.5,-677.5 40.5,-671.5 40.5,-671.5 40.5,-659.5 40.5,-659.5 40.5,-653.5 46.5,-647.5 52.5,-647.5"/>
<text text-anchor="middle" x="69" y="-661.8" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node11" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M60,-516.5C60,-516.5 90,-516.5 90,-516.5 96,-516.5 102,-522.5 102,-528.5 102,-528.5 102,-540.5 102,-540.5 102,-546.5 96,-552.5 90,-552.5 90,-552.5 60,-552.5 60,-552.5 54,-552.5 48,-546.5 48,-540.5 48,-540.5 48,-528.5 48,-528.5 48,-522.5 54,-516.5 60,-516.5"/>
<text text-anchor="middle" x="75" y="-530.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge9" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M69.8,-647.37C70.8,-625.78 72.54,-588.41 73.73,-562.85"/>
<polygon fill="black" stroke="black" points="77.23,-562.85 74.2,-552.7 70.24,-562.53 77.23,-562.85"/>
</g>
<!-- board_cache_hierarchy_l1icaches_mem_side -->
<g id="node13" class="node">
<title>board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M246,-40.5C246,-40.5 302,-40.5 302,-40.5 308,-40.5 314,-46.5 314,-52.5 314,-52.5 314,-64.5 314,-64.5 314,-70.5 308,-76.5 302,-76.5 302,-76.5 246,-76.5 246,-76.5 240,-76.5 234,-70.5 234,-64.5 234,-64.5 234,-52.5 234,-52.5 234,-46.5 240,-40.5 246,-40.5"/>
<text text-anchor="middle" x="274" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_mem_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M52,-40.5C52,-40.5 108,-40.5 108,-40.5 114,-40.5 120,-46.5 120,-52.5 120,-52.5 120,-64.5 120,-64.5 120,-70.5 114,-76.5 108,-76.5 108,-76.5 52,-76.5 52,-76.5 46,-76.5 40,-70.5 40,-64.5 40,-64.5 40,-52.5 40,-52.5 40,-46.5 46,-40.5 52,-40.5"/>
<text text-anchor="middle" x="80" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports -->
<g id="node16" class="node">
<title>board_cache_hierarchy_l2buses_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M426,-179.5C426,-179.5 510,-179.5 510,-179.5 516,-179.5 522,-185.5 522,-191.5 522,-191.5 522,-203.5 522,-203.5 522,-209.5 516,-215.5 510,-215.5 510,-215.5 426,-215.5 426,-215.5 420,-215.5 414,-209.5 414,-203.5 414,-203.5 414,-191.5 414,-191.5 414,-185.5 420,-179.5 426,-179.5"/>
<text text-anchor="middle" x="468" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="none" stroke="black" d="M450.76,-171.16C439.51,-156.81 423.51,-139.98 405,-131 372.45,-115.21 355.73,-140.38 324,-123 305.05,-112.62 290.8,-91.75 282.46,-76.77"/>
<polygon fill="black" stroke="black" points="448.01,-173.34 456.81,-179.24 453.62,-169.14 448.01,-173.34"/>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="none" stroke="black" d="M451.4,-171.25C440.22,-156.61 424.05,-139.44 405,-131 377.05,-118.62 157.3,-136.75 130,-123 110.57,-113.22 96.34,-92 88.14,-76.79"/>
<polygon fill="black" stroke="black" points="448.68,-173.46 457.39,-179.49 454.34,-169.34 448.68,-173.46"/>
</g>
<!-- board_cache_hierarchy_iptw_caches_mem_side -->
<g id="node21" class="node">
<title>board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M634,-40.5C634,-40.5 690,-40.5 690,-40.5 696,-40.5 702,-46.5 702,-52.5 702,-52.5 702,-64.5 702,-64.5 702,-70.5 696,-76.5 690,-76.5 690,-76.5 634,-76.5 634,-76.5 628,-76.5 622,-70.5 622,-64.5 622,-64.5 622,-52.5 622,-52.5 622,-46.5 628,-40.5 634,-40.5"/>
<text text-anchor="middle" x="662" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M521.01,-175.31C549.12,-162.59 583.26,-144.67 610,-123 626.49,-109.63 641.4,-90.31 650.99,-76.5"/>
<polygon fill="black" stroke="black" points="519.45,-172.17 511.73,-179.42 522.29,-178.57 519.45,-172.17"/>
</g>
<!-- board_cache_hierarchy_dptw_caches_mem_side -->
<g id="node23" class="node">
<title>board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M440,-40.5C440,-40.5 496,-40.5 496,-40.5 502,-40.5 508,-46.5 508,-52.5 508,-52.5 508,-64.5 508,-64.5 508,-70.5 502,-76.5 496,-76.5 496,-76.5 440,-76.5 440,-76.5 434,-76.5 428,-70.5 428,-64.5 428,-64.5 428,-52.5 428,-52.5 428,-46.5 434,-40.5 440,-40.5"/>
<text text-anchor="middle" x="468" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M468,-169.29C468,-141.78 468,-100.08 468,-76.79"/>
<polygon fill="black" stroke="black" points="464.5,-169.43 468,-179.43 471.5,-169.43 464.5,-169.43"/>
</g>
<!-- board_cache_hierarchy_l2buses_mem_side_ports -->
<g id="node17" class="node">
<title>board_cache_hierarchy_l2buses_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M290,-179.5C290,-179.5 384,-179.5 384,-179.5 390,-179.5 396,-185.5 396,-191.5 396,-191.5 396,-203.5 396,-203.5 396,-209.5 390,-215.5 384,-215.5 384,-215.5 290,-215.5 290,-215.5 284,-215.5 278,-209.5 278,-203.5 278,-203.5 278,-191.5 278,-191.5 278,-185.5 284,-179.5 290,-179.5"/>
<text text-anchor="middle" x="337" y="-193.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2caches_cpu_side -->
<g id="node18" class="node">
<title>board_cache_hierarchy_l2caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M494.5,-516.5C494.5,-516.5 541.5,-516.5 541.5,-516.5 547.5,-516.5 553.5,-522.5 553.5,-528.5 553.5,-528.5 553.5,-540.5 553.5,-540.5 553.5,-546.5 547.5,-552.5 541.5,-552.5 541.5,-552.5 494.5,-552.5 494.5,-552.5 488.5,-552.5 482.5,-546.5 482.5,-540.5 482.5,-540.5 482.5,-528.5 482.5,-528.5 482.5,-522.5 488.5,-516.5 494.5,-516.5"/>
<text text-anchor="middle" x="518" y="-530.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2caches_cpu_side&#45;&gt;board_cache_hierarchy_l2buses_mem_side_ports -->
<g id="edge14" class="edge">
<title>board_cache_hierarchy_l2caches_cpu_side&#45;&gt;board_cache_hierarchy_l2buses_mem_side_ports</title>
<path fill="none" stroke="black" d="M491.58,-510.34C485.79,-506.29 479.45,-502.56 473,-500 458.86,-494.38 416.34,-502.15 405,-492 322.77,-418.39 329.9,-266.74 334.94,-215.7"/>
<polygon fill="black" stroke="black" points="489.54,-513.19 499.64,-516.4 493.75,-507.59 489.54,-513.19"/>
</g>
</g>
</svg>
