// Seed: 465737576
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.type_7 = 0;
  wire id_4;
  assign module_2.type_6 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3
);
  wire id_5;
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    output logic   id_0,
    output supply0 id_1,
    input  supply0 id_2
);
  initial id_0 <= 1;
  int id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign #id_5 id_0 = id_2 + 1;
endmodule
