#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 13 22:51:36 2021
# Process ID: 17816
# Current directory: D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7384 D:\Samo\Skola\VUT_FEKT\Druhy_Rocnik\Druhy_semester\Digitalni_Elektronika\Digital-electronics-1\Labs\07-ffs\07-ffs\07-ffs.xpr
# Log file: D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/vivado.log
# Journal file: D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.xpr

update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/tb_d_latch_behav.wcfg
source tb_d_ff_arst.tcl
current_wave_config {tb_d_latch_behav.wcfg}
add_wave {{/tb_d_ff_arst/s_clk}} 
current_wave_config {tb_d_latch_behav.wcfg}
add_wave {{/tb_d_ff_arst/s_arst}} 
current_wave_config {tb_d_latch_behav.wcfg}
add_wave {{/tb_d_ff_arst/s_d}} 
current_wave_config {tb_d_latch_behav.wcfg}
add_wave {{/tb_d_ff_arst/s_q}} 
current_wave_config {tb_d_latch_behav.wcfg}
add_wave {{/tb_d_ff_arst/s_q_bar}} 
relaunch_sim
close_sim
launch_simulation
open_wave_config D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/tb_d_latch_behav.wcfg
source tb_d_ff_arst.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_d_latch [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/tb_d_latch_behav.wcfg
source tb_d_latch.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_d_ff_arst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/tb_d_latch_behav.wcfg
source tb_d_ff_arst.tcl
close_sim
set_property is_enabled false [get_files  D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sim_1/new/tb_d_latch.vhd]
launch_simulation
open_wave_config D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/tb_d_latch_behav.wcfg
source tb_d_ff_arst.tcl
close_sim
set_property is_enabled false [get_files  D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sources_1/new/d_latch.vhd]
launch_simulation
open_wave_config D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/tb_d_latch_behav.wcfg
source tb_d_ff_arst.tcl
close_sim
set_property is_enabled true [get_files  D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sources_1/new/d_latch.vhd]
set_property is_enabled true [get_files  D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sim_1/new/tb_d_latch.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/tb_d_latch_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/tb_d_latch_behav.wcfg
launch_simulation
source tb_d_ff_arst.tcl
close_sim
launch_simulation
source tb_d_ff_arst.tcl
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
close [ open D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sources_1/new/d_ff_rst.vhd w ]
add_files D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sources_1/new/d_ff_rst.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sim_1/new/tb_d_ff_rst.vhd w ]
add_files -fileset sim_1 D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sim_1/new/tb_d_ff_rst.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_d_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_d_ff_rst.tcl
close_sim
close [ open D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sources_1/new/jk_ff_arst.vhd w ]
add_files D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sources_1/new/jk_ff_arst.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sim_1/new/tb_jk_ff_arst.vhd w ]
add_files -fileset sim_1 D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sim_1/new/tb_jk_ff_arst.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_jk_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_jk_ff_rst.tcl
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_jk_ff_arst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_jk_ff_arst.tcl
relaunch_sim
relaunch_sim
close_sim
close [ open D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sources_1/new/t_ff_rst.vhd w ]
add_files D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sources_1/new/t_ff_rst.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sim_1/new/tb_t_ff_rst.vhd w ]
add_files -fileset sim_1 D:/Samo/Skola/VUT_FEKT/Druhy_Rocnik/Druhy_semester/Digitalni_Elektronika/Digital-electronics-1/Labs/07-ffs/07-ffs/07-ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
update_compile_order -fileset sim_1
