INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab3_2/lab3_2.srcs/sources_1/imports/lab3/lab3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3
WARNING: [VRFC 10-1315] redeclaration of ansi port Q0 is not allowed [C:/VerilogLab/lab3_2/lab3_2.srcs/sources_1/imports/lab3/lab3_2.v:9]
WARNING: [VRFC 10-1315] redeclaration of ansi port Q1 is not allowed [C:/VerilogLab/lab3_2/lab3_2.srcs/sources_1/imports/lab3/lab3_2.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab3_2/lab3_2.srcs/sim_1/new/lab3_2_sml.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_sml
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/lab3_2/lab3_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
