[{"q":"<p>In Verilog, you are given the following code statement. Which of the following can be used in place of X in the code to represent the provided logic design correctly:</p>\n\n<p><strong>Code</strong></p>\n\n<pre class=\"prettyprint\"><code>'timescale 1ns/100ps\n'default_nettype none\nmodule circuit(A, B, C, D, E);\n       output D, E;\n       input A, B, C;\n       wire d1;\n       X\nendmodule</code></pre>\n\n<p><strong>Logic design</strong></p>\n\n<p><strong><img alt=\"\" height=\"271\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/e9b37085-9ad8-4386-b69e-c4ec110a2b32.png\" width=\"809\"></strong></p>\n\n<p> </p>","a":[{"id":1210898,"option":"and #(50) G1 (d1, A, B);\r\nnot #(20) G2 (E, B);\r\nor #(30) G3 (D, d1, E);","correct":false},{"id":1210899,"option":"and #(50) G1 (d1, A, B);\r\nnot #(20) G2 (d1, C);\r\nor #(30) G3 (D, d1, E);","correct":false},{"id":1210900,"option":"and #(50) G1 (d1, A, B);\r\nnot #(20) G2 (E, C);\r\nor #(30) G3 (D, d1, E);","correct":true},{"id":1210901,"option":"or #(50) G1 (d1, A, B);\r\nnot #(20) G3 (E, C);\r\nand #(30) G2 (D, d1, E);","correct":false}]},{"q":"<p>In digital design, you are given the following block diagram that represents the relationship between the control logic and data-processing operations. Which of these statements about this relationship are correct: </p>\n\n<p><strong>Block diagram</strong></p>\n\n<p><strong><img alt=\"\" height=\"425\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/ec336851-390c-45c8-89d1-b32a924533eb.png\" width=\"873\"></strong></p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>The data-processing path manipulates data in the registers in accordance with the system's requirements.</li>\n\t<li>An internal feedback path from the datapath unit to the control unit provides the status condition that determines the sequence of control signals. These signals direct the operation of the datapath unit.  </li>\n\t<li>The control unit provides a sequence of commands to the datapath unit.</li>\n</ol>","a":[{"id":1208806,"option":"1 and 3","correct":false},{"id":1208807,"option":"2 and 3","correct":false},{"id":1208808,"option":"1 and 2","correct":false},{"id":1208809,"option":"All of these","correct":true}]},{"q":"<p>In digital design, you are given the following circuit configuration. Which of these statements about this configuration are correct:</p>\n\n<p><strong>Circuit configuration</strong></p>\n\n<p><strong><img alt=\"\" height=\"450\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/942dfc15-b1a9-4001-b518-25e1a05c5d85.png\" width=\"552\"></strong></p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>It represents a basic DTL NAND gate as each input is associated with one diode. </li>\n\t<li>It represents a basic RTL NAND gate as each input is associated with one diode. </li>\n\t<li>The diode and the <span class=\"mathjax-latex\">\\(5\\ k\\Omega\\)</span> resistor forms an AND gate.</li>\n\t<li>The diode and the <span class=\"mathjax-latex\">\\(5\\ k\\Omega\\)</span> resistor forms an OR gate.</li>\n\t<li>The transistor serves as a current amplifier while inverting the digital signal.</li>\n\t<li>The transistor serves as a voltage amplifier while inverting the digital signal.</li>\n\t<li>The level of low voltage is 0.2 V and the level of high voltage is 4 and 5 V.</li>\n</ol>","a":[{"id":1210462,"option":"1, 2, 3, and 4","correct":false},{"id":1210463,"option":"2, 3, 4, and 6","correct":false},{"id":1210464,"option":"1, 3, 5, and 7","correct":true},{"id":1210465,"option":"2, 3, 6, and 7","correct":false}]},{"q":"<p>In RTL, which of these logical designs does the following ASMD chart represent:</p>\n\n<p><strong><img alt=\"\" height=\"766\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/8023f1b7-4a77-49d7-8f9a-3a60a63dd91f.png\" width=\"520\"></strong></p>","a":[{"id":1212925,"option":"Multiplexer","correct":false},{"id":1212926,"option":"Repetitive-subtraction divider","correct":false},{"id":1212927,"option":"Repetitive-addition multiplier","correct":true},{"id":1212928,"option":"Decoder","correct":false}]},{"q":"<p>In VHDL, you are given the following buffer model with a single input A and a single output B. The waveform corresponding to the buffer is given in the following diagram.</p>\n\n<p>From the waveform, the buffer predicts a new event of 0 value on B at <span class=\"mathjax-latex\">\\(40\\ ns\\)</span>. Also, the event scheduled on B at <span class=\"mathjax-latex\">\\(30\\ ns\\)</span> has still not occurred. This causes a clash and the simulator preempts the event to <span class=\"mathjax-latex\">\\(30\\ ns\\)</span>. Which of these describe the reason for this preemption?</p>\n\n<p><strong>Buffer model</strong></p>\n\n<p><strong><img alt=\"\" height=\"164\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/d241cfba-da9c-4afa-ade1-538a7a108a17.png\" width=\"388\"></strong></p>\n\n<p><strong>Waveform</strong></p>\n\n<p><strong><img alt=\"\" height=\"280\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/b5819061-59f6-49fd-ab72-813f2a33b8c7.png\" width=\"580\"></strong></p>\n\n<p><strong>Reasons</strong></p>\n\n<ol>\n\t<li>The effect of the preemption causes the pulse to be raised to value 1 because, according to the inertial delay model, the first event at <span class=\"mathjax-latex\">\\(40\\ ns\\)</span> exceeded its time limit to match the time of the output signal. </li>\n\t<li>The effect of the preemption causes the pulse to be swallowed because, according to the inertial delay model, the first event at <span class=\"mathjax-latex\">\\(30\\ ns\\)</span> did not have enough time to overcome the inertia of the output signal. </li>\n\t<li>The effect of the preemption causes the pulse to become flat with value x because, according to the inertial delay model, the first event at <span class=\"mathjax-latex\">\\(30\\ ns\\)</span> did not have enough time to overcome the inertia of the input signal.</li>\n\t<li>The effect of the preemption causes the pulse to be swallowed because, according to the inertial delay model, the first event at <span class=\"mathjax-latex\">\\(40\\ ns\\)</span> did not have enough time to overcome the inertia of the input signal. </li>\n</ol>","a":[{"id":1212585,"option":"1","correct":false},{"id":1212586,"option":"2","correct":true},{"id":1212587,"option":"3","correct":false},{"id":1212588,"option":"4","correct":false}]},{"q":"<p>In RTL, you are given the following conceptual data path diagram along with the timing parameters. If the state register and data register have similar timing characteristics, then the minimal clock period and the maximal clock rate are described in the provided expressions.</p>\n\n<p>Which of the following statements about the relationship between the data path and clock period are correct in this scenario?</p>\n\n<ol>\n</ol>\n\n<ol>\n</ol>\n\n<p><strong>Conceptual data path diagram</strong></p>\n\n<p><strong><img alt=\"\" height=\"423\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/2f81623b-9049-4f32-8c3b-4ee733d351fd.png\" width=\"937\"></strong></p>\n\n<p><strong>Timing parameters</strong></p>\n\n<ol>\n\t<li><span class=\"mathjax-latex\">\\(T_{dp}\\)</span> represents the maximal propagation delay of the combinational circuit of the data path.</li>\n\t<li><span class=\"mathjax-latex\">\\(T_{output}\\)</span> represents the maximal propagation delay of the output-state logic of the control path FSM. </li>\n\t<li><span class=\"mathjax-latex\">\\(T_{next}\\)</span> represents the maximal propagation delay of the next-state logic of the control path FSM.</li>\n\t<li><span class=\"mathjax-latex\">\\(T_{cq}\\)</span> represents the clock-to-q delay.</li>\n\t<li><span class=\"mathjax-latex\">\\(T_{setup}\\)</span> represents the setup time.</li>\n\t<li><span class=\"mathjax-latex\">\\(T_c\\)</span> represents the clock period.</li>\n</ol>\n\n<p><strong>Expressions</strong></p>\n\n<ul>\n\t<li>Minimal clock period bound: <span class=\"mathjax-latex\">\\(T_{cq} + T_{dp} + T_{setup} \\le T_c \\le T_{cq} + T_{output} + T_{dp} + T_{next} + T_{setup} \\)</span></li>\n\t<li>Maximal clock rate bound: <span class=\"mathjax-latex\">\\(\\frac{1}{T_{cp}+T_{output}+T_{dp}+T_{next}+T_{setup}}\\le f \\le \\frac{1}{T_{cp}+T_{dp}+T_{setup}}\\)</span></li>\n</ul>\n\n<ol>\n</ol>","a":[{"id":1213083,"option":"For a design with a wide and complex data path, Tnext is larger than Tdp and Toutput. Thus, the variation in the minimal clock period is relatively large.","correct":false},{"id":1213084,"option":"For a design with a wide and complex data path, Tdp is larger than Tnext and Toutput. Thus, the variation in the minimal clock period is relatively small. ","correct":true},{"id":1213085,"option":"For a design with a small data path, Tdp is larger than Tnext and Toutput. Thus, the variation in the minimal clock period is relatively large.","correct":false},{"id":1213086,"option":"For a design with a wide and complex data path, Tsetup is larger than Tdp and Toutput. Thus, the variation in the minimal clock period is relatively small.","correct":false}]},{"q":"<p>In Verilog, which of these diagrams are represented in the following code:</p>\n\n<pre class=\"prettyprint\"><code>module design(out, a, b);\noutput out;\ninput a,b;\nwire c;\nsupply1 pwr;\nsupply0 gnd;\npmos(c, pwr, b);\npmos(out, c, a);\nnmos (out, gnd, a);\nnmos(out, gnd, b);\nendmodule\n</code></pre>\n\n<p><strong>Diagrams</strong></p>\n\n<ol>\n\t<li><strong><img alt=\"\" height=\"585\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/a95f82c8-17ab-4007-8f86-b04e2618ec76.png\" width=\"557\"></strong></li>\n\t<li><strong><img alt=\"\" height=\"585\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/3942ba3b-ba40-4f8c-9958-32fe1fd516f3.png\" width=\"573\"></strong></li>\n\t<li><strong><img alt=\"\" height=\"593\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/9fbf46c0-84bc-40e7-be9d-2036f96f8335.png\" width=\"541\"></strong></li>\n</ol>","a":[{"id":1212701,"option":"1","correct":true},{"id":1212702,"option":"2","correct":false},{"id":1212703,"option":"3","correct":false},{"id":1212704,"option":"None of these","correct":false}]},{"q":"<p>In RTL, you are given the following code that represents a decoder using the shift operator. This code compiles to 94 number of gates. You want a design that compiles to a lesser number of gates and produces faster computation. Thus, you write a new code that uses a balanced tree decoder. Determine X in the new code corresponding to the decoder that is provided in the diagram.</p>\n\n<p><strong>Decoder using the shift operator</strong></p>\n\n<pre class=\"prettyprint\"><code>module decoder_one(adr, decode);\ninput [4:0] adr;\noutput [31:0] decode;\nassign decode = ~(1’b1 &lt;&lt; adr);\nendmodule</code></pre>\n\n<p><strong>Balanced tree decoder</strong></p>\n\n<p><strong><img alt=\"\" height=\"351\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/ac453716-d7f7-481a-9eda-3a8dfb29fe76.png\" width=\"642\"></strong></p>\n\n<p><strong>New code</strong></p>\n\n<pre class=\"prettyprint\"><code>module decoder_new (adr, dec);\ninput [4:0] adr;\noutput [31:0] dec;\nX\ndecode_sec d32l2 (da, db, dec);\nendmodule</code></pre>\n\n<p><br>\n </p>","a":[{"id":1213079,"option":"wire [3:0] da = 1’b1 >> adr[4:2]; \r\nwire [7:0] db = 1’b1 << adr[1:0]; ","correct":false},{"id":1213080,"option":"wire [3:0] da = 1’b1 << adr[1:0]; \r\nwire [7:0] db = 1’b1 << adr[4:2]; ","correct":true},{"id":1213081,"option":"wire [7:0] da = 1’b1 << adr[1:0]; \r\nwire [3:0] db = 1’b1 << adr[4:2]; ","correct":false},{"id":1213082,"option":"wire [3:0] da = 1’b1 >> adr[1:0]; \r\nwire [7:0] db = 1’b1 >> adr[4:2]; ","correct":false}]},{"q":"<p>In SystemVerilog, you are given the following block diagram that uses the <strong>fork-join</strong> construct. Which of these options about the sequence of execution of the statements and processes in the diagram are correct:</p>\n\n<p><strong>Diagram</strong></p>\n\n<p><strong><img alt=\"\" height=\"283\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/ea53d91d-8357-4f37-8a3a-5df1c939cf6d.png\" width=\"167\"></strong></p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>Statement 1 and Statement 2 are executed parallelly.<br>\n\tProcess 1, Process 2, and Process 3 are executed sequentially.<br>\n\tStatement 3 and Statement 4 are executed parallelly after the processes in the fork-join block are executed.</li>\n\t<li>Statement 1 and Statement 2 are executed sequentially.<br>\n\tProcess 1, Process 2, and Process 3 are executed parallelly.<br>\n\tStatement 3 and Statement 4 are executed sequentially after the processes in the fork-join block have finished execution.</li>\n\t<li>Statement 1 and Statement 2 are executed sequentially.<br>\n\tStatement 3 and Statement 4 are executed sequentially before the processes in the fork-join block are executed.<br>\n\tProcess 1, Process 2, and Process 3 are executed parallelly after Statement 3 and Statement 4 have finished execution.</li>\n\t<li>Statement 1 and Statement 2 are executed parallelly.<br>\n\tStatement 3 and Statement 4 are executed parallelly before the processes in the fork-join block are executed.<br>\n\tProcess 1, Process 2, and Process 3 are executed sequentially after Statement 3 and Statement 4 have finished execution.</li>\n</ol>","a":[{"id":1221002,"option":"1","correct":false},{"id":1221003,"option":"2","correct":true},{"id":1221004,"option":"3","correct":false},{"id":1221005,"option":"4","correct":false}]},{"q":"<p>In handshaking protocols, you are given the following symbol that represents a <strong>transferrer</strong>. Which of these statements about a transferrer are correct:</p>\n\n<p><strong>Symbol</strong></p>\n\n<p><strong><img alt=\"\" height=\"323\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/ce3cc796-eca6-4863-a3b4-33e9f5898a5b.png\" width=\"500\"></strong></p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>It has three handshake ports—a passive output port, an active input port, and an active push port.</li>\n\t<li>When it is activated in its passive channel, it actively fetches data from its push port. Then, forwards this data to the active input port. </li>\n\t<li>It transfers data upon a request and represents an interface between the control and memory components. </li>\n\t<li>Its behavior is similar to a multiplexer. </li>\n\t<li>It has data encoded in the pull channel.</li>\n</ol>","a":[{"id":1227442,"option":"1, 2, 3, and 5","correct":false},{"id":1227443,"option":"2, 3, 4, and 5","correct":false},{"id":1227444,"option":"1, 2, 3, and 4","correct":false},{"id":1227445,"option":"None of these","correct":true}]},{"q":"<p>In digital verification, the following graph represents the intensity of fault appearances during the life cycle of electronic devices. Determine 1, 2, and 3 in the graph.</p>\n\n<p><strong>Graph</strong></p>\n\n<p><strong><img alt=\"\" height=\"437\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/1933ab73-c80b-4f7e-b85f-6d8620d70c7d.png\" width=\"696\"></strong></p>\n\n<p><strong>Options</strong></p>\n\n<ol>\n\t<li>(1)Working life span, (2)Infant mortality, (3)Wear-out</li>\n\t<li>(1)Infant mortality, (2)Wear-out, (3)Working life span</li>\n\t<li>(1)Wear-out, (2)Infant mortality, (3)Working life span</li>\n\t<li>(1)Infant mortality, (2)Working life span, (3)Wear-out</li>\n</ol>","a":[{"id":1227698,"option":"1","correct":false},{"id":1227699,"option":"2","correct":false},{"id":1227700,"option":"3","correct":false},{"id":1227701,"option":"4","correct":true}]},{"q":"<p>In digital verification, you are given the following one-hot encoded Finite State Machine that represents a 3-bit counter. Which of these statements about this scenario are correct:</p>\n\n<p><strong>One-hot encoded Finite State Machine</strong></p>\n\n<p><strong><img alt=\"\" height=\"421\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/c8b5c3f5-752d-4e78-b7da-e886f8d75b97.png\" width=\"637\"></strong></p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>Even if the state is encoded using three bits, only the three configurations 001, 010, and 100 are possible from the circuit. Such configurations are called unreachable configurations from the initial state.</li>\n\t<li>The remaining five configurations 000, 011, 101, 110, and 111 are called reachable configurations. This is because the circuit will never have these states during its normal operations.</li>\n\t<li>Even if the state is encoded using three bits, only the three configurations 001, 010, and 100 are possible from the circuit. Such configurations are called reachable configurations from the final state.</li>\n\t<li>The remaining five configurations 000, 011, 101, 110, and 111 are called unreachable configurations. This is because the circuit will obtain these states during its normal operations.</li>\n\t<li>Even if the state is encoded using three bits, only the three configurations 001, 011, and 101 are possible from the circuit. Such configurations are called reachable configurations from the final state.</li>\n\t<li>The remaining five configurations 000, 010, 101, 100, and 111 are called unreachable configurations. This is because the circuit will never have these states during its normal operations.</li>\n</ol>","a":[{"id":1232292,"option":"1 and 2","correct":false},{"id":1232293,"option":"3 and 4","correct":false},{"id":1232294,"option":"5 and 6","correct":false},{"id":1232295,"option":"None of these","correct":true}]},{"q":"<p>In digital logic design, if <span class=\"mathjax-latex\">\\(F_2 = AB+AC+BC\\)</span>, <span class=\"mathjax-latex\">\\(A=1\\)</span>, <span class=\"mathjax-latex\">\\(B=1\\)</span>, and <span class=\"mathjax-latex\">\\(C=1\\)</span> in the following logic diagram, then what is the value of <span class=\"mathjax-latex\">\\(F_1\\)</span>?</p>\n\n<p><strong><img alt=\"\" height=\"447\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/7180eee4-39f0-4c84-bb2a-89c02d0791f0.png\" width=\"792\"></strong>.</p>","a":[{"id":1193989,"option":"1","correct":true},{"id":1193990,"option":"0","correct":false},{"id":1193991,"option":"10","correct":false},{"id":1193992,"option":"01","correct":false}]},{"q":"<p>In digital logic design, you are given the following two-to-four-line decoder with an enable input <strong>E</strong>. If <span class=\"mathjax-latex\">\\(A = 1\\)</span>, <span class=\"mathjax-latex\">\\(B = 0\\)</span>, and <span class=\"mathjax-latex\">\\(E = 0\\)</span>, then what are the values of <span class=\"mathjax-latex\">\\(D0\\)</span>, <span class=\"mathjax-latex\">\\(D1\\)</span>, <span class=\"mathjax-latex\">\\(D2\\)</span>, and <span class=\"mathjax-latex\">\\(D3\\)</span>?</p>\n\n<p><strong>Two-to-four-line decoder</strong></p>\n\n<p><strong><img alt=\"\" height=\"260\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/43af7239-986b-43ff-9975-708e15bb328e.png\" width=\"482\"></strong></p>","a":[{"id":1194001,"option":"1111","correct":false},{"id":1194002,"option":"1101","correct":true},{"id":1194003,"option":"0111","correct":false},{"id":1194004,"option":"0111","correct":false}]},{"q":"<p>In the following digital logic design diagram, which of these gate designs represents <span class=\"mathjax-latex\">\\(F = (AB+CD)'\\)</span>?</p>\n\n<p><strong><img alt=\"\" height=\"298\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/3db4d019-00e4-4357-9567-42afeb44626f.png\" width=\"491\"></strong></p>","a":[{"id":1193981,"option":"Wired-OR in ECL gates","correct":false},{"id":1193982,"option":"Wired-AND in open-collector TTL NAND gates","correct":true},{"id":1193983,"option":"Wired-OR in TTL gates","correct":false},{"id":1193984,"option":"Wired-AND in open-collector ECL NAND gates","correct":false}]},{"q":"<p>Identify the circuit given below and mark its specification:</p>\n\n<p><img alt=\"\" height=\"246\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/6d074d59-098e-464d-b115-1678e7446eb6.png\" width=\"352\"></p>","a":[{"id":1572202,"option":"Hartley Oscillator with fosc=9.904MHz","correct":true},{"id":1572203,"option":"Hartley Oscillator with fosc=99.04MHz","correct":false},{"id":1572204,"option":"Colpitt Oscillator with fosc=99.04MHz","correct":false},{"id":1572205,"option":"Colpitt Oscillator with fosc=9.904MHz","correct":false}]},{"q":"<p>Match the following group1 items with their specifications in Group 2.</p>\n\n<p><em>Note:</em> One item can have one or more than one characteristic.</p>\n\n<p><img alt=\"\" height=\"206\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/3e0b4913-ca6f-477b-9f11-bf0519bef932.png\" width=\"811\"></p>","a":[{"id":1572230,"option":"A-4,3, B-4,C-1,D-7","correct":false},{"id":1572231,"option":"A-3, B-4,C-1,D-5","correct":true},{"id":1572232,"option":"A-3, B-1,2,C-1,D-5","correct":false},{"id":1572233,"option":"A-6, B-2,C-1,D-5","correct":false}]},{"q":"<p>You have two cross-coupled multiplexers with an inverted select signal on one of the multiplexers. You need to design false path feedback as shown below. How would you code the following in Verilog?</p>\n\n<p><img alt=\"\" height=\"254\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/babd8000-6619-40fc-bee8-4cb911f6226a.png\" width=\"186\"></p>\n\n<p><strong>Options</strong></p>\n\n<ol>\n\t<li>\n\t<pre class=\"prettyprint\"><code>module m (s, a, b, y, z);\n  input s;\n  input a, b;\n  output y, z;\n  wire s, a, b;\n  wire y, z;\n  assign y = s ? a : z;\n  assign z = y\nendmodule // m</code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>module m (s, a, b, y, z);\n  input s;\n  output a, b;\n  input y, z;\n  wire s, a, b;\n  wire y, z;\n  assign y = s ? a : z;\n  assign z = s ? y : b;\nendmodule // m</code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>module m (s, a, b, y, z);\n  input s;\n  output a, b;\n  input y, z;\n  wire s, a, b;\n  wire y, z;\n  assign y = s ? a : z;\n  assign z = s ? y : b;\nendmodule // m</code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>module m (s, a, b, y, z);\n  input s;\n  input a, b;\n  output y, z;\n  wire s, a, b;\n  wire y, z;\n  assign y = s ? a : z;\n  assign z = s ? y : b;\nendmodule // m</code></pre>\n\n\t<p> </p>\n\t</li>\n</ol>","a":[{"id":1572234,"option":"1","correct":false},{"id":1572235,"option":"2","correct":false},{"id":1572236,"option":"3","correct":false},{"id":1572237,"option":"4","correct":true}]},{"q":"<p>The deep-space radar operating at 2.5GHz and using a peak power of 25MW.<br>\nThe taget cross section 1 m² and,<br>\nhere master amplifier used,<br>\n    the antenna diameter is 64 m,<br>\nthe noise figure is only 1.1,<br>\n    the receiver bandwidth is only 5 kHz.<br>\nThen calculate the maximum range of a deep-space radar.(in km)?</p>","a":[{"id":1594606,"option":"132700","correct":true},{"id":1594607,"option":"123700","correct":false},{"id":1594608,"option":"172300","correct":false},{"id":1594609,"option":"132600","correct":false}]},{"q":"<p>In a particular storage device can store 1 GB of data , What percent of storage device will take to store the book , if it consist of 981 pages, two columns per page , 57 lines per column , 45 characters per line and each character has 7 bits?</p>","a":[{"id":1594602,"option":"0.41","correct":true},{"id":1594603,"option":"0.5","correct":false},{"id":1594604,"option":"1.3","correct":false},{"id":1594605,"option":"None","correct":false}]},{"q":"<p>A white noise of magnitude η = 0.01 microW/Hz is fed to a differentiator that is y(t) = kdx(t)/dt,<br>\n    which is follwed by an ideal low pass filter bandiwdth of 1kHz.<br>\n    Assume the constant k=0.01,<br>\nthen the noise power at the output of the low pass filter is ?</p>","a":[{"id":1594598,"option":"1.36 mW","correct":false},{"id":1594599,"option":"13.6 mW","correct":true},{"id":1594600,"option":"0.1359 mW","correct":false},{"id":1594601,"option":"4.6 mW","correct":false}]},{"q":"<p>A 1 mW video signal having a bandwidth of 100 MHz is transmitted to a receiver through a cable that has a 40 dB loss.If the effective one sided noise spectral density at the receiver is (10^ (-20 ))W/Hz ,then the signal to noise ratio at the receiver is</p>","a":[{"id":1594594,"option":"90 dB","correct":false},{"id":1594595,"option":"40 dB","correct":false},{"id":1594596,"option":"50 dB","correct":true},{"id":1594597,"option":"60 dB","correct":false}]},{"q":"<p>The input to a linear delta modulator is a sinusoidal signal having a peak amplitude of 1 Volt .The maximum input signal frequency is 4K Hz . the input signal is sampled at 8 times the Nyquist rate . The step size for 800 Hz input , assuming no slope overload , is</p>","a":[{"id":1594590,"option":"π/4 Volts","correct":false},{"id":1594591,"option":"π/40 Volts","correct":true},{"id":1594592,"option":"π/8 Volts","correct":false},{"id":1594593,"option":"40 / π Volts","correct":false}]},{"q":"<p>in BFSK, The Bit rate of coherent binary fsk is 8kbps and what is the minimum bandwidth ?</p>","a":[{"id":1594586,"option":"32kHz","correct":true},{"id":1594587,"option":"16kHz","correct":false},{"id":1594588,"option":"64kHz","correct":false},{"id":1594589,"option":"8kHz","correct":false}]},{"q":"<p>In the AM Detection, The Input to an Envelope detector is a single tone AM Signal A(1 + µ cos ωmt) cos ωct , Where µ is a Modulation Index , i.e,. µ = 0.707, ωc&gt;&gt;ωm, t is a time in sec . Then what is the Required Maximum Time constant (RC) for faithful reproduction of the message signal at ωmt= π/4 , ωm= 1000 rad/sec.?</p>","a":[{"id":1594582,"option":"2m","correct":false},{"id":1594583,"option":"3m","correct":true},{"id":1594584,"option":"4m","correct":false},{"id":1594585,"option":"5m","correct":false}]},{"q":"<p>In AM Broadcast , At the Receiver the carrier signal frequency range is 550 to 1650 KHz and intermediate frequency is 500 KHz, Then what is the ratio of maximum capacitance to minimum capacitance of a local oscillator is (Assume carrier signal frequency less than local oscillator frequency?</p>","a":[{"id":1594578,"option":"2.04","correct":false},{"id":1594579,"option":"2","correct":false},{"id":1594580,"option":"4.19","correct":true},{"id":1594581,"option":"4.2","correct":false}]},{"q":"<p>In Optical communication, Wavelength 1550 nm is used nowadays.what is/are the possible reason(s)? 1. Dispersion is very low 2. Loss is very low 3. WDM and Optical amplification are feasible. Select the correct.</p>","a":[{"id":1594574,"option":"(a) 1, 2 and 3","correct":false},{"id":1594575,"option":"(b) 2 only","correct":false},{"id":1594576,"option":"(c) 1 only ","correct":false},{"id":1594577,"option":"(d) 1 and 3 only","correct":true}]},{"q":"<p>Two sinusoidal signals of the same amplitude and frequencies 10KHz and 10.1 KHz are added together. The combined signal is given to an ideal frequency detector .The output of the detector is</p>","a":[{"id":1594570,"option":"a constant","correct":false},{"id":1594571,"option":"20.1 KHz sinusoid","correct":false},{"id":1594572,"option":"a linear function of time","correct":false},{"id":1594573,"option":"0.1 KHz sinusoid","correct":true}]},{"q":"<p>In a single mode optical cable with 0.25 dBm/Km loss, the optical power at 100 Km from a 0.1mW source will be</p>","a":[{"id":1594566,"option":"-20 dBm","correct":false},{"id":1594567,"option":"-25dBm","correct":false},{"id":1594568,"option":"-30 dBm","correct":false},{"id":1594569,"option":"-35 dBm","correct":true}]},{"q":"<p>A discrete memoryless source produce the symbols P1,P2,P3, and P4 with probabilities 0.5,0.25,0.125,0.125 respectively .The entropy of the source is</p>","a":[{"id":1594562,"option":"0.25","correct":false},{"id":1594563,"option":"1","correct":false},{"id":1594564,"option":"4","correct":false},{"id":1594565,"option":"1.75","correct":true}]},{"q":"<p>A Parabolic dish antenna with an efficiency of 55 % and an operating frequency of 10 GHz has a gain of 43.82 dB. It's Diameter is ?</p>","a":[{"id":1594558,"option":"1 m","correct":false},{"id":1594559,"option":"2 m","correct":true},{"id":1594560,"option":"3 m","correct":false},{"id":1594561,"option":"None","correct":false}]},{"q":"<p>Two random variables U and V are distributed according to f u,v(U,V) = (C/4) e ^ (-u-v) for (u ≥0, v≥0), and 0 otherwise , Where constant C equal to ?</p>","a":[{"id":1594554,"option":"2","correct":false},{"id":1594555,"option":"3","correct":false},{"id":1594556,"option":"4","correct":true},{"id":1594557,"option":"none","correct":false}]},{"q":"<p>Which type of the message signal gives the maximum efficiency in AM system?</p>","a":[{"id":1594550,"option":"Sinusoidal signal","correct":false},{"id":1594551,"option":"triangular signal","correct":false},{"id":1594552,"option":"rectangular signal","correct":true},{"id":1594553,"option":"sawtooth signal","correct":false}]},{"q":"<p>find the Nyquist Interval of [ sin( 200πt ) / πt ] ^ 2 (in sec)?</p>","a":[{"id":1594546,"option":"2.5 msec","correct":true},{"id":1594547,"option":"5 msec","correct":false},{"id":1594548,"option":"10 msec","correct":false},{"id":1594549,"option":"none","correct":false}]},{"q":"<p>Consider an NBFM signal with β=0.5 , carrier frequency = 1MHz , modulating frequency range is from 50Hz to 15KHz ,and Assume the maximum frequency Deviation at the output is 75KHz , Then find the required frequency multiplication factor and maximum allowed frequency deviation at the input respectively?</p>","a":[{"id":1594542,"option":"300, 20 Hz","correct":false},{"id":1594543,"option":"3000, 25 Hz","correct":true},{"id":1594544,"option":"1500, 50 Hz","correct":false},{"id":1594545,"option":"750, 75 Hz","correct":false}]},{"q":"<p>In a Frequency Modulation, The frequency Deviation is 75KHz, Modulating frequency Range is 50Hz to 15KHz , Then What is the difference between normal Bandwidth formula calculation and carson's rule formula ?</p>","a":[{"id":1594538,"option":"20kHz","correct":false},{"id":1594539,"option":"30kHz","correct":true},{"id":1594540,"option":"40kHz","correct":false},{"id":1594541,"option":"10kHz","correct":false}]},{"q":"<p>A carrier is frequency modulated with a sinusoidal signal of 2KHz , resulting in a maximum frequency deviation of 4 KHz , Then the amplitude of the modulating signal is increased by factor of 3 , and its frequency is lowered to 1 KHz , find the bandwidth of the new modulated signal and maximum frequency deviation .?</p>","a":[{"id":1594534,"option":"32kHz, 15kHz","correct":false},{"id":1594535,"option":"26kHz,12 KHz","correct":true},{"id":1594536,"option":"24kHz,12kHz","correct":false},{"id":1594537,"option":"none","correct":false}]},{"q":"<p>In a angle modulated signal 10 cos [ (10^9)πt + 4 sin 2π(100)t] , Find the Maximum Phase deviation and Maximum Frequency deviation respectively?</p>","a":[{"id":1594530,"option":"4 rad, 0.8kHz","correct":false},{"id":1594531,"option":"8 rad, 04.kHz","correct":false},{"id":1594532,"option":"4 rad , 0.4 kHz","correct":true},{"id":1594533,"option":"8 rad , 0.8 kHz","correct":false}]},{"q":"<p>In Frequency Modulation, What is the instantaneous frequency of the signal S(t)fm = cos 200πt Cos (5sin 2πt) + sin 200π sin(5sin 2πt) is ?<br>\n<br>\n1)90 Hz at t=0 and Oscillates between 90 Hz and 100 Hz<br>\n2)95 Hz at t=0 and Oscillates between 95 Hz and 105 Hz</p>","a":[{"id":1594526,"option":"1","correct":false},{"id":1594527,"option":"2","correct":true},{"id":1594528,"option":"100 Hz at t=0 and Oscillates between 100 Hz and 110 Hz ","correct":false},{"id":1594529,"option":"None","correct":false}]},{"q":"<p>Interfacing DMA controller 8257 with 8086,<br>\nso that the channel 0 DMA address register has an IO address 80H<br>\nand the mode set register has an address 88H .<br>\n    Initialize the 8257 with Enable TC stop,Enable Channel 0 , Disable auto-load,<br>\ndisable extended-write, disable rotating priority,disable all other channels.<br>\nFor move 2kB of data from peripheral device to memory. what is the value of the address.?</p>","a":[{"id":1594522,"option":"47FFh","correct":true},{"id":1594523,"option":"48FFH","correct":false},{"id":1594524,"option":"37FFH","correct":false},{"id":1594525,"option":"None","correct":false}]},{"q":"<p>In the DMA controller ,<br>\nThe address register A15, A14 = 1 ,0 respectively,<br>\nThen what type of the DMA operation?</p>","a":[{"id":1594518,"option":"Verify DMA Cycle","correct":false},{"id":1594519,"option":"Write DMA cycle","correct":false},{"id":1594520,"option":"Read DMA cycle","correct":true},{"id":1594521,"option":"None","correct":false}]},{"q":"<p>In a intel 8257 DMA controller,<br>\n    If the address register A3 A2 A1 A0 = 0 1 0 0 respectively,<br>\nAnd Clear First/last flip flop is = 0 ,<br>\nThen Which channel is selected ?</p>","a":[{"id":1594514,"option":"Channel- 1 Address register","correct":false},{"id":1594515,"option":"Channel-2 address register","correct":true},{"id":1594516,"option":"Chanel-2 terminal count register","correct":false},{"id":1594517,"option":"Channel-3 terminal count register","correct":false}]},{"q":"<p>    A 4-stage pipeline has stage delays of 150,200,160,140 nanosec respectively.<br>\nInter stage buffer delay is 10 microsec.<br>\nRegisters used constant clock rate.<br>\nThe total time taken to process 1000 data items on this pipeline.</p>","a":[{"id":1594510,"option":"210.63 microsec","correct":true},{"id":1594511,"option":"165.6 microsec","correct":false},{"id":1594512,"option":"86.13 microsec","correct":false},{"id":1594513,"option":"420.85 microsec","correct":false}]},{"q":"<p>In a intel DMA controller ,<br>\nThe IO read and hold acknowledge pin is ?</p>","a":[{"id":1594506,"option":"Active low and active High respectively","correct":true},{"id":1594507,"option":"Active low and active low respectively","correct":false},{"id":1594508,"option":"Active High and active High respectively","correct":false},{"id":1594509,"option":"Active High and active low respectively","correct":false}]},{"q":"<p>In 8237 DMA controller ,<br>\nHow many don't care bits are availiable in Request Register(RR),<br>\n    and what are the bits (D0,D1) to select channel '2' respectively.?</p>","a":[{"id":1594502,"option":"4 and (1,X)","correct":false},{"id":1594503,"option":"3 and (1,0)","correct":false},{"id":1594504,"option":"3 and (0,1)","correct":false},{"id":1594505,"option":"4 and (0,1)","correct":true}]},{"q":"<p>In the DMA Controller status register , What is the 5th bit ?</p>","a":[{"id":1594498,"option":"Terminal count channel 2","correct":false},{"id":1594499,"option":"Terminal count channel 3","correct":false},{"id":1594500,"option":"None","correct":false},{"id":1594501,"option":"update flag","correct":true}]},{"q":"<p>Consider that a level of the memory hierarchy has a hit rate of 20 % . Memory requests take 5 ns to complete if they hit in the level, and memory requests that miss in the level take 10 nsec to complete , the average access time of the level is ?</p>","a":[{"id":1594494,"option":"10 nsec","correct":false},{"id":1594495,"option":"9 nsec","correct":true},{"id":1594496,"option":"14 nsec","correct":false},{"id":1594497,"option":"28 nsec","correct":false}]},{"q":"<p>The semiconductor RAM of the Digital Computer has word length of 32-bits and capacity of 4294967296 words. it has a cycle time of 20 nsec. Then the time required to fill 2048 bytes of this memory with all 0's will be ?</p>","a":[{"id":1594490,"option":"20.48 microsec","correct":true},{"id":1594491,"option":"40.96 microsec","correct":false},{"id":1594492,"option":"10.24 microsec","correct":false},{"id":1594493,"option":"None","correct":false}]},{"q":"<p>A difference amplifier has V1 = 10cos 2π60t(v) + 5 cos 2π(10^3 )t (mV), V2 = 10cos 2π60t(v) - 5 cos 2π(10^3 )t (mV), Vo = 100 cos 2π60t(mv) + 2 cos 2π(10^3 )t (V), Then Find Common mode rejection ratio(CMRR).?</p>","a":[{"id":1594486,"option":"68 dB","correct":false},{"id":1594487,"option":"86 dB","correct":true},{"id":1594488,"option":"66 dB","correct":false},{"id":1594489,"option":"76 dB","correct":false}]},{"q":"<p>The slew rate of 741 is 0.5 V/µ sec. A square wave of peak to peak amplitude of 400 mV has to be amplified to a peak to peak amplitude of 3 V , with a rise time of 4 µsec or less. Can IC 741 be used?</p>","a":[{"id":1594482,"option":"Insufficient data","correct":false},{"id":1594483,"option":"IC 741 can be used ","correct":false},{"id":1594484,"option":"IC 741 can not be used","correct":true},{"id":1594485,"option":"None","correct":false}]},{"q":"<p>Consider NMOSFET , What is the drain ON resistance in Deep troide region.?( if the gate to source volatge is 1.8 V, threshold voltage is 0.8 V , the oxide capacitance is 1 mF/(m^2), width to lenght ratio is 4 , mobility of the electron is 100 (cm)^2/ V-s .)</p>","a":[{"id":1594478,"option":"25K Ohm","correct":true},{"id":1594479,"option":"100K Ohm","correct":false},{"id":1594480,"option":"2.5K Ohm","correct":false},{"id":1594481,"option":"0.25K Ohm","correct":false}]},{"q":"<p>The open loop voltage gain of an amplifier is 360 . The noise level in the output without feedback is 10 mV . If a negative feedback with feedback factor = 1/ 60 is used , the noise level in the output will be ?</p>","a":[{"id":1594474,"option":"1.4285 mV ","correct":true},{"id":1594475,"option":"1.4158 mV","correct":false},{"id":1594476,"option":"0.4285 mV","correct":false},{"id":1594477,"option":"None","correct":false}]},{"q":"<p>An amplifier has an open loop gain of 100, an input impedance of 1k Ohms , and an output impedance of 100 ohms . A feedback network with feedback factor of 0.99 is connected to the amplifier in a voltage series feedback mode . The new output and input impedance are,respectively,</p>","a":[{"id":1594470,"option":"100 k Ohms and 1 ohm ","correct":false},{"id":1594471,"option":"1 ohm and 100 k Ohms ","correct":true},{"id":1594472,"option":"0.1 ohm and 1 ohm","correct":false},{"id":1594473,"option":"100K Ohms and 10000 ohms","correct":false}]},{"q":"<p>If the differential voltage gain and common mode voltage gain of a differential amplifier are 88dB and 8 dB respectively, Then its common mode rejection ratio is</p>","a":[{"id":1594466,"option":"96 dB","correct":false},{"id":1594467,"option":"11 dB","correct":false},{"id":1594468,"option":"80 dB","correct":true},{"id":1594469,"option":"120 dB","correct":false}]},{"q":"<p>For a three Stage RC-coupled Amplifier, In the magnitude response plot(consider bode a plots) ,the maximum slope is fall by ?</p>","a":[{"id":1594462,"option":"6 dB per octave","correct":false},{"id":1594463,"option":"60 dB per octave","correct":false},{"id":1594464,"option":"36 dB per octave","correct":false},{"id":1594465,"option":"18 dB per octave","correct":true}]},{"q":"<p>Assume the following values for the Dual ramp ADC clock frequency = 1 MHz; VT = 0.1 mV; DAC has F.S. output = 10.23 V and a 10-bit input. Determine the following values. a.The digital equivalent obtained for VA = 3.728 V. ?<br>\nb.The conversion time.?</p>","a":[{"id":1594458,"option":"a.  0101110101        b. 373µsec","correct":true},{"id":1594459,"option":"a.  0101110100            b. 370µsec","correct":false},{"id":1594460,"option":"a.  0101110001                b. 373µsec","correct":false},{"id":1594461,"option":"a. 0100010101 b. 373µsec","correct":false}]},{"q":"<p>Consider an 8-bit weighted resistor type DAC with reference voltage VR = 5 V. What is the smallest value of R which will limit the current drawn from the supply (VR ) to 10 mA?</p>","a":[{"id":1594454,"option":"993Ω","correct":false},{"id":1594455,"option":"996Ω","correct":true},{"id":1594456,"option":"999Ω","correct":false},{"id":1594457,"option":"None","correct":false}]},{"q":"<p>A single channel single acquisition system with 0 to 10 V range consisting of a sample and hold circuit with worst case drop rate of 100 µv / msec and 10 bit ADC the maximum conversion time for the ADC is ?</p>","a":[{"id":1594450,"option":"50 msec","correct":false},{"id":1594451,"option":"49 msec","correct":false},{"id":1594452,"option":"48 msec","correct":false},{"id":1594453,"option":"48.8 msec","correct":true}]},{"q":"<p>A 5-bit D/A converter produces VOUT = 0.2 V for a digital input of 0001. Find the value of Vout for an input of 11111.?</p>","a":[{"id":1594446,"option":"6.0 V","correct":false},{"id":1594447,"option":"6.4 V","correct":false},{"id":1594448,"option":"3.2 V","correct":false},{"id":1594449,"option":"6.2 V","correct":true}]},{"q":"<p>In ADC's What is dynamic range(in dB)for 2 bit's ?</p>","a":[{"id":1594442,"option":"12 dB","correct":false},{"id":1594443,"option":"6 dB","correct":false},{"id":1594444,"option":"13.8 dB","correct":true},{"id":1594445,"option":"None","correct":false}]},{"q":"<p>For 3-bit R-2R DAC , What is the resolution ? (Consider reference voltage = 1 volt )</p>","a":[{"id":1594438,"option":"0.125 V","correct":true},{"id":1594439,"option":"0.25 V","correct":false},{"id":1594440,"option":"0.5 V","correct":false},{"id":1594441,"option":"None","correct":false}]},{"q":"<p>In the Circuit Theory, Assume 1000 Electrons applied at one terminal of the single resistor has a value of 1k Ohm , Then how many electrons present at the other terminal is ?</p>","a":[{"id":1594434,"option":"1000 electrons ","correct":true},{"id":1594435,"option":"less than 1000 electrons","correct":false},{"id":1594436,"option":"greater than 1000 electrons","correct":false},{"id":1594437,"option":"1 electron","correct":false}]},{"q":"<p>Find the Dynamic power Dissipation in CMOS logic, when Capacitance C= 2 microfarad, frequency f=100 MHz , supply voltage VDD = 1 Volt is ?</p>","a":[{"id":1594430,"option":"50 W","correct":false},{"id":1594431,"option":"0.2 micro W","correct":false},{"id":1594432,"option":"200 W","correct":true},{"id":1594433,"option":"100 W","correct":false}]},{"q":"<p>Consider Propagation delay tpd = 10 psec and Power Dissipation PD = 5 Joules then find the Figure of Merit (FOM) of the Digital Gate ?</p>","a":[{"id":1594426,"option":"2 psec/Joules","correct":false},{"id":1594427,"option":"50 psec/Joules","correct":false},{"id":1594428,"option":"0.5 Joules/psec","correct":false},{"id":1594429,"option":"50 psec-Joules","correct":true}]},{"q":"<p>Which of the following is a Bipolar Unsaturated logic family?</p>","a":[{"id":1594422,"option":"RTL and DCTL","correct":false},{"id":1594423,"option":"ECL and IIL","correct":false},{"id":1594424,"option":"HTL and ECL","correct":false},{"id":1594425,"option":"ECL and STTL","correct":true}]},{"q":"<p>In Sequential Circuits, Metastable State in Flip Flop, Statements: i). Reduce with the help of synchronizing . ii). synchronizing increases the overall circuit delay. iii) reduce by Decoders only . Which Statements are TRUE ?</p>","a":[{"id":1594418,"option":"Both i & ii ","correct":true},{"id":1594419,"option":"Only Statement  i ","correct":false},{"id":1594420,"option":"Only statement ii ","correct":false},{"id":1594421,"option":"All","correct":false}]},{"q":"<p>In Digital Electronics , How many 2 x 1 Multiplexer are / is required to realize Negative edge triggered Delay- Flip Flop?</p>","a":[{"id":1594414,"option":"3","correct":false},{"id":1594415,"option":"4","correct":false},{"id":1594416,"option":"1","correct":false},{"id":1594417,"option":"2","correct":true}]},{"q":"<p>In Digital Electronics, What is the condition to avoid Race around condition in a Flip Flop ? t (pw) -&gt; Pulse width , t (pd ) -&gt; Propagation delay of the Flip Flop, T -&gt; Clock Time period.</p>","a":[{"id":1594410,"option":"t(pw) > t(pd)> T","correct":false},{"id":1594411,"option":"t(pw) < t(pd)< T","correct":true},{"id":1594412,"option":"t(pw) < t(pd)> T","correct":false},{"id":1594413,"option":"t(pw) > t(pd)< T","correct":false}]},{"q":"<p>In Digital Electronics, In the shown figure below Each NOT gate propagation delay is 10 femto sec . When five NOT gates are connected in series loop , the output taken at the one of the NOT gate terminal, then frequency(Fout ) is ?</p>","a":[{"id":1594406,"option":"100 THz","correct":true},{"id":1594407,"option":"20 THz","correct":false},{"id":1594408,"option":"100 GHz","correct":false},{"id":1594409,"option":"200 GHz","correct":false}]},{"q":"<p>In a Sequential Circuits, In RS NAND latch we get the uncomplemented Output when ?</p>","a":[{"id":1594402,"option":"Set = 1 ,                        Reset = 0 ","correct":false},{"id":1594403,"option":"Set = 1 ,                    Reset = 1 ","correct":false},{"id":1594404,"option":"Set = 0 ,             Reset = 1","correct":false},{"id":1594405,"option":"Set = 0 ,          Reset = 0 ","correct":true}]},{"q":"<p>In a Sequential Circuits, What is the Difference between Flip Flop and Latch with respect to Timing Closures or Clock Sensing Point of view Respectfully?</p>","a":[{"id":1594398,"option":"Level Triggered and Edge Triggered","correct":false},{"id":1594399,"option":"Level Triggered and Level Triggered","correct":false},{"id":1594400,"option":"Edge Triggered and Level Triggered","correct":true},{"id":1594401,"option":"Edge Triggered and Level Triggered","correct":false}]},{"q":"<p>In Toggle Flip Flop , The Characteristic Equation of the Flip Flop? [ Q(n+1 = Next State, Q(n) = Present State, T= Toggle Flip Flop input ]</p>","a":[{"id":1594394,"option":"Q( n+ 1 ) = T' ⊕ Q(n)'.","correct":false},{"id":1594395,"option":"Q( n+ 1 ) = T' ⊕ Q(n).","correct":false},{"id":1594396,"option":"Q( n+ 1 ) = T ⊕ Q(n).","correct":true},{"id":1594397,"option":"Q( n+ 1 ) = T ⊙ Q(n).","correct":false}]},{"q":"<p>In boolean Algebra , For 8 variable boolean function , the maximum number of prime implicants are ?</p>","a":[{"id":1594390,"option":"256","correct":false},{"id":1594391,"option":"255","correct":true},{"id":1594392,"option":"128","correct":false},{"id":1594393,"option":"127","correct":false}]},{"q":"<p>A Universal Logic gate can implement any boolean function , In the following gates below which gate / gates can be used as a Universal logic gate ? Statements :: 1). Gate 1 produce function F1 = X + Y . 2). Gate 2 produce function F2 = X.Y 3).Gate 3 produce function F3 = X̅ + Y . Which of the following Statement is / are TRUE ?</p>","a":[{"id":1594386,"option":"Gate 1 is universal gate.","correct":false},{"id":1594387,"option":"Gate 2 is universal gate.","correct":false},{"id":1594388,"option":"Gate 3 is universal gate.","correct":true},{"id":1594389,"option":"Gate 1,2,3 ","correct":false}]},{"q":"<p>In a Boolean Algebra, 4 variable function F(A,B,C,D) = A'B + D + C'D + B'C can be simplified to 4 literals is?</p>","a":[{"id":1594382,"option":"F(A,B,C,D) = AC + B + D","correct":false},{"id":1594383,"option":"F(A,B,C,D) = AB + C + D","correct":true},{"id":1594384,"option":"F(A,B,C,D) = A + B + CD","correct":false},{"id":1594385,"option":"NONE","correct":false}]},{"q":"<p>In Digital Electronics, Find the no.of \"Non-Redundant Minterms \" in the expression F(U,W,Z,Y,X) = X + Y' Z ?</p>","a":[{"id":1594378,"option":"24","correct":false},{"id":1594379,"option":"20","correct":true},{"id":1594380,"option":"18","correct":false},{"id":1594381,"option":"28","correct":false}]},{"q":"<p>In Digital Electronics, How many minterms are present at the output of the 6 input XOR gate?</p>","a":[{"id":1594374,"option":"16","correct":false},{"id":1594375,"option":"32","correct":true},{"id":1594376,"option":"8","correct":false},{"id":1594377,"option":"64","correct":false}]},{"q":"<p>In Boolean Algebra , The Function F(A,B,C,D) = AB + BC + A'C, then find the minimized expression is ?</p>","a":[{"id":1594362,"option":"F(A,B,C,D)= AB + BC","correct":false},{"id":1594363,"option":"F(A,B,C,D)=A'B + BC","correct":false},{"id":1594364,"option":"F(A,B,C,D)=AB + A'C","correct":true},{"id":1594365,"option":"F(A,B,C,D)=A'B' + BC'","correct":false}]},{"q":"<p>In Boolean Algebra, with 2 variables , Maximum Possible distinct Logic Functions are ?</p>","a":[{"id":1594370,"option":"15","correct":false},{"id":1594371,"option":"16","correct":false},{"id":1594372,"option":"4","correct":true},{"id":1594373,"option":"8","correct":false}]},{"q":"<p>In Boolean Algebra , For 6 variable Function F(ABCDEF). How many Product terms can be implemented like ( ABCDEFG, ABCDEFG, AB'CDEF, ABC'DEF,..............)?</p>","a":[{"id":1594366,"option":"64","correct":false},{"id":1594367,"option":"63","correct":false},{"id":1594368,"option":"728","correct":true},{"id":1594369,"option":"727","correct":false}]},{"q":"<p>In Digital Electronics , How many minimum 2-input NAND gates are required to constructs F(ABCD) = ABCD ?</p>","a":[{"id":1594358,"option":"8","correct":false},{"id":1594359,"option":"6","correct":true},{"id":1594360,"option":"5","correct":false},{"id":1594361,"option":"4","correct":false}]},{"q":"<p>In digital Electronics , 5 Toggle Flip Flops are used to form a Ripple Counter ,then find Maximum Clock Frequency is ? (Assume each Propagation Delay of the Toggle Flip Flop is 100 nanosec )</p>","a":[{"id":1594354,"option":"0.2 MHz","correct":false},{"id":1594355,"option":"2 MHz","correct":true},{"id":1594356,"option":"20 MHz","correct":false},{"id":1594357,"option":"10 MHz","correct":false}]},{"q":"<p>If two counters are cascaded with MOD-M and MOD-N , then number of overall States of combined Counter is ?</p>","a":[{"id":1594350,"option":"MOD M + N","correct":false},{"id":1594351,"option":"MOD M - N","correct":false},{"id":1594352,"option":"MOD M X N","correct":true},{"id":1594353,"option":"NONE","correct":false}]},{"q":"<p>The information rate to be transmitted is 900 bits/sec ,FEC is 3/4 ,the Symbol rate of QPSK modulation Scheme is</p>","a":[{"id":1591348,"option":"450 Symbols/sec","correct":false},{"id":1591349,"option":"400 Symbols/sec","correct":false},{"id":1591350,"option":"600 Symbols/sec","correct":true},{"id":1591351,"option":"650 Symbols/sec","correct":false}]},{"q":"<p>Two random variables X anf Y are diftributed according to fXY(x,y)= (K/π) exp (-((x^2)+(y^2))/2) ; xy≥0, : 0 ; otherwise. Then the value of E(XY) is</p>","a":[{"id":1591376,"option":"2/π","correct":false},{"id":1591377,"option":"4/π","correct":true},{"id":1591378,"option":"1/π","correct":false},{"id":1591379,"option":"8/π","correct":false}]},{"q":"<p>The zero mean stationary gussian random process X(t) with Rxx(","a":[{"id":1591372,"option":"α/β","correct":false},{"id":1591373,"option":"αβ","correct":false},{"id":1591374,"option":"β/(α+β)","correct":true},{"id":1591375,"option":"α/(β+α)","correct":false}]},{"q":"<p>Consider an AM systems with additive thermal noise having a power spectral density η/2 = 10^-12 W/Hz. Assume that the baseband message signal X(t) has a bandwidth of 4 KHz and the amplitude distribution shown in figure below . The signal is demodulated by envelope detection and appropriate post detection filtering. Assume μ = 1. Then find the minimum value of the carrier amplitude Ac that will yield (S/N)o ≥ 40dB And find the threshold value of Ac respectively.(Assume (S/N)th = 10 ).?</p>\n\n<p><img alt=\"\" height=\"667\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/0dc90205-0071-4901-bc5b-6a525c9c7977.PNG\" width=\"1093\"></p>","a":[{"id":1591368,"option":"31 mV, 0.52 mV","correct":true},{"id":1591369,"option":" 0.52 mV,  31 mV","correct":false},{"id":1591370,"option":"32 mV, 0.52 mV","correct":false},{"id":1591371,"option":"30 mV, 0.5 mV","correct":false}]},{"q":"<p>A 50-ohm coaxial cable carries CATV signals to apartments over a 100-MHz bandwidth. Assume the cable is quite lossy between the last amplifier and the drop at a particular apartment; the load is matched. (a) Approximately how many watts are emerging from this line in the given bandwidth on a cold day in Cambridge when the CATV transmitter is off? (b) Approximately what is the thermal rms voltage at the end of this line? (c) Over approximately what frequency band does the Rayleigh-Jeans approximation hold for this line?</p>\n\n<p> </p>\n\n<p><strong>Options</strong></p>\n\n<ol>\n\t<li>\n\t<pre class=\"prettyprint\"><code>a). 3.7 x 10 ^ -13 Watts  \nb). 4.3 microvolts  \nC).  ~6 x 10^12 Hz respectively.</code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>a). 1.7 x 10 ^ -13 Watts \nb). 1.3 microvolts \nC). ~8 x 10^12 Hz respectively.</code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>a). 4.0 x 10 ^ -13 Watts \nb). 3.3 microvolts \nC). ~6 x 10^12 Hz respectively.</code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>a). 3.7 x 10 ^ -13 Watts \nb). 8.5 microvolts \nC). ~8 x 10^12 Hz respectively.</code></pre>\n\n\t<p> </p>\n\t</li>\n</ol>\n\n<p> </p>\n\n<p> </p>","a":[{"id":1591364,"option":"1","correct":true},{"id":1591365,"option":"2","correct":false},{"id":1591366,"option":"3","correct":false},{"id":1591367,"option":"4","correct":false}]},{"q":"<p>During transmission over a certain binary communication channel, bit error occurs independently with probability P. The probability of at most one bit in error in a block of n bits is given by</p>","a":[{"id":1591360,"option":"p^n","correct":false},{"id":1591361,"option":"1- (1 - p)^n","correct":false},{"id":1591362,"option":"1 - p^n","correct":false},{"id":1591363,"option":"np(1 - p )^ n - 1 + ( 1 - p )^ n ","correct":true}]},{"q":"<p>A Source generates three symbols with probabilities 0.25, 0.25, 0.5 at rate of 3000 symbols per second . Assuming independent generation of symbols,the most efficient source encoder would have average bit rate is</p>","a":[{"id":1591356,"option":"6000 bits/sec","correct":false},{"id":1591357,"option":"600 bits/sec","correct":false},{"id":1591358,"option":"1500 bits/sec","correct":false},{"id":1591359,"option":"4500 bits/sec","correct":true}]},{"q":"<p>The minimum step size required for a delta modulator operating at 32 K Samples/sec to track the signal (Here u(t) is the unit step function). X(t) = 125 t (u(t) -u(t-1) ) + (250 -125 t )(u(t-1)-u(t-2))<br>\n<br>\nso that slope overload distortion is avoided , would be</p>","a":[{"id":1591352,"option":"2^(- 10) ","correct":false},{"id":1591353,"option":"2^(- 6)","correct":false},{"id":1591354,"option":"2^(- 12)","correct":false},{"id":1591355,"option":"2^(- 8)","correct":true}]},{"q":"<p>In the hilbert transform , What is the hilbert transform of a). (1/πt) b). - δ(t) ?</p>\n\n<p><strong>Options</strong></p>\n\n<ol>\n\t<li>\n\t<pre class=\"prettyprint\"><code>a). -1  \nb).  δ(t)  </code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>a). -δ(t)   \nb).  - 1/πt </code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>a). πt     \nb). πt   </code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>a). -1/πt   \nb).  -πt   </code></pre>\n\n\t<p> </p>\n\t</li>\n</ol>\n\n<p> </p>\n\n<p> </p>","a":[{"id":1591344,"option":"1","correct":false},{"id":1591345,"option":"2","correct":true},{"id":1591346,"option":"3","correct":false},{"id":1591347,"option":"4","correct":false}]},{"q":"<p>In a magnetic drive of 1024 tracks,<br>\n1024 sectors per track,<br>\n2048 bytes per sector and it is rotating with 3000 rpm,<br>\na). what is the capacity of disk.?<br>\nb). what is the data transfer rate of disk.?</p>\n\n<p> </p>\n\n<p><strong>Options</strong></p>\n\n<ol>\n\t<li>\n\t<pre class=\"prettyprint\"><code>a). 2GB  \nb). 100MBps</code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>a). 4GB \nb). 400MBps</code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>a). 1GB \nb). 1000MBps</code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>a). 4GB \nb). 200MBps</code></pre>\n\n\t<p> </p>\n\t</li>\n</ol>\n\n<p> </p>\n\n<p> </p>","a":[{"id":1591340,"option":"1","correct":true},{"id":1591341,"option":"2","correct":false},{"id":1591342,"option":"3","correct":false},{"id":1591343,"option":"4","correct":false}]},{"q":"<p>What memory element is created when two muxes are cascaded as shown in the figure below? Assume that CLK and CLK ' are complements with zero skew.</p>\n\n<p><img alt=\"\" height=\"223\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/d50f65cb-0573-4031-87b8-650d4f1a107f.png\" width=\"918\"></p>","a":[{"id":1591080,"option":"The new memory element is a positive edge triggered flip-flop.","correct":false},{"id":1591081,"option":"The new memory element is a negative edge triggered flip-flop.","correct":true},{"id":1591082,"option":"The new memory element is a positive level triggered flip-flop.","correct":false},{"id":1591083,"option":"The new memory element is a negative level triggered flip-flop.","correct":false}]},{"q":"<p>In Digital Electronics , If A B Flipflop Functionality is defined as shown in the below truth table , and Convert AB Flipflop to Delay -Flipflop, then what is input A and input B for Delay Flip Flop ?</p>\n\n<p><img alt=\"\" height=\"430\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/5644f4b9-0dab-4e6c-8522-a2c797504d1e.png\" width=\"466\"></p>","a":[{"id":1591112,"option":"A = Q(n) , B = D","correct":false},{"id":1591113,"option":"A = D , B = Q(n)'","correct":false},{"id":1591114,"option":"A = D, B = D","correct":true},{"id":1591115,"option":"None of the Above","correct":false}]},{"q":"<p>In the following shown in figure, required function is Y(ABC) = Sum of minterms ( 1,2,6,7) , then Find the 4 x 1 multiplexer inputs respectively ? (Use any Combinational circuit if required)</p>\n\n<p><img alt=\"\" height=\"401\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/bd8ad8f0-50db-4f19-8701-08a501828e95.JPG\" width=\"905\"></p>","a":[{"id":1591088,"option":"I0 = B' , I1 = B , I2 = 1 , I3 = 0 ","correct":false},{"id":1591089,"option":"I0 = B' , I1 = B' , I2 = 0 , I3 = 1 ","correct":false},{"id":1591090,"option":"I0 = B , I1 = B , I2 = B' , I3 = B ","correct":true},{"id":1591091,"option":"I0 = 1 , I1 = B , I2 = 0 , I3 = B' ","correct":false}]},{"q":"<p>In Sequential Circuits, Convert Toggle-Flip Flop to JK-Flip Flop , then what is toggle input?</p>\n\n<p> </p>","a":[{"id":1591116,"option":"T = ( J + Q ) ( K' + Q' )","correct":false},{"id":1591117,"option":"T = ( J' + Q ) ( K + Q' )","correct":false},{"id":1591118,"option":"T = ( J + Q ) ( K + Q' )","correct":true},{"id":1591119,"option":"T = J Q + K Q'","correct":false}]},{"q":"<p>Obtain the value of R in the Circuit of figure shown below. ?</p>\n\n<p><img alt=\"\" height=\"539\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/bda6cf40-327c-4771-a198-1a3362839a19.png\" width=\"993\"></p>","a":[{"id":1591120,"option":"0.5 Ω","correct":true},{"id":1591121,"option":"o.4 Ω","correct":false},{"id":1591122,"option":"5 Ω","correct":false},{"id":1591123,"option":"none","correct":false}]},{"q":"<p>By Nodal Analysis, Find the 'I' in the Circuit shown below?</p>\n\n<p><img alt=\"\" height=\"641\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/0b211ac9-e371-41f5-9d8a-7281e8e82965.jpg\" width=\"1350\"></p>","a":[{"id":1591124,"option":"2.33 A","correct":true},{"id":1591125,"option":"-2.3 A","correct":false},{"id":1591126,"option":"1.77 A","correct":false},{"id":1591127,"option":"-1.77 A","correct":false}]},{"q":"<p>In the circuit shown in figure , For maximum power transfer what must be Rth value is ?</p>\n\n<p><img alt=\"\" height=\"641\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/3e1a579a-2faa-4e32-b985-cba4707a82b2.png\" width=\"1350\"></p>","a":[{"id":1591132,"option":"Rth = 0 Ohm","correct":true},{"id":1591133,"option":"Rth = 1 Ohm","correct":false},{"id":1591134,"option":"Rth = ∞ Ohms","correct":false},{"id":1591135,"option":"None","correct":false}]},{"q":"<p>In the Circuit shown below , Consider R1 = 1000 Ω, R2 = 500 Ω, R3 = 50 Ω, Vs = 10 V, R4 = 5 Ω then find Vo.?</p>\n\n<p><img alt=\"\" height=\"641\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/e398338d-ebc7-4d16-af3d-1f8e9babc26c.png\" width=\"1350\"></p>","a":[{"id":1591128,"option":"183.48 mV","correct":false},{"id":1591129,"option":"-183.48 mV","correct":true},{"id":1591130,"option":"126.23 mV","correct":false},{"id":1591131,"option":"None ","correct":false}]},{"q":"<p>In the circuit shown in the figure, Find the Open circuit voltage(Voc) and thevenin's resistance(Rth) across X and Y terminals.?</p>\n\n<p><img alt=\"\" height=\"641\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/9824c469-213e-428a-a668-4e7f9118a4a1.png\" width=\"1350\"></p>","a":[{"id":1591136,"option":"Voc =10 Volts, Rth = 0 Ohms","correct":false},{"id":1591137,"option":"Voc =-10 Volts, Rth = 0 Ohms","correct":true},{"id":1591138,"option":"Voc =20 Volts, Rth = -1 Ohms","correct":false},{"id":1591139,"option":"Voc =-10 Volts, Rth = -1 Ohms","correct":false}]},{"q":"<p>In ADC, An analog voltage of the range of –V to +V is required to be converted into 3-bit 2’s complement digital format. The digital value for 0 V should be 000 and the maximum quantization error should not exceed ± LSB. Determine the quantization interval.?</p>\n\n<p> </p>","a":[{"id":1591140,"option":"2V/7 ","correct":true},{"id":1591141,"option":"4V/7","correct":false},{"id":1591142,"option":"V/4","correct":false},{"id":1591143,"option":"V","correct":false}]},{"q":"<p>Which form of counter circuit can readily generate a series of equal space time pulses?</p>","a":[{"id":1572290,"option":"Clock Shift","correct":false},{"id":1572291,"option":"Johnson Counter","correct":false},{"id":1572292,"option":"Ring Counter","correct":true},{"id":1572293,"option":"Binary Shift","correct":false}]},{"q":"<p>If a boolean function is implemented using a ROM to solve the equations given below, determine the minimum size of ROM.</p>\n\n<p><em>F1(A,B,C,D)= A+B+C+D ; F2(A,B,C,D)=(ABCD)+(A+B+C)</em></p>","a":[{"id":1572282,"option":"16","correct":false},{"id":1572283,"option":"32","correct":true},{"id":1572284,"option":"256","correct":false},{"id":1572285,"option":"10","correct":false}]},{"q":"<p>What is the value of the binary subtraction of <em>111001 - 10101</em>?</p>","a":[{"id":1572278,"option":"14","correct":false},{"id":1572279,"option":"63","correct":false},{"id":1572280,"option":"15","correct":false},{"id":1572281,"option":"36","correct":true}]},{"q":"<p>Based on the information given, which of the following is correct about JK flipflop:</p>\n\n<p><strong>Information</strong></p>\n\n<ul>\n\t<li>Output = <em>1</em></li>\n\t<li><em>J</em> = <em>1</em></li>\n</ul>","a":[{"id":1572274,"option":"Output of a JK flip flop = 0","correct":false},{"id":1572275,"option":"Output of a JK flip flop = 1","correct":true},{"id":1572276,"option":"It goes into redundant state","correct":false},{"id":1572277,"option":"It does not get processed","correct":false}]},{"q":"<p>What is the hexadecimal number <em>(1C.23)16 </em>equivalent to?</p>","a":[{"id":1572270,"option":"(33.106)8","correct":false},{"id":1572271,"option":"(43.106)8","correct":false},{"id":1572272,"option":"(34.106)8","correct":true},{"id":1572273,"option":"(23.106)8","correct":false}]},{"q":"<p>Which of the following signifies the default representation of the logic level of ECL?</p>","a":[{"id":1572266,"option":"0'=-1.8V  ,   '1'=0.8V","correct":true},{"id":1572267,"option":"0'=1.8V  ,   '1'=0.8V","correct":false},{"id":1572268,"option":"0'=-1.8V  ,   '1'=-0.8V","correct":false},{"id":1572269,"option":"0'=-0.8V  ,   '1'=1.8V","correct":false}]},{"q":"<p>You need to create an assertion checker that does not have any complex sequential check with the exception of sampling at every positive edge of the clock. Which of the following modules gives the Verilog code for the aforementioned case?</p>\n\n<p><strong>Options</strong></p>\n\n<ol>\n\t<li>\n\t<pre class=\"prettyprint\"><code>module assert_always (ck, reset_n, test_expr);\n  input ck, reset_n, test_expr;\n  parameter severity_level = 0;\n  parameter msg=\"ASSERT ALWAYS VIOLATION\";\n‘ifdef ASSERT_ON\n  integer error_count;\n  initial error_count = 0;\n  always @(posedge ck) begin\n  ‘Ifdef ASSERT_GLOBAL_RESET\n    if (‘ASSERT_GLOBAL_RESET != 1’b0) begin\n  ‘else\n    if (reset_n != 1’b0) begin\n  ‘endif\n    if (test_expr != 1’b1) begin\n     error_count = error_count + 1;\n     ‘Ifdef ASSERT_MAX_REPORT_ERROR\n         if (error_count &lt;=\n                   ‘ASSERT_MAX_REPORT_ERROR)\n        ‘endif\n           $display(\"%s : severity %0d : time %0t: %m\",\n                          msg, severity_level, $time);\n        if(severity_level == 0) $finish;\n     end \n  end\nend // always\n‘endif\n endmodule // assert_always</code></pre>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>module assert_always (ck, reset_n, test_expr);\n  input ck, reset_n, test_expr;\n  parameter severity_level = 0;\n  parameter msg=\"ASSERT ALWAYS VIOLATION\";\n‘ifdef ASSERT_ON\n  integer error_count;  \n  always @(posedge ck) begin\n  ‘Ifdef ASSERT_GLOBAL_RESET\n    if (‘ASSERT_GLOBAL_RESET != 1’b0) begin\n  ‘else\n    if (reset_n != 1’b0) begin\n  ‘endif\n   $display(\"%s : severity %0d : time %0t: %m\",\n                          msg, severity_level, $time);\n        if(severity_level == 0) $finish;\n     end \n  end\nend // always\n‘endif\n endmodule // assert_always</code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>module assert_always (ck, reset_n, test_expr);\n  input ck, reset_n, test_expr;\n  parameter severity_level = 0;\n  parameter msg=\"ASSERT ALWAYS VIOLATION\";\n‘ifdef ASSERT_ON\n  integer error_count;\n  initial error_count = 0;\n  assert_always q_safe ( clk, reset_n,\n           (q_valid==1’b1) ? (q_underflow==1’b1): 1’b1);\n           $display(\"%s : severity %0d : time %0t: %m\",\n                          msg, severity_level, $time);\n        if(severity_level == 0) $finish;\n   ‘endif\n endmodule // assert_always</code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>module assert_always (ck, reset_n, test_expr);\n  input ck, reset_n, test_expr;\n  parameter severity_level = 0;\n  parameter msg=\"ASSERT ALWAYS VIOLATION\";\n‘ifdef ASSERT_ON\n  integer error_count;\n  always @(posedge ck) begin\n  ‘Ifdef ASSERT_GLOBAL_RESET\n    if (‘ASSERT_GLOBAL_RESET != 1’b0) begin\n  ‘else\n    if (reset_n != 1’b0) begin\n  ‘endif\n    if (test_expr != 1’b1) begin\n     error_count = error_count + 1;\n     ‘Ifdef ASSERT_MAX_REPORT_ERROR\n         if (error_count &lt;=\n                   ‘ASSERT_MAX_REPORT_ERROR)\n        ‘endif\n           $display(\"%s : severity %0d : time %0t: %m\",\n                          msg, severity_level, $time);\n        if(severity_level == 0) $finish;\n     end \n  end\nend // always\n‘endif\n endmodule // assert_always</code></pre>\n\n\t<p> </p>\n\t</li>\n</ol>","a":[{"id":1572262,"option":"1","correct":true},{"id":1572263,"option":"2","correct":false},{"id":1572264,"option":"3","correct":false},{"id":1572265,"option":"4","correct":false}]},{"q":"<p>You are given the following Verilog code:</p>\n\n<pre class=\"prettyprint\"><code>module m (a, d);\n  input a;\n  output d;\n  reg b, d;\n  wire c;\n  always @(a or c)\n   begin\n     b = a;\n     d = c;\n   end\n  assign c = b;\nendmodule // m</code></pre>\n\n<p>Convert the above code in lining assign to clear up the feedback.</p>\n\n<p><strong>Options</strong></p>\n\n<ol>\n\t<li>\n\t<pre class=\"prettyprint\"><code>module m (a, d);\n  input a;\n  output d;\n  reg b, c, d;\n  always @(a)\n  begin\n    b = a;\n    c = b;\n    d = c;\n  end\nendmodule // m</code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>module m (a, d);\n  input a;\n  output d;\n  reg b, c, d;\n  always @(a)\n  begin\n  a=b=c\n  end\nendmodule // m</code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>module m (a, d);\n  input a;\n  output d;\n  wire b, c, d;\n  assign b = a;\n  assign d = c;\n  assign c = b;\nendmodule // m</code></pre>\n\n\t<p> </p>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>module m (a, d);\n   wire b, c, d;\n  assign b = a;\n  assign d = c;\n  assign c = b;\nendmodule // m</code></pre>\n\n\t<p> </p>\n\t</li>\n</ol>","a":[{"id":1572258,"option":"1","correct":true},{"id":1572259,"option":"2","correct":false},{"id":1572260,"option":"3","correct":false},{"id":1572261,"option":"4","correct":false}]},{"q":"<p>In RTL designing, delay specification has limited uses. Why does synthesis discards all delay values in the RTL?</p>","a":[{"id":1572254,"option":"It introduces simulation difference.","correct":true},{"id":1572255,"option":"It results in incorrect order of procedural statements.","correct":false},{"id":1572256,"option":"It induces X state pessimism.","correct":false},{"id":1572257,"option":"It disrupts the connection of the ports.","correct":false}]},{"q":"<p>Consider the following verilog code used in RTL designing:</p>\n\n<pre class=\"prettyprint\"><code>input [15:0] a;\noutput [0:15] b;\ninteger i;\nreg[0:15]b;\nalways @ (a) begin\nfor (i=0; i&lt;=15;i=i+1)\n  b[15-i] = a[i];\nend</code></pre>\n\n<p>What will be the nature of the simulation speed for the above code?</p>","a":[{"id":1572250,"option":"It will be faster as compared to assigning the variable using assign statement.","correct":false},{"id":1572251,"option":"It will be slower than assigning the variable using assign statement.","correct":true},{"id":1572252,"option":"It will consume the same time as assigning the variable using assign statement.","correct":false},{"id":1572253,"option":"It will be faster if we isolate the assigning statements.","correct":false}]},{"q":"<p>Usually in Verilog, many users prefer to functionally specify case statements while designing RTL though it is recommended to fully specify them. What option does Verilog provide to those who are accustomed to functional specifications?</p>","a":[{"id":1572246,"option":"Automatic conversion of functionally specified case to fully specified state","correct":false},{"id":1572247,"option":"Option to issue a diagnostic message","correct":true},{"id":1572248,"option":"Suggesting changes that should be made","correct":false},{"id":1572249,"option":"No such feature is present","correct":false}]},{"q":"<p>An RTL code using flipflops is given below:</p>\n\n<pre class=\"prettyprint\"><code>always @(posedge ck250)\nbegin\n  r_rcs &lt;= rst_ ? c_rcs : 0;\n  r_del &lt;= c_del;\n  r_avail &lt;= c_avail;\n  r_n1 &lt;= rst_ ? c_n1 : 0;\n  r_n2 &lt;= rst_ ? c_n2 : 0;\n  r_n3 &lt;= rst_ ? c_n3 : 0;\n  r_n4 &lt;= rst_ ? c_n4 : 0;\n  r_n5 &lt;= rst_ ? c_n5 : 0;\n  r_n6 &lt;= rst_ ? c_n6 : 0;\nend</code></pre>\n\n<p>What is wrong with executing the above code?</p>","a":[{"id":1572242,"option":"r_ni conditional statements have incorrect logic (i=1,2,…5).","correct":false},{"id":1572243,"option":"There is no tool specific isolation.","correct":true},{"id":1572244,"option":"There is no boolean interpretation.","correct":false},{"id":1572245,"option":"There is no error in the code.","correct":false}]},{"q":"<p>What happens to the gain of a BJT or FET amplifier at higher frequencies due to internal capacitance of specific devices? </p>","a":[{"id":1572226,"option":"It rapidly increases","correct":false},{"id":1572227,"option":"It increases gradually","correct":false},{"id":1572228,"option":"It suddenly decreases","correct":false},{"id":1572229,"option":"It decreases gradually","correct":true}]},{"q":"<p>A sawtooth waveform generator is operating at a frequency of <em>750Hz</em>. A voltage waveform is plotted and the amplitude is generated due to capacitor charging of <em>2.34</em> microfarad in every cycle at a constant supply of <em>4mA</em>. Calculate the amplitude.</p>","a":[{"id":1572222,"option":"231.3 V","correct":false},{"id":1572223,"option":"23.13 V","correct":false},{"id":1572224,"option":"2.313 V","correct":true},{"id":1572225,"option":"0.2313 V","correct":false}]},{"q":"<p>If the designing of the below MOSFET circuit is based on the following values, then calculate Rd. </p>\n\n<p><em>Values</em></p>\n\n<ul>\n\t<li><em>VDD </em>= 10V</li>\n\t<li><em>beta </em>= <em>10-4 Amp/V<sup>2</sup></em></li>\n\t<li><em>V<sub>t</sub></em> = <em>1.74 V</em></li>\n\t<li><em>VGS </em>= <em>5.12</em></li>\n</ul>\n\n<p><img alt=\"\" height=\"275\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/c6a0b592-eec1-4248-b353-d47ca0170fe1.png\" width=\"279\"></p>","a":[{"id":1572214,"option":"8.56Kohms","correct":true},{"id":1572215,"option":"85.6Kohms","correct":false},{"id":1572216,"option":"0.856Kohms","correct":false},{"id":1572217,"option":"18.56Kohms","correct":false}]},{"q":"<p>Identify the below MOSFET circuit. The design of the circuit is based on the following values:</p>\n\n<p>Calculate IDS where VDD=10V, beta = 10-4 Amp/V2, Vt = 1.74 V, VGS = 5.12.</p>\n\n<p><img alt=\"\" height=\"220\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/5b759805-ca2e-4c0e-9017-fe722cb4919e.png\" width=\"215\"></p>","a":[{"id":1572210,"option":"Ids=0.57microA","correct":false},{"id":1572211,"option":"Ids=0.057mA","correct":false},{"id":1572212,"option":"Ids=5.7A","correct":false},{"id":1572213,"option":"Ids=0.57mA","correct":true}]},{"q":"<p>A schematic of an oscillator is shown below.</p>\n\n<p><img alt=\"\" height=\"173\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/43349cc5-0ace-4f4f-b8dc-39d1bdeff31d.png\" width=\"278\"></p>\n\n<p>Determine the oscillation frequency of the setup.</p>","a":[{"id":1572206,"option":"1/(2pi (2.449)RC)","correct":false},{"id":1572207,"option":"(2.449/(2pi RC)","correct":true},{"id":1572208,"option":"1/(2pi (2.449)RC)*RC)","correct":false},{"id":1572209,"option":"2.449/pi(2RC)","correct":false}]},{"q":"<p>Consider the two statements given below:</p>\n\n<ol>\n\t<li>Astable multivibrator is a voltage to frequency convertor and is used for pulse synchronization.</li>\n\t<li>Bistable multivibrator is used in JK flipflop and it divides the frequency in n parts.</li>\n</ol>","a":[{"id":1572198,"option":"Both the statements are correct.","correct":false},{"id":1572199,"option":"Both the statements are incorrect.","correct":true},{"id":1572200,"option":"Statement 1 is incorrect and statement 2 is correct.","correct":false},{"id":1572201,"option":"Statement 1 is correct and statement 2 is incorrect.","correct":false}]},{"q":"<p>Assuming the intrinsic concentration of SiliconIndium semiconductor to be 108 <em>cm<sup>3</sup></em>, radiation of wavelength approximately 0.96 micrometer is bombarded to generate carrier-hole pairs. Calculate the band gap of the Silicon-Indium setup.</p>","a":[{"id":1572194,"option":"1.24 micrometer","correct":false},{"id":1572195,"option":"1.1 micrometer","correct":false},{"id":1572196,"option":"1.292 micrometer","correct":true},{"id":1572197,"option":"2.2 micrometer","correct":false}]},{"q":"<p>A germanium sample is doped with <em>1014</em> aluminium atoms/cm<sup>3</sup> and <em>3 x 1014</em> Gallium atoms/cm<sup>3</sup>. If the dopants in semiconductors are completely ionized, what is the effective no. of holes and carriers present in it?</p>","a":[{"id":1572186,"option":"No. of holes= Ni+1014; \r\nNo.of carriers= Ni","correct":true},{"id":1572187,"option":"No. of holes= Ni+104; \r\nNo.of carriers= Ni","correct":false},{"id":1572188,"option":"No. of holes= Ni; \r\nNo.of carriers= Ni+104","correct":false},{"id":1572189,"option":"No. of holes= Ni;\r\nNo.of carriers= Ni+1014","correct":false}]},{"q":"<p>Consider the following figure given below and calculate <em>V<sub>o</sub></em> (in volts), for maximum and minimum values of <em>V<sub>i </sub></em>(input voltage).</p>\n\n<p><img alt=\"\" height=\"216\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/0047940f-3ba2-4a15-ac39-aef3e1b47752.png\" width=\"209\"></p>","a":[{"id":1572182,"option":"(-7) and (-7.6)","correct":false},{"id":1572183,"option":"(-7) and 7.6","correct":true},{"id":1572184,"option":"(7) and 7.6","correct":false},{"id":1572185,"option":"(7) and (-7.6)","correct":false}]},{"q":"<p>According to the equation of diffusion ratio given by Einstein, consider the following given statements and identify the correct statement(s).</p>\n\n<p><strong>Statements</strong></p>\n\n<ul>\n\t<li>Statement I: The diffusion coefficient is directly proportional to the temperature.</li>\n\t<li>Statement II: The diffusion coefficient is directly proportional to the carrier mobility.</li>\n\t<li>Statement III: The temperature is directly proportional to the carrier mobility.</li>\n</ul>","a":[{"id":1572178,"option":"Only II and III","correct":false},{"id":1572179,"option":"Only I","correct":true},{"id":1572180,"option":"Only I & III","correct":false},{"id":1572181,"option":"All I, II & III","correct":false}]},{"q":"<p><em>E1</em> and <em>E2</em> are the two energy levels with E(eV) and <em>X1</em> &amp; <em>X2</em> represent the probabilities of <em>E1</em> and <em>E2</em> being occupied by electrons. Establish the relationship between the fermi Dirac of E1 and E2 considering E1 to be below the fermi level and E2 to be above the fermi level.</p>","a":[{"id":1572174,"option":"X1X2","correct":false},{"id":1572175,"option":"X1=X2","correct":false},{"id":1572176,"option":"X1<X2","correct":false},{"id":1572177,"option":"X1>X2","correct":true}]},{"q":"<p>Without using a microprocessor, how can a DMA transfer the data or files?</p>","a":[{"id":1572286,"option":"Direct transfer of data between memory and I/O devices","correct":true},{"id":1572287,"option":"Direct transfer of data between microprocessor and I/O devices","correct":false},{"id":1572288,"option":"Direct transfer of data between accumulator and register","correct":false},{"id":1572289,"option":"Transfer can depend on the function to be performed","correct":false}]},{"q":"<p>Consider the following verilog code used in RTL designing:</p>\n\n<pre class=\"prettyprint\"><code>reg [1:0] d,e;\n...\nbegin\n  d = 2’b0X;\n  case (d)\n    2’b00 : e = 2’b01;\n    2’b01 : e = 2’b11;\n    2’b10: e = 2’b10;\n    2’b11: e = 2’b00;\n    default : e = 2’bXX;\n  endcase\n  $display(\" e = %b\",e);\nend</code></pre>\n\n<p>Which of the following options indicates the issue with the aforementioned code?</p>","a":[{"id":1572238,"option":"This code causes simulation differences.","correct":false},{"id":1572239,"option":"This code has logic timing problem.","correct":false},{"id":1572240,"option":"This is a case of X- state pessimism","correct":true},{"id":1572241,"option":"This is a case of X- state optimism.","correct":false}]},{"q":"<p>If a non-linear circuit has input Vmsin(wt) and its output is in the harmonics with amplitudes a1, a2, a3,…………., which of the following equations represents the harmonic distortion correctly?</p>","a":[{"id":1572218,"option":"(a22+a32+a42+- -- -)^1/2/a12","correct":false},{"id":1572219,"option":"((a2+a3+a4+- - - -)/a1)1/2","correct":false},{"id":1572220,"option":"(a22+a32+a42+- - - -)1/2/a1","correct":true},{"id":1572221,"option":"(a22+a32+a42+- - - -)/a1","correct":false}]},{"q":"<p>Identify the active region or operating region of for the following diodes:</p>\n\n<ol>\n\t<li>Varactor Diode</li>\n\t<li>Avalanche Diode</li>\n</ol>","a":[{"id":1572190,"option":"Both are forward biased","correct":false},{"id":1572191,"option":"1. Forward bias\r\n2. Reverse bias","correct":false},{"id":1572192,"option":"Both are reverse biased","correct":true},{"id":1572193,"option":"1. Reverse bias\r\n2. Forward bias","correct":false}]},{"q":"<p>In Digital Electronics, a <strong>Complimentary MOSFET</strong> inverter is used in an embedded system to establish a connection to multiple loads. If the load on the inverter increases steadily, then which of the following is the effect of the increase in the load on the <strong>VOH </strong>and <strong>VOL</strong>?</p>","a":[{"id":839436,"option":"The VOH drops and the VOL rises.","correct":true},{"id":839437,"option":"Both the VOH and VOL rise.","correct":false},{"id":839438,"option":"Both the VOH and VOL drop.","correct":false},{"id":839439,"option":"The VOH rises and the VOL drops.","correct":false}]},{"q":"<p>In Digital Electronics, what state is the <strong>8051 AT89S51</strong> microcontroller in when the input current reading is <strong>6.5 mA</strong>?</p>","a":[{"id":839432,"option":"Normal","correct":false},{"id":839433,"option":"Power down ","correct":false},{"id":839434,"option":"Idle ","correct":true},{"id":839435,"option":"High power ","correct":false}]},{"q":"<p>In Digital Electronics, if you are required to use an <strong>Aluminium Iodide </strong>composite in the <strong>polymer ceramic </strong>composite that is used in an embedded capacitor, then which of the following disadvantages is valid:</p>\n\n<ol>\n\t<li>Oxidization</li>\n\t<li>Requiring an inert atmosphere</li>\n\t<li>Sintering at high temperatures</li>\n</ol>","a":[{"id":839424,"option":"1 and 3","correct":false},{"id":839425,"option":"2 and 3","correct":false},{"id":839426,"option":"3","correct":false},{"id":839427,"option":"1 and 2","correct":true}]},{"q":"<p>In Digital Electronics, which of the following types of voltage drops is present in a <strong>diode</strong> that is used in an embedded system between its <strong>anode </strong>and <strong>cathode</strong>?</p>","a":[{"id":839408,"option":"Forward ","correct":true},{"id":839409,"option":"Reverse","correct":false},{"id":839410,"option":"Neutral","correct":false},{"id":839411,"option":"Active","correct":false}]},{"q":"<p>In Digital Electronics, which of the following inputs is typically used in an <strong>8051 </strong>microcontroller?</p>","a":[{"id":839356,"option":"5 V , 200 mA","correct":false},{"id":839357,"option":"5V, 300mA","correct":false},{"id":839358,"option":"5V 600 mA","correct":false},{"id":839359,"option":"5V, 500mA","correct":true}]},{"q":"<p>In Digital Electronics, if an embedded system operates with a <strong>0.1Ω </strong>shunt resistor and <strong>275 MHz </strong>bandwidth differential amplifier, then determine the numbers of bits of <strong>Analog-to-Digital Converter </strong>that is required to measure current?</p>","a":[{"id":839348,"option":"8","correct":true},{"id":839349,"option":"10","correct":false},{"id":839350,"option":"12","correct":false},{"id":839351,"option":"16","correct":false}]},{"q":"<p>In Digital Electronics, which of the following materials is used as a <strong>dielectric </strong>material in a <strong>practical</strong> capacitor?</p>","a":[{"id":839328,"option":"Iron","correct":false},{"id":839329,"option":"Polystrene","correct":true},{"id":839330,"option":"Copper","correct":false},{"id":839331,"option":"Sulphur dioxide","correct":false}]},{"q":"<p>In Digital Electronics, which of the following are valid advantages of using polymer-based circuits while manufacturing embedded capacitors:</p>\n\n<ol>\n\t<li>Low processing temperatures</li>\n\t<li>Flexibility</li>\n\t<li>High thermal reactance</li>\n</ol>\n\n<p> </p>","a":[{"id":839324,"option":"1 and 2","correct":true},{"id":839325,"option":"2 and 3","correct":false},{"id":839326,"option":"1 and 3","correct":false},{"id":839327,"option":"All of these","correct":false}]},{"q":"<p>In Digital Electronics, you are performing the percolation threshold process in three-phase embedded capacitors. Which of the following attributes must be controlled to achieve high relative permittivity?</p>","a":[{"id":839320,"option":"Filler loading","correct":true},{"id":839321,"option":"Smearing region","correct":false},{"id":839322,"option":"Band reactance","correct":false},{"id":839323,"option":"Band capacitance","correct":false}]},{"q":"<p>In Digital Electronics, if you want to use sub threshold techniques while designing an embedded circuit, a combination of which of the following must be minimum?</p>","a":[{"id":839316,"option":"Power and leakage currents ","correct":true},{"id":839317,"option":"Dynamic impedance and static power","correct":false},{"id":839318,"option":"Static power only","correct":false},{"id":839319,"option":"None of these","correct":false}]},{"q":"<p>In Digital Electronics, which of the following statements justifies the reason regarding the underperformance of the passive filters at frequencies lower than the radio-frequency engineering:</p>\n\n<ol>\n\t<li>Output Impedance</li>\n\t<li>Input Impedance</li>\n</ol>","a":[{"id":839312,"option":"1","correct":true},{"id":839313,"option":"2","correct":false},{"id":839314,"option":"Both of these","correct":false},{"id":839315,"option":"None of these","correct":false}]},{"q":"<p>In Digital Electronics, which of the following components can be used to prevent the backwashing of currents in an embedded electric circuit?</p>","a":[{"id":839304,"option":"Diode","correct":true},{"id":839305,"option":"Transistor","correct":false},{"id":839306,"option":"Capacitor","correct":false},{"id":839307,"option":"Inductor","correct":false}]},{"q":"<p>In Digital Electronics, which of the following components is used to replace inductances while designing filters in an embedded system?</p>","a":[{"id":839300,"option":"Capacitor","correct":false},{"id":839301,"option":"Gyrator","correct":true},{"id":839302,"option":"Transistor","correct":false},{"id":839303,"option":"Solenoid","correct":false}]},{"q":"<p>In Digital Electronics, which of the following is used as a power sink in a generalized power delivery model of an embedded system?</p>","a":[{"id":839280,"option":"DC-DC convertor","correct":false},{"id":839281,"option":"Transformer","correct":false},{"id":839282,"option":"FPGA","correct":true},{"id":839283,"option":"USB source","correct":false}]},{"q":"<p>In Embedded Systems, which of the following is not a power source for embedded systems?</p>","a":[{"id":839276,"option":"Batteries","correct":false},{"id":839277,"option":"Filters","correct":true},{"id":839278,"option":"Energy harvesting elements","correct":false},{"id":839279,"option":"Transformers","correct":false}]},{"q":"<p>In digital electronics, while manufacturing embedded capacitors, which of the following is an advantage of replacing <strong>two-phase </strong>composites with <strong>three-phase </strong>composites?</p>","a":[{"id":839428,"option":"Broad smearing region","correct":false},{"id":839429,"option":"Good dielectric properties","correct":false},{"id":839430,"option":"Low processing temperature","correct":false},{"id":839431,"option":"All of these","correct":true}]},{"q":"<p>In RTL synthesis, You are given the following values. You are using linear extrapolation. Determine the area overhead caused because of the interconnect in this scenario if the desired fanout value is 8:  </p>\n\n<ol>\n\t<li>Length of the last fanout number = 5.6</li>\n\t<li>Last fanout value in wire load model (WLM) = 7</li>\n\t<li>Slope = 0.5</li>\n\t<li>Area coefficient = 0.07</li>\n</ol>\n\n<p> </p>","a":[{"id":1239573,"option":"0.194 unit","correct":false},{"id":1239574,"option":"0.327 unit","correct":false},{"id":1239575,"option":"0.427 unit","correct":true},{"id":1239576,"option":"0.832 unit","correct":false}]},{"q":"<p>In RTL, you are given two ASICs in which one has a setup violation and the other has the hold violation. You want to ensure that they work together. Which of the following methods will allow you to remove the hold violation without modifying the design:</p>\n\n<ol>\n\t<li>To remove the hold violation, add a combinational logic in the path where there are setup violations. This will slow down the data path and the data will not change in the hold window.</li>\n\t<li>To remove the hold violation, add a redundant logic in the path where there are hold violations. This will slow down the data path and the data will not change in the hold window. </li>\n\t<li>To remove the hold violation, add a redundant logic in the path where there are setup violations. This will increase the speed of the data path and the data will not change in the hold window. </li>\n\t<li>To remove the hold violation, add a register in the path where there are hold violations. This will increase the speed of the data path and the data will not change in the hold window. </li>\n</ol>","a":[{"id":1238298,"option":"1","correct":false},{"id":1238299,"option":"2","correct":true},{"id":1238300,"option":"3","correct":false}]},{"q":"<p>In RTL synthesis, you are given the following code. Which of these statements about the provided code is correct:</p>\n\n<p><strong>Code</strong></p>\n\n<pre class=\"prettyprint\"><code>always @ (posedge clk) \nbegin\n     a &lt;= x^y;\n     a &lt;= x &amp; y;                                        \n     a &lt;= x|y;\nend</code></pre>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>There are multiple non-blocking assignments made to the same reg variable <strong>a</strong> in the sequential <strong>always</strong> block. Thus, only the first assignment is selected for synthesis.</li>\n\t<li>There are multiple blocking assignments made to the same reg variable <strong>a</strong> in the sequential <strong>always</strong> block. Thus, only the last assignment is selected for synthesis.</li>\n\t<li>There are multiple blocking assignments made to the same reg variable <strong>a</strong> in the sequential <strong>always</strong> block. Thus, only the first assignment is selected for synthesis.</li>\n\t<li>There are multiple non-blocking assignments made to the same reg variable <strong>a</strong> in the sequential <strong>always</strong> block. Thus, only the last assignment is selected for synthesis.</li>\n</ol>","a":[{"id":1238294,"option":"1","correct":false},{"id":1238295,"option":"2","correct":false},{"id":1238296,"option":"3","correct":false},{"id":1238297,"option":"4","correct":true}]},{"q":"<p>In RTL synthesis, you are given the following <strong>Code 1</strong> and <strong>Code 2</strong>. Which of these statements about this code is correct:</p>\n\n<p><strong>Code 1</strong></p>\n\n<pre class=\"prettyprint\"><code>always @ (posedge clock1 or negedge clock2)\nbegin\nif (!clock2 &amp;&amp; b)\ndout &lt;= 1;\nelse\ndout&lt;= din;\nend</code></pre>\n\n<p><strong>Code 2</strong></p>\n\n<pre class=\"prettyprint\"><code>always @ (posedge clock1 or negedge reset)\nbegin\nif (!clock1 &amp;&amp; reset)\ndout &lt;= 0;\nelse\ndout&lt;= din;\nend</code></pre>\n\n<p> </p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>Code 1 is synthesizable because it mixes only the asynchronous elements in the if condition. Whereas, Code 2 is not synthesizable because it mixes asynchronous and synchronous elements in the if condition. </li>\n\t<li>Code 2 is synthesizable because it mixes only the asynchronous elements in the if condition. Whereas, Code 1 is not synthesizable because it mixes asynchronous and synchronous elements in the if condition. </li>\n\t<li>Code 1 is not synthesizable because it mixes both the asynchronous and synchronous elements in the if condition. Whereas, Code 2 is synthesizable because it mixes only the synchronous elements in the if condition. </li>\n\t<li>Both Code 1 and Code 2 are not synthesizable.</li>\n</ol>\n\n<p> </p>","a":[{"id":1238290,"option":"1","correct":false},{"id":1238291,"option":"2","correct":false},{"id":1238292,"option":"3","correct":true},{"id":1238293,"option":"4","correct":false}]},{"q":"<p>In RTL synthesis, multiple <strong>if</strong> statements are used for an entire functionality. There are no <strong>else</strong> statements in the functionality. Which of these statements about this scenario is correct:</p>\n\n<ol>\n\t<li>No latch must be inferred but sometimes, a synthesis tool is not intelligent enough and it can infer this as a latch. </li>\n\t<li>No latch is inferred as there are no '<strong>else/default</strong>' statements used in '<strong>if/case</strong>' statements, respectively, </li>\n</ol>","a":[{"id":1238277,"option":"1","correct":true},{"id":1238278,"option":"2","correct":false},{"id":1238279,"option":"Both of these","correct":false},{"id":1238280,"option":"None of these","correct":false}]},{"q":"<p>In RTL synthesis, you are given the following code. Which of these statements about the provided code is correct:</p>\n\n<p><strong>Code</strong></p>\n\n<pre class=\"prettyprint\"><code>always @ (en)\nbegin\ndout = 0\ncase(X)\n0: dout = in ;\nend</code></pre>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>A latch is formed. This is because dout is already initialized to 0 and executed before the case statement. </li>\n\t<li>No latch can be formed. This is because dout is already initialized to 0 and executed before the case statement.  </li>\n\t<li>No latch can be formed. This is because dout is initialized to X and executed before the case statement.</li>\n\t<li>A latch is formed. This is because dout is initialized to X and executed before the case statement.  </li>\n</ol>","a":[{"id":1238286,"option":"1","correct":false},{"id":1238287,"option":"2","correct":true},{"id":1238288,"option":"3","correct":false},{"id":1238289,"option":"4","correct":false}]},{"q":"<p>You are given an oscillatory circuit. During the RTL synthesis, the synthesis tool displays a warning about the combinatorial feedback loop. Which of the following messages will be displayed during the simulation in this scenario:</p>\n\n<ol>\n\t<li>The simulation stops. It displays—Memory limit reached.</li>\n\t<li>The simulation stops. It displays—Complier limit reached. </li>\n\t<li>The simulation stops. It displays—Design error.</li>\n\t<li>The simulation stops. It displays—Iteration limit reached.</li>\n</ol>","a":[{"id":1238282,"option":"1","correct":true},{"id":1238283,"option":"2","correct":false},{"id":1238284,"option":"3","correct":false},{"id":1238285,"option":"4","correct":false}]},{"q":"<p> In RTL, you are facing a <strong>timing violation </strong>issue. Which of the following methods can be used to overcome this issue:</p>\n\n<ol>\n\t<li>Buffering</li>\n\t<li>Pin swapping</li>\n\t<li>Slack</li>\n\t<li>Floorplanning</li>\n</ol>","a":[{"id":1238273,"option":"1 and 2","correct":true},{"id":1238274,"option":"2 and 3","correct":false},{"id":1238275,"option":"3 and 4","correct":false},{"id":1238276,"option":"1 and 4","correct":false}]},{"q":"<p>In RLT, which of these design stages cannot be used for parallel computing:</p>\n\n<ol>\n\t<li>Functional verification</li>\n\t<li>Global Routing</li>\n\t<li>DRC</li>\n\t<li>Placement (hierarchical design)</li>\n</ol>","a":[{"id":1238269,"option":"1","correct":false},{"id":1238270,"option":"2","correct":true},{"id":1238271,"option":"3","correct":false},{"id":1238272,"option":"4","correct":false}]},{"q":"<p>RTL is based on synchronous logic. It contains the following three important components. If you want to control the change in the state, then which of these components must be used: </p>\n\n<ol>\n\t<li>Register</li>\n\t<li>Combinational logic</li>\n\t<li>Clock</li>\n</ol>\n\n<p> </p>","a":[{"id":1238265,"option":"1","correct":false},{"id":1238266,"option":"2","correct":false},{"id":1238267,"option":"3","correct":true},{"id":1238268,"option":"None of these","correct":false}]},{"q":"<p>In UVM methodology, you are given the following Code 1 and Code 2. Code 1 represents an assertion check and Code 2 represents a function check. The function in Code 2 ensures that the size of the field value matches the size of the data dynamic array. Ideally, both the checks must be performed after the transfer is collected by the monitor. However, in the provided function, these checks occur at the same instance of time. Thus, a wrapper function must be created to ensure that only one call has occurred. Which of these options represent this wrapper function correctly:</p>\n\n<p><strong>Code 1</strong></p>\n\n<pre class=\"prettyprint\"><code>function void ubus_master_monitor::check_transfer_size();\n     check_transfer_size : assert(trans_collected.size == 2 ||\n         trans_collected.size == 4 || trans_collected.size == 8\n         else begin\n             // Call DUT error: Invalid transfer size!\n         end\n    endfunction : check_transfer_size    </code></pre>\n\n<p><strong>Code 2</strong> </p>\n\n<pre class=\"prettyprint\"><code>function void ubus_master_monitor::check_size();\n     if (trans_collected.size != trans_collected.data.size())\n        // Call DUT error: Transfer size field / data size mismatch.\n   endfunction : check_size</code></pre>\n\n<p><strong>Options</strong></p>\n\n<ol>\n\t<li><strong>   </strong>\n\n\t<pre class=\"prettyprint\"><code>function void ubus_master_monitor::perform_checks();\n      check_size(trans_collected.size);\n   endfunction : perform_checks</code></pre>\n\t</li>\n\t<li><strong>  </strong>\n\t<pre class=\"prettyprint\"><code>​function void ubus_master_monitor::perform_checks();\n      check_transfer_size(check_size());\n   endfunction : perform_checks</code></pre>\n\t</li>\n\t<li><strong>  </strong>\n\t<pre class=\"prettyprint\"><code>function void ubus_master_monitor::perform_checks();\n      check_transfer_size() or check_size();\n   endfunction : perform_checks</code></pre>\n\t</li>\n\t<li><strong>  </strong>\n\t<pre class=\"prettyprint\"><code>function void ubus_master_monitor::perform_checks();\n      check_transfer_size();\n      check_size();\n   endfunction : perform_checks</code></pre>\n\t</li>\n</ol>\n\n<p> </p>","a":[{"id":1233694,"option":"1","correct":false},{"id":1233695,"option":"2","correct":false},{"id":1233698,"option":"3","correct":false},{"id":1233700,"option":"4","correct":true}]},{"q":"<p>In UVM, you are given the following code. Which of these statements represent the task performed by the provided code correctly:</p>\n\n<p><strong>Code</strong></p>\n\n<pre class=\"prettyprint\"><code>task run();\n    fork\n      test();\n      test();\n    join\nendtask\ntask test();\n   forever begin\n     mbus_item req;\n     lock.get();\n     seq_item_port.get(req); \n     accept_tr(req);\n     begin_tr(req);\n     lock.put();\n     end_tr(req);\n   end\nendtask: test</code></pre>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>A two-stage pipeline driver that executes the address and data phases parallelly.</li>\n\t<li>A two-stage pipeline driver that executes the address and data phases concurrently.</li>\n\t<li>A four-stage pipeline driver that executes the address and data phases concurrently.</li>\n\t<li>A two-stage pipeline driver that executes the address and data phases parallelly.</li>\n</ol>","a":[{"id":1233820,"option":"1","correct":false},{"id":1233821,"option":"2","correct":true},{"id":1233822,"option":"3","correct":false},{"id":1233823,"option":"4","correct":false}]},{"q":"<p>In UVM methodology, you are given the following two code statements. Which of these statements represent the tasks performed by them correctly:</p>\n\n<p><strong>Code statements</strong></p>\n\n<ol>\n\t<li>\n\t<pre class=\"prettyprint\"><code>virtual function void set_name (string name) </code></pre>\n\t</li>\n\t<li>\n\t<pre class=\"prettyprint\"><code>virtual function string get_full_name ()</code></pre>\n\t</li>\n</ol>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>1. Returns the full name of the object as provided by the name argument in the new constructor or set_name method.<br>\n\t2. Returns the hierarchical name of the object as provided in the name argument. </li>\n\t<li>1. Returns the name of the object as provided by the name argument in the new constructor or set_name method.<br>\n\t2. Returns the full hierarchical name of the object. </li>\n\t<li>1. Returns the full hierarchical name of the object. <br>\n\t2. Returns the name of the object as provided by the name argument in the new constructor or set_name method.</li>\n</ol>","a":[{"id":1233348,"option":"1","correct":false},{"id":1233349,"option":"2","correct":true},{"id":1233350,"option":"3","correct":false},{"id":1233351,"option":"None of these","correct":false}]},{"q":"<p>In UVM methodology, you are given the following bit. Which of these statements about this bit are correct:</p>\n\n<p><strong>Bit</strong></p>\n\n<pre class=\"prettyprint\"><code>static bit use_uvm_seeding = 1</code></pre>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>This bit enables or disables the UVM seeding mechanism. </li>\n\t<li>It globally affects the operations of the reseed method.</li>\n\t<li>When disabled, UVM-based objects are seeded based on their type and full hierarchical name rather than allocation order</li>\n\t<li>When enabled, UVM-based objects are seeded based on their type and full hierarchical name rather than allocation order</li>\n</ol>","a":[{"id":1233344,"option":"1, 2, and 3","correct":false},{"id":1233345,"option":"1, 2, and 4","correct":true},{"id":1233346,"option":"2 and 3","correct":false},{"id":1233347,"option":"1 and 4","correct":false}]},{"q":"<p>In UVM methodology, you are given the following interpretations. Which of these enum values perform the provided interpretations:</p>\n\n<p><strong>Interpretations</strong></p>\n\n<ol>\n\t<li>The transaction is accepted. Also, neither the transaction object, the phase, nor the delay arguments is modified.</li>\n\t<li>The transaction is modified. Also, the transaction object, the phase, or the delay arguments may have been modified.</li>\n\t<li>The transaction execution is complete. Also, the transaction object, the phase, or the delay arguments may have been modified. </li>\n</ol>\n\n<p><strong>Enum values</strong></p>\n\n<ol>\n\t<li>1. UVM_TLM_ACCEPTED<br>\n\t2. UVM_TLM_UPDATED<br>\n\t3. UVM_TLM_COMPLETED</li>\n\t<li>1. UVM_TLM_COMPLETED<br>\n\t2. UVM_TLM_ACCEPTED<br>\n\t3. UVM_TLM_UPDATED</li>\n\t<li>1. UVM_TLM_COMPLETED<br>\n\t2. UVM_TLM_UPDATED<br>\n\t3. UVM_TLM_ACCEPTED</li>\n\t<li>1. UVM_TLM_UPDATED<br>\n\t2. UVM_TLM_COMPLETED<br>\n\t3. UVM_TLM_ACCEPTED</li>\n</ol>","a":[{"id":1233340,"option":"1","correct":true},{"id":1233341,"option":"2","correct":false},{"id":1233342,"option":"3","correct":false},{"id":1233343,"option":"4","correct":false}]},{"q":"<p>In UVM methodology, you want to remove all extension containers from the generic payload. Which of the following extensions can be used to perform this task?</p>","a":[{"id":1233336,"option":"clear_extension()","correct":false},{"id":1233337,"option":"get_num_extensions()","correct":false},{"id":1233338,"option":"get_extension()","correct":false},{"id":1233339,"option":"clear_extensions()","correct":true}]},{"q":"<p>In UVM methodology, which of these tasks are performed by the following:</p>\n\n<ol>\n\t<li>Transaction-level interface</li>\n\t<li>TLM port</li>\n</ol>\n\n<p><strong>Tasks</strong></p>\n\n<ol>\n\t<li>1. It defines a set of methods that use transaction objects as arguments.<br>\n\t2. It defines the set of methods to be used for a particular connection.</li>\n\t<li>\n\t<p>1. It defines the set of methods to be used for a particular connection.<br>\n\t2. It defines a set of methods that use transaction objects as arguments.</p>\n\t</li>\n\t<li>\n\t<p>1. It defines a set of methods that use transaction objects as connections.<br>\n\t2. It defines the set of methods to be used for a particular argument.</p>\n\t</li>\n</ol>","a":[{"id":1233332,"option":"1","correct":true},{"id":1233333,"option":"2","correct":false},{"id":1233334,"option":"3","correct":false},{"id":1233335,"option":"None of these","correct":false}]},{"q":"<p>In UVM methodology, an object contains a behavior for generating a stimulus. It can operate hierarchically with one sequence called the parent sequence. This sequence can further invoke another sequence called the child sequence.</p>\n\n<p>Which of the following options refer to this object in the provided scenario?</p>\n\n<p> </p>\n\n<p> </p>","a":[{"id":1233260,"option":"UVM driver","correct":false},{"id":1233261,"option":"UVM agent","correct":false},{"id":1233262,"option":"UVM sequence","correct":true},{"id":1233263,"option":"UVM monitor","correct":false}]},{"q":"<p>In UVM methodology, which of the following statements about a <strong>testbench</strong> are correct:</p>\n\n<ol>\n\t<li>It instantiates the Design Under Test (DUT) module.</li>\n\t<li>It instantiates the UVM test class.</li>\n\t<li>It configures the connections between DUT and the test class.</li>\n</ol>\n\n<p> </p>","a":[{"id":1233196,"option":"1 and 2","correct":false},{"id":1233197,"option":"2 and 3","correct":false},{"id":1233198,"option":"1 and 3","correct":false},{"id":1233199,"option":"All of these","correct":true}]},{"q":"<p>In UVM methodology, the <strong>UVM class</strong> library provides which of the following generic utilities:</p>\n\n<ol>\n\t<li>Component hierarchy</li>\n\t<li>Transaction library model (TLM)</li>\n\t<li>Configuration database</li>\n</ol>\n\n<p> </p>","a":[{"id":1233192,"option":"1 and 2","correct":false},{"id":1233193,"option":"2 and 3","correct":false},{"id":1233194,"option":"1 and 3","correct":false},{"id":1233195,"option":"All of these","correct":true}]},{"q":"<p>Consider a VLSI manufacturing process. This process is characterized by the following parameters. The area of the chip gives a yield of <span class=\"mathjax-latex\">\\(0.62\\)</span>. The process uses 8-inch wafers and the cost of processing a wafer prior to the testing is <span class=\"mathjax-latex\">\\($100\\)</span>. The wafer has <span class=\"mathjax-latex\">\\(400\\)</span> chips, thus, the total processing cost per chip is <span class=\"mathjax-latex\">\\(40\\)</span> cents. The processing cost is distributed over <span class=\"mathjax-latex\">\\(62\\%\\)</span> of good chips. </p>\n\n<p>The chip size is increased by <span class=\"mathjax-latex\">\\(10\\%\\)</span> due to the addition of the hardware for the design for testability (DFT). Now, the yield obtained is <span class=\"mathjax-latex\">\\(0.60\\)</span>. However, the wafer can only accommodate approximately <span class=\"mathjax-latex\">\\(354\\)</span> chips. The new processing cost per chip is 46 cents. Determine the percentage increase over the non-DFT design.</p>\n\n<p><strong>Parameters</strong></p>\n\n<ol>\n\t<li>Defect density, <span class=\"mathjax-latex\">\\(d=1.25\\ defects/cm^2\\)</span> </li>\n\t<li>Clustering parameters, <span class=\"mathjax-latex\">\\(\\alpha = 0.5\\)</span></li>\n</ol>","a":[{"id":1232425,"option":"5","correct":false},{"id":1232426,"option":"10","correct":false},{"id":1232427,"option":"15","correct":true},{"id":1232428,"option":"25","correct":false}]},{"q":"<p>You are required to produce a chip according to a customer's requirements. Which of the following verifications are some of the important verification processes that must be performed during the chip's manufacturing process:</p>\n\n<ol>\n\t<li>Verification of RTL design with specifications </li>\n\t<li>Verification of logic circuits with RTL design</li>\n</ol>","a":[{"id":1232421,"option":"1","correct":false},{"id":1232422,"option":"2","correct":false},{"id":1232423,"option":"Both of these","correct":true},{"id":1232424,"option":"None of these","correct":false}]},{"q":"<p>In digital verification, you are given two functions <span class=\"mathjax-latex\">\\(F\\)</span> and <span class=\"mathjax-latex\">\\(G\\)</span>. Which of the following statements about the <strong>generalized cofactor</strong> w.r.t. the provided functions is correct:</p>\n\n<ol>\n\t<li>The generalized cofactor of F w.r.t. <span class=\"mathjax-latex\">\\(G\\)</span> is the function <span class=\"mathjax-latex\">\\(F_{G}\\)</span> such that for each input combination satisfying <span class=\"mathjax-latex\">\\(G\\)</span>, the outputs of <span class=\"mathjax-latex\">\\(F\\)</span> and FG are inverse.</li>\n\t<li>The generalized cofactor of F w.r.t. <span class=\"mathjax-latex\">\\(G\\)</span> is the function <span class=\"mathjax-latex\">\\(F_{G}\\)</span> such that for each input combination satisfying <span class=\"mathjax-latex\">\\(G\\)</span>, the outputs of <span class=\"mathjax-latex\">\\(F\\)</span> and FG are exponential.</li>\n\t<li>The generalized cofactor of F w.r.t. <span class=\"mathjax-latex\">\\(G\\)</span> is the function <span class=\"mathjax-latex\">\\(F_{G}\\)</span> such that for each input combination satisfying <span class=\"mathjax-latex\">\\(G\\)</span>, the outputs of <span class=\"mathjax-latex\">\\(F\\)</span> and FG are identical.</li>\n\t<li>The generalized cofactor of F w.r.t. <span class=\"mathjax-latex\">\\(G\\)</span> is the function <span class=\"mathjax-latex\">\\(F\\)</span> such that for each input combination satisfying <span class=\"mathjax-latex\">\\(F_{G}\\)</span>, the outputs of <span class=\"mathjax-latex\">\\(F\\)</span> and <span class=\"mathjax-latex\">\\(G\\)</span> are identical.</li>\n</ol>","a":[{"id":1232284,"option":"1","correct":false},{"id":1232285,"option":"2","correct":false},{"id":1232286,"option":"3","correct":true},{"id":1232287,"option":"4","correct":false}]},{"q":"<p>In digital verification, which of the following statements about a <strong>data-flow network</strong> and <strong>Petri net </strong>are correct: </p>\n\n<ol>\n\t<li>In a data-flow network, each communication can transfer a value such as integers or Boolean. Also, the buffers have the FIFO semantics.</li>\n\t<li>In a data-flow network, each communication can not transfer a value. Also, the buffers have the LIFO semantics.</li>\n\t<li>In a Petri net, no value is transferred by any communication. The only possible transfer can be the transition firing sequence. </li>\n\t<li>In a Petri net, each communication can transfer a value such as integers or Boolean. </li>\n</ol>","a":[{"id":1232296,"option":"1 and 3","correct":true},{"id":1232297,"option":"2 and 3","correct":false},{"id":1232298,"option":"1 and 4","correct":false},{"id":1232299,"option":"2 and 4","correct":false}]},{"q":"<p>In digital verification, which of the following statement about <strong>state diagrams</strong> is correct:</p>\n\n<ol>\n\t<li>It represents only the implementation of a design. The details of the functionality are not considered.</li>\n\t<li>It represents only the functionality of a design. The details of the implementation are not considered.</li>\n\t<li>It represents both the functionality and implementation of a design.</li>\n\t<li>It does not represent the functionality or the implementation of a design. </li>\n</ol>","a":[{"id":1232288,"option":"1","correct":false},{"id":1232289,"option":"2","correct":true},{"id":1232290,"option":"3","correct":false},{"id":1232291,"option":"4","correct":false}]},{"q":"<p>In digital verification, which of the following statements about <strong>fault simulation</strong> are correct:</p>\n\n<ol>\n\t<li><span class=\"mathjax-latex\">\\(\\frac{M}{N-1}\\)</span> simulation runs are required for a total of <span class=\"mathjax-latex\">\\(M\\)</span> fault in a circuit.</li>\n\t<li><span class=\"mathjax-latex\">\\(\\frac{M-1}{N}\\)</span> simulation runs are required for a total of <span class=\"mathjax-latex\">\\(M\\)</span> fault in a circuit.</li>\n\t<li><span class=\"mathjax-latex\">\\(\\frac{M}{N}\\)</span> simulation runs are required for a total of <span class=\"mathjax-latex\">\\(M\\)</span> fault in a circuit.</li>\n</ol>\n\n<p> </p>","a":[{"id":1227482,"option":"1","correct":true},{"id":1227483,"option":"2","correct":false},{"id":1227484,"option":"3","correct":false},{"id":1227485,"option":"None of these","correct":false}]},{"q":"<p>In fault analysis, it is assumed that a set of multiple faults to be covered is the set of all frontier faults. To perform this, you require two main phases. Determine the phases.</p>\n\n<ol>\n\t<li>Propagation</li>\n\t<li>Backward</li>\n\t<li>Forward</li>\n\t<li>Delay</li>\n</ol>","a":[{"id":1227450,"option":"1, 2","correct":true},{"id":1227451,"option":"2, 3","correct":false},{"id":1227452,"option":"1, 3","correct":false},{"id":1227453,"option":"3, 4","correct":false}]},{"q":"<p>In digital verification, which of the following statements about <strong>fault simulation</strong> is correct:</p>\n\n<ol>\n\t<li>It is the process of simulating a circuit first and then checking for faults in the circuit.</li>\n\t<li>It is the process of simulating a circuit in the presence of faults.</li>\n\t<li>It is the process of removing faults from the circuit and then simulating the circuit.</li>\n\t<li>It is the process of simulating a circuit without the presence of any faults in the circuit.</li>\n</ol>\n\n<p> </p>","a":[{"id":1227446,"option":"1","correct":false},{"id":1227447,"option":"2","correct":true},{"id":1227448,"option":"3","correct":false},{"id":1227449,"option":"4","correct":false}]},{"q":"<p>In handshake protocols, which of the following options represent the types of protocols used in any practical circuit:</p>\n\n<ol>\n\t<li>4-phase bundled-data </li>\n\t<li>2-phase bundled-data </li>\n\t<li>4-phase dual-rail</li>\n\t<li>3-phase dual-rail</li>\n</ol>","a":[{"id":1226095,"option":"1, 2, and 3","correct":true},{"id":1226096,"option":"2, 3, and 4","correct":false},{"id":1226097,"option":"1, 3, and 4","correct":false},{"id":1226098,"option":"All of these","correct":false}]},{"q":"<p>In signal handshaking, which of these protocols are implemented in the following code:</p>\n\n<pre class=\"prettyprint\"><code>o1.send(A)                         o2.rec()\n   {                                   {\n     data = A;                           R = req;\n     sync();                             while(R==req) wait();    \n     X = ack;                            A = data;\n     req = !req;                         ack = !ack;\n     while (X==ack) wait()               return A;\n   }                                   }</code></pre>\n\n<p> </p>","a":[{"id":1226391,"option":"One-phase handshake","correct":false},{"id":1226392,"option":"Four-phase handshake","correct":false},{"id":1226393,"option":"Two-phase handshake","correct":true},{"id":1226394,"option":"None of these","correct":false}]},{"q":"<p>You are given the following behavioral program. The call to the <strong>sync()</strong> function ensures that the data is visible on all the data nets at the receiver before <strong>req </strong>is asserted. You create the provided FIFO stage by placing <strong>send</strong> and <strong>rec</strong> together in an infinite loop. Which of these will be formed if you make a chain of these stages that run in parallel: </p>\n\n<p><strong>Behavioral program</strong></p>\n\n<pre class=\"prettyprint\"><code>o1.send(A)                        o2.rec()\n   {                                 {\n     while (ack) wait();               while(!req) wait;\n     data = A;                         A = data;\n     sync();                           ack = 1;\n     req = 1;                          while (req) wait();\n     while (!ack) wait();              ack = 0; \n     req = 0;                          return A;\n   }                                 }</code></pre>\n\n<p><strong>FIFO stage</strong></p>\n\n<pre class=\"prettyprint\"><code> while(1) o2.send(o1.rec());\n while(1) o3.send(o2.rec());\n while(1) o4.send(o3.rec());\n  ...</code></pre>\n\n<p> </p>","a":[{"id":1226355,"option":"Internal bus","correct":false},{"id":1226356,"option":"Multiplexer ","correct":false},{"id":1226357,"option":"LIFO queue","correct":false},{"id":1226358,"option":"FIFO queue","correct":true}]},{"q":"<p>In handshaking protocols, The GPIB protocol first sends out a <strong>data ready</strong> signal but does not pass the data until it receives a <strong>data valid</strong> signal. Which of the following statements represent the reason for this:</p>\n\n<ol>\n\t<li>The data on the GPIB bus can be broadcasted to a number of devices at the same time. Thus, all devices must first raise their <strong>not ready for data </strong>(NRFD) lines to indicate that the devices are ready for data.</li>\n\t<li>The data on the GPIB bus can be broadcasted to one device only. Thus, that device must first raise it's <strong>not ready for data </strong>(NRFD) lines to indicate that the device is ready for data.</li>\n\t<li>The data on the GPIB bus can be broadcasted to a number of devices at the same time. Thus, all devices must first raise their <strong>ready for data </strong>(RFD) lines to indicate that the devices are not ready for data.</li>\n\t<li>The data on the GPIB bus can be broadcasted to one device only. Thus, the device must first raise it's <strong>ready for data </strong>(RFD) lines to indicate that the device is not ready for data.</li>\n</ol>","a":[{"id":1226173,"option":"1","correct":true},{"id":1226174,"option":"2","correct":false},{"id":1226175,"option":"3","correct":false},{"id":1226176,"option":"4","correct":false}]},{"q":"<p>In handshake protocols, which of the following statements about the term <strong>bundled-data</strong> or <strong>single-rail</strong> is correct:</p>\n\n<ol>\n\t<li>It represents the scenario where the data signals use the AND gates to encode information. Also, separate requests and acknowledge wires are bundled with the data signals. </li>\n\t<li>It represents the scenario where the data signals use normal Boolean levels to encode information. Also, separate requests and acknowledge wires are bundled with the data signals. </li>\n\t<li>It represents the scenario where the data signals use normal Boolean levels to encode information. Also, separate requests and acknowledge wires are bundled with the encoded information.</li>\n\t<li>It represents the scenario where the data signals use the OR gates to encode information. Also, separate requests and acknowledge wires are bundled with the encoded information.  </li>\n</ol>","a":[{"id":1222201,"option":"1","correct":false},{"id":1222202,"option":"2","correct":true},{"id":1222203,"option":"3","correct":false},{"id":1222204,"option":"4","correct":false}]},{"q":"<p>In asynchronous circuit designs, which of the following statements about the <strong>Muller C element</strong> are correct:</p>\n\n<ol>\n\t<li>It is a state-holding element that is similar to an asynchronous set-reset latch. </li>\n\t<li>When both inputs are 0 the output is set to 1. Also, when both inputs are 1 the output is set to 0. </li>\n\t<li>When both inputs are 0 the output is set to 0. Also, when both inputs are 1 the output is set to 1. </li>\n\t<li>For other input combinations, the output does not change. </li>\n</ol>","a":[{"id":1226059,"option":"1, 2, and 3","correct":false},{"id":1226060,"option":"2, 3, and 4","correct":false},{"id":1226061,"option":"1, 3, and 4","correct":true},{"id":1226062,"option":"All of these","correct":false}]},{"q":"<p>What is the output of the following SystemVerilog code:</p>\n\n<pre class=\"prettyprint\"><code>class sample;\n  byte p_id;\n  static byte no_of_p_created;\n  function new();\n    no_of_p_created++;\n    p_id = no_of_p_created;\n  endfunction\n  function void display();\n    $display(\"\\t packet_id  = %0d\",p_id);\n  endfunction\nendclass\n \nmodule sample_properties;\n  sample pkt[3];\n  initial begin\n    foreach(pkt[i]) begin\n      pkt[i] = new();\n      pkt[i].display();\n    end\n  end \nendmodule</code></pre>\n\n<p><strong>Outputs</strong></p>\n\n<ol>\n\t<li>\n\t<pre class=\"prettyprint\"><code>packet_id  = 1\npacket_id  = 2\npacket_id  = 3</code></pre>\n\t</li>\n\t<li> \n\t<pre class=\"prettyprint\"><code>packet_id  = 3\npacket_id  = 2\npacket_id  = 1</code></pre>\n\t</li>\n\t<li> \n\t<pre class=\"prettyprint\"><code>packet_id  = 1\npacket_id  = 2</code></pre>\n\t</li>\n\t<li> \n\t<pre class=\"prettyprint\"><code>packet_id  = 2\npacket_id  = 3</code></pre>\n\t</li>\n</ol>\n\n<p> </p>","a":[{"id":1221179,"option":"1","correct":true},{"id":1221180,"option":"2","correct":false},{"id":1221181,"option":"3","correct":false},{"id":1221182,"option":"4","correct":false}]},{"q":"<p>In SystemVerilog, you are given the following code that represents a top-level algorithm with two shifts at the abstraction level. Determine at which of these statements from the code will the two shifts occur.<br>\n<strong>Code</strong></p>\n\n<pre class=\"prettyprint\"><code>task main_process_loop(uint32 n_transfers, IO_BFM io_unit);\n  for (uint32 x=0; x &lt; n_transfers; ++x) begin\n     BFM_command command = new (\"a_command\");\n     assert (command.randomize());\n     io_unit.top.driver.process_command (command);\n     for (uint32 y=0; y &lt; 300; ++y) begin\n       @ (posedge (iface_.clk));\n     end\n  end\nendtask\n</code></pre>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>First shift—io_unit.top.driver<br>\n\tSecond shift—@(posedge(iface_.clk))</li>\n\t<li>First shift—for (uint32 x=0; x &lt; n_transfers; ++x)<br>\n\tSecond shift—io_unit.top.driver</li>\n\t<li>First shift—io_unit.top.driver<br>\n\tSecond shift—for (uint32 x=0; x &lt; n_transfers; ++x)</li>\n\t<li>First shift—begin<br>\n\tSecond shift—for (uint32 y=0; y &lt; 300; ++y)</li>\n</ol>","a":[{"id":1220544,"option":"1","correct":true},{"id":1220545,"option":"2","correct":false},{"id":1220546,"option":"3","correct":false},{"id":1220547,"option":"4","correct":false}]},{"q":"<p>In SystemVerilog, which of the following statements about <strong>dynamic</strong> and <strong>associative</strong> arrays are correct:</p>\n\n<ol>\n\t<li>Dynamic arrays are one-dimensional arrays. In these, the size of the array cannot be changed dynamically. </li>\n\t<li>The object-oriented class method allows you to set and change the size of the dynamic arrays during the compile time.</li>\n\t<li>In associative arrays, the storage for each element in the array is allocated before the run time. </li>\n\t<li>The firsts() and previous() methods can be used to work with the associative arrays.</li>\n</ol>\n\n<p> </p>","a":[{"id":1220217,"option":"1, 2, and 3","correct":false},{"id":1220218,"option":"2, 3, and 4","correct":false},{"id":1220219,"option":"All of these","correct":false},{"id":1220220,"option":"None of these","correct":true}]},{"q":"<p>In SystemVerilog, you are given the following array. What do the provided code statements perform:</p>\n\n<p><strong>Array</strong></p>\n\n<pre class=\"prettyprint\"><code> bit [31:0] src[5] = ’{10,12,20,3,14},\n dst[5] = ’{55,44,32,21,1};</code></pre>\n\n<p><strong>Code statements</strong> </p>\n\n<p><em>Code statement 1</em></p>\n\n<pre class=\"prettyprint\"><code>if (src==dst)\n $display(\"src == dst\");\nelse\n $display(\"src != dst\");</code></pre>\n\n<p><em>Code statement 2</em></p>\n\n<pre class=\"prettyprint\"><code>src[0] = 5;</code></pre>\n\n<p> </p>\n\n<p> </p>","a":[{"id":1218720,"option":"1. Compares the two arrays\r\n2. Changes two elements in the array","correct":false},{"id":1218721,"option":"1. Compares the two arrays\r\n2. Changes one element ","correct":true},{"id":1218722,"option":"1. Checks if the element is equal to the index value\r\n2. Compares first two values of the two arrays","correct":false},{"id":1218723,"option":"1. Compares the two arrays\r\n2. Checks if the element is equal","correct":false}]},{"q":"<p>In RTL, which of these statements represent the error (if any) in the following code:</p>\n\n<p><strong>Code</strong></p>\n\n<pre class=\"prettyprint\"><code>always @(posedge clk) begin\n  if(reset)\n    f &lt;= 1'b0;\nend\nalways @(posedge clk) begin\n  if(count)\n    f &lt;= a;\nend</code></pre>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>The code is incorrect because signal f is driven from the same <strong>always</strong> block. The signal must be driven from a different <strong>always</strong> block.</li>\n\t<li>The code is incorrect because the signal f is driven from two different <strong>always</strong> blocks. The signal must be driven from one <strong>always</strong> block only.</li>\n\t<li>The code is incorrect because reset cannot be used in an <strong>always</strong> block.</li>\n\t<li>The code is correct.</li>\n</ol>","a":[{"id":1213403,"option":"1","correct":false},{"id":1213404,"option":"2","correct":true},{"id":1213405,"option":"3","correct":false},{"id":1213406,"option":"4","correct":false}]},{"q":"<p>In RTL, you require a mechanism to specify when and which RT operations must be performed on an algorithm. Which of these methods will you use to enforce the following:</p>\n\n<ol>\n\t<li>Order of RT operations</li>\n\t<li>Selectively perform certain RT operations based on external commands or internal status</li>\n</ol>\n\n<p><strong>Methods</strong></p>\n\n<ol>\n\t<li>Control path</li>\n\t<li>Register</li>\n\t<li>Timing diagram</li>\n\t<li>Clock</li>\n</ol>","a":[{"id":1212761,"option":"1","correct":true},{"id":1212762,"option":"2","correct":false},{"id":1212763,"option":"3","correct":false},{"id":1212764,"option":"4","correct":false}]},{"q":"<p>In RTL coding, which of the following statements about the <strong>always </strong>block is correct:</p>\n\n<ol>\n\t<li>Any statement inside this block is executed until the line that contains the <strong>begin</strong> keyword.</li>\n\t<li>Any statement inside this block is executed until the <strong>end</strong> keyword.</li>\n\t<li>Any statement inside this block is terminated until the line that contains the <strong>begin</strong> keyword.</li>\n\t<li>No statement inside this block is executed.</li>\n</ol>","a":[{"id":1213107,"option":"1","correct":false},{"id":1213108,"option":"2","correct":true},{"id":1213109,"option":"3","correct":false},{"id":1213110,"option":"4","correct":false}]},{"q":"<p>In RTL, which of these options is the equivalent of the following Verilog code:</p>\n\n<pre class=\"prettyprint\"><code>if (s == 1)\n  f = x;\nelse\n  f = y;</code></pre>\n\n<p><strong>Options</strong></p>\n\n<p><strong>1</strong></p>\n\n<pre class=\"prettyprint\"><code>if s is logic 1\n  f gets y\notherwise\n  f gets x</code></pre>\n\n<p><strong>2</strong></p>\n\n<pre class=\"prettyprint\"><code>if s is logic 1\n  f gets x\notherwise\n  f gets y</code></pre>\n\n<p><strong>3</strong></p>\n\n<pre class=\"prettyprint\"><code>if s is logic 0\n  f gets x\notherwise\n  f gets y</code></pre>\n\n<p><strong>4</strong></p>\n\n<pre class=\"prettyprint\"><code>if s is logic 1\n  f gets x</code></pre>\n\n<p><strong> </strong></p>","a":[{"id":1213111,"option":"1","correct":false},{"id":1213112,"option":"2","correct":true},{"id":1213113,"option":"3","correct":false},{"id":1213114,"option":"4","correct":false}]},{"q":"<p>In SystemVerilog, you are given the following code statement. Which of these statements about this scenario are correct:</p>\n\n<p><strong>Code statement</strong></p>\n\n<pre class=\"prettyprint\"><code>int V_arr[0:15]; </code></pre>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>The code statement represents the declaration of a fixed-sized, two-dimensional array.</li>\n\t<li>The code statement represents the declaration of a fixed-sized, one-dimensional array.</li>\n\t<li>The code statement represents an unpacked array.</li>\n\t<li>The code statement represents a packed array.</li>\n</ol>","a":[{"id":1218524,"option":"1 and 3","correct":false},{"id":1218525,"option":"1 and 4","correct":false},{"id":1218526,"option":"2 and 3","correct":true},{"id":1218527,"option":"2 and 4","correct":false}]},{"q":"<p>Which of the following statements represent the advantages of SystemVerilog:</p>\n\n<ol>\n\t<li>It contains built-in support for searching and sorting operations.</li>\n\t<li>It supports abstract data structures.</li>\n\t<li>It has better performance and less memory utilization. <br>\n\t </li>\n</ol>","a":[{"id":1218415,"option":"1 and 2","correct":false},{"id":1218416,"option":"2 and 3","correct":false},{"id":1218417,"option":"1 and 3","correct":false},{"id":1218418,"option":"All of these","correct":true}]},{"q":"<p>Which of the following are key properties of a Hardware Descriptive Language (HDL):</p>\n\n<ol>\n\t<li>It encapsulates the concepts of connectivity, concurrency, entity, and timing.</li>\n\t<li>It consists of constructs for structural implementations, behavioral descriptions, and hierarchical design processes.</li>\n\t<li>It contains the description of the operations and structures only in the gate level.</li>\n</ol>\n\n<p> </p>","a":[{"id":1210882,"option":"1 and 2","correct":true},{"id":1210883,"option":"2 and 3","correct":false},{"id":1210884,"option":"1 and 3","correct":false},{"id":1210885,"option":"All of these","correct":false}]},{"q":"<p>In handshake protocols, handshaking reduces the bandwidth at the clock crossing interface. Which of the following statements represent the cause of this problem:</p>\n\n<ol>\n\t<li>Each piece of data has many cycles of parallel handshaking.</li>\n\t<li>Each piece of data has one handshaking task with multiple sub-handshaking signals.</li>\n\t<li>Each piece of data has many cycles of series of handshaking.</li>\n\t<li>Handshaking does not reduce the bandwidth at the clock crossing interface.</li>\n</ol>\n\n<p> </p>","a":[{"id":1222931,"option":"1","correct":false},{"id":1222932,"option":"2","correct":false},{"id":1222933,"option":"3","correct":true},{"id":1222934,"option":"4","correct":false}]},{"q":"<p>In handshake protocols, you must never synchronize the same signal in multiple places. Which of the following approaches can be used to overcome this problem:</p>\n\n<ol>\n\t<li>Bus synchronization—Using single signal synchronizers on each bit</li>\n\t<li>Handshaking—A single point of synchronization for the entire bus</li>\n</ol>\n\n<p> </p>","a":[{"id":1222687,"option":"1","correct":false},{"id":1222688,"option":"2","correct":true},{"id":1222689,"option":"Both of these","correct":false},{"id":1222690,"option":"None of these","correct":false}]},{"q":"<p>In handshake protocols, a sender is an active party and it initiates all the data transfer over a channel. Which of the following channels is referred to in this scenario?</p>","a":[{"id":1222445,"option":"Pull","correct":false},{"id":1222446,"option":"Push","correct":true},{"id":1222447,"option":"Parallel","correct":false},{"id":1222448,"option":"None of these","correct":false}]},{"q":"<p>You are given the following SystemVerilog code. The simulator displays a run time warning. Which of these reasons represent the cause of this warning:</p>\n\n<p><strong>Code</strong></p>\n\n<pre class=\"prettyprint\"><code>module priority_if;\n  int x,y,z;\n   \n  initial begin\n     x=50;\n     y=20;\n     z=40;\n   \n     priority if ( x &lt; y ) $display(\"\\t x is less than y\");\n     else     if ( x &lt; z ) $display(\"\\t x is less than z\");\n  end\n endmodule</code></pre>\n\n<p><strong>Reasons</strong></p>\n\n<ol>\n\t<li>No condition matches in the 'else if' statement.</li>\n\t<li>No condition matches in the 'priority if' statement.</li>\n\t<li>The priority if statement cannot be used with else if statement.</li>\n\t<li>The simulator does not display any warning.</li>\n</ol>","a":[{"id":1221427,"option":"1","correct":false},{"id":1221428,"option":"2","correct":true},{"id":1221429,"option":"3","correct":false},{"id":1221430,"option":"4","correct":false}]},{"q":"<p>In SystemVerilog, which of the following options represents an unsigned data type:</p>\n\n<ol>\n\t<li>shortint</li>\n\t<li>int</li>\n\t<li>bit</li>\n\t<li>longint</li>\n</ol>","a":[{"id":1218427,"option":"1","correct":false},{"id":1218428,"option":"2","correct":false},{"id":1218429,"option":"3","correct":true},{"id":1218430,"option":"4","correct":false}]},{"q":"<p>In RTL, a basic action in RT methodology is the <strong>register transfer</strong> operation, which is represented by the following notation. Which of these statements about this scenario are correct:</p>\n\n<p><strong>Notation</strong><br>\n<span class=\"mathjax-latex\">\\(r_{dest}\\ &lt;-- \\ f(r_{src1}, r_{src2}, \\dots, r_{srcn})\\)</span></p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li><span class=\"mathjax-latex\">\\(r_{dest}\\)</span> represents the destination register.</li>\n\t<li><span class=\"mathjax-latex\">\\(r_{src1}, r_{src2}, \\dots, r_{srcn}\\)</span> are the source registers and they represent the outputs of the registers.</li>\n\t<li>The new value of <span class=\"mathjax-latex\">\\(r_{dest}\\)</span> is calculated based on <span class=\"mathjax-latex\">\\(f(r_{src1}, r_{src2}, \\dots, r_{srcn})\\)</span> and the result is stored in <span class=\"mathjax-latex\">\\(r_{dest}\\)</span> during the next rising edge of the clock.</li>\n</ol>","a":[{"id":1212753,"option":"1 and 2","correct":false},{"id":1212754,"option":"2 and 3","correct":false},{"id":1212755,"option":"1 and 3","correct":false},{"id":1212756,"option":"All of these","correct":true}]},{"q":"<p>Which of the following are important RTL-coding guidelines:</p>\n\n<ol>\n\t<li>Isolating necessary asynchronous logic into separate blocks</li>\n\t<li>Describing circuits with respect to their logic gates and the wire connections between them</li>\n\t<li>Removing redundant conditions</li>\n\t<li>Using parenthesis to guide synthesis</li>\n</ol>","a":[{"id":1213055,"option":"1, 2, and 3","correct":false},{"id":1213056,"option":"2, 3, and 4","correct":false},{"id":1213057,"option":"1, 3, and 4","correct":true},{"id":1213058,"option":"All of these","correct":false}]},{"q":"<p>In RTL coding, which of these statements represents the difference between Code 1 and Code 2?</p>\n\n<p><strong>Code 1</strong></p>\n\n<pre class=\"prettyprint\"><code>wire X_in, Y_in, Z_in;\nreg X_out, Y_out, Z_out;\nalways @( posedge clk )\nbegin\n X_out &lt;= X_in;\n Y_out &lt;= Y_out + 1;\n Z_out &lt;= Z_out + 1;\nend </code></pre>\n\n<p><strong>Code 2</strong></p>\n\n<pre class=\"prettyprint\"><code>wire X_in, Y_in, Z_in;\nreg X_out, Y_out, Z_out;\nalways @( posedge clk )\nbegin\n X_out &lt;= X_in;\n Y_out &lt;= Y_in;\n Z_out &lt;= Z_in;\nend\nassign Y_in = X_out + 1;\nassign Z_in = Y_out + 1;</code></pre>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>Code 1 and Code 2 have different behaviors—Code 1 generates the combinational logic separately.</li>\n\t<li>Code 1 and Code 2 have the same behavior but Code 2 generates the combinational logic separately.</li>\n\t<li>Code 1 and Code 2 have the same behavior but Code 1 generates the combinational logic separately.</li>\n\t<li>Code 1 and Code 2 have different behaviors—Code 2 generates the combinational logic separately.</li>\n</ol>","a":[{"id":1213115,"option":"1","correct":false},{"id":1213116,"option":"2","correct":true},{"id":1213117,"option":"3","correct":false},{"id":1213118,"option":"4","correct":false}]},{"q":"<p>In HDL, which of the following statements about <strong>Verilog</strong> are correct:</p>\n\n<ol>\n\t<li>It uses a four-value logic—0, 1, True, x. Here, x represents the output that is computed but cannot be displayed because of its large value.</li>\n\t<li>It uses a four-value logic—0, 1, z, None. Here, z represents a high-impedance value.</li>\n\t<li>It uses a four-value logic—0, 1, x, y. Here, x represents the output that Verilog is unable to compute and z represents a high-impedance value. </li>\n\t<li>x AND 1=x but x AND 0=0</li>\n</ol>","a":[{"id":1210894,"option":"1 and 2","correct":false},{"id":1210895,"option":"2 and 3","correct":false},{"id":1210896,"option":"3 and 4","correct":true},{"id":1210897,"option":"1 and 4","correct":false}]},{"q":"<p>The following syntax represents the <strong>wait</strong> statement in VHDL. Which of these statements about this scenario are correct?</p>\n\n<p><strong>Syntax</strong></p>\n\n<pre class=\"prettyprint\"><code>process\n     wait until expression;\n     .\n     .\n     .\nend process;</code></pre>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>No process sensitivity list is required or allowed when it is used in a concurrent process.</li>\n\t<li>No process sensitivity list is required or allowed when it is used in a sequential process.</li>\n\t<li>It can be used only in synthesizable designs.</li>\n\t<li>It must be located at the beginning or the end of a process.</li>\n\t<li>It starts the evaluation of an event and then evaluates that event to False.</li>\n</ol>","a":[{"id":1212473,"option":"1 and 4","correct":false},{"id":1212474,"option":"2 and 4","correct":true},{"id":1212475,"option":"3 and 4","correct":false},{"id":1212476,"option":"3 and 5","correct":false}]},{"q":"<p>In digital design, consider a standard TTL logic design.</p>\n\n<p>You are given a current source of <span class=\"mathjax-latex\">\\(400\\mu A\\)</span> and each gate requires a current of <span class=\"mathjax-latex\">\\(40 \\mu A\\)</span> the TTL logic design to operate correctly. Each gate input supplies a current of <span class=\"mathjax-latex\">\\(1.6 \\mu A\\)</span> and has a fan-out of 10.</p>\n\n<p>Determine the current sink value for all the gate inputs connected to the TTL logic design.</p>","a":[{"id":1208756,"option":"16 mA","correct":true},{"id":1208757,"option":"0.16mA","correct":false},{"id":1208758,"option":"100 mA","correct":false},{"id":1208759,"option":"0.1 mA","correct":false}]},{"q":"<p> In VHDL, you want to represent a rise and fall delay using the pre-defined type <strong>time</strong> and give this delay a default value of <span class=\"mathjax-latex\">\\(5\\ ns\\)</span> in the following code snippet. Which of these statements must be used in place of X in this scenario:</p>\n\n<p><strong>Code</strong></p>\n\n<pre class=\"prettyprint\"><code>library my_lib;\nuse my_lib.example_arithmetic.all;\n\nentity ent is\n     X\n     port (a0,a1,b0,b1 : in small_int; c0,c1 : out small_int);\nend ent;</code></pre>\n\n<p> </p>\n\n<p> </p>","a":[{"id":1210902,"option":"port (t_rise, time:= 5 ns: t_fall);","correct":false},{"id":1210903,"option":"generic (t_rise, t_fall: time:= 5 ns);","correct":true},{"id":1210904,"option":"my_prog (t_fall, t_rise: time:= 5 ns);","correct":false},{"id":1210905,"option":"generic (time:= 5 ns);","correct":false}]},{"q":"<p>In VHDL, which of the following concurrent assignments is represented in Code 1 and Code 2?</p>\n\n<p><strong>Code 1</strong></p>\n\n<pre class=\"prettyprint\"><code>entity control_st is \n     port (a, b, c: in Boolean; m: out Boolean);\nend control_st;\n\narchitecture example of control_st is\nbegin\n    m &lt;= b when a else c;\nend example;</code></pre>\n\n<p><strong>Code 2</strong></p>\n\n<pre class=\"prettyprint\"><code>entity control_st is \n    port (sel: bit_vector (0 to 1); a,b,c,d: bit;\n    m: out bit);\nend control_st;\n\narchitecture example of control_st is\nbegin\n    with sel select\n        m &lt;= c when b\"00\",\n        m &lt;= d when b\"01\",\n        m &lt;= a when b\"10\",\n        m &lt;= b when others;\nend example;</code></pre>\n\n<p> </p>","a":[{"id":1210906,"option":"Code 1: Conditional signal \r\nCode 2: Selected signal","correct":true},{"id":1210907,"option":"Code 1: Selected signal\r\nCode 2: Conditional signal ","correct":false},{"id":1210908,"option":"Code 1: Nested conditional signal \r\nCode 2: Nested selected signal","correct":false},{"id":1210909,"option":"None of these","correct":false}]},{"q":"<p>In HDL, you are given code that represents the structural form of a network logic. Which of the following network logic is computed in this code?</p>\n\n<p><strong>Code</strong></p>\n\n<pre class=\"prettyprint\"><code>or or1(z, x1, x2, x3, x4);\nand and1(x1,a,b);\nand and2(x2,a,c);\nnot not1(na,a);\nnot not2(ne,e);\nand and3(x3,na,d);\nand and4(x4,ne,d);</code></pre>\n\n<p> </p>","a":[{"id":1210886,"option":"z = a.b +a.c+ad+ed","correct":false},{"id":1210887,"option":"z = a.b' +a'.c+ad+ed","correct":false},{"id":1210888,"option":"z = a.b +a.c+a'd+e'd","correct":true},{"id":1210889,"option":"z = a.b +a.c'+a'd+ed'","correct":false}]},{"q":"<p>What do the following numbers represent in Verilog:</p>\n\n<ol>\n\t<li>'h08FF </li>\n\t<li>3'b10x </li>\n\t<li>-4'b11 </li>\n</ol>","a":[{"id":1210890,"option":"1. 8-bit hexadecimal number\r\n2. 3-bit decimal number \r\n3. 4-bit two's complement negation of binary number 14 (1110)","correct":false},{"id":1210891,"option":"1. 16-bit hexadecimal number\r\n2. 3-bit binary number with least significant bit unknown or don't care\r\n3. 4-bit two's complement negation of binary number 11 (1101)","correct":true},{"id":1210892,"option":"1. 8-bit hexadecimal number\r\n2. 3-bit binary number with least significant bit unknown or don't care\r\n3. 8-bit two's complement negation of binary number 11 (1101)","correct":false},{"id":1210893,"option":"1. 16-bit hexadecimal number\r\n2. 3-bit binary number with least significant bit unknown or don't care\r\n3. 4-bit two's complement negation of binary number 12 (1100)","correct":false}]},{"q":"<p>In digital design, which of the following statements about the <strong>Schottky</strong> transistor is correct:</p>\n\n<ol>\n\t<li>The use of the Schottky transistor in a TTL increases propagation delay without power dissipation loss.</li>\n\t<li>The use of the Schottky transistor in a TTL decreases propagation delay without power dissipation loss.</li>\n\t<li>The use of the Schottky transistor in a TTL decreases propagation delay with significant power dissipation loss.</li>\n\t<li>The use of the Schottky transistor in a TTL increases propagation delay with significant power dissipation loss.</li>\n</ol>\n\n<p> </p>","a":[{"id":1208802,"option":"1","correct":false},{"id":1208803,"option":"2","correct":true},{"id":1208804,"option":"3","correct":false},{"id":1208805,"option":"4","correct":false}]},{"q":"<p>In digital design, which of the following statements about the <strong>emitter-coupled logic</strong> are correct:</p>\n\n<ol>\n\t<li>It represents the non-saturated digital logic family. </li>\n\t<li>This logic family has the lowest propagation delay and is used mostly in systems that require a very high-speed operation.</li>\n\t<li>It has high noise immunity and low power dissipation.</li>\n</ol>\n\n<p> </p>","a":[{"id":1210454,"option":"1 and 2","correct":true},{"id":1210455,"option":"2 and 3","correct":false},{"id":1210456,"option":"1 and 3","correct":false},{"id":1210457,"option":"All of these","correct":false}]},{"q":"<p>In digital design, you are given a <strong>TTL open-collector</strong> gate with the following specifications. If you replace the passive pull-up resistor <span class=\"mathjax-latex\">\\(R_L\\)</span> with an active pull-up circuit, then which of the following statements about this scenario is correct?</p>\n\n<p><strong>Specifications</strong></p>\n\n<ol>\n\t<li>Total load capacitance <span class=\"mathjax-latex\">\\(C\\)</span> = <span class=\"mathjax-latex\">\\(15\\ pF\\)</span></li>\n\t<li>External resistor with <span class=\"mathjax-latex\">\\(R_L\\)</span> = <span class=\"mathjax-latex\">\\(4\\ k \\Omega\\)</span></li>\n\t<li>Propagation delay during turnoff time = <span class=\"mathjax-latex\">\\(35\\ ns\\)</span></li>\n</ol>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>The propagation delay increases by <span class=\"mathjax-latex\">\\(10\\ ns\\)</span>, and therefore, the total propagation delay is <span class=\"mathjax-latex\">\\(45\\ ns\\)</span>.</li>\n\t<li>The propagation delay reduces to <span class=\"mathjax-latex\">\\(10\\ ns\\)</span>.</li>\n\t<li>The propagation delay reduces by <span class=\"mathjax-latex\">\\(10\\ ns\\)</span>, and therefore, the total propagation delay is <span class=\"mathjax-latex\">\\(25\\ ns\\)</span>.</li>\n</ol>","a":[{"id":1210397,"option":"1","correct":false},{"id":1210398,"option":"2","correct":true},{"id":1210399,"option":"3","correct":false},{"id":1210400,"option":"None of these","correct":false}]},{"q":"<p>In digital design, which of the following statements about <strong>noise margin</strong> is correct:</p>\n\n<ol>\n\t<li>It is the minimum noise voltage that is added to an input signal of a digital circuit such that it does not cause an undesirable change in the circuit's output.</li>\n\t<li>It is the maximum noise voltage that is added to an input signal of a digital circuit such that it does not cause an undesirable change in the circuit's output.</li>\n\t<li>It is the maximum noise voltage that is added to the output signal of a digital circuit such that it does not cause an undesirable change in the circuit's input.</li>\n\t<li>It is the maximum noise voltage that is added to the input signal of a digital circuit such that it causes an undesirable change in the circuit's input.</li>\n</ol>\n\n<p> </p>","a":[{"id":1208760,"option":"1","correct":false},{"id":1208761,"option":"2","correct":false},{"id":1208762,"option":"3","correct":true},{"id":1208763,"option":"4","correct":false}]},{"q":"<p>In digital logic design, which of the following statements about a <strong>decoder-demultiplexer</strong> is correct:</p>\n\n<ol>\n\t<li>Decoder and demultiplexer operations are obtained from the same circuit, and therefore, a demultiplexer with an enable input represents a decoder-demultiplexer.</li>\n\t<li>Decoder and demultiplexer operations are obtained from the same circuit, and therefore, a decoder with an enable input represents a decoder-demultiplexer.</li>\n\t<li>Decoder and demultiplexer operations are obtained from the same circuit, and therefore, a decoder with a carry input represents a decoder-demultiplexer.</li>\n\t<li>Decoder and demultiplexer operations are obtained from different circuits, and therefore, a decoder cannot represent a decoder-demultiplexer.</li>\n</ol>","a":[{"id":1194005,"option":"1","correct":false},{"id":1194006,"option":"2","correct":true},{"id":1194007,"option":"3","correct":false},{"id":1194008,"option":"4","correct":false}]},{"q":"<p>In digital logic, you are given an <strong>SR</strong> latch with the following specifications. If <span class=\"mathjax-latex\">\\(S = 1\\)</span>, <span class=\"mathjax-latex\">\\(R = 1\\)</span>, and <span class=\"mathjax-latex\">\\(En = 1\\)</span>, then what is the next state of <strong>Q</strong>?</p>\n\n<p><strong>Specifications </strong></p>\n\n<ol>\n\t<li>En: Enable signal</li>\n\t<li>Q: Output</li>\n\t<li>Q': Complementary of the output</li>\n\t<li>S, R: Inputs</li>\n</ol>\n\n<p> </p>\n\n<ol>\n</ol>","a":[{"id":1171026,"option":"No change","correct":false},{"id":1171027,"option":"Reset state","correct":false},{"id":1171028,"option":"Set state","correct":false},{"id":1171029,"option":"Indeterminate","correct":true}]},{"q":"<p>In digital logic, you are given the following expression. If <span class=\"mathjax-latex\">\\(x = 1\\)</span>, <span class=\"mathjax-latex\">\\(y = 0\\)</span>, and <span class=\"mathjax-latex\">\\(z = 1\\)</span>, what is the value of <strong>B</strong>?</p>\n\n<p><strong>Expression</strong></p>\n\n<p><span class=\"mathjax-latex\">\\(B = x'z+x'y+yz\\)</span></p>","a":[{"id":1171010,"option":"1","correct":false},{"id":1171011,"option":"2","correct":false},{"id":1171012,"option":"0","correct":true},{"id":1171013,"option":"None of these","correct":false}]},{"q":"<p>In digital electronics, if the secondary winding of the circuit is open while using a coreless <strong>Printed Circuit Board</strong>, which of the following parameters is responsible for the <strong>Alternating Current </strong>resistance of the primary winding?</p>","a":[{"id":839448,"option":"DC resistance of winding","correct":false},{"id":839449,"option":"Skin depth","correct":false},{"id":839450,"option":"Conductivity","correct":false},{"id":839451,"option":"Phase angle between V and I","correct":true}]},{"q":"<p>In digital technologies, which of the following is responsible for low power consumption in <strong>Cortex-M4F</strong> microcontrollers?</p>","a":[{"id":839388,"option":"SPOT","correct":true},{"id":839389,"option":"RAIZEN","correct":false},{"id":839390,"option":"LDIP","correct":false},{"id":839391,"option":"GOHT","correct":false}]},{"q":"<p>In digital electronics, which of the following problems are caused by the process and temperature variations in an <strong>embedded </strong>circuit transistor that is designed based on <strong>sub-threshold </strong>technology:</p>\n\n<ol>\n\t<li>Yield</li>\n\t<li>Performance</li>\n\t<li>Noise</li>\n</ol>","a":[{"id":839376,"option":"1 and 2","correct":true},{"id":839377,"option":"2 and 3","correct":false},{"id":839378,"option":"1 and 3","correct":false},{"id":839379,"option":"All of these","correct":false}]},{"q":"<p>In digital electronics, which of the following statements about the current at <strong>clock edge </strong>of a digital system is true?</p>","a":[{"id":839360,"option":"During the clock edges, a system uses minimum current.","correct":false},{"id":839361,"option":"The frequency of occurrence of the clock edge is directly proportional to the current usage.","correct":true},{"id":839362,"option":" At clock edges the pins of a digital device outputs low.","correct":false},{"id":839363,"option":"All of these","correct":false}]},{"q":"<p>In digital electronics, if the angle of conduction of a simple diode circuit is <strong>2.4 Rad</strong>, then determine the <strong>duty cycle</strong>?</p>","a":[{"id":839352,"option":"36%","correct":false},{"id":839353,"option":"37%","correct":false},{"id":839354,"option":"38%","correct":true},{"id":839355,"option":"58%","correct":false}]},{"q":"<p>In digital electronics, if the value of the <strong>peak </strong>voltage in a triangular pulse<strong> </strong>is <strong>3√3</strong>, then determine the value of the <strong>rated </strong>voltage.</p>","a":[{"id":839332,"option":"3.67 V","correct":false},{"id":839333,"option":"3 V","correct":true},{"id":839334,"option":"2.87 V","correct":false},{"id":839335,"option":"1.73 V","correct":false}]},{"q":"<p>In digital electronics, which of the following devices must be used to measure the reactive power of an embedded circuit?</p>","a":[{"id":839308,"option":"Watt meter","correct":false},{"id":839309,"option":"Varmeter","correct":true},{"id":839310,"option":"Ammeter","correct":false},{"id":839311,"option":"Galvanometer","correct":false}]},{"q":"<p>In digital electronics, which of the following is an advantage of inductances in an embedded circuit?</p>","a":[{"id":839292,"option":"Large size","correct":false},{"id":839293,"option":"Effects of mutual inductance","correct":false},{"id":839294,"option":"Measurable amounts of stray capacitance","correct":true},{"id":839295,"option":"Opposing the current flow against the alternating current","correct":false}]},{"q":"<p>In digital electronics, which of the following ranges of current can be measured by using the current shunt method in a microprocessor?</p>","a":[{"id":839264,"option":"Microampere","correct":true},{"id":839265,"option":"Picoampere","correct":false},{"id":839266,"option":"Kiloampere","correct":false},{"id":839267,"option":"None of these","correct":false}]},{"q":"<p>Which of the following correctly represents an Op-Amp?</p>","a":[{"id":839272,"option":"Voltage Controlled Current Source","correct":false},{"id":839273,"option":"Current Controlled Current Source","correct":false},{"id":839274,"option":"Voltage Controlled Voltage Source","correct":true},{"id":839275,"option":"Current Controlled Voltage Source","correct":false}]},{"q":"<p>In Digital Electronics, if current is applied to the circuit and the voltage applied at source is then removed, which of the following components is responsible for the <strong>voltage spike</strong> that occurs:</p>\n\n<ol>\n\t<li>Capacitor</li>\n\t<li>Inductor</li>\n\t<li>Resistance</li>\n</ol>","a":[{"id":839456,"option":"1","correct":false},{"id":839457,"option":"2","correct":true},{"id":839458,"option":"3","correct":false},{"id":839459,"option":"1 and 3","correct":false}]},{"q":"<p>In any combinational circuit, the signal must propagate through various gates before the correct output is available in the output terminal. Which of the following statements about this scenario is correct:</p>\n\n<ol>\n\t<li>The total propagation time is equal to the sum of the propagation delay of a specific gate multiplied by the number of gate levels in the circuit.</li>\n\t<li>The total propagation time is equal to the propagation delay in a specific gate multiplied by the number of gate levels in the circuit.</li>\n\t<li>The total propagation time is equal to the propagation delay of a specific gate multiplied by the number of gate levels in the circuit.</li>\n\t<li>The total propagation time is equal to the sum of the propagation delay in a specific gate multiplied by the number of gate levels in the circuit.</li>\n</ol>\n\n<p> </p>","a":[{"id":1193997,"option":"1","correct":false},{"id":1193998,"option":"2","correct":false},{"id":1193999,"option":"3","correct":true},{"id":1194000,"option":"4","correct":false}]},{"q":"<p>In digital design, designers are required to use factoring operations to manipulate the sum-of-product (SOP) representations of functions. Which of the following statements about factoring is correct:</p>\n\n<ol>\n\t<li>It is the transformation of a function in the POS form into an equivalent form without parentheses. The equivalent form contains the maximum number of literals.</li>\n\t<li>It is the transformation of a function in the SOP form into an equivalent form with parentheses. The equivalent form contains a minimum number of literals. </li>\n\t<li>It is the transformation of a function in the SOP form into an equivalent form without parentheses. The equivalent form contains the maximum number of literals.</li>\n</ol>","a":[{"id":1208752,"option":"1","correct":false},{"id":1208753,"option":"2","correct":true},{"id":1208754,"option":"3","correct":false},{"id":1208755,"option":"None of these","correct":false}]},{"q":"<p>In digital logic design, which of the following statements about <strong>fan-out</strong> is correct:</p>\n\n<ol>\n\t<li>It is the power consumed by a gate.</li>\n\t<li>It is the average transition-delay time taken by a signal to propagate from input to output.</li>\n\t<li>It is the number of standard loads that the output of a typical gate can drive without impairing its normal operation.</li>\n\t<li>It is the maximum external noise voltage.</li>\n</ol>\n\n<p> </p>","a":[{"id":1170958,"option":"1","correct":false},{"id":1170959,"option":"2","correct":false},{"id":1170960,"option":"3","correct":true},{"id":1170961,"option":"4","correct":false}]},{"q":"<p>In digital logic design, you are given the following truth table where<strong> x</strong> and <strong>y</strong> denote the inputs. Which of these combinational circuits is described in this scenario?</p>\n\n<p><strong>Truth table</strong></p>\n\n<table border=\"1\" style=\"height: 50px; width: 100px;\">\n\t<tbody>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\"><strong>x</strong></td>\n\t\t\t<td style=\"text-align: center;\"><strong>y</strong></td>\n\t\t\t<td style=\"text-align: center;\"><strong>A</strong></td>\n\t\t\t<td style=\"text-align: center;\"><strong>B</strong></td>\n\t\t</tr>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t</tr>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t</tr>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t</tr>\n\t\t<tr>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">1</td>\n\t\t\t<td style=\"text-align: center;\">0</td>\n\t\t</tr>\n\t</tbody>\n</table>\n\n<p> </p>\n\n<p> </p>","a":[{"id":1170966,"option":"Binary multiplier","correct":false},{"id":1170967,"option":"Half subtractor","correct":false},{"id":1170968,"option":"Half adder","correct":true},{"id":1170969,"option":"None of these","correct":false}]},{"q":"<p>In SystemVerilog, you are given the following diagram that represents the clock pulses. Which of the following statements about <strong>input skew</strong> are correct in this scenario:</p>\n\n<p><strong>Diagram</strong></p>\n\n<p><strong><img alt=\"\" height=\"263\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/50229d83-4ad4-46bd-b3b3-2935631e19fa.png\" width=\"562\"></strong></p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>From the diagram, A represents the input skew. It is the amount of time when the signal is sampled at skew time units before the clock event. </li>\n\t<li>From the diagram, B represents the input skew. It is the amount of time when the signal is sampled at skew time units after the clock event. </li>\n\t<li>From the diagram, B represents the input skew. It is the amount of time when the signal is sampled at skew time units before the clock event. </li>\n\t<li>From the diagram, A represents the input skew. It is the amount of time when the signal is sampled at skew time units after the clock event. </li>\n</ol>","a":[{"id":1220946,"option":"1","correct":false},{"id":1220947,"option":"2","correct":false},{"id":1220948,"option":"3","correct":true},{"id":1220949,"option":"4","correct":false}]},{"q":"<p>In Digital electronics, which of the following circuits uses the <strong>Zener </strong>diode for voltage regulation:</p>\n\n<ol>\n\t<li>Shunt regulator</li>\n\t<li>Clipping circuit</li>\n\t<li>Silicon-controlled-rectifier overvoltage circuit</li>\n</ol>\n\n<p><br>\n </p>","a":[{"id":839420,"option":"1 and 2","correct":false},{"id":839421,"option":"1 and 3","correct":false},{"id":839422,"option":"2 and 3","correct":false},{"id":839423,"option":"All of these","correct":true}]},{"q":"<p>In Digital Electronics, if the <strong>Printed Circuit Board </strong>real estate that is available is very low, then which of the following components is used in <strong>protection</strong> circuits against <strong>reverse</strong> voltage?</p>","a":[{"id":839396,"option":"Diode","correct":true},{"id":839397,"option":"Bridge rectifier","correct":false},{"id":839398,"option":"Resettable-fuse zener","correct":false},{"id":839399,"option":"PMOS-based circuit","correct":false}]},{"q":"<p>In digital electronics, which of the following statements is a benefit of using an <strong>inductor </strong>in an <strong>embedded </strong>circuit:</p>\n\n<ol>\n\t<li>Switching voltage regulators</li>\n\t<li>Removing unwanted frequency components</li>\n\t<li>Generating inductive voltage spikes</li>\n</ol>","a":[{"id":839404,"option":"1 and 2","correct":true},{"id":839405,"option":"2 and 3","correct":false},{"id":839406,"option":"1 and 3","correct":false},{"id":839407,"option":"All of these","correct":false}]},{"q":"<p>In digital electronics, an embedded system uses <strong>crystals</strong> with <strong>oscillators </strong>that are not very effective<strong>. </strong>Which of the following actions will ensure that the system works efficiently?</p>","a":[{"id":839372,"option":"Adding an external oscillator along with a capacitor to the circuit","correct":true},{"id":839373,"option":"Using a combination of a resistor and a capacitor (as a filter) along with the crystal","correct":false},{"id":839374,"option":"Passing the current that is passing to the crystal through the capacitor first","correct":false},{"id":839375,"option":"Passing the current that is passing to the crystal through the inductor first","correct":false}]},{"q":"<p>In digital electronics, how will you ensure that an embedded system generates a smooth output wave?</p>","a":[{"id":839368,"option":"By decreasing the resistance of the circuit to as minimum as possible","correct":false},{"id":839369,"option":"By using a capacitor in the output terminal","correct":true},{"id":839370,"option":"By using a capacitor along with resistance in the output terminal","correct":false},{"id":839371,"option":"By using an inductor in the output terminal","correct":false}]},{"q":"<p>In this digital logic design circuit diagram, P = x⊕y⊕z. Which of these statements about this scenario are correct?</p>\n\n<p><strong>Circuit design</strong></p>\n\n<p><strong><img alt=\"\" height=\"208\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/cdb1813a-2e21-4993-87fc-2f231b8bf60b.png\" width=\"679\"></strong> </p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>It represents a three-bit even parity generator—x, y, and z contains the messages and are the inputs of the circuit and P represents the output.</li>\n\t<li>For even parity, bit P must be generated to make the total number of 0s (including P) even.</li>\n\t<li>The three bits in the message, excluding the parity bit, are transmitted to their destination where they are applied to a parity-check circuit to check for possible errors in the transmission.</li>\n\t<li>The three bits in the message, including the parity bit, are transmitted to their destination where they are applied to a parity-check circuit to check for possible errors in the transmission.</li>\n</ol>\n\n<p> </p>","a":[{"id":1193985,"option":"1 and 2","correct":false},{"id":1193986,"option":"2 and 3","correct":false},{"id":1193987,"option":"3 and 4","correct":false},{"id":1193988,"option":"1 and 4","correct":true}]},{"q":"<p>In Digital Electronics, if you are using a <strong>100:10</strong> current transformer with an ammeter that is reading <strong>5A</strong>, then what is the value of the line current?</p>","a":[{"id":839260,"option":"10 A","correct":false},{"id":839261,"option":"100 A","correct":false},{"id":839262,"option":"50 A","correct":true},{"id":839263,"option":"75 A","correct":false}]},{"q":"<p>In digital design, you are given the following circuit diagram. Which of the following statements about this diagram are correct?</p>\n\n<p><strong>Circuit diagram</strong></p>\n\n<p><strong><img alt=\"\" height=\"418\" src=\"https://he-s3.s3.ap-southeast-1.amazonaws.com/media/uploads/897732a1-32c6-4cfe-a452-53d6a5e72e9a.png\" width=\"494\"></strong></p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>The circuit represents a TTL with a totem-pole output.</li>\n\t<li>The circuit represents a Schottky TTL gate with a totem-pole output.</li>\n\t<li>The circuit configuration is called a totem-pole output because transistor Q4 is placed above Q3.</li>\n\t<li>This configuration reduces both the load capacity and switching speed.</li>\n</ol>","a":[{"id":1210450,"option":"1 and 2","correct":false},{"id":1210451,"option":"2 and 3","correct":false},{"id":1210452,"option":"2 and 4","correct":false},{"id":1210453,"option":"1 and 3","correct":true}]},{"q":"<p>In electronic devices and circuits, you are given the following diagram that represents an <strong><em>n</em>-channel MOS</strong>. Which of the following statements about this diagram are correct:</p>\n\n<p><strong>Diagram</strong></p>\n\n<p><strong><img alt=\"\" height=\"225\" src=\"https://he-s3.s3.amazonaws.com/media/uploads/a5055e2d-8a0d-4670-9b71-4089a01d6daa.png\" width=\"417\"></strong></p>\n\n<p><strong>Statements</strong></p>\n\n<ol>\n\t<li>This is the NOR gate representation of an n-channel MOS. Here, the supply voltage <span class=\"mathjax-latex\">\\(V_{DD}\\)</span> allows positive current to flow from the drain to the source.</li>\n\t<li>The two voltage levels are a function of the threshold voltage <span class=\"mathjax-latex\">\\(V_T\\)</span>.</li>\n\t<li>The low level of <span class=\"mathjax-latex\">\\(V_T\\)</span> ranges from 0 to <span class=\"mathjax-latex\">\\(V_{DD}\\)</span>.</li>\n\t<li>The high level of <span class=\"mathjax-latex\">\\(V_T\\)</span> ranges from <span class=\"mathjax-latex\">\\(V_T\\)</span> to <span class=\"mathjax-latex\">\\(V_{DD}\\)</span>.</li>\n</ol>\n\n<p> </p>","a":[{"id":1210458,"option":"1, 2, and 3","correct":false},{"id":1210459,"option":"2, 3, and 4","correct":false},{"id":1210460,"option":"1, 2, and 4","correct":true},{"id":1210461,"option":"All of these","correct":false}]},{"q":"<p>In Digital Electronics, what is the use of air gaps in inductances?</p>","a":[{"id":839288,"option":"To allow air flow for heat dissipation","correct":false},{"id":839289,"option":"To improve the voltage-current characteristics","correct":true},{"id":839290,"option":"To increase the size of the component","correct":false},{"id":839291,"option":"To reduce series resistance","correct":false}]},{"q":"<p>In Digital Electronics, which of the following techniques will you use to measure the instantaneous current through the supply line of a printed circuit board that uses a direct current source:</p>\n\n<ol>\n\t<li>Insert a current shunt resistor in the ground (low-end) line and measure its voltage drop</li>\n\t<li>Insert a current shunt resistor in the high-end line and measure its voltage drop</li>\n\t<li>Using an ammeter at the supply input</li>\n</ol>","a":[{"id":839340,"option":"1 and 2","correct":true},{"id":839341,"option":"1 and 3","correct":false},{"id":839342,"option":"2 and 3","correct":false},{"id":839343,"option":"None of these","correct":false}]},{"q":"<p>In digital electronics, which of the following is a classic characteristic of the <strong>Von Neumann</strong> architecture?</p>","a":[{"id":839284,"option":"Same memory for data and instructions","correct":false},{"id":839285,"option":"Slow speed","correct":true},{"id":839286,"option":"Complex design","correct":false},{"id":839287,"option":"Separate buses for code and data","correct":false}]}]