cocci_test_suite() {
	int __init cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 312 */;
	void cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 312 */;
	struct platform_driver cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 303 */;
	struct platform_device *cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 298 */;
	int cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 298 */;
	const struct of_device_id cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 293 */[];
	const struct imx_pinctrl_soc_info cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 284 */;
	u32 cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 268 */;
	const struct imx_pin_reg *cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 267 */;
	struct imx_pinctrl *cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 266 */;
	bool cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 264 */;
	unsigned cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 264 */;
	struct pinctrl_gpio_range *cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 263 */;
	struct pinctrl_dev *cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 262 */;
	enum imx7ulp_pads{IMX7ULP_PAD_PTC0=0, IMX7ULP_PAD_PTC1, IMX7ULP_PAD_PTC2, IMX7ULP_PAD_PTC3, IMX7ULP_PAD_PTC4, IMX7ULP_PAD_PTC5, IMX7ULP_PAD_PTC6, IMX7ULP_PAD_PTC7, IMX7ULP_PAD_PTC8, IMX7ULP_PAD_PTC9, IMX7ULP_PAD_PTC10, IMX7ULP_PAD_PTC11, IMX7ULP_PAD_PTC12, IMX7ULP_PAD_PTC13, IMX7ULP_PAD_PTC14, IMX7ULP_PAD_PTC15, IMX7ULP_PAD_PTC16, IMX7ULP_PAD_PTC17, IMX7ULP_PAD_PTC18, IMX7ULP_PAD_PTC19, IMX7ULP_PAD_RESERVE0, IMX7ULP_PAD_RESERVE1, IMX7ULP_PAD_RESERVE2, IMX7ULP_PAD_RESERVE3, IMX7ULP_PAD_RESERVE4, IMX7ULP_PAD_RESERVE5, IMX7ULP_PAD_RESERVE6, IMX7ULP_PAD_RESERVE7, IMX7ULP_PAD_RESERVE8, IMX7ULP_PAD_RESERVE9, IMX7ULP_PAD_RESERVE10, IMX7ULP_PAD_RESERVE11, IMX7ULP_PAD_PTD0, IMX7ULP_PAD_PTD1, IMX7ULP_PAD_PTD2, IMX7ULP_PAD_PTD3, IMX7ULP_PAD_PTD4, IMX7ULP_PAD_PTD5, IMX7ULP_PAD_PTD6, IMX7ULP_PAD_PTD7, IMX7ULP_PAD_PTD8, IMX7ULP_PAD_PTD9, IMX7ULP_PAD_PTD10, IMX7ULP_PAD_PTD11, IMX7ULP_PAD_RESERVE12, IMX7ULP_PAD_RESERVE13, IMX7ULP_PAD_RESERVE14, IMX7ULP_PAD_RESERVE15, IMX7ULP_PAD_RESERVE16, IMX7ULP_PAD_RESERVE17, IMX7ULP_PAD_RESERVE18, IMX7ULP_PAD_RESERVE19, IMX7ULP_PAD_RESERVE20, IMX7ULP_PAD_RESERVE21, IMX7ULP_PAD_RESERVE22, IMX7ULP_PAD_RESERVE23, IMX7ULP_PAD_RESERVE24, IMX7ULP_PAD_RESERVE25, IMX7ULP_PAD_RESERVE26, IMX7ULP_PAD_RESERVE27, IMX7ULP_PAD_RESERVE28, IMX7ULP_PAD_RESERVE29, IMX7ULP_PAD_RESERVE30, IMX7ULP_PAD_RESERVE31, IMX7ULP_PAD_PTE0, IMX7ULP_PAD_PTE1, IMX7ULP_PAD_PTE2, IMX7ULP_PAD_PTE3, IMX7ULP_PAD_PTE4, IMX7ULP_PAD_PTE5, IMX7ULP_PAD_PTE6, IMX7ULP_PAD_PTE7, IMX7ULP_PAD_PTE8, IMX7ULP_PAD_PTE9, IMX7ULP_PAD_PTE10, IMX7ULP_PAD_PTE11, IMX7ULP_PAD_PTE12, IMX7ULP_PAD_PTE13, IMX7ULP_PAD_PTE14, IMX7ULP_PAD_PTE15, IMX7ULP_PAD_RESERVE32, IMX7ULP_PAD_RESERVE33, IMX7ULP_PAD_RESERVE34, IMX7ULP_PAD_RESERVE35, IMX7ULP_PAD_RESERVE36, IMX7ULP_PAD_RESERVE37, IMX7ULP_PAD_RESERVE38, IMX7ULP_PAD_RESERVE39, IMX7ULP_PAD_RESERVE40, IMX7ULP_PAD_RESERVE41, IMX7ULP_PAD_RESERVE42, IMX7ULP_PAD_RESERVE43, IMX7ULP_PAD_RESERVE44, IMX7ULP_PAD_RESERVE45, IMX7ULP_PAD_RESERVE46, IMX7ULP_PAD_RESERVE47, IMX7ULP_PAD_PTF0, IMX7ULP_PAD_PTF1, IMX7ULP_PAD_PTF2, IMX7ULP_PAD_PTF3, IMX7ULP_PAD_PTF4, IMX7ULP_PAD_PTF5, IMX7ULP_PAD_PTF6, IMX7ULP_PAD_PTF7, IMX7ULP_PAD_PTF8, IMX7ULP_PAD_PTF9, IMX7ULP_PAD_PTF10, IMX7ULP_PAD_PTF11, IMX7ULP_PAD_PTF12, IMX7ULP_PAD_PTF13, IMX7ULP_PAD_PTF14, IMX7ULP_PAD_PTF15, IMX7ULP_PAD_PTF16, IMX7ULP_PAD_PTF17, IMX7ULP_PAD_PTF18, IMX7ULP_PAD_PTF19,} cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 18 */;
	const struct pinctrl_pin_desc cocci_id/* drivers/pinctrl/freescale/pinctrl-imx7ulp.c 138 */[];
}
