0.7
2020.2
Jun 10 2021
19:45:28
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_axi_s_data_in.v,1675272407,systemVerilog,,,,AESL_axi_s_data_in,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_axi_s_data_out.v,1675272408,systemVerilog,,,,AESL_axi_s_data_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1675272408,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v,1675272408,systemVerilog,,,,AESL_deadlock_idx1_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_deadlock_idx2_monitor.v,1675272408,systemVerilog,,,,AESL_deadlock_idx2_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1675272408,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/AESL_fifo.v,1675272408,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/csv_file_dump.svh,1675272408,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/dataflow_monitor.sv,1675272409,systemVerilog,/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/nodf_module_interface.svh;/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/upc_loop_interface.svh,,/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/dump_file_agent.svh;/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/csv_file_dump.svh;/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/sample_agent.svh;/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/loop_sample_agent.svh;/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/sample_manager.svh;/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/nodf_module_interface.svh;/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/nodf_module_monitor.svh;/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/upc_loop_interface.svh;/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/dump_file_agent.svh,1675272408,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/encoder.autotb.v,1675272409,systemVerilog,,,/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/fifo_para.vh,apatb_encoder_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/encoder.v,1670233273,systemVerilog,,,,encoder,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/encoder_encoder_Pipeline_VITIS_LOOP_22_1.v,1670233272,systemVerilog,,,,encoder_encoder_Pipeline_VITIS_LOOP_22_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/encoder_encoder_Pipeline_VITIS_LOOP_50_2.v,1670233273,systemVerilog,,,,encoder_encoder_Pipeline_VITIS_LOOP_50_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/encoder_flow_control_loop_pipe_sequential_init.v,1670233273,systemVerilog,,,,encoder_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/encoder_regslice_both.v,1670233273,systemVerilog,,,,encoder_regslice_both;encoder_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/fifo_para.vh,1675272409,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/loop_sample_agent.svh,1675272408,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/nodf_module_interface.svh,1675272408,verilog,,,,nodf_module_intf,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/nodf_module_monitor.svh,1675272408,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/sample_agent.svh,1675272408,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/sample_manager.svh,1675272408,verilog,,,,,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/upc_loop_interface.svh,1675272408,verilog,,,,upc_loop_intf,,,,,,,,
/mnt/HLSNAS/g110064539/composable_IP_file/ecc_encoder_src/solution1/sim/verilog/upc_loop_monitor.svh,1675272408,verilog,,,,,,,,,,,,
