Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Mar 24 01:33:35 2016
| Host         : Dries007Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 162 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 436 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -16.095      -48.175                      3                  133        0.095        0.000                      0                  133        3.000        0.000                       0                    57  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
VGA/pixel_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/pixel_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0              -16.095      -48.175                      3                  133        0.095        0.000                      0                  133        4.130        0.000                       0                    53  
  clkfbout_clk_wiz_0                                                                                                                                                            7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/pixel_clock/inst/clk_in1
  To Clock:  VGA/pixel_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/pixel_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA/pixel_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack      -16.095ns,  Total Violation      -48.175ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.095ns  (required time - arrival time)
  Source:                 VGA/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.264ns  (logic 10.877ns (43.053%)  route 14.387ns (56.947%))
  Logic Levels:           40  (CARRY4=20 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 10.700 - 9.259 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     1.568    VGA/pxl_clk
    SLICE_X10Y8          FDRE                                         r  VGA/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  VGA/X_reg[0]/Q
                         net (fo=20, routed)          0.855     2.941    VGA/X[0]
    SLICE_X10Y0          LUT2 (Prop_lut2_I0_O)        0.124     3.065 r  VGA/vga_red_reg[3]_i_615/O
                         net (fo=1, routed)           0.000     3.065    VGA/vga_red_reg[3]_i_615_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.578 r  VGA/vga_red_reg_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000     3.578    VGA/vga_red_reg_reg[3]_i_307_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  VGA/vga_red_reg_reg[3]_i_610/CO[3]
                         net (fo=1, routed)           0.000     3.695    VGA/vga_red_reg_reg[3]_i_610_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  VGA/g0_b0__2_i_340/CO[3]
                         net (fo=1, routed)           0.000     3.812    VGA/g0_b0__2_i_340_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  VGA/g0_b0__2_i_298/CO[3]
                         net (fo=1, routed)           0.000     3.929    VGA/g0_b0__2_i_298_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  VGA/g0_b0__2_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.046    VGA/g0_b0__2_i_131_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.361 f  VGA/g0_b0__2_i_68/O[3]
                         net (fo=37, routed)          0.845     5.207    VGA_n_8
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.307     5.514 r  g0_b0__2_i_274/O
                         net (fo=2, routed)           0.532     6.046    g0_b0__2_i_274_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.572 r  g0_b0__2_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.572    g0_b0__2_i_119_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.686 r  g0_b0__2_i_341/CO[3]
                         net (fo=1, routed)           0.000     6.686    g0_b0__2_i_341_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  g0_b0__2_i_342/CO[3]
                         net (fo=1, routed)           0.000     6.800    g0_b0__2_i_342_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.071 r  g0_b0__2_i_295/CO[0]
                         net (fo=65, routed)          0.978     8.048    g0_b0__2_i_295_n_3
    SLICE_X12Y13         LUT5 (Prop_lut5_I3_O)        0.373     8.421 r  g0_b0__2_i_269/O
                         net (fo=1, routed)           0.000     8.421    g0_b0__2_i_269_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.954 r  g0_b0__2_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.954    g0_b0__2_i_118_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.071 r  g0_b0__2_i_493/CO[3]
                         net (fo=1, routed)           0.000     9.071    g0_b0__2_i_493_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.290 r  g0_b0__2_i_441/O[0]
                         net (fo=4, routed)           1.001    10.291    g0_b0__2_i_441_n_7
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.295    10.586 r  g0_b0__2_i_492/O
                         net (fo=2, routed)           0.647    11.233    g0_b0__2_i_492_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I1_O)        0.124    11.357 r  g0_b0__2_i_432/O
                         net (fo=1, routed)           0.492    11.849    g0_b0__2_i_432_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.234 r  g0_b0__2_i_344/CO[3]
                         net (fo=1, routed)           0.000    12.234    g0_b0__2_i_344_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.568 r  g0_b0__2_i_280/O[1]
                         net (fo=3, routed)           0.570    13.138    g0_b0__2_i_280_n_6
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.303    13.441 r  g0_b0__2_i_283/O
                         net (fo=1, routed)           0.000    13.441    g0_b0__2_i_283_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.991 r  g0_b0__2_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.991    g0_b0__2_i_120_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.230 r  g0_b0__2_i_62/O[2]
                         net (fo=3, routed)           0.826    15.057    g0_b0__2_i_62_n_5
    SLICE_X6Y22          LUT4 (Prop_lut4_I1_O)        0.302    15.359 r  g0_b0__2_i_82/O
                         net (fo=1, routed)           0.000    15.359    g0_b0__2_i_82_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.872 r  g0_b0__2_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.872    g0_b0__2_i_29_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.029 r  g0_b0__2_i_10/CO[1]
                         net (fo=5, routed)           0.594    16.622    g0_b0__2_i_10_n_2
    SLICE_X4Y21          LUT3 (Prop_lut3_I0_O)        0.332    16.954 r  g0_b0__2_i_12/O
                         net (fo=6, routed)           0.630    17.584    g0_b0__2_i_12_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I4_O)        0.124    17.708 r  g0_b0__2_i_51/O
                         net (fo=1, routed)           0.403    18.111    g0_b0__2_i_51_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124    18.235 r  g0_b0__2_i_16/O
                         net (fo=2, routed)           0.306    18.541    g0_b0__2_i_16_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    18.665 r  g0_b0__2_i_6/O
                         net (fo=7, routed)           0.629    19.294    g0_b0__2_i_6_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.418 r  g0_b1__2/O
                         net (fo=4, routed)           0.578    19.996    VGA/out[1]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.124    20.120 r  VGA/g0_b0__3_i_12/O
                         net (fo=1, routed)           0.000    20.120    VGA/g0_b0__3_i_12_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.700 r  VGA/g0_b0__3_i_2/O[2]
                         net (fo=100, routed)         1.015    21.715    VGA/ROM[0]1[6]
    SLICE_X3Y31          MUXF7 (Prop_muxf7_S_O)       0.454    22.169 r  VGA/vga_red_reg_reg[3]_i_1133/O
                         net (fo=1, routed)           0.651    22.819    VGA/vga_red_reg_reg[3]_i_1133_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.299    23.118 r  VGA/vga_red_reg[3]_i_605/O
                         net (fo=1, routed)           0.998    24.116    VGA/vga_red_reg[3]_i_605_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.240 r  VGA/vga_red_reg[3]_i_304/O
                         net (fo=1, routed)           0.000    24.240    VGA/vga_red_reg[3]_i_304_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    24.449 r  VGA/vga_red_reg_reg[3]_i_127/O
                         net (fo=1, routed)           0.974    25.423    VGA/vga_red_reg_reg[3]_i_127_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.297    25.720 r  VGA/vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.433    26.153    VGA/vga_red_reg[3]_i_20_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I2_O)        0.124    26.277 r  VGA/vga_red_reg[3]_i_4/O
                         net (fo=3, routed)           0.431    26.708    VGA/draw_string8_out
    SLICE_X13Y18         LUT6 (Prop_lut6_I0_O)        0.124    26.832 r  VGA/vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    26.832    VGA/vga_green_reg[3]_i_1_n_0
    SLICE_X13Y18         FDRE                                         r  VGA/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440    10.700    VGA/pxl_clk
    SLICE_X13Y18         FDRE                                         r  VGA/vga_green_reg_reg[3]/C
                         clock pessimism              0.080    10.780    
                         clock uncertainty           -0.073    10.707    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.031    10.738    VGA/vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                         -26.832    
  -------------------------------------------------------------------
                         slack                                -16.095    

Slack (VIOLATED) :        -16.093ns  (required time - arrival time)
  Source:                 VGA/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.263ns  (logic 10.877ns (43.055%)  route 14.386ns (56.945%))
  Logic Levels:           40  (CARRY4=20 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 10.700 - 9.259 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     1.568    VGA/pxl_clk
    SLICE_X10Y8          FDRE                                         r  VGA/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  VGA/X_reg[0]/Q
                         net (fo=20, routed)          0.855     2.941    VGA/X[0]
    SLICE_X10Y0          LUT2 (Prop_lut2_I0_O)        0.124     3.065 r  VGA/vga_red_reg[3]_i_615/O
                         net (fo=1, routed)           0.000     3.065    VGA/vga_red_reg[3]_i_615_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.578 r  VGA/vga_red_reg_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000     3.578    VGA/vga_red_reg_reg[3]_i_307_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  VGA/vga_red_reg_reg[3]_i_610/CO[3]
                         net (fo=1, routed)           0.000     3.695    VGA/vga_red_reg_reg[3]_i_610_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  VGA/g0_b0__2_i_340/CO[3]
                         net (fo=1, routed)           0.000     3.812    VGA/g0_b0__2_i_340_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  VGA/g0_b0__2_i_298/CO[3]
                         net (fo=1, routed)           0.000     3.929    VGA/g0_b0__2_i_298_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  VGA/g0_b0__2_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.046    VGA/g0_b0__2_i_131_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.361 f  VGA/g0_b0__2_i_68/O[3]
                         net (fo=37, routed)          0.845     5.207    VGA_n_8
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.307     5.514 r  g0_b0__2_i_274/O
                         net (fo=2, routed)           0.532     6.046    g0_b0__2_i_274_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.572 r  g0_b0__2_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.572    g0_b0__2_i_119_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.686 r  g0_b0__2_i_341/CO[3]
                         net (fo=1, routed)           0.000     6.686    g0_b0__2_i_341_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  g0_b0__2_i_342/CO[3]
                         net (fo=1, routed)           0.000     6.800    g0_b0__2_i_342_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.071 r  g0_b0__2_i_295/CO[0]
                         net (fo=65, routed)          0.978     8.048    g0_b0__2_i_295_n_3
    SLICE_X12Y13         LUT5 (Prop_lut5_I3_O)        0.373     8.421 r  g0_b0__2_i_269/O
                         net (fo=1, routed)           0.000     8.421    g0_b0__2_i_269_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.954 r  g0_b0__2_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.954    g0_b0__2_i_118_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.071 r  g0_b0__2_i_493/CO[3]
                         net (fo=1, routed)           0.000     9.071    g0_b0__2_i_493_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.290 r  g0_b0__2_i_441/O[0]
                         net (fo=4, routed)           1.001    10.291    g0_b0__2_i_441_n_7
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.295    10.586 r  g0_b0__2_i_492/O
                         net (fo=2, routed)           0.647    11.233    g0_b0__2_i_492_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I1_O)        0.124    11.357 r  g0_b0__2_i_432/O
                         net (fo=1, routed)           0.492    11.849    g0_b0__2_i_432_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.234 r  g0_b0__2_i_344/CO[3]
                         net (fo=1, routed)           0.000    12.234    g0_b0__2_i_344_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.568 r  g0_b0__2_i_280/O[1]
                         net (fo=3, routed)           0.570    13.138    g0_b0__2_i_280_n_6
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.303    13.441 r  g0_b0__2_i_283/O
                         net (fo=1, routed)           0.000    13.441    g0_b0__2_i_283_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.991 r  g0_b0__2_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.991    g0_b0__2_i_120_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.230 r  g0_b0__2_i_62/O[2]
                         net (fo=3, routed)           0.826    15.057    g0_b0__2_i_62_n_5
    SLICE_X6Y22          LUT4 (Prop_lut4_I1_O)        0.302    15.359 r  g0_b0__2_i_82/O
                         net (fo=1, routed)           0.000    15.359    g0_b0__2_i_82_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.872 r  g0_b0__2_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.872    g0_b0__2_i_29_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.029 r  g0_b0__2_i_10/CO[1]
                         net (fo=5, routed)           0.594    16.622    g0_b0__2_i_10_n_2
    SLICE_X4Y21          LUT3 (Prop_lut3_I0_O)        0.332    16.954 r  g0_b0__2_i_12/O
                         net (fo=6, routed)           0.630    17.584    g0_b0__2_i_12_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I4_O)        0.124    17.708 r  g0_b0__2_i_51/O
                         net (fo=1, routed)           0.403    18.111    g0_b0__2_i_51_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124    18.235 r  g0_b0__2_i_16/O
                         net (fo=2, routed)           0.306    18.541    g0_b0__2_i_16_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    18.665 r  g0_b0__2_i_6/O
                         net (fo=7, routed)           0.629    19.294    g0_b0__2_i_6_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.418 r  g0_b1__2/O
                         net (fo=4, routed)           0.578    19.996    VGA/out[1]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.124    20.120 r  VGA/g0_b0__3_i_12/O
                         net (fo=1, routed)           0.000    20.120    VGA/g0_b0__3_i_12_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.700 r  VGA/g0_b0__3_i_2/O[2]
                         net (fo=100, routed)         1.015    21.715    VGA/ROM[0]1[6]
    SLICE_X3Y31          MUXF7 (Prop_muxf7_S_O)       0.454    22.169 r  VGA/vga_red_reg_reg[3]_i_1133/O
                         net (fo=1, routed)           0.651    22.819    VGA/vga_red_reg_reg[3]_i_1133_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.299    23.118 r  VGA/vga_red_reg[3]_i_605/O
                         net (fo=1, routed)           0.998    24.116    VGA/vga_red_reg[3]_i_605_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.240 r  VGA/vga_red_reg[3]_i_304/O
                         net (fo=1, routed)           0.000    24.240    VGA/vga_red_reg[3]_i_304_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    24.449 r  VGA/vga_red_reg_reg[3]_i_127/O
                         net (fo=1, routed)           0.974    25.423    VGA/vga_red_reg_reg[3]_i_127_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.297    25.720 r  VGA/vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.433    26.153    VGA/vga_red_reg[3]_i_20_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I2_O)        0.124    26.277 r  VGA/vga_red_reg[3]_i_4/O
                         net (fo=3, routed)           0.430    26.707    VGA/draw_string8_out
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.831 r  VGA/vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    26.831    VGA/vga_blue_reg[3]_i_1_n_0
    SLICE_X13Y18         FDRE                                         r  VGA/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440    10.700    VGA/pxl_clk
    SLICE_X13Y18         FDRE                                         r  VGA/vga_blue_reg_reg[3]/C
                         clock pessimism              0.080    10.780    
                         clock uncertainty           -0.073    10.707    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.032    10.739    VGA/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                         -26.831    
  -------------------------------------------------------------------
                         slack                                -16.093    

Slack (VIOLATED) :        -15.988ns  (required time - arrival time)
  Source:                 VGA/X_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.155ns  (logic 10.877ns (43.240%)  route 14.278ns (56.760%))
  Logic Levels:           40  (CARRY4=20 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 10.700 - 9.259 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.568     1.568    VGA/pxl_clk
    SLICE_X10Y8          FDRE                                         r  VGA/X_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  VGA/X_reg[0]/Q
                         net (fo=20, routed)          0.855     2.941    VGA/X[0]
    SLICE_X10Y0          LUT2 (Prop_lut2_I0_O)        0.124     3.065 r  VGA/vga_red_reg[3]_i_615/O
                         net (fo=1, routed)           0.000     3.065    VGA/vga_red_reg[3]_i_615_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.578 r  VGA/vga_red_reg_reg[3]_i_307/CO[3]
                         net (fo=1, routed)           0.000     3.578    VGA/vga_red_reg_reg[3]_i_307_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.695 r  VGA/vga_red_reg_reg[3]_i_610/CO[3]
                         net (fo=1, routed)           0.000     3.695    VGA/vga_red_reg_reg[3]_i_610_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.812 r  VGA/g0_b0__2_i_340/CO[3]
                         net (fo=1, routed)           0.000     3.812    VGA/g0_b0__2_i_340_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.929 r  VGA/g0_b0__2_i_298/CO[3]
                         net (fo=1, routed)           0.000     3.929    VGA/g0_b0__2_i_298_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.046 r  VGA/g0_b0__2_i_131/CO[3]
                         net (fo=1, routed)           0.000     4.046    VGA/g0_b0__2_i_131_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.361 f  VGA/g0_b0__2_i_68/O[3]
                         net (fo=37, routed)          0.845     5.207    VGA_n_8
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.307     5.514 r  g0_b0__2_i_274/O
                         net (fo=2, routed)           0.532     6.046    g0_b0__2_i_274_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.572 r  g0_b0__2_i_119/CO[3]
                         net (fo=1, routed)           0.000     6.572    g0_b0__2_i_119_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.686 r  g0_b0__2_i_341/CO[3]
                         net (fo=1, routed)           0.000     6.686    g0_b0__2_i_341_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.800 r  g0_b0__2_i_342/CO[3]
                         net (fo=1, routed)           0.000     6.800    g0_b0__2_i_342_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.071 r  g0_b0__2_i_295/CO[0]
                         net (fo=65, routed)          0.978     8.048    g0_b0__2_i_295_n_3
    SLICE_X12Y13         LUT5 (Prop_lut5_I3_O)        0.373     8.421 r  g0_b0__2_i_269/O
                         net (fo=1, routed)           0.000     8.421    g0_b0__2_i_269_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.954 r  g0_b0__2_i_118/CO[3]
                         net (fo=1, routed)           0.000     8.954    g0_b0__2_i_118_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.071 r  g0_b0__2_i_493/CO[3]
                         net (fo=1, routed)           0.000     9.071    g0_b0__2_i_493_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.290 r  g0_b0__2_i_441/O[0]
                         net (fo=4, routed)           1.001    10.291    g0_b0__2_i_441_n_7
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.295    10.586 r  g0_b0__2_i_492/O
                         net (fo=2, routed)           0.647    11.233    g0_b0__2_i_492_n_0
    SLICE_X5Y14          LUT5 (Prop_lut5_I1_O)        0.124    11.357 r  g0_b0__2_i_432/O
                         net (fo=1, routed)           0.492    11.849    g0_b0__2_i_432_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.234 r  g0_b0__2_i_344/CO[3]
                         net (fo=1, routed)           0.000    12.234    g0_b0__2_i_344_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.568 r  g0_b0__2_i_280/O[1]
                         net (fo=3, routed)           0.570    13.138    g0_b0__2_i_280_n_6
    SLICE_X5Y19          LUT2 (Prop_lut2_I0_O)        0.303    13.441 r  g0_b0__2_i_283/O
                         net (fo=1, routed)           0.000    13.441    g0_b0__2_i_283_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.991 r  g0_b0__2_i_120/CO[3]
                         net (fo=1, routed)           0.000    13.991    g0_b0__2_i_120_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.230 r  g0_b0__2_i_62/O[2]
                         net (fo=3, routed)           0.826    15.057    g0_b0__2_i_62_n_5
    SLICE_X6Y22          LUT4 (Prop_lut4_I1_O)        0.302    15.359 r  g0_b0__2_i_82/O
                         net (fo=1, routed)           0.000    15.359    g0_b0__2_i_82_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.872 r  g0_b0__2_i_29/CO[3]
                         net (fo=1, routed)           0.000    15.872    g0_b0__2_i_29_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.029 r  g0_b0__2_i_10/CO[1]
                         net (fo=5, routed)           0.594    16.622    g0_b0__2_i_10_n_2
    SLICE_X4Y21          LUT3 (Prop_lut3_I0_O)        0.332    16.954 r  g0_b0__2_i_12/O
                         net (fo=6, routed)           0.630    17.584    g0_b0__2_i_12_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I4_O)        0.124    17.708 r  g0_b0__2_i_51/O
                         net (fo=1, routed)           0.403    18.111    g0_b0__2_i_51_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.124    18.235 r  g0_b0__2_i_16/O
                         net (fo=2, routed)           0.306    18.541    g0_b0__2_i_16_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124    18.665 r  g0_b0__2_i_6/O
                         net (fo=7, routed)           0.629    19.294    g0_b0__2_i_6_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.418 r  g0_b1__2/O
                         net (fo=4, routed)           0.578    19.996    VGA/out[1]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.124    20.120 r  VGA/g0_b0__3_i_12/O
                         net (fo=1, routed)           0.000    20.120    VGA/g0_b0__3_i_12_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.700 r  VGA/g0_b0__3_i_2/O[2]
                         net (fo=100, routed)         1.015    21.715    VGA/ROM[0]1[6]
    SLICE_X3Y31          MUXF7 (Prop_muxf7_S_O)       0.454    22.169 r  VGA/vga_red_reg_reg[3]_i_1133/O
                         net (fo=1, routed)           0.651    22.819    VGA/vga_red_reg_reg[3]_i_1133_n_0
    SLICE_X5Y31          LUT6 (Prop_lut6_I5_O)        0.299    23.118 r  VGA/vga_red_reg[3]_i_605/O
                         net (fo=1, routed)           0.998    24.116    VGA/vga_red_reg[3]_i_605_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    24.240 r  VGA/vga_red_reg[3]_i_304/O
                         net (fo=1, routed)           0.000    24.240    VGA/vga_red_reg[3]_i_304_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    24.449 r  VGA/vga_red_reg_reg[3]_i_127/O
                         net (fo=1, routed)           0.974    25.423    VGA/vga_red_reg_reg[3]_i_127_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.297    25.720 r  VGA/vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.433    26.153    VGA/vga_red_reg[3]_i_20_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I2_O)        0.124    26.277 r  VGA/vga_red_reg[3]_i_4/O
                         net (fo=3, routed)           0.322    26.599    VGA/draw_string8_out
    SLICE_X13Y18         LUT5 (Prop_lut5_I2_O)        0.124    26.723 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    26.723    VGA/vga_red_reg[3]_i_1_n_0
    SLICE_X13Y18         FDRE                                         r  VGA/vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440    10.700    VGA/pxl_clk
    SLICE_X13Y18         FDRE                                         r  VGA/vga_red_reg_reg[3]/C
                         clock pessimism              0.080    10.780    
                         clock uncertainty           -0.073    10.707    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.029    10.736    VGA/vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.736    
                         arrival time                         -26.723    
  -------------------------------------------------------------------
                         slack                                -15.988    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 VGA/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.952ns (17.494%)  route 4.490ns (82.506%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 10.697 - 9.259 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     1.562    VGA/pxl_clk
    SLICE_X29Y12         FDRE                                         r  VGA/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  VGA/h_cntr_reg_reg[0]/Q
                         net (fo=7, routed)           0.839     2.857    VGA/O32[0]
    SLICE_X28Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  VGA/h_cntr_reg[0]_i_9/O
                         net (fo=1, routed)           0.674     3.655    VGA/h_cntr_reg[0]_i_9_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.779 f  VGA/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.279     4.058    VGA/h_cntr_reg[0]_i_3_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.182 r  VGA/h_cntr_reg[0]_i_1/O
                         net (fo=25, routed)          1.752     5.935    VGA/eqOp4_in
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.059 r  VGA/v_cntr_reg[0]_i_1/O
                         net (fo=12, routed)          0.946     7.004    VGA/v_cntr_reg0
    SLICE_X28Y18         FDRE                                         r  VGA/v_cntr_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.437    10.697    VGA/pxl_clk
    SLICE_X28Y18         FDRE                                         r  VGA/v_cntr_reg_reg[10]/C
                         clock pessimism              0.094    10.791    
                         clock uncertainty           -0.073    10.718    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.429    10.289    VGA/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 VGA/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.952ns (17.494%)  route 4.490ns (82.506%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 10.697 - 9.259 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     1.562    VGA/pxl_clk
    SLICE_X29Y12         FDRE                                         r  VGA/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  VGA/h_cntr_reg_reg[0]/Q
                         net (fo=7, routed)           0.839     2.857    VGA/O32[0]
    SLICE_X28Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  VGA/h_cntr_reg[0]_i_9/O
                         net (fo=1, routed)           0.674     3.655    VGA/h_cntr_reg[0]_i_9_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.779 f  VGA/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.279     4.058    VGA/h_cntr_reg[0]_i_3_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.182 r  VGA/h_cntr_reg[0]_i_1/O
                         net (fo=25, routed)          1.752     5.935    VGA/eqOp4_in
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.059 r  VGA/v_cntr_reg[0]_i_1/O
                         net (fo=12, routed)          0.946     7.004    VGA/v_cntr_reg0
    SLICE_X28Y18         FDRE                                         r  VGA/v_cntr_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.437    10.697    VGA/pxl_clk
    SLICE_X28Y18         FDRE                                         r  VGA/v_cntr_reg_reg[11]/C
                         clock pessimism              0.094    10.791    
                         clock uncertainty           -0.073    10.718    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.429    10.289    VGA/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 VGA/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.952ns (17.494%)  route 4.490ns (82.506%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 10.697 - 9.259 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     1.562    VGA/pxl_clk
    SLICE_X29Y12         FDRE                                         r  VGA/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  VGA/h_cntr_reg_reg[0]/Q
                         net (fo=7, routed)           0.839     2.857    VGA/O32[0]
    SLICE_X28Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  VGA/h_cntr_reg[0]_i_9/O
                         net (fo=1, routed)           0.674     3.655    VGA/h_cntr_reg[0]_i_9_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.779 f  VGA/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.279     4.058    VGA/h_cntr_reg[0]_i_3_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.182 r  VGA/h_cntr_reg[0]_i_1/O
                         net (fo=25, routed)          1.752     5.935    VGA/eqOp4_in
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.059 r  VGA/v_cntr_reg[0]_i_1/O
                         net (fo=12, routed)          0.946     7.004    VGA/v_cntr_reg0
    SLICE_X28Y18         FDRE                                         r  VGA/v_cntr_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.437    10.697    VGA/pxl_clk
    SLICE_X28Y18         FDRE                                         r  VGA/v_cntr_reg_reg[8]/C
                         clock pessimism              0.094    10.791    
                         clock uncertainty           -0.073    10.718    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.429    10.289    VGA/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 VGA/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 0.952ns (17.494%)  route 4.490ns (82.506%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 10.697 - 9.259 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     1.562    VGA/pxl_clk
    SLICE_X29Y12         FDRE                                         r  VGA/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  VGA/h_cntr_reg_reg[0]/Q
                         net (fo=7, routed)           0.839     2.857    VGA/O32[0]
    SLICE_X28Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  VGA/h_cntr_reg[0]_i_9/O
                         net (fo=1, routed)           0.674     3.655    VGA/h_cntr_reg[0]_i_9_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.779 f  VGA/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.279     4.058    VGA/h_cntr_reg[0]_i_3_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.182 r  VGA/h_cntr_reg[0]_i_1/O
                         net (fo=25, routed)          1.752     5.935    VGA/eqOp4_in
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.059 r  VGA/v_cntr_reg[0]_i_1/O
                         net (fo=12, routed)          0.946     7.004    VGA/v_cntr_reg0
    SLICE_X28Y18         FDRE                                         r  VGA/v_cntr_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.437    10.697    VGA/pxl_clk
    SLICE_X28Y18         FDRE                                         r  VGA/v_cntr_reg_reg[9]/C
                         clock pessimism              0.094    10.791    
                         clock uncertainty           -0.073    10.718    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.429    10.289    VGA/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 VGA/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 0.952ns (17.967%)  route 4.347ns (82.033%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 10.700 - 9.259 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     1.562    VGA/pxl_clk
    SLICE_X29Y12         FDRE                                         r  VGA/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  VGA/h_cntr_reg_reg[0]/Q
                         net (fo=7, routed)           0.839     2.857    VGA/O32[0]
    SLICE_X28Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  VGA/h_cntr_reg[0]_i_9/O
                         net (fo=1, routed)           0.674     3.655    VGA/h_cntr_reg[0]_i_9_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.779 f  VGA/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.279     4.058    VGA/h_cntr_reg[0]_i_3_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.182 r  VGA/h_cntr_reg[0]_i_1/O
                         net (fo=25, routed)          1.752     5.935    VGA/eqOp4_in
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.059 r  VGA/v_cntr_reg[0]_i_1/O
                         net (fo=12, routed)          0.803     6.861    VGA/v_cntr_reg0
    SLICE_X28Y16         FDRE                                         r  VGA/v_cntr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440    10.700    VGA/pxl_clk
    SLICE_X28Y16         FDRE                                         r  VGA/v_cntr_reg_reg[0]/C
                         clock pessimism              0.094    10.794    
                         clock uncertainty           -0.073    10.721    
    SLICE_X28Y16         FDRE (Setup_fdre_C_R)       -0.429    10.292    VGA/v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 VGA/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 0.952ns (17.967%)  route 4.347ns (82.033%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 10.700 - 9.259 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     1.562    VGA/pxl_clk
    SLICE_X29Y12         FDRE                                         r  VGA/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  VGA/h_cntr_reg_reg[0]/Q
                         net (fo=7, routed)           0.839     2.857    VGA/O32[0]
    SLICE_X28Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  VGA/h_cntr_reg[0]_i_9/O
                         net (fo=1, routed)           0.674     3.655    VGA/h_cntr_reg[0]_i_9_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.779 f  VGA/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.279     4.058    VGA/h_cntr_reg[0]_i_3_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.182 r  VGA/h_cntr_reg[0]_i_1/O
                         net (fo=25, routed)          1.752     5.935    VGA/eqOp4_in
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.059 r  VGA/v_cntr_reg[0]_i_1/O
                         net (fo=12, routed)          0.803     6.861    VGA/v_cntr_reg0
    SLICE_X28Y16         FDRE                                         r  VGA/v_cntr_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440    10.700    VGA/pxl_clk
    SLICE_X28Y16         FDRE                                         r  VGA/v_cntr_reg_reg[1]/C
                         clock pessimism              0.094    10.794    
                         clock uncertainty           -0.073    10.721    
    SLICE_X28Y16         FDRE (Setup_fdre_C_R)       -0.429    10.292    VGA/v_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 VGA/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/v_cntr_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 0.952ns (17.967%)  route 4.347ns (82.033%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 10.700 - 9.259 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.575     1.575    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.562     1.562    VGA/pxl_clk
    SLICE_X29Y12         FDRE                                         r  VGA/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  VGA/h_cntr_reg_reg[0]/Q
                         net (fo=7, routed)           0.839     2.857    VGA/O32[0]
    SLICE_X28Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.981 r  VGA/h_cntr_reg[0]_i_9/O
                         net (fo=1, routed)           0.674     3.655    VGA/h_cntr_reg[0]_i_9_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.779 f  VGA/h_cntr_reg[0]_i_3/O
                         net (fo=1, routed)           0.279     4.058    VGA/h_cntr_reg[0]_i_3_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I4_O)        0.124     4.182 r  VGA/h_cntr_reg[0]_i_1/O
                         net (fo=25, routed)          1.752     5.935    VGA/eqOp4_in
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.059 r  VGA/v_cntr_reg[0]_i_1/O
                         net (fo=12, routed)          0.803     6.861    VGA/v_cntr_reg0
    SLICE_X28Y16         FDRE                                         r  VGA/v_cntr_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.259 r  clk_BUFG_inst/O
                         net (fo=163, routed)         1.457    10.717    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     7.587 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.168    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.259 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          1.440    10.700    VGA/pxl_clk
    SLICE_X28Y16         FDRE                                         r  VGA/v_cntr_reg_reg[2]/C
                         clock pessimism              0.094    10.794    
                         clock uncertainty           -0.073    10.721    
    SLICE_X28Y16         FDRE (Setup_fdre_C_R)       -0.429    10.292    VGA/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  3.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.777%)  route 0.289ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556     0.556    VGA/pxl_clk
    SLICE_X28Y18         FDRE                                         r  VGA/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  VGA/v_cntr_reg_reg[8]/Q
                         net (fo=7, routed)           0.289     0.986    VGA/D[8]
    SLICE_X37Y15         FDRE                                         r  VGA/Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.826     0.826    VGA/pxl_clk
    SLICE_X37Y15         FDRE                                         r  VGA/Y_reg[8]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.070     0.891    VGA/Y_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560     0.560    VGA/pxl_clk
    SLICE_X29Y12         FDRE                                         r  VGA/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  VGA/h_cntr_reg_reg[3]/Q
                         net (fo=7, routed)           0.120     0.821    VGA/O32[3]
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.929 r  VGA/h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.929    VGA/h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X29Y12         FDRE                                         r  VGA/h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829     0.829    VGA/pxl_clk
    SLICE_X29Y12         FDRE                                         r  VGA/h_cntr_reg_reg[3]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.105     0.665    VGA/h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.560     0.560    VGA/pxl_clk
    SLICE_X29Y12         FDRE                                         r  VGA/h_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  VGA/h_cntr_reg_reg[2]/Q
                         net (fo=7, routed)           0.122     0.822    VGA/O32[2]
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.933 r  VGA/h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.933    VGA/h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X29Y12         FDRE                                         r  VGA/h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.829     0.829    VGA/pxl_clk
    SLICE_X29Y12         FDRE                                         r  VGA/h_cntr_reg_reg[2]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.105     0.665    VGA/h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VGA/v_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/Y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.141ns (22.771%)  route 0.478ns (77.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.556     0.556    VGA/pxl_clk
    SLICE_X28Y18         FDRE                                         r  VGA/v_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  VGA/v_cntr_reg_reg[9]/Q
                         net (fo=7, routed)           0.478     1.175    VGA/D[9]
    SLICE_X38Y12         FDRE                                         r  VGA/Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828     0.828    VGA/pxl_clk
    SLICE_X38Y12         FDRE                                         r  VGA/Y_reg[9]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.083     0.906    VGA/Y_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.427%)  route 0.132ns (34.573%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559     0.559    VGA/pxl_clk
    SLICE_X29Y13         FDRE                                         r  VGA/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VGA/h_cntr_reg_reg[7]/Q
                         net (fo=8, routed)           0.132     0.831    VGA/O32[7]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.939 r  VGA/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.939    VGA/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X29Y13         FDRE                                         r  VGA/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828     0.828    VGA/pxl_clk
    SLICE_X29Y13         FDRE                                         r  VGA/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.105     0.664    VGA/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559     0.559    VGA/pxl_clk
    SLICE_X29Y14         FDRE                                         r  VGA/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VGA/h_cntr_reg_reg[10]/Q
                         net (fo=9, routed)           0.133     0.833    VGA/O32[10]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.944 r  VGA/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.944    VGA/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X29Y14         FDRE                                         r  VGA/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828     0.828    VGA/pxl_clk
    SLICE_X29Y14         FDRE                                         r  VGA/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.105     0.664    VGA/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.256ns (66.211%)  route 0.131ns (33.789%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559     0.559    VGA/pxl_clk
    SLICE_X29Y13         FDRE                                         r  VGA/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VGA/h_cntr_reg_reg[4]/Q
                         net (fo=8, routed)           0.131     0.830    VGA/O32[4]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.945 r  VGA/h_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.945    VGA/h_cntr_reg_reg[4]_i_1_n_7
    SLICE_X29Y13         FDRE                                         r  VGA/h_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828     0.828    VGA/pxl_clk
    SLICE_X29Y13         FDRE                                         r  VGA/h_cntr_reg_reg[4]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.105     0.664    VGA/h_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.252ns (65.078%)  route 0.135ns (34.922%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559     0.559    VGA/pxl_clk
    SLICE_X29Y13         FDRE                                         r  VGA/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VGA/h_cntr_reg_reg[6]/Q
                         net (fo=7, routed)           0.135     0.835    VGA/O32[6]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.946 r  VGA/h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.946    VGA/h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X29Y13         FDRE                                         r  VGA/h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828     0.828    VGA/pxl_clk
    SLICE_X29Y13         FDRE                                         r  VGA/h_cntr_reg_reg[6]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.105     0.664    VGA/h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.206%)  route 0.145ns (36.794%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559     0.559    VGA/pxl_clk
    SLICE_X29Y14         FDRE                                         r  VGA/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VGA/h_cntr_reg_reg[11]/Q
                         net (fo=8, routed)           0.145     0.845    VGA/h_cntr_reg_reg__0[11]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.953 r  VGA/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.953    VGA/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X29Y14         FDRE                                         r  VGA/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828     0.828    VGA/pxl_clk
    SLICE_X29Y14         FDRE                                         r  VGA/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.105     0.664    VGA/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 VGA/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA/h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.256ns (64.558%)  route 0.141ns (35.442%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.549     0.549    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.559     0.559    VGA/pxl_clk
    SLICE_X29Y14         FDRE                                         r  VGA/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VGA/h_cntr_reg_reg[8]/Q
                         net (fo=9, routed)           0.141     0.840    VGA/O32[8]
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.955 r  VGA/h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.955    VGA/h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X29Y14         FDRE                                         r  VGA/h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=163, routed)         0.817     0.817    VGA/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VGA/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VGA/pixel_clock/inst/clkout1_buf/O
                         net (fo=53, routed)          0.828     0.828    VGA/pxl_clk
    SLICE_X29Y14         FDRE                                         r  VGA/h_cntr_reg_reg[8]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.105     0.664    VGA/h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    VGA/pixel_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y8      VGA/X_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y12     VGA/X_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X11Y8      VGA/X_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y9      VGA/X_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y9      VGA/X_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y9      VGA/X_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y10     VGA/X_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y10     VGA/X_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y8      VGA/X_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y12     VGA/X_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y12     VGA/X_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X11Y8      VGA/X_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y10     VGA/X_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y10     VGA/X_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y11     VGA/X_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y11     VGA/X_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y10     VGA/X_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y11     VGA/Y_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y14     VGA/h_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y14     VGA/h_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y13     VGA/h_cntr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y13     VGA/h_cntr_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y13     VGA/h_cntr_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y13     VGA/h_cntr_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y14     VGA/h_cntr_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y14     VGA/h_cntr_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y8      VGA/X_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y8      VGA/X_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    VGA/pixel_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VGA/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT



