Warning (10273): Verilog HDL warning at sign_extend.sv(17): extended using "x" or "z" File: D:/.TEC/Arquitectura de Computadores/Jsantamaria_computer_architecture_1_2024_s2/src/Processor/ID_STAGE/sign_extend.sv Line: 17
