// Seed: 125766275
module module_0;
  wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1,
    input  wand id_2,
    output wire id_3,
    input  tri  id_4,
    output tri  id_5,
    output tri0 id_6
);
  assign id_5 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd0
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire _id_3;
  output wire id_2;
  output wire id_1;
  localparam id_16 = -1;
  module_0 modCall_1 ();
  generate
    logic id_17;
  endgenerate
  logic [id_3 : -1] id_18;
endmodule
