<html><body><samp><pre>
<!@TC:1394559698>
#Build: Synplify Pro E-2011.03-SP2, Build 053R, May 19 2011
#install: C:\Synopsys\fpga_E201103SP2
#OS: Windows XP 5.1
#Hostname: WKS-085

#Implementation: rev_2

#Tue Mar 11 13:41:39 2014

<a name=compilerReport4>$ Start of Compile</a>
#Tue Mar 11 13:41:39 2014

Synopsys VHDL Compiler, version comp550rcp1, Build 072R, built May 25 2011
@N: : <!@TM:1394559699> | Running in 32-bit mode 
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Synopsys\fpga_E201103SP2\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1394559699> | Setting time resolution to ns
@N: : <a href="H:\ese382\lab05s14\BinaryToSeg\src\BinaryToSeg.vhd:29:7:29:18:@N::@XP_MSG">BinaryToSeg.vhd(29)</a><!@TM:1394559699> | Top entity is set to BinaryToSeg.
VHDL syntax check successful!
File H:\ese382\lab05s14\BinaryToSeg\src\BinaryToSeg.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\ese382\lab05s14\BinaryToSeg\src\BinaryToSeg.vhd:29:7:29:18:@N:CD630:@XP_MSG">BinaryToSeg.vhd(29)</a><!@TM:1394559699> | Synthesizing work.binarytoseg.binarytoseg 
Post processing for work.binarytoseg.binarytoseg
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="H:\ese382\lab05s14\BinaryToSeg\src\BinaryToSeg.vhd:72:1:72:3:@W:CL117:@XP_MSG">BinaryToSeg.vhd(72)</a><!@TM:1394559699> | Latch generated from process for signal seven_seg0(6 downto 0), probably caused by a missing assignment in an if or case stmt</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="H:\ese382\lab05s14\BinaryToSeg\src\BinaryToSeg.vhd:72:1:72:3:@W:CL239:@XP_MSG">BinaryToSeg.vhd(72)</a><!@TM:1394559699> | Latch seven_seg0(6 downto 0) enable evaluates to constant 1, optimized</font>
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 11 13:41:40 2014

###########################################################]

</pre></samp></body></html>
Mapping Report (contents appended below)
@N: : <a href="H:\ese382\lab05s14\BinaryToSeg\Synplify\rev_2\synlog\binary2seg_mach_Mapper.srr:@N::@XP_MSG">binary2seg_mach_Mapper.srr</a><!@TM:1394559700> | "H:\ese382\lab05s14\BinaryToSeg\Synplify\rev_2\synlog\binary2seg_mach_Mapper.srr"

</pre></samp></body></html>
<a name=mapperReport5>Synopsys CPLD Technology Mapper, Version maprc, Build 507R, Built May 17 2011</a>
Copyright (C) 1994-2011, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version E-201103-SP2
---------------------------------------
<a name=resourceUsage6>Resource Usage Report</a>

Simple gate primitives:
IBUF            6 uses
OBUF            14 uses
XOR2            15 uses
INV             55 uses
AND2            61 uses
OR2             5 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1394559701> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
E-201103-SP2
Mapper successful!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 11 13:41:42 2014

###########################################################]

</pre></samp></body></html>
