vhdl work "translatorKodu.vhd"
verilog work "translatorSchemat.vf"
