#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Nov  9 14:24:53 2017
# Process ID: 25348
# Current directory: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1
# Command line: vivado -log leon3mp.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source leon3mp.tcl -notrace
# Log file: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/leon3mp.vdi
# Journal file: /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source leon3mp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_gen.gen_mig.ddrc/gen_mig.MCB_inst'
Finished Parsing XDC File [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_gen.gen_mig.ddrc/gen_mig.MCB_inst'
Parsing XDC File [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk200' completely overrides clock 'clk200p'.
New: create_clock -period 5.000 -name clk200 [get_ports clk200p], [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:2]
Previous: create_clock -period 5.000 [get_ports clk200p], [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc:26]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:16]
INFO: [Timing 38-2] Deriving generated clocks [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:16]
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:16]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:16]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2215.418 ; gain = 575.672 ; free physical = 4937 ; free virtual = 37886
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:17]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:18]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:18]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:19]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:20]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:20]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:20]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:21]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:22]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:22]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:22]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:23]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:23]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:23]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:26]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'spi_sel_n'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:26]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports spi_sel_n]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:26]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:28]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:28]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports spi_miso]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:28]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'spi_mosi'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:29]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports spi_mosi]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:29]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:32]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:32]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:32]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:33]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:33]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:34]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:34]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:34]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:35]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:35]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:35]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:39]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:39]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:39]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:40]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:40]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:40]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:41]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:41]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:41]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:42]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:42]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:42]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:45]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:45]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:45]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:46]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:46]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:46]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:47]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:47]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:47]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:48]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:48]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:48]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:55]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:55]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:55]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:56]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:56]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:56]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:57]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:57]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:57]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:58]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:58]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:58]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:59]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:60]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:60]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:60]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:61]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:61]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:61]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:62]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:62]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:62]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'phy_c*'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-2] Deriving generated clocks [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:110]
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:152]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:152]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:152]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:153]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:153]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:153]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:154]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:154]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:154]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:155]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:155]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:155]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:158]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:158]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:158]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'CLKFBOUT'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:159]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:159]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-clock [get_clocks -include_generated_clocks CLKFBOUT]'. [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc:159]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/boards/xilinx-kc705-xc7k325t/xilinx-kc705-xc7k325t.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 442 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 23 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 346 instances

link_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2276.246 ; gain = 1151.375 ; free physical = 5110 ; free virtual = 37946
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2348.281 ; gain = 64.031 ; free physical = 5084 ; free virtual = 37923
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "934242e87c9ae875".
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "e8c93925e7d14c04".
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2375.875 ; gain = 0.000 ; free physical = 4681 ; free virtual = 37712
Phase 1 Generate And Synthesize Debug Cores | Checksum: fd9bef9c

Time (s): cpu = 00:01:41 ; elapsed = 00:01:49 . Memory (MB): peak = 2375.875 ; gain = 27.594 ; free physical = 4681 ; free virtual = 37712
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1383bf8ea

Time (s): cpu = 00:02:00 ; elapsed = 00:01:57 . Memory (MB): peak = 2428.875 ; gain = 80.594 ; free physical = 4584 ; free virtual = 37659
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 626 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 12036655a

Time (s): cpu = 00:02:03 ; elapsed = 00:02:00 . Memory (MB): peak = 2428.875 ; gain = 80.594 ; free physical = 4548 ; free virtual = 37641
INFO: [Opt 31-389] Phase Constant propagation created 71 cells and removed 115 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: e9e9f477

Time (s): cpu = 00:02:05 ; elapsed = 00:02:02 . Memory (MB): peak = 2428.875 ; gain = 80.594 ; free physical = 4543 ; free virtual = 37636
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 215 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: e9e9f477

Time (s): cpu = 00:02:06 ; elapsed = 00:02:04 . Memory (MB): peak = 2428.875 ; gain = 80.594 ; free physical = 4542 ; free virtual = 37635
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: e9e9f477

Time (s): cpu = 00:02:07 ; elapsed = 00:02:04 . Memory (MB): peak = 2428.875 ; gain = 80.594 ; free physical = 4542 ; free virtual = 37635
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2428.875 ; gain = 0.000 ; free physical = 4543 ; free virtual = 37635
Ending Logic Optimization Task | Checksum: e9e9f477

Time (s): cpu = 00:02:07 ; elapsed = 00:02:05 . Memory (MB): peak = 2428.875 ; gain = 80.594 ; free physical = 4543 ; free virtual = 37636

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 12 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 2 Total Ports: 68
Ending PowerOpt Patch Enables Task | Checksum: 1b366cd45

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 4353 ; free virtual = 37459
Ending Power Optimization Task | Checksum: 1b366cd45

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3039.484 ; gain = 610.609 ; free physical = 4408 ; free virtual = 37514
78 Infos, 45 Warnings, 39 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:03 ; elapsed = 00:02:35 . Memory (MB): peak = 3039.484 ; gain = 763.238 ; free physical = 4408 ; free virtual = 37514
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 4369 ; free virtual = 37513
INFO: [Common 17-1381] The checkpoint '/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/leon3mp_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 4285 ; free virtual = 37506
Command: report_drc -file leon3mp_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/leon3mp_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 4291 ; free virtual = 37514
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[10] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/D[5]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[11] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/D[6]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[12] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/D[7]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[5] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/D[0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[6] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/D[1]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[7] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/D[2]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[8] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/D[3]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[9] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/D[4]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/ENARDEN (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/rfi[wren]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/WEA[0] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/rfi[wren]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/WEA[1] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/rfi[wren]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/WEA[2] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/rfi[wren]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/a9.x[0].r0/WEA[3] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x0/xc2v.x0/a6.x0/rfi[wren]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[10] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/D[5]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[11] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/D[6]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[12] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/D[7]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[6] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/D[1]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[7] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/D[2]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[8] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/D[3]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[9] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/D[4]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[10] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][6]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[11] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][7]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[12] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][8]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[13] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][9]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[4] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[5] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][1]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[6] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][2]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[7] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][3]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[8] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][4]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[9] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][5]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ENARDEN (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][denable][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/WEA[0] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][dwrite][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/WEA[1] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][dwrite][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[10] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][6]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[11] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][7]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[12] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][8]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[13] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][9]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[7] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][3]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[8] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][4]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[9] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][5]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 4244 ; free virtual = 37499
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13b5a7c28

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 4244 ; free virtual = 37499
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 4206 ; free virtual = 37462

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eb39ca11

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 4095 ; free virtual = 37355

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fdca3c56

Time (s): cpu = 00:01:21 ; elapsed = 00:00:41 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3877 ; free virtual = 37142

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fdca3c56

Time (s): cpu = 00:01:21 ; elapsed = 00:00:41 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3876 ; free virtual = 37141
Phase 1 Placer Initialization | Checksum: fdca3c56

Time (s): cpu = 00:01:21 ; elapsed = 00:00:41 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3862 ; free virtual = 37127

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10bece2bc

Time (s): cpu = 00:03:48 ; elapsed = 00:01:47 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3725 ; free virtual = 37005

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10bece2bc

Time (s): cpu = 00:03:48 ; elapsed = 00:01:47 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3717 ; free virtual = 36997

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a65fa532

Time (s): cpu = 00:04:21 ; elapsed = 00:01:59 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3715 ; free virtual = 36997

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14477da58

Time (s): cpu = 00:04:22 ; elapsed = 00:02:00 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3709 ; free virtual = 36990

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14537a5d1

Time (s): cpu = 00:04:23 ; elapsed = 00:02:00 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3710 ; free virtual = 36992

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 12ba06b06

Time (s): cpu = 00:04:33 ; elapsed = 00:02:04 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3712 ; free virtual = 36994

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 12ba06b06

Time (s): cpu = 00:04:34 ; elapsed = 00:02:04 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3704 ; free virtual = 36986

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 148ee38fd

Time (s): cpu = 00:05:04 ; elapsed = 00:02:32 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3630 ; free virtual = 36923

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: cb2184ac

Time (s): cpu = 00:05:06 ; elapsed = 00:02:35 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3630 ; free virtual = 36923

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1879f44ee

Time (s): cpu = 00:05:07 ; elapsed = 00:02:35 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3658 ; free virtual = 36950

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1879f44ee

Time (s): cpu = 00:05:26 ; elapsed = 00:02:41 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3705 ; free virtual = 36998
Phase 3 Detail Placement | Checksum: 1879f44ee

Time (s): cpu = 00:05:27 ; elapsed = 00:02:41 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3730 ; free virtual = 37023

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17e300c56

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17e300c56

Time (s): cpu = 00:06:11 ; elapsed = 00:02:54 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3680 ; free virtual = 36974
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d1f96783

Time (s): cpu = 00:06:15 ; elapsed = 00:02:59 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3676 ; free virtual = 36981
Phase 4.1 Post Commit Optimization | Checksum: d1f96783

Time (s): cpu = 00:06:16 ; elapsed = 00:02:59 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3753 ; free virtual = 37058

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d1f96783

Time (s): cpu = 00:06:17 ; elapsed = 00:03:00 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3760 ; free virtual = 37065

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d1f96783

Time (s): cpu = 00:06:17 ; elapsed = 00:03:01 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3762 ; free virtual = 37067

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c1441976

Time (s): cpu = 00:06:18 ; elapsed = 00:03:01 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3761 ; free virtual = 37067
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c1441976

Time (s): cpu = 00:06:18 ; elapsed = 00:03:01 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3742 ; free virtual = 37058
Ending Placer Task | Checksum: 59d079c3

Time (s): cpu = 00:06:18 ; elapsed = 00:03:01 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3811 ; free virtual = 37135
97 Infos, 87 Warnings, 39 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:33 ; elapsed = 00:03:10 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3807 ; free virtual = 37135
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3670 ; free virtual = 37121
INFO: [Common 17-1381] The checkpoint '/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/leon3mp_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3684 ; free virtual = 37036
report_io: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3669 ; free virtual = 37021
report_utilization: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3669 ; free virtual = 37022
report_control_sets: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3660 ; free virtual = 37012
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-2721] IBUFDS_GT_loads_clock_region: IBUFDS_GTE2 eth0.ibufds_gtrefclk drives PLLE2_ADV eth0.clkgen_gtrefclk/xc7l.v/PLLE2_ADV_inst in a different clock region and must do so using local routing resources which may negatively affect clock performance. Use CLOCK_DEDICATED_ROUTE set to FALSE to indicate this is intended.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 15741abc ConstDB: 0 ShapeSum: 445c5f07 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e67e6538

Time (s): cpu = 00:00:56 ; elapsed = 00:00:27 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3151 ; free virtual = 36511

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e67e6538

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3097 ; free virtual = 36457

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e67e6538

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3033 ; free virtual = 36393

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e67e6538

Time (s): cpu = 00:00:59 ; elapsed = 00:00:30 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3033 ; free virtual = 36393
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 171e50494

Time (s): cpu = 00:02:00 ; elapsed = 00:00:49 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3015 ; free virtual = 36363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.570  | TNS=0.000  | WHS=-1.661 | THS=-2860.503|

Phase 2 Router Initialization | Checksum: 1019e2e94

Time (s): cpu = 00:02:34 ; elapsed = 00:00:57 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 3006 ; free virtual = 36350

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c7b981db

Time (s): cpu = 00:03:10 ; elapsed = 00:01:04 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2971 ; free virtual = 36333

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5845
 Number of Nodes with overlaps = 575
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.240  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19c05755c

Time (s): cpu = 00:06:04 ; elapsed = 00:01:52 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2905 ; free virtual = 36296
Phase 4 Rip-up And Reroute | Checksum: 19c05755c

Time (s): cpu = 00:06:04 ; elapsed = 00:01:52 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2905 ; free virtual = 36296

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19c05755c

Time (s): cpu = 00:06:04 ; elapsed = 00:01:52 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2905 ; free virtual = 36296

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19c05755c

Time (s): cpu = 00:06:04 ; elapsed = 00:01:52 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2904 ; free virtual = 36295
Phase 5 Delay and Skew Optimization | Checksum: 19c05755c

Time (s): cpu = 00:06:05 ; elapsed = 00:01:52 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2911 ; free virtual = 36298

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d35c4323

Time (s): cpu = 00:06:19 ; elapsed = 00:01:56 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2900 ; free virtual = 36287
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.256  | TNS=0.000  | WHS=-0.540 | THS=-2.435 |

Phase 6.1 Hold Fix Iter | Checksum: 1a3718b32

Time (s): cpu = 00:06:21 ; elapsed = 00:01:57 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2867 ; free virtual = 36255
Phase 6 Post Hold Fix | Checksum: 1f1c96120

Time (s): cpu = 00:06:21 ; elapsed = 00:01:57 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2867 ; free virtual = 36254

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.91927 %
  Global Horizontal Routing Utilization  = 4.46992 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 180b1f1c3

Time (s): cpu = 00:06:23 ; elapsed = 00:01:57 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2865 ; free virtual = 36252

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 180b1f1c3

Time (s): cpu = 00:06:23 ; elapsed = 00:01:58 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2864 ; free virtual = 36251

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 217ec6bb8

Time (s): cpu = 00:06:28 ; elapsed = 00:02:03 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2913 ; free virtual = 36336

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 291327e47

Time (s): cpu = 00:06:43 ; elapsed = 00:02:07 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2851 ; free virtual = 36330
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.256  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 291327e47

Time (s): cpu = 00:06:43 ; elapsed = 00:02:07 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2842 ; free virtual = 36334
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:44 ; elapsed = 00:02:07 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2939 ; free virtual = 36433

Routing Is Done.
109 Infos, 88 Warnings, 39 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:00 ; elapsed = 00:02:15 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2944 ; free virtual = 36438
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2878 ; free virtual = 36390
INFO: [Common 17-1381] The checkpoint '/home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/leon3mp_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3039.484 ; gain = 0.000 ; free physical = 2869 ; free virtual = 36320
Command: report_drc -file leon3mp_drc_routed.rpt -pb leon3mp_drc_routed.pb -rpx leon3mp_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/leon3mp_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 3112.883 ; gain = 73.398 ; free physical = 2922 ; free virtual = 36369
Command: report_methodology -file leon3mp_methodology_drc_routed.rpt -rpx leon3mp_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/arunkumar/Dropbox/Topics_in_queue/hardware_trojan/running_trojan_on_kc705/trojan_3_cache_disabling/designs/leon3-xilinx-kc705/vivado/leon3-xilinx-kc705/leon3-xilinx-kc705.runs/impl_1/leon3mp_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:25 ; elapsed = 00:00:29 . Memory (MB): peak = 3183.855 ; gain = 70.973 ; free physical = 2336 ; free virtual = 35861
Command: report_power -file leon3mp_power_routed.rpt -pb leon3mp_power_summary_routed.pb -rpx leon3mp_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
116 Infos, 95 Warnings, 39 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 3301.723 ; gain = 117.867 ; free physical = 2305 ; free virtual = 35837
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3301.723 ; gain = 0.000 ; free physical = 2250 ; free virtual = 35798
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force leon3mp.bit -mask_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/w2.p_i_reg[1] input leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/w2.p_i_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/w2.p_i_reg[1] input leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/mgen.mul0/xm1616.m1616/pipe2.arch0.dwm/w2.p_i_reg[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC PDCN-2721] IBUFDS_GT_loads_clock_region: IBUFDS_GTE2 eth0.ibufds_gtrefclk drives PLLE2_ADV eth0.clkgen_gtrefclk/xc7l.v/PLLE2_ADV_inst in a different clock region and must do so using local routing resources which may negatively affect clock performance. Use CLOCK_DEDICATED_ROUTE set to FALSE to indicate this is intended.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_ddr3_infrastructure/pll_clk3_out on the mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of mig_gen.gen_mig.ddrc/gen_mig.MCB_inst/u_mig_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[10] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[5]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[11] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[6]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[12] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[7]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[5] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[6] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[1]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[7] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[2]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[8] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[3]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[9] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/D[4]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[10] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][5]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[11] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][6]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[12] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][7]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[5] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[6] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][1]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[7] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][2]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[8] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][3]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRBWRADDR[9] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][address][4]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ENARDEN (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][swrite][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/ENBWREN (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][tenable][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/WEA[2] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][swrite][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0 has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/a9.x[0].r0/WEA[3] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/xc2v.x0/a6.x0/crami[dcramin][swrite][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[10] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][6]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[11] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][7]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[12] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][8]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[13] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][9]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[4] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[5] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][1]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[6] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][2]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[7] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][3]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[8] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][4]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ADDRARDADDR[9] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][5]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/ENARDEN (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][denable][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/WEA[0] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][dwrite][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[0].r/WEA[1] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][dwrite][0]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[10] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][6]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[11] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][7]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[12] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][8]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[13] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][9]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[7] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][3]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[8] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][4]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r has an input control pin leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/ADDRARDADDR[9] (net: leon/l3.leon3blk.cpu[0].leon3/vhdl.cmem0/dme.dd0[0].ddata0/xc2v.x0/crami[dcramin][address][5]) which is driven by a register (leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_reg[w][s][et]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 63 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_a_decill_D, leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_a_getpc_D, leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_aw_D, leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_irqlatmet_D, leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_irqstart_D, leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_paw_D, leon/l3.leon3blk.cpu[0].leon3/vhdl.p0/iu/r_d_rexcnt_D... and (the first 15 of 47 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 56 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./leon3mp.bit...
Creating mask data...
Creating bitstream...
Writing bitstream ./leon3mp.msk...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
125 Infos, 151 Warnings, 39 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:20 ; elapsed = 00:00:46 . Memory (MB): peak = 3717.918 ; gain = 416.195 ; free physical = 4430 ; free virtual = 37781
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 14:37:29 2017...
