<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_1d8d32b5</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1d8d32b5'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_1d8d32b5')">rsnoc_z_H_R_G_T2_U_U_1d8d32b5</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.87</td>
<td class="s5 cl rt"><a href="mod995.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod995.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod995.html#Toggle" >  0.21</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod995.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod995.html#inst_tag_304614"  onclick="showContent('inst_tag_304614')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric</a></td>
<td class="s2 cl rt"> 28.87</td>
<td class="s5 cl rt"><a href="mod995.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod995.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod995.html#Toggle" >  0.21</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod995.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1d8d32b5'>
<hr>
<a name="inst_tag_304614"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_304614" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 28.87</td>
<td class="s5 cl rt"><a href="mod995.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod995.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod995.html#Toggle" >  0.21</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod995.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.56</td>
<td class="s6 cl rt"> 67.97</td>
<td class="s2 cl rt"> 27.27</td>
<td class="s0 cl rt">  1.41</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 56.15</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1086.html#inst_tag_337697" >SPI_mem_ahb_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod503.html#inst_tag_166019" id="tag_urg_inst_166019">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod55.html#inst_tag_1765" id="tag_urg_inst_1765">Ica</a></td>
<td class="s7 cl rt"> 78.48</td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 33.02</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod375.html#inst_tag_138991" id="tag_urg_inst_138991">If</a></td>
<td class="s3 cl rt"> 36.63</td>
<td class="s6 cl rt"> 69.86</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.90</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 61.40</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod568.html#inst_tag_190915" id="tag_urg_inst_190915">Ifpa</a></td>
<td class="s0 cl rt">  2.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod482.html#inst_tag_165183" id="tag_urg_inst_165183">Io</a></td>
<td class="s0 cl rt">  5.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  5.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod684.html#inst_tag_220030" id="tag_urg_inst_220030">Ip</a></td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod30_0.html#inst_tag_440" id="tag_urg_inst_440">Irspp</a></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod742.html#inst_tag_252716" id="tag_urg_inst_252716">It</a></td>
<td class="s0 cl rt">  1.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod500.html#inst_tag_166004" id="tag_urg_inst_166004">uci6b9c7e7c82</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod371.html#inst_tag_136873" id="tag_urg_inst_136873">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod292.html#inst_tag_80657" id="tag_urg_inst_80657">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod557.html#inst_tag_190016" id="tag_urg_inst_190016">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod232_0.html#inst_tag_44905" id="tag_urg_inst_44905">ursrrerg</a></td>
<td class="s6 cl rt"> 61.11</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod624_0.html#inst_tag_198817" id="tag_urg_inst_198817">ursrsg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod171.html#inst_tag_29642" id="tag_urg_inst_29642">uua3f77e29</a></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod300.html#inst_tag_109368" id="tag_urg_inst_109368">uud68a6ffd66</a></td>
<td class="s0 cl rt">  2.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1d8d32b5'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod995.html" >rsnoc_z_H_R_G_T2_U_U_1d8d32b5</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>62</td><td>37</td><td>59.68</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>25366</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>25371</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>25377</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>25385</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>25390</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>25407</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>25413</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>25417</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>25442</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>25531</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>25609</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>25620</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25809</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25814</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>25922</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
25365                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 4'b0 );
25366      1/1          	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
25367      1/1          	assign PipeIn_BurstType = Req1_BurstType;
25368      1/1          	assign u_cb9b_1 = PipeIn_BurstType;
25369      <font color = "red">0/1     ==>  	assign u_cb9b_11 = PipeIn_Opc;</font>
                        MISSING_ELSE
25370                   	assign PipeIn_Urg = Req1_Urg;
25371      1/1          	assign u_cb9b_17 = PipeIn_Urg;
25372      1/1          	assign PipeIn_User = Req1_User;
25373      1/1          	assign u_cb9b_19 = PipeIn_User;
25374      <font color = "red">0/1     ==>  	assign PipeIn_Data = Pld_Data;</font>
                        MISSING_ELSE
25375                   	assign u_cb9b_2 = PipeIn_Data;
25376                   	assign Req1_Fail = Req1_Status == 2'b11;
25377      1/1          	assign PipeIn_Fail = Req1_Fail;
25378      <font color = "red">0/1     ==>  	assign u_cb9b_4 = PipeIn_Fail;</font>
25379      <font color = "red">0/1     ==>  	assign PipeIn_Head = ReqHead;</font>
25380      1/1          	assign u_cb9b_6 = PipeIn_Head;
25381      <font color = "red">0/1     ==>  	assign PipeIn_Last = Pld_Last;</font>
25382                   	assign u_cb9b_7 = PipeIn_Last;
25383                   	assign PipeIn_Len1 = Req1_Len1;
25384                   	assign u_cb9b_8 = PipeIn_Len1;
25385      1/1          	assign PipeIn_Lock = Req1_Lock;
25386      1/1          	assign u_cb9b_9 = PipeIn_Lock;
25387      1/1          	assign ReqVld = TrnVld &amp; ~ TrnGate;
25388      <font color = "red">0/1     ==>  	assign PostRdy = GenLcl_Req_Rdy;</font>
                        MISSING_ELSE
25389                   	assign PipeOut_Urg = u_d4d9_17;
25390      1/1          	assign PipeOut_Head = u_d4d9_6;
25391      1/1          	assign PipeOutHead = PipeOut_Head;
25392      1/1          	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
25393      <font color = "red">0/1     ==>  	assign uReq1_Opc_caseSel =</font>
                        MISSING_ELSE
25394                   		{		Req1_OpcT == 4'b0110
25395                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
25396                   			,	Req1_OpcT == 4'b0011
25397                   			,	Req1_OpcT == 4'b0010
25398                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
25399                   		}
25400                   		;
25401                   	always @( uReq1_Opc_caseSel ) begin
25402                   		case ( uReq1_Opc_caseSel )
25403                   			5'b00001 : Req1_Opc = 3'b000 ;
25404                   			5'b00010 : Req1_Opc = 3'b010 ;
25405                   			5'b00100 : Req1_Opc = 3'b001 ;
25406                   			5'b01000 : Req1_Opc = 3'b100 ;
25407      1/1          			5'b10000 : Req1_Opc = 3'b101 ;
25408      1/1          			default  : Req1_Opc = 3'b000 ;
25409      1/1          		endcase
25410      <font color = "red">0/1     ==>  	end</font>
                        MISSING_ELSE
25411                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
25412                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
25413      1/1          		case ( uPipeIn_Opc_caseSel )
25414      1/1          			3'b001  : PipeIn_Opc = 3'b000 ;
25415      1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
25416      <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
                        MISSING_ELSE
25417      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
25418      1/1          			default : PipeIn_Opc = 3'b000 ;
25419      <font color = "red">0/1     ==>  		endcase</font>
25420                   	end
25421                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010116103001101080 Ifpa(
25422                   		.Rx_0( u_cb9b_0 )
25423                   	,	.Rx_1( u_cb9b_1 )
25424                   	,	.Rx_11( u_cb9b_11 )
25425                   	,	.Rx_14( 1'b0 )
25426                   	,	.Rx_15( 1'b0 )
25427                   	,	.Rx_17( u_cb9b_17 )
25428                   	,	.Rx_19( u_cb9b_19 )
25429                   	,	.Rx_2( u_cb9b_2 )
25430                   	,	.Rx_4( u_cb9b_4 )
25431                   	,	.Rx_6( u_cb9b_6 )
25432                   	,	.Rx_7( u_cb9b_7 )
25433                   	,	.Rx_8( u_cb9b_8 )
25434                   	,	.Rx_9( u_cb9b_9 )
25435                   	,	.RxRdy( ReqRdy )
25436                   	,	.RxVld( ReqVld )
25437                   	,	.Sys_Clk( Sys_Clk )
25438                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
25439                   	,	.Sys_Clk_En( Sys_Clk_En )
25440                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
25441                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
25442      1/1          	,	.Sys_Clk_RstN( Sys_Clk_RstN )
25443      <font color = "red">0/1     ==>  	,	.Sys_Clk_Tm( Sys_Clk_Tm )</font>
25444      <font color = "red">0/1     ==>  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )</font>
25445      <font color = "red">0/1     ==>  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )</font>
25446      <font color = "red">0/1     ==>  	,	.Tx_0( u_d4d9_0 )</font>
25447      1/1          	,	.Tx_1( u_d4d9_1 )
25448      <font color = "red">0/1     ==>  	,	.Tx_11( u_d4d9_11 )</font>
25449                   	,	.Tx_14( u_d4d9_14 )
25450                   	,	.Tx_15( u_d4d9_15 )
25451                   	,	.Tx_17( u_d4d9_17 )
25452                   	,	.Tx_19( u_d4d9_19 )
25453                   	,	.Tx_2( u_d4d9_2 )
25454                   	,	.Tx_4( u_d4d9_4 )
25455                   	,	.Tx_6( u_d4d9_6 )
25456                   	,	.Tx_7( u_d4d9_7 )
25457                   	,	.Tx_8( u_d4d9_8 )
25458                   	,	.Tx_9( u_d4d9_9 )
25459                   	,	.TxRdy( PipeOutRdy )
25460                   	,	.TxVld( PipeOutVld )
25461                   	);
25462                   	assign PipeOut_Addr = u_d4d9_0;
25463                   	assign GenLcl_Req_Addr = PipeOut_Addr;
25464                   	assign PipeOut_Data = u_d4d9_2;
25465                   	assign MyDatum = PipeOut_Data [35:0];
25466                   	assign MyData = { 2'b0 , MyDatum };
25467                   	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
25468                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
25469                   	);
25470                   	assign PipeOut_Fail = u_d4d9_4;
25471                   	assign NullBe = PipeOut_Fail;
25472                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
25473                   	assign GenLcl_Req_Vld = PostVld;
25474                   	assign PipeOut_Last = u_d4d9_7;
25475                   	assign GenLcl_Req_Last = PipeOut_Last;
25476                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
25477                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
25478                   	assign PipeOut_BurstType = u_d4d9_1;
25479                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
25480                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
25481                   	assign PipeOut_Len1 = u_d4d9_8;
25482                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
25483                   	assign PipeOut_Lock = u_d4d9_9;
25484                   	assign GenLcl_Req_Lock = PipeOut_Lock;
25485                   	assign PipeOut_Opc = u_d4d9_11;
25486                   	assign GenLcl_Req_Opc = PipeOut_Opc;
25487                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
25488                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
25489                   	assign PipeOut_SeqUnique = u_d4d9_15;
25490                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
25491                   	assign PipeOut_User = u_d4d9_19;
25492                   	assign GenLcl_Req_User = PipeOut_User;
25493                   	assign Rsp0_Rdy = Rsp1_Rdy;
25494                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
25495                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
25496                   		.Clk( Sys_Clk )
25497                   	,	.Clk_ClkS( Sys_Clk_ClkS )
25498                   	,	.Clk_En( Sys_Clk_En )
25499                   	,	.Clk_EnS( Sys_Clk_EnS )
25500                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
25501                   	,	.Clk_RstN( Sys_Clk_RstN )
25502                   	,	.Clk_Tm( Sys_Clk_Tm )
25503                   	,	.En( GenLcl_Req_Vld )
25504                   	,	.O( u_43f9 )
25505                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
25506                   	,	.Set( NullBe &amp; PipeOutHead )
25507                   	);
25508                   	rsnoc_z_H_R_G_U_P_U_a3f77e29 uua3f77e29(
25509                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
25510                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
25511                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
25512                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
25513                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
25514                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
25515                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
25516                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
25517                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
25518                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
25519                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
25520                   	,	.GenLcl_Req_User( GenLcl_Req_User )
25521                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
25522                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
25523                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
25524                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
25525                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
25526                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
25527                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
25528                   	,	.GenPrt_Req_Addr( u_Req_Addr )
25529                   	,	.GenPrt_Req_Be( u_Req_Be )
25530                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
25531      1/1          	,	.GenPrt_Req_Data( u_Req_Data )
25532      1/1          	,	.GenPrt_Req_Last( u_Req_Last )
25533      1/1          	,	.GenPrt_Req_Len1( u_Req_Len1 )
25534      <font color = "red">0/1     ==>  	,	.GenPrt_Req_Lock( u_Req_Lock )</font>
                        MISSING_ELSE
25535                   	,	.GenPrt_Req_Opc( u_Req_Opc )
25536                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
25537                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
25538                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
25539                   	,	.GenPrt_Req_User( u_Req_User )
25540                   	,	.GenPrt_Req_Vld( u_Req_Vld )
25541                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
25542                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
25543                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
25544                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
25545                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
25546                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
25547                   	);
25548                   	rsnoc_z_H_R_G_U_Q_U_d68a6ffd66 uud68a6ffd66(
25549                   		.GenLcl_Req_Addr( u_Req_Addr )
25550                   	,	.GenLcl_Req_Be( u_Req_Be )
25551                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
25552                   	,	.GenLcl_Req_Data( u_Req_Data )
25553                   	,	.GenLcl_Req_Last( u_Req_Last )
25554                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
25555                   	,	.GenLcl_Req_Lock( u_Req_Lock )
25556                   	,	.GenLcl_Req_Opc( u_Req_Opc )
25557                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
25558                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
25559                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
25560                   	,	.GenLcl_Req_User( u_Req_User )
25561                   	,	.GenLcl_Req_Vld( u_Req_Vld )
25562                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
25563                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
25564                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
25565                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
25566                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
25567                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
25568                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
25569                   	,	.GenPrt_Req_Be( Gen_Req_Be )
25570                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
25571                   	,	.GenPrt_Req_Data( Gen_Req_Data )
25572                   	,	.GenPrt_Req_Last( Gen_Req_Last )
25573                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
25574                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
25575                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
25576                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
25577                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
25578                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
25579                   	,	.GenPrt_Req_User( Gen_Req_User )
25580                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
25581                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
25582                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
25583                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
25584                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
25585                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
25586                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
25587                   	,	.Sys_Clk( Sys_Clk )
25588                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
25589                   	,	.Sys_Clk_En( Sys_Clk_En )
25590                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
25591                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
25592                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
25593                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
25594                   	,	.Sys_Pwr_Idle( u_70_Idle )
25595                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
25596                   	);
25597                   	assign IdInfo_0_Id = Translation_0_Id;
25598                   	assign IdInfo_1_Id = Req1_KeyId;
25599                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
25600                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
25601                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
25602                   		if ( ! Sys_Clk_RstN )
25603                   			Load &lt;= #1.0 ( 2'b0 );
25604                   		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
25605                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
25606                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
25607                   		if ( ! Sys_Clk_RstN )
25608                   			NoPendingTrans &lt;= #1.0 ( 1'b1 );
25609      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
25610      1/1          	assign RxInt_Rdy = RxIn_Rdy;
25611      <font color = "red">0/1     ==>  	assign Rx_Rdy = RxInt_Rdy;</font>
25612      <font color = "red">0/1     ==>  	assign WakeUp_Rx = Rx_Vld;</font>
25613      <font color = "red">0/1     ==>  	assign Sys_Pwr_WakeUp = WakeUp_Rx;</font>
25614      <font color = "red">0/1     ==>  	assign u_f14a = RxIn_Data [106:93];</font>
25615      <font color = "red">0/1     ==>  	assign Translation_0_Aperture = u_f14a [13:5];</font>
25616                   	assign TxBypData = TxIn_Data [37:0];
25617                   	assign TxLcl_Data =
25618                   		{			{	TxIn_Data [107]
25619                   			,	TxIn_Data [106:93]
25620      1/1          			,	TxIn_Data [92:89]
25621      <font color = "red">0/1     ==>  			,	TxIn_Data [88:87]</font>
25622      <font color = "red">0/1     ==>  			,	TxIn_Data [86:80]</font>
25623      <font color = "red">0/1     ==>  			,	TxIn_Data [79:49]</font>
25624      1/1          			,	TxIn_Data [48:41]
25625      <font color = "red">0/1     ==>  			,	TxIn_Data [40:38]</font>
25626                   			}
25627                   		,
25628                   		TxBypData
25629                   		};
25630                   	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
25631                   	assign TxLcl_Head = TxIn_Head;
25632                   	assign Tx_Head = TxLcl_Head;
25633                   	assign TxLcl_Tail = TxIn_Tail;
25634                   	assign Tx_Tail = TxLcl_Tail;
25635                   	assign TxLcl_Vld = TxIn_Vld;
25636                   	assign Tx_Vld = TxLcl_Vld;
25637                   	assign WakeUp_Other = 1'b0;
25638                   	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
25639                   	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
25640                   	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
25641                   	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
25642                   	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
25643                   	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
25644                   	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
25645                   	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
25646                   	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
25647                   	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
25648                   	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
25649                   	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
25650                   	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
25651                   	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
25652                   	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
25653                   	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
25654                   	assign u_fd35_Hdr_Lock = TxIn_Data [107];
25655                   	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
25656                   	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
25657                   	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
25658                   	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
25659                   	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
25660                   	assign u_fd35_Hdr_User = TxIn_Data [48:41];
25661                   	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
25662                   	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
25663                   	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
25664                   	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
25665                   	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
25666                   	assign u_a9bf_Data_Last = RxIn_Data [37];
25667                   	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
25668                   	assign u_a9bf_Data_Err = RxIn_Data [36];
25669                   	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
25670                   	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
25671                   	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
25672                   	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
25673                   	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
25674                   	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
25675                   	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
25676                   	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
25677                   	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
25678                   	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
25679                   	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
25680                   	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
25681                   	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
25682                   	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
25683                   	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
25684                   	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
25685                   	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
25686                   	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
25687                   	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
25688                   	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
25689                   	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
25690                   	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
25691                   	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
25692                   	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
25693                   	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
25694                   	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
25695                   	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
25696                   	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
25697                   	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
25698                   	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
25699                   	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
25700                   	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
25701                   	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
25702                   	assign u_fd35_Data_Last = TxIn_Data [37];
25703                   	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
25704                   	assign u_fd35_Data_Err = TxIn_Data [36];
25705                   	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
25706                   	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
25707                   	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
25708                   	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
25709                   	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
25710                   	assign u_5ddf = CxtUsed;
25711                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
25712                   	// synopsys translate_off
25713                   	// synthesis translate_off
25714                   	always @( posedge Sys_Clk )
25715                   		if ( Sys_Clk == 1'b1 )
25716                   			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
25717                   				dontStop = 0;
25718                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
25719                   				if (!dontStop) begin
25720                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
25721                   					$stop;
25722                   				end
25723                   			end
25724                   	// synthesis translate_on
25725                   	// synopsys translate_on
25726                   	endmodule
25727                   
25728                   
25729                   
25730                   // FlexNoC version    : 4.7.0
25731                   // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
25732                   // Exported Structure : /Specification.Architecture.Structure
25733                   // ExportOption       : /verilog
25734                   
25735                   `timescale 1ps/1ps
25736                   module rsnoc_z_T_C_S_C_L_R_C_3465c9ee_2 ( I , O );
25737                   	input  [1:0] I ;
25738                   	output [1:0] O ;
25739                   	wire  TO_0 ;
25740                   	wire  TO_1 ;
25741                   	wire  Ti_0 ;
25742                   	wire  Ti_1 ;
25743                   	assign Ti_1 = I [1];
25744                   	assign TO_1 = Ti_1;
25745                   	assign Ti_0 = I [0];
25746                   	assign TO_0 = Ti_0 | TO_1;
25747                   	assign O = { TO_1 , TO_0 };
25748                   endmodule
25749                   
25750                   `timescale 1ps/1ps
25751                   module rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ( O );
25752                   	output  O ;
25753                   	assign O = 1'b1;
25754                   endmodule
25755                   
25756                   `timescale 1ps/1ps
25757                   module rsnoc_z_T_C_S_C_L_R_Mm_D164b2_O1 ( Dflt , I_000 , I_010 , I_100 , O , Sel );
25758                   	input        Dflt  ;
25759                   	input        I_000 ;
25760                   	input        I_010 ;
25761                   	input        I_100 ;
25762                   	output       O     ;
25763                   	input  [2:0] Sel   ;
25764                   	wire       uDSel_000   ;
25765                   	wire       uDSel_0_010 ;
25766                   	wire       uDSel_1_100 ;
25767                   	reg        O           ;
25768                   	wire [2:0] uO_caseSel  ;
25769                   	assign uDSel_1_100 = Sel == 3'b100;
25770                   	assign uDSel_0_010 = Sel == 3'b010;
25771                   	assign uDSel_000 = Sel == 3'b000;
25772                   	assign uO_caseSel = { uDSel_1_100 , uDSel_0_010 , uDSel_000 } ;
25773                   	always @( Dflt or I_000 or I_010 or I_100 or uO_caseSel ) begin
25774                   		case ( uO_caseSel )
25775                   			3'b001  : O = I_000 ;
25776                   			3'b010  : O = I_010 ;
25777                   			3'b100  : O = I_100 ;
25778                   			3'b0    : O = Dflt ;
25779                   			default : O = 1'b0 ;
25780                   		endcase
25781                   	end
25782                   endmodule
25783                   
25784                   `timescale 1ps/1ps
25785                   module rsnoc_z_T_C_S_C_L_R_Mm_Dba6b2_O1 ( Dflt , I_010 , I_100 , O , Sel );
25786                   	input        Dflt  ;
25787                   	input        I_010 ;
25788                   	input        I_100 ;
25789                   	output       O     ;
25790                   	input  [2:0] Sel   ;
25791                   	wire       uDSel_010   ;
25792                   	wire       uDSel_0_100 ;
25793                   	reg        O           ;
25794                   	wire [1:0] uO_caseSel  ;
25795                   	assign uDSel_0_100 = Sel == 3'b100;
25796                   	assign uDSel_010 = Sel == 3'b010;
25797                   	assign uO_caseSel = { uDSel_0_100 , uDSel_010 } ;
25798                   	always @( Dflt or I_010 or I_100 or uO_caseSel ) begin
25799                   		case ( uO_caseSel )
25800                   			2'b01   : O = I_010 ;
25801                   			2'b10   : O = I_100 ;
25802                   			2'b0    : O = Dflt ;
25803                   			default : O = 1'b0 ;
25804                   		endcase
25805                   	end
25806                   endmodule
25807                   
25808                   `timescale 1ps/1ps
25809      1/1          module rsnoc_z_T_C_S_C_L_R_S_M_2 ( I , O );
25810      1/1          	input  [1:0] I ;
25811      1/1          	output [1:0] O ;
25812                   	wire  u_cd78 ;
25813                   	assign u_cd78 = I [1];
25814      1/1          	assign O = { I [1] , ~ u_cd78 &amp; I [0] };
25815      1/1          endmodule
25816      1/1          
25817                   `timescale 1ps/1ps
25818                   module rsnoc_z_T_C_S_C_L_R_S_M_3 ( I , O );
25819                   	input  [2:0] I ;
25820                   	output [2:0] O ;
25821                   	wire  u      ;
25822                   	wire  u_48db ;
25823                   	wire  u_4fda ;
25824                   	assign u_4fda = I [2];
25825                   	assign u = ~ u_4fda;
25826                   	assign u_48db = I [1];
25827                   	assign O = { I [2] , u &amp; I [1] , u &amp; ~ u_48db &amp; I [0] };
25828                   endmodule
25829                   
25830                   `timescale 1ps/1ps
25831                   module rsnoc_z_H_R_G_U_P_U_412e09d6 (
25832                   	GenLcl_Req_Addr
25833                   ,	GenLcl_Req_Be
25834                   ,	GenLcl_Req_BurstType
25835                   ,	GenLcl_Req_Data
25836                   ,	GenLcl_Req_Last
25837                   ,	GenLcl_Req_Len1
25838                   ,	GenLcl_Req_Lock
25839                   ,	GenLcl_Req_Opc
25840                   ,	GenLcl_Req_Rdy
25841                   ,	GenLcl_Req_SeqUnOrdered
25842                   ,	GenLcl_Req_SeqUnique
25843                   ,	GenLcl_Req_User
25844                   ,	GenLcl_Req_Vld
25845                   ,	GenLcl_Rsp_Data
25846                   ,	GenLcl_Rsp_Last
25847                   ,	GenLcl_Rsp_Rdy
25848                   ,	GenLcl_Rsp_SeqUnOrdered
25849                   ,	GenLcl_Rsp_Status
25850                   ,	GenLcl_Rsp_Vld
25851                   ,	GenPrt_Req_Addr
25852                   ,	GenPrt_Req_Be
25853                   ,	GenPrt_Req_BurstType
25854                   ,	GenPrt_Req_Data
25855                   ,	GenPrt_Req_Last
25856                   ,	GenPrt_Req_Len1
25857                   ,	GenPrt_Req_Lock
25858                   ,	GenPrt_Req_Opc
25859                   ,	GenPrt_Req_Rdy
25860                   ,	GenPrt_Req_SeqUnOrdered
25861                   ,	GenPrt_Req_SeqUnique
25862                   ,	GenPrt_Req_User
25863                   ,	GenPrt_Req_Vld
25864                   ,	GenPrt_Rsp_Data
25865                   ,	GenPrt_Rsp_Last
25866                   ,	GenPrt_Rsp_Rdy
25867                   ,	GenPrt_Rsp_SeqUnOrdered
25868                   ,	GenPrt_Rsp_Status
25869                   ,	GenPrt_Rsp_Vld
25870                   );
25871                   	output [31:0] GenLcl_Req_Addr         ;
25872                   	output [3:0]  GenLcl_Req_Be           ;
25873                   	output        GenLcl_Req_BurstType    ;
25874                   	output [31:0] GenLcl_Req_Data         ;
25875                   	output        GenLcl_Req_Last         ;
25876                   	output [5:0]  GenLcl_Req_Len1         ;
25877                   	output        GenLcl_Req_Lock         ;
25878                   	output [2:0]  GenLcl_Req_Opc          ;
25879                   	input         GenLcl_Req_Rdy          ;
25880                   	output        GenLcl_Req_SeqUnOrdered ;
25881                   	output        GenLcl_Req_SeqUnique    ;
25882                   	output [7:0]  GenLcl_Req_User         ;
25883                   	output        GenLcl_Req_Vld          ;
25884                   	input  [31:0] GenLcl_Rsp_Data         ;
25885                   	input         GenLcl_Rsp_Last         ;
25886                   	output        GenLcl_Rsp_Rdy          ;
25887                   	input         GenLcl_Rsp_SeqUnOrdered ;
25888                   	input  [1:0]  GenLcl_Rsp_Status       ;
25889                   	input         GenLcl_Rsp_Vld          ;
25890                   	input  [31:0] GenPrt_Req_Addr         ;
25891                   	input  [3:0]  GenPrt_Req_Be           ;
25892                   	input         GenPrt_Req_BurstType    ;
25893                   	input  [31:0] GenPrt_Req_Data         ;
25894                   	input         GenPrt_Req_Last         ;
25895                   	input  [5:0]  GenPrt_Req_Len1         ;
25896                   	input         GenPrt_Req_Lock         ;
25897                   	input  [2:0]  GenPrt_Req_Opc          ;
25898                   	output        GenPrt_Req_Rdy          ;
25899                   	input         GenPrt_Req_SeqUnOrdered ;
25900                   	input         GenPrt_Req_SeqUnique    ;
25901                   	input  [7:0]  GenPrt_Req_User         ;
25902                   	input         GenPrt_Req_Vld          ;
25903                   	output [31:0] GenPrt_Rsp_Data         ;
25904                   	output        GenPrt_Rsp_Last         ;
25905                   	input         GenPrt_Rsp_Rdy          ;
25906                   	output        GenPrt_Rsp_SeqUnOrdered ;
25907                   	output [1:0]  GenPrt_Rsp_Status       ;
25908                   	output        GenPrt_Rsp_Vld          ;
25909                   	assign GenLcl_Req_Addr = GenPrt_Req_Addr;
25910                   	assign GenLcl_Req_Be = GenPrt_Req_Be;
25911                   	assign GenLcl_Req_BurstType = GenPrt_Req_BurstType;
25912                   	assign GenLcl_Req_Data = GenPrt_Req_Data;
25913                   	assign GenLcl_Req_Last = GenPrt_Req_Last;
25914                   	assign GenLcl_Req_Len1 = GenPrt_Req_Len1;
25915                   	assign GenLcl_Req_Lock = GenPrt_Req_Lock;
25916                   	assign GenLcl_Req_Opc = GenPrt_Req_Opc;
25917                   	assign GenLcl_Req_SeqUnOrdered = GenPrt_Req_SeqUnOrdered;
25918                   	assign GenLcl_Req_SeqUnique = GenPrt_Req_SeqUnique;
25919                   	assign GenLcl_Req_User = GenPrt_Req_User;
25920                   	assign GenLcl_Req_Vld = GenPrt_Req_Vld;
25921                   	assign GenLcl_Rsp_Rdy = GenPrt_Rsp_Rdy;
25922      <font color = "grey">unreachable  </font>	assign GenPrt_Req_Rdy = GenLcl_Req_Rdy;
25923      <font color = "grey">unreachable  </font>	assign GenPrt_Rsp_Data = GenLcl_Rsp_Data;
25924      <font color = "grey">unreachable  </font>	assign GenPrt_Rsp_Last = GenLcl_Rsp_Last;
25925      <font color = "grey">unreachable  </font>	assign GenPrt_Rsp_SeqUnOrdered = GenLcl_Rsp_SeqUnOrdered;
                   <font color = "red">==>  MISSING_ELSE</font>
25926      <font color = "grey">unreachable  </font>	assign GenPrt_Rsp_Status = GenLcl_Rsp_Status;
25927      <font color = "grey">unreachable  </font>	assign GenPrt_Rsp_Vld = GenLcl_Rsp_Vld;
25928      <font color = "grey">unreachable  </font>endmodule
25929                   
                   <font color = "red">==>  MISSING_ELSE</font>
25930                   `timescale 1ps/1ps
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod995.html" >rsnoc_z_H_R_G_T2_U_U_1d8d32b5</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25369
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25374
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25388
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25393
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25410
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25416
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25573
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25806
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod995.html" >rsnoc_z_H_R_G_T2_U_U_1d8d32b5</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">398</td>
<td class="rt">4</td>
<td class="rt">1.01  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">6712</td>
<td class="rt">14</td>
<td class="rt">0.21  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3356</td>
<td class="rt">10</td>
<td class="rt">0.30  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3356</td>
<td class="rt">4</td>
<td class="rt">0.12  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">4</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1002</td>
<td class="rt">11</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">501</td>
<td class="rt">7</td>
<td class="rt">1.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">501</td>
<td class="rt">4</td>
<td class="rt">0.80  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">344</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">5710</td>
<td class="rt">3</td>
<td class="rt">0.05  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2855</td>
<td class="rt">3</td>
<td class="rt">0.11  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2855</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1f4b[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_236</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_31e2[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_3d2e[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_43f9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_4e00[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5717</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5ddf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_70_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_703a[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_77fb[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7bf2[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b16a[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b46[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bb4d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb60_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cb9b_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cc5c[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_11[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_14</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_15</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_17</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_19[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_2[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_8[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d4d9_9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_da22[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed86_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f3f5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CtxFreeId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cxt_0[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtFreeVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtPkt_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtRsp1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Rx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum0_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum1_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum2_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Datum3_Byte[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Data_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dbg_Tx_Hdr_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtRd_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrCxtWr_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ErrWrCxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLclReqData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IllRsp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MyDatum[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextRsp1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTrn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTxPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBePld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeIn_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOut_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PipeOutVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Data[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pld_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PostRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PostVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Err_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_FwdPostAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_RspPipe_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_Trn_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddLd0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddMdL[22:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_AddNttp[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Addr4Be[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Echo[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Fail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_KeyId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RawAddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteId[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_RouteIdZ[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_Urg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Req1_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqHead</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ReqVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_DataLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_OpcT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rsp2_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RspBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnGate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TrnVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxBypData[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxErr_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxIn_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxLcl_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Data[106:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPkt_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktCxtId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TxPktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapGn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrRd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WrapTrWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uPipeIn_Opc_caseSel[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uReq1_Opc_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRsp_Status_caseSel[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_4e00_caseSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uu_cc5c_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod995.html" >rsnoc_z_H_R_G_T2_U_U_1d8d32b5</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">25</td>
<td class="rt">43.10 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">25573</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">25806</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">25366</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">25371</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">25377</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">25385</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">25390</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">25407</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">25413</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">25417</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">25442</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">25531</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">25609</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">25620</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25809</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25814</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25573      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
25574      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
25575      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
25576      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
25577      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
25578      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
25579      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
25580      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
25581      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
25582      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
25583      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
25584      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
25585      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
25586      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
25587      	,	.Sys_Clk( Sys_Clk )
           	 	                   
25588      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
25589      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
25590      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
25591      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
25592      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
25593      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
25594      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
25595      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
25596      	);
           	  
25597      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
25598      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
25599      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25806      endmodule
                    
25807      
           
25808      `timescale 1ps/1ps
                             
25809      module rsnoc_z_T_C_S_C_L_R_S_M_2 ( I , O );
                                                      
25810      	input  [1:0] I ;
           	                
25811      	output [1:0] O ;
           	                
25812      	wire  u_cd78 ;
           	              
25813      	assign u_cd78 = I [1];
           	                      
25814      	assign O = { I [1] , ~ u_cd78 & I [0] };
           	                                        
25815      endmodule
                    
25816      
           
25817      `timescale 1ps/1ps
                             
25818      module rsnoc_z_T_C_S_C_L_R_S_M_3 ( I , O );
                                                      
25819      	input  [2:0] I ;
           	                
25820      	output [2:0] O ;
           	                
25821      	wire  u      ;
           	              
25822      	wire  u_48db ;
           	              
25823      	wire  u_4fda ;
           	              
25824      	assign u_4fda = I [2];
           	                      
25825      	assign u = ~ u_4fda;
           	                    
25826      	assign u_48db = I [1];
           	                      
25827      	assign O = { I [2] , u & I [1] , u & ~ u_48db & I [0] };
           	                                                        
25828      endmodule
                    
25829      
           
25830      `timescale 1ps/1ps
                             
25831      module rsnoc_z_H_R_G_U_P_U_412e09d6 (
                                                
25832      	GenLcl_Req_Addr
           	               
25833      ,	GenLcl_Req_Be
            	             
25834      ,	GenLcl_Req_BurstType
            	                    
25835      ,	GenLcl_Req_Data
            	               
25836      ,	GenLcl_Req_Last
            	               
25837      ,	GenLcl_Req_Len1
            	               
25838      ,	GenLcl_Req_Lock
            	               
25839      ,	GenLcl_Req_Opc
            	              
25840      ,	GenLcl_Req_Rdy
            	              
25841      ,	GenLcl_Req_SeqUnOrdered
            	                       
25842      ,	GenLcl_Req_SeqUnique
            	                    
25843      ,	GenLcl_Req_User
            	               
25844      ,	GenLcl_Req_Vld
            	              
25845      ,	GenLcl_Rsp_Data
            	               
25846      ,	GenLcl_Rsp_Last
            	               
25847      ,	GenLcl_Rsp_Rdy
            	              
25848      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
25849      ,	GenLcl_Rsp_Status
            	                 
25850      ,	GenLcl_Rsp_Vld
            	              
25851      ,	GenPrt_Req_Addr
            	               
25852      ,	GenPrt_Req_Be
            	             
25853      ,	GenPrt_Req_BurstType
            	                    
25854      ,	GenPrt_Req_Data
            	               
25855      ,	GenPrt_Req_Last
            	               
25856      ,	GenPrt_Req_Len1
            	               
25857      ,	GenPrt_Req_Lock
            	               
25858      ,	GenPrt_Req_Opc
            	              
25859      ,	GenPrt_Req_Rdy
            	              
25860      ,	GenPrt_Req_SeqUnOrdered
            	                       
25861      ,	GenPrt_Req_SeqUnique
            	                    
25862      ,	GenPrt_Req_User
            	               
25863      ,	GenPrt_Req_Vld
            	              
25864      ,	GenPrt_Rsp_Data
            	               
25865      ,	GenPrt_Rsp_Last
            	               
25866      ,	GenPrt_Rsp_Rdy
            	              
25867      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
25868      ,	GenPrt_Rsp_Status
            	                 
25869      ,	GenPrt_Rsp_Vld
            	              
25870      );
             
25871      	output [31:0] GenLcl_Req_Addr         ;
           	                                       
25872      	output [3:0]  GenLcl_Req_Be           ;
           	                                       
25873      	output        GenLcl_Req_BurstType    ;
           	                                       
25874      	output [31:0] GenLcl_Req_Data         ;
           	                                       
25875      	output        GenLcl_Req_Last         ;
           	                                       
25876      	output [5:0]  GenLcl_Req_Len1         ;
           	                                       
25877      	output        GenLcl_Req_Lock         ;
           	                                       
25878      	output [2:0]  GenLcl_Req_Opc          ;
           	                                       
25879      	input         GenLcl_Req_Rdy          ;
           	                                       
25880      	output        GenLcl_Req_SeqUnOrdered ;
           	                                       
25881      	output        GenLcl_Req_SeqUnique    ;
           	                                       
25882      	output [7:0]  GenLcl_Req_User         ;
           	                                       
25883      	output        GenLcl_Req_Vld          ;
           	                                       
25884      	input  [31:0] GenLcl_Rsp_Data         ;
           	                                       
25885      	input         GenLcl_Rsp_Last         ;
           	                                       
25886      	output        GenLcl_Rsp_Rdy          ;
           	                                       
25887      	input         GenLcl_Rsp_SeqUnOrdered ;
           	                                       
25888      	input  [1:0]  GenLcl_Rsp_Status       ;
           	                                       
25889      	input         GenLcl_Rsp_Vld          ;
           	                                       
25890      	input  [31:0] GenPrt_Req_Addr         ;
           	                                       
25891      	input  [3:0]  GenPrt_Req_Be           ;
           	                                       
25892      	input         GenPrt_Req_BurstType    ;
           	                                       
25893      	input  [31:0] GenPrt_Req_Data         ;
           	                                       
25894      	input         GenPrt_Req_Last         ;
           	                                       
25895      	input  [5:0]  GenPrt_Req_Len1         ;
           	                                       
25896      	input         GenPrt_Req_Lock         ;
           	                                       
25897      	input  [2:0]  GenPrt_Req_Opc          ;
           	                                       
25898      	output        GenPrt_Req_Rdy          ;
           	                                       
25899      	input         GenPrt_Req_SeqUnOrdered ;
           	                                       
25900      	input         GenPrt_Req_SeqUnique    ;
           	                                       
25901      	input  [7:0]  GenPrt_Req_User         ;
           	                                       
25902      	input         GenPrt_Req_Vld          ;
           	                                       
25903      	output [31:0] GenPrt_Rsp_Data         ;
           	                                       
25904      	output        GenPrt_Rsp_Last         ;
           	                                       
25905      	input         GenPrt_Rsp_Rdy          ;
           	                                       
25906      	output        GenPrt_Rsp_SeqUnOrdered ;
           	                                       
25907      	output [1:0]  GenPrt_Rsp_Status       ;
           	                                       
25908      	output        GenPrt_Rsp_Vld          ;
           	                                       
25909      	assign GenLcl_Req_Addr = GenPrt_Req_Addr;
           	                                         
25910      	assign GenLcl_Req_Be = GenPrt_Req_Be;
           	                                     
25911      	assign GenLcl_Req_BurstType = GenPrt_Req_BurstType;
           	                                                   
25912      	assign GenLcl_Req_Data = GenPrt_Req_Data;
           	                                         
25913      	assign GenLcl_Req_Last = GenPrt_Req_Last;
           	                                         
25914      	assign GenLcl_Req_Len1 = GenPrt_Req_Len1;
           	                                         
25915      	assign GenLcl_Req_Lock = GenPrt_Req_Lock;
           	                                         
25916      	assign GenLcl_Req_Opc = GenPrt_Req_Opc;
           	                                       
25917      	assign GenLcl_Req_SeqUnOrdered = GenPrt_Req_SeqUnOrdered;
           	                                                         
25918      	assign GenLcl_Req_SeqUnique = GenPrt_Req_SeqUnique;
           	                                                   
25919      	assign GenLcl_Req_User = GenPrt_Req_User;
           	                                         
25920      	assign GenLcl_Req_Vld = GenPrt_Req_Vld;
           	                                       
25921      	assign GenLcl_Rsp_Rdy = GenPrt_Rsp_Rdy;
           	                                       
25922      	assign GenPrt_Req_Rdy = GenLcl_Req_Rdy;
           	                                       
25923      	assign GenPrt_Rsp_Data = GenLcl_Rsp_Data;
           	                                         
25924      	assign GenPrt_Rsp_Last = GenLcl_Rsp_Last;
           	                                         
25925      	assign GenPrt_Rsp_SeqUnOrdered = GenLcl_Rsp_SeqUnOrdered;
           	                                                         
25926      	assign GenPrt_Rsp_Status = GenLcl_Rsp_Status;
           	                                             
25927      	assign GenPrt_Rsp_Vld = GenLcl_Rsp_Vld;
           	                                       
25928      endmodule
                    
25929      
           
25930      `timescale 1ps/1ps
                             
25931      module rsnoc_z_H_R_G_U_Q_U_ed8215fdfd (
                                                  
25932      	GenLcl_Req_Addr
           	               
25933      ,	GenLcl_Req_Be
            	             
25934      ,	GenLcl_Req_BurstType
            	                    
25935      ,	GenLcl_Req_Data
            	               
25936      ,	GenLcl_Req_Last
            	               
25937      ,	GenLcl_Req_Len1
            	               
25938      ,	GenLcl_Req_Lock
            	               
25939      ,	GenLcl_Req_Opc
            	              
25940      ,	GenLcl_Req_Rdy
            	              
25941      ,	GenLcl_Req_SeqUnOrdered
            	                       
25942      ,	GenLcl_Req_SeqUnique
            	                    
25943      ,	GenLcl_Req_User
            	               
25944      ,	GenLcl_Req_Vld
            	              
25945      ,	GenLcl_Rsp_Data
            	               
25946      ,	GenLcl_Rsp_Last
            	               
25947      ,	GenLcl_Rsp_Rdy
            	              
25948      ,	GenLcl_Rsp_SeqUnOrdered
            	                       
25949      ,	GenLcl_Rsp_Status
            	                 
25950      ,	GenLcl_Rsp_Vld
            	              
25951      ,	GenPrt_Req_Addr
            	               
25952      ,	GenPrt_Req_Be
            	             
25953      ,	GenPrt_Req_BurstType
            	                    
25954      ,	GenPrt_Req_Data
            	               
25955      ,	GenPrt_Req_Last
            	               
25956      ,	GenPrt_Req_Len1
            	               
25957      ,	GenPrt_Req_Lock
            	               
25958      ,	GenPrt_Req_Opc
            	              
25959      ,	GenPrt_Req_Rdy
            	              
25960      ,	GenPrt_Req_SeqUnOrdered
            	                       
25961      ,	GenPrt_Req_SeqUnique
            	                    
25962      ,	GenPrt_Req_User
            	               
25963      ,	GenPrt_Req_Vld
            	              
25964      ,	GenPrt_Rsp_Data
            	               
25965      ,	GenPrt_Rsp_Last
            	               
25966      ,	GenPrt_Rsp_Rdy
            	              
25967      ,	GenPrt_Rsp_SeqUnOrdered
            	                       
25968      ,	GenPrt_Rsp_Status
            	                 
25969      ,	GenPrt_Rsp_Vld
            	              
25970      ,	Sys_Clk
            	       
25971      ,	Sys_Clk_ClkS
            	            
25972      ,	Sys_Clk_En
            	          
25973      ,	Sys_Clk_EnS
            	           
25974      ,	Sys_Clk_RetRstN
            	               
25975      ,	Sys_Clk_RstN
            	            
25976      ,	Sys_Clk_Tm
            	          
25977      ,	Sys_Pwr_Idle
            	            
25978      ,	Sys_Pwr_WakeUp
            	              
25979      );
             
25980      	output [31:0] GenLcl_Req_Addr         ;
           	                                       
25981      	output [3:0]  GenLcl_Req_Be           ;
           	                                       
25982      	output        GenLcl_Req_BurstType    ;
           	                                       
25983      	output [31:0] GenLcl_Req_Data         ;
           	                                       
25984      	output        GenLcl_Req_Last         ;
           	                                       
25985      	output [5:0]  GenLcl_Req_Len1         ;
           	                                       
25986      	output        GenLcl_Req_Lock         ;
           	                                       
25987      	output [2:0]  GenLcl_Req_Opc          ;
           	                                       
25988      	input         GenLcl_Req_Rdy          ;
           	                                       
25989      	output        GenLcl_Req_SeqUnOrdered ;
           	                                       
25990      	output        GenLcl_Req_SeqUnique    ;
           	                                       
25991      	output [7:0]  GenLcl_Req_User         ;
           	                                       
25992      	output        GenLcl_Req_Vld          ;
           	                                       
25993      	input  [31:0] GenLcl_Rsp_Data         ;
           	                                       
25994      	input         GenLcl_Rsp_Last         ;
           	                                       
25995      	output        GenLcl_Rsp_Rdy          ;
           	                                       
25996      	input         GenLcl_Rsp_SeqUnOrdered ;
           	                                       
25997      	input  [1:0]  GenLcl_Rsp_Status       ;
           	                                       
25998      	input         GenLcl_Rsp_Vld          ;
           	                                       
25999      	input  [31:0] GenPrt_Req_Addr         ;
           	                                       
26000      	input  [3:0]  GenPrt_Req_Be           ;
           	                                       
26001      	input         GenPrt_Req_BurstType    ;
           	                                       
26002      	input  [31:0] GenPrt_Req_Data         ;
           	                                       
26003      	input         GenPrt_Req_Last         ;
           	                                       
26004      	input  [5:0]  GenPrt_Req_Len1         ;
           	                                       
26005      	input         GenPrt_Req_Lock         ;
           	                                       
26006      	input  [2:0]  GenPrt_Req_Opc          ;
           	                                       
26007      	output        GenPrt_Req_Rdy          ;
           	                                       
26008      	input         GenPrt_Req_SeqUnOrdered ;
           	                                       
26009      	input         GenPrt_Req_SeqUnique    ;
           	                                       
26010      	input  [7:0]  GenPrt_Req_User         ;
           	                                       
26011      	input         GenPrt_Req_Vld          ;
           	                                       
26012      	output [31:0] GenPrt_Rsp_Data         ;
           	                                       
26013      	output        GenPrt_Rsp_Last         ;
           	                                       
26014      	input         GenPrt_Rsp_Rdy          ;
           	                                       
26015      	output        GenPrt_Rsp_SeqUnOrdered ;
           	                                       
26016      	output [1:0]  GenPrt_Rsp_Status       ;
           	                                       
26017      	output        GenPrt_Rsp_Vld          ;
           	                                       
26018      	input         Sys_Clk                 ;
           	                                       
26019      	input         Sys_Clk_ClkS            ;
           	                                       
26020      	input         Sys_Clk_En              ;
           	                                       
26021      	input         Sys_Clk_EnS             ;
           	                                       
26022      	input         Sys_Clk_RetRstN         ;
           	                                       
26023      	input         Sys_Clk_RstN            ;
           	                                       
26024      	input         Sys_Clk_Tm              ;
           	                                       
26025      	output        Sys_Pwr_Idle            ;
           	                                       
26026      	output        Sys_Pwr_WakeUp          ;
           	                                       
26027      	assign GenLcl_Req_Addr = GenPrt_Req_Addr;
           	                                         
26028      	assign GenLcl_Req_Be = GenPrt_Req_Be;
           	                                     
26029      	assign GenLcl_Req_BurstType = GenPrt_Req_BurstType;
           	                                                   
26030      	assign GenLcl_Req_Data = GenPrt_Req_Data;
           	                                         
26031      	assign GenLcl_Req_Last = GenPrt_Req_Last;
           	                                         
26032      	assign GenLcl_Req_Len1 = GenPrt_Req_Len1;
           	                                         
26033      	assign GenLcl_Req_Lock = GenPrt_Req_Lock;
           	                                         
26034      	assign GenLcl_Req_Opc = GenPrt_Req_Opc;
           	                                       
26035      	assign GenLcl_Req_SeqUnOrdered = GenPrt_Req_SeqUnOrdered;
           	                                                         
26036      	assign GenLcl_Req_SeqUnique = GenPrt_Req_SeqUnique;
           	                                                   
26037      	assign GenLcl_Req_User = GenPrt_Req_User;
           	                                         
26038      	assign GenLcl_Req_Vld = GenPrt_Req_Vld;
           	                                       
26039      	assign GenLcl_Rsp_Rdy = GenPrt_Rsp_Rdy;
           	                                       
26040      	assign GenPrt_Req_Rdy = GenLcl_Req_Rdy;
           	                                       
26041      	assign GenPrt_Rsp_Data = GenLcl_Rsp_Data;
           	                                         
26042      	assign GenPrt_Rsp_Last = GenLcl_Rsp_Last;
           	                                         
26043      	assign GenPrt_Rsp_SeqUnOrdered = GenLcl_Rsp_SeqUnOrdered;
           	                                                         
26044      	assign GenPrt_Rsp_Status = GenLcl_Rsp_Status;
           	                                             
26045      	assign GenPrt_Rsp_Vld = GenLcl_Rsp_Vld;
           	                                       
26046      	assign Sys_Pwr_Idle = 1'b1;
           	                           
26047      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
26048      endmodule
                    
26049      
           
26050      `timescale 1ps/1ps
                             
26051      module rsnoc_z_H_R_U_F_U_0595cd05_A34 (
                                                  
26052      	Count
           	     
26053      ,	Rx_Data
            	       
26054      ,	RxRdy
            	     
26055      ,	RxVld
            	     
26056      ,	Sys_Clk
            	       
26057      ,	Sys_Clk_ClkS
            	            
26058      ,	Sys_Clk_En
            	          
26059      ,	Sys_Clk_EnS
            	           
26060      ,	Sys_Clk_RetRstN
            	               
26061      ,	Sys_Clk_RstN
            	            
26062      ,	Sys_Clk_Tm
            	          
26063      ,	Sys_Pwr_Idle
            	            
26064      ,	Sys_Pwr_WakeUp
            	              
26065      ,	Tx_Data
            	       
26066      ,	TxRdy
            	     
26067      ,	TxVld
            	     
26068      );
             
26069      	output [1:0]  Count           ;
           	                               
26070      	input  [33:0] Rx_Data         ;
           	                               
26071      	output        RxRdy           ;
           	                               
26072      	input         RxVld           ;
           	                               
26073      	input         Sys_Clk         ;
           	                               
26074      	input         Sys_Clk_ClkS    ;
           	                               
26075      	input         Sys_Clk_En      ;
           	                               
26076      	input         Sys_Clk_EnS     ;
           	                               
26077      	input         Sys_Clk_RetRstN ;
           	                               
26078      	input         Sys_Clk_RstN    ;
           	                               
26079      	input         Sys_Clk_Tm      ;
           	                               
26080      	output        Sys_Pwr_Idle    ;
           	                               
26081      	output        Sys_Pwr_WakeUp  ;
           	                               
26082      	output [33:0] Tx_Data         ;
           	                               
26083      	input         TxRdy           ;
           	                               
26084      	output        TxVld           ;
           	                               
26085      	wire        CountEn   ;
           	                       
26086      	wire        Empty     ;
           	                       
26087      	wire        Full      ;
           	                       
26088      	wire [33:0] RdData    ;
           	                       
26089      	reg         RdPtr     ;
           	                       
26090      	reg  [33:0] RegData_0 ;
           	                       
26091      	reg  [33:0] RegData_1 ;
           	                       
26092      	wire        RegWr     ;
           	                       
26093      	wire [33:0] RxData    ;
           	                       
26094      	wire [33:0] TxData    ;
           	                       
26095      	wire [2:0]  WrPtr     ;
           	                       
26096      	wire [2:0]  WrPtrAlm  ;
           	                       
26097      	wire        WrPtrWrap ;
           	                       
26098      	reg  [1:0]  Count     ;
           	                       
26099      	assign Full = Count == 2'b10;
           	                             
26100      	assign Empty = Count == 2'b0;
           	                             
26101      	assign CountEn = ( ~ Full | TxRdy ) & ( ~ Empty | RxVld );
           	                                                          
26102      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
26103      		if ( ! Sys_Clk_RstN )
           		                     
26104      			Count <= #1.0 ( 2'b0 );
           			                       
26105      		else if ( CountEn )
           		                   
26106      			Count <= #1.0 ( ( Count + { 1'b0 , RxVld } ) - { 1'b0 , TxRdy } );
           			                                                                  
26107      	assign RxRdy = ~ Full | TxRdy;
           	                              
26108      	assign Sys_Pwr_Idle = Empty;
           	                            
26109      	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
26110      	assign RxData = Rx_Data;
           	                        
26111      	assign RegWr = RxVld & ( Empty & ~ TxRdy | Full & TxRdy | ~ Empty & ~ Full );
           	                                                                             
26112      	assign WrPtrAlm = { 1'b0 , Count } + { 2'b0 , RdPtr };
           	                                                      
26113      	assign WrPtrWrap = WrPtrAlm >= 3'b010;
           	                                      
26114      	assign WrPtr = WrPtrWrap ? WrPtrAlm - 3'b010 : WrPtrAlm;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25366      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	<font color = "green">-1-</font>                                             
25367      	assign PipeIn_BurstType = Req1_BurstType;
           <font color = "green">	==></font>
25368      	assign u_cb9b_1 = PipeIn_BurstType;
           	<font color = "red">-2-</font>                                   
25369      	assign u_cb9b_11 = PipeIn_Opc;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25371      	assign u_cb9b_17 = PipeIn_Urg;
           	<font color = "green">-1-</font>                              
25372      	assign PipeIn_User = Req1_User;
           <font color = "green">	==></font>
25373      	assign u_cb9b_19 = PipeIn_User;
           	<font color = "red">-2-</font>                               
25374      	assign PipeIn_Data = Pld_Data;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25377      	assign PipeIn_Fail = Req1_Fail;
           	<font color = "red">-1-</font>                               
25378      	assign u_cb9b_4 = PipeIn_Fail;
           <font color = "red">	==></font>
25379      	assign PipeIn_Head = ReqHead;
           <font color = "red">	==></font>
25380      	assign u_cb9b_6 = PipeIn_Head;
           <font color = "green">	==></font>
25381      	assign PipeIn_Last = Pld_Last;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25385      	assign PipeIn_Lock = Req1_Lock;
           	<font color = "green">-1-</font>                               
25386      	assign u_cb9b_9 = PipeIn_Lock;
           <font color = "green">	==></font>
25387      	assign ReqVld = TrnVld & ~ TrnGate;
           	<font color = "red">-2-</font>                                   
25388      	assign PostRdy = GenLcl_Req_Rdy;
           	                                
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25390      	assign PipeOut_Head = u_d4d9_6;
           	<font color = "green">-1-</font>                               
25391      	assign PipeOutHead = PipeOut_Head;
           <font color = "green">	==></font>
25392      	assign PipeOutRdy = PostRdy | PipeOut_Urg & PipeOutHead;
           	<font color = "red">-2-</font>                                                        
25393      	assign uReq1_Opc_caseSel =
           	                          
25394      		{		Req1_OpcT == 4'b0110
           		 		                    
25395      			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
           			 	                                               
25396      			,	Req1_OpcT == 4'b0011
           			 	                    
25397      			,	Req1_OpcT == 4'b0010
           			 	                    
25398      			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
           			 	                                               
25399      		}
           		 
25400      		;
           		 
25401      	always @( uReq1_Opc_caseSel ) begin
           	                                   
25402      		case ( uReq1_Opc_caseSel )
           		                          
25403      			5'b00001 : Req1_Opc = 3'b000 ;
           			                              
25404      			5'b00010 : Req1_Opc = 3'b010 ;
           			                              
25405      			5'b00100 : Req1_Opc = 3'b001 ;
           			                              
25406      			5'b01000 : Req1_Opc = 3'b100 ;
           			                              
25407      			5'b10000 : Req1_Opc = 3'b101 ;
           			                              
25408      			default  : Req1_Opc = 3'b000 ;
           			                              
25409      		endcase
           		       
25410      	end
           	   
25411      	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
           	                                                                                               
25412      	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
           	                                                 
25413      		case ( uPipeIn_Opc_caseSel )
           		                            
25414      			3'b001  : PipeIn_Opc = 3'b000 ;
           			                               
25415      			3'b010  : PipeIn_Opc = 3'b000 ;
           			                               
25416      			3'b100  : PipeIn_Opc = 3'b100 ;
           			                               
25417      			3'b0    : PipeIn_Opc = Req1_Opc ;
           			                                 
25418      			default : PipeIn_Opc = 3'b000 ;
           			                               
25419      		endcase
           		       
25420      	end
           	   
25421      	rsnoc_z_H_R_U_P_N_e5534060_A32138010116103001101080 Ifpa(
           	                                                         
25422      		.Rx_0( u_cb9b_0 )
           		                 
25423      	,	.Rx_1( u_cb9b_1 )
           	 	                 
25424      	,	.Rx_11( u_cb9b_11 )
           	 	                   
25425      	,	.Rx_14( 1'b0 )
           	 	              
25426      	,	.Rx_15( 1'b0 )
           	 	              
25427      	,	.Rx_17( u_cb9b_17 )
           	 	                   
25428      	,	.Rx_19( u_cb9b_19 )
           	 	                   
25429      	,	.Rx_2( u_cb9b_2 )
           	 	                 
25430      	,	.Rx_4( u_cb9b_4 )
           	 	                 
25431      	,	.Rx_6( u_cb9b_6 )
           	 	                 
25432      	,	.Rx_7( u_cb9b_7 )
           	 	                 
25433      	,	.Rx_8( u_cb9b_8 )
           	 	                 
25434      	,	.Rx_9( u_cb9b_9 )
           	 	                 
25435      	,	.RxRdy( ReqRdy )
           	 	                
25436      	,	.RxVld( ReqVld )
           	 	                
25437      	,	.Sys_Clk( Sys_Clk )
           	 	                   
25438      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
25439      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
25440      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
25441      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
25442      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
25443      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
25444      	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
           	 	                                      
25445      	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
           	 	                                          
25446      	,	.Tx_0( u_d4d9_0 )
           	 	                 
25447      	,	.Tx_1( u_d4d9_1 )
           	 	                 
25448      	,	.Tx_11( u_d4d9_11 )
           	 	                   
25449      	,	.Tx_14( u_d4d9_14 )
           	 	                   
25450      	,	.Tx_15( u_d4d9_15 )
           	 	                   
25451      	,	.Tx_17( u_d4d9_17 )
           	 	                   
25452      	,	.Tx_19( u_d4d9_19 )
           	 	                   
25453      	,	.Tx_2( u_d4d9_2 )
           	 	                 
25454      	,	.Tx_4( u_d4d9_4 )
           	 	                 
25455      	,	.Tx_6( u_d4d9_6 )
           	 	                 
25456      	,	.Tx_7( u_d4d9_7 )
           	 	                 
25457      	,	.Tx_8( u_d4d9_8 )
           	 	                 
25458      	,	.Tx_9( u_d4d9_9 )
           	 	                 
25459      	,	.TxRdy( PipeOutRdy )
           	 	                    
25460      	,	.TxVld( PipeOutVld )
           	 	                    
25461      	);
           	  
25462      	assign PipeOut_Addr = u_d4d9_0;
           	                               
25463      	assign GenLcl_Req_Addr = PipeOut_Addr;
           	                                      
25464      	assign PipeOut_Data = u_d4d9_2;
           	                               
25465      	assign MyDatum = PipeOut_Data [35:0];
           	                                     
25466      	assign MyData = { 2'b0 , MyDatum };
           	                                   
25467      	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
           	                                    
25468      		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
           		                                                                                             
25469      	);
           	  
25470      	assign PipeOut_Fail = u_d4d9_4;
           	                               
25471      	assign NullBe = PipeOut_Fail;
           	                             
25472      	assign PostVld = PipeOutVld & ~ ( PipeOut_Urg & PipeOutHead );
           	                                                              
25473      	assign GenLcl_Req_Vld = PostVld;
           	                                
25474      	assign PipeOut_Last = u_d4d9_7;
           	                               
25475      	assign GenLcl_Req_Last = PipeOut_Last;
           	                                      
25476      	assign NullBePld = NullBe & PipeOutHead | u_43f9;
           	                                                 
25477      	assign GenLcl_Req_Be = GenLclReqBe & ~ { 4 { NullBePld }  };
           	                                                            
25478      	assign PipeOut_BurstType = u_d4d9_1;
           	                                    
25479      	assign GenLcl_Req_BurstType = PipeOut_BurstType;
           	                                                
25480      	assign GenLcl_Req_Data = GenLclReqData & ~ { 32 { NullBePld }  };
           	                                                                 
25481      	assign PipeOut_Len1 = u_d4d9_8;
           	                               
25482      	assign GenLcl_Req_Len1 = PipeOut_Len1;
           	                                      
25483      	assign PipeOut_Lock = u_d4d9_9;
           	                               
25484      	assign GenLcl_Req_Lock = PipeOut_Lock;
           	                                      
25485      	assign PipeOut_Opc = u_d4d9_11;
           	                               
25486      	assign GenLcl_Req_Opc = PipeOut_Opc;
           	                                    
25487      	assign PipeOut_SeqUnOrdered = u_d4d9_14;
           	                                        
25488      	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
           	                                                      
25489      	assign PipeOut_SeqUnique = u_d4d9_15;
           	                                     
25490      	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
           	                                                
25491      	assign PipeOut_User = u_d4d9_19;
           	                                
25492      	assign GenLcl_Req_User = PipeOut_User;
           	                                      
25493      	assign Rsp0_Rdy = Rsp1_Rdy;
           	                           
25494      	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
           	                                 
25495      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
25496      		.Clk( Sys_Clk )
           		               
25497      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
25498      	,	.Clk_En( Sys_Clk_En )
           	 	                     
25499      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
25500      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
25501      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
25502      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
25503      	,	.En( GenLcl_Req_Vld )
           	 	                     
25504      	,	.O( u_43f9 )
           	 	            
25505      	,	.Reset( GenLcl_Req_Last & GenLcl_Req_Rdy )
           	 	                                          
25506      	,	.Set( NullBe & PipeOutHead )
           	 	                            
25507      	);
           	  
25508      	rsnoc_z_H_R_G_U_P_U_a3f77e29 uua3f77e29(
           	                                        
25509      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
25510      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
25511      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
25512      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
25513      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
25514      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
25515      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
25516      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
25517      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
25518      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
25519      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
25520      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
25521      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
25522      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
25523      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
25524      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
25525      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
25526      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
25527      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
25528      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
25529      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
25530      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
25531      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
25532      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
25533      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
25534      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
25535      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
25536      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
25537      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
25538      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
25539      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
25540      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
25541      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
25542      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
25543      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
25544      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
25545      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
25546      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
25547      	);
           	  
25548      	rsnoc_z_H_R_G_U_Q_U_d68a6ffd66 uud68a6ffd66(
           	                                            
25549      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
25550      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
25551      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
25552      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
25553      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
25554      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
25555      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
25556      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
25557      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
25558      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
25559      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
25560      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
25561      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
25562      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
25563      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
25564      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
25565      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
25566      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
25567      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
25568      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
25569      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
25570      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
25571      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
25572      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
25573      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
25574      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
25575      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
25576      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
25577      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
25578      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
25579      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
25580      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
25581      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
25582      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
25583      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
25584      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
25585      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
25586      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
25587      	,	.Sys_Clk( Sys_Clk )
           	 	                   
25588      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
25589      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
25590      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
25591      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
25592      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
25593      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
25594      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
25595      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
25596      	);
           	  
25597      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
25598      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
25599      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25407      			5'b10000 : Req1_Opc = 3'b101 ;
           			<font color = "green">-1-</font>                              
25408      			default  : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
25409      		endcase
           		<font color = "red">-2-</font>       
25410      	end
           	   
25411      	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
           	                                                                                               
25412      	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
           	                                                 
25413      		case ( uPipeIn_Opc_caseSel )
           		                            
25414      			3'b001  : PipeIn_Opc = 3'b000 ;
           			                               
25415      			3'b010  : PipeIn_Opc = 3'b000 ;
           			                               
25416      			3'b100  : PipeIn_Opc = 3'b100 ;
           			                               
25417      			3'b0    : PipeIn_Opc = Req1_Opc ;
           			                                 
25418      			default : PipeIn_Opc = 3'b000 ;
           			                               
25419      		endcase
           		       
25420      	end
           	   
25421      	rsnoc_z_H_R_U_P_N_e5534060_A32138010116103001101080 Ifpa(
           	                                                         
25422      		.Rx_0( u_cb9b_0 )
           		                 
25423      	,	.Rx_1( u_cb9b_1 )
           	 	                 
25424      	,	.Rx_11( u_cb9b_11 )
           	 	                   
25425      	,	.Rx_14( 1'b0 )
           	 	              
25426      	,	.Rx_15( 1'b0 )
           	 	              
25427      	,	.Rx_17( u_cb9b_17 )
           	 	                   
25428      	,	.Rx_19( u_cb9b_19 )
           	 	                   
25429      	,	.Rx_2( u_cb9b_2 )
           	 	                 
25430      	,	.Rx_4( u_cb9b_4 )
           	 	                 
25431      	,	.Rx_6( u_cb9b_6 )
           	 	                 
25432      	,	.Rx_7( u_cb9b_7 )
           	 	                 
25433      	,	.Rx_8( u_cb9b_8 )
           	 	                 
25434      	,	.Rx_9( u_cb9b_9 )
           	 	                 
25435      	,	.RxRdy( ReqRdy )
           	 	                
25436      	,	.RxVld( ReqVld )
           	 	                
25437      	,	.Sys_Clk( Sys_Clk )
           	 	                   
25438      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
25439      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
25440      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
25441      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
25442      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
25443      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
25444      	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
           	 	                                      
25445      	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
           	 	                                          
25446      	,	.Tx_0( u_d4d9_0 )
           	 	                 
25447      	,	.Tx_1( u_d4d9_1 )
           	 	                 
25448      	,	.Tx_11( u_d4d9_11 )
           	 	                   
25449      	,	.Tx_14( u_d4d9_14 )
           	 	                   
25450      	,	.Tx_15( u_d4d9_15 )
           	 	                   
25451      	,	.Tx_17( u_d4d9_17 )
           	 	                   
25452      	,	.Tx_19( u_d4d9_19 )
           	 	                   
25453      	,	.Tx_2( u_d4d9_2 )
           	 	                 
25454      	,	.Tx_4( u_d4d9_4 )
           	 	                 
25455      	,	.Tx_6( u_d4d9_6 )
           	 	                 
25456      	,	.Tx_7( u_d4d9_7 )
           	 	                 
25457      	,	.Tx_8( u_d4d9_8 )
           	 	                 
25458      	,	.Tx_9( u_d4d9_9 )
           	 	                 
25459      	,	.TxRdy( PipeOutRdy )
           	 	                    
25460      	,	.TxVld( PipeOutVld )
           	 	                    
25461      	);
           	  
25462      	assign PipeOut_Addr = u_d4d9_0;
           	                               
25463      	assign GenLcl_Req_Addr = PipeOut_Addr;
           	                                      
25464      	assign PipeOut_Data = u_d4d9_2;
           	                               
25465      	assign MyDatum = PipeOut_Data [35:0];
           	                                     
25466      	assign MyData = { 2'b0 , MyDatum };
           	                                   
25467      	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
           	                                    
25468      		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
           		                                                                                             
25469      	);
           	  
25470      	assign PipeOut_Fail = u_d4d9_4;
           	                               
25471      	assign NullBe = PipeOut_Fail;
           	                             
25472      	assign PostVld = PipeOutVld & ~ ( PipeOut_Urg & PipeOutHead );
           	                                                              
25473      	assign GenLcl_Req_Vld = PostVld;
           	                                
25474      	assign PipeOut_Last = u_d4d9_7;
           	                               
25475      	assign GenLcl_Req_Last = PipeOut_Last;
           	                                      
25476      	assign NullBePld = NullBe & PipeOutHead | u_43f9;
           	                                                 
25477      	assign GenLcl_Req_Be = GenLclReqBe & ~ { 4 { NullBePld }  };
           	                                                            
25478      	assign PipeOut_BurstType = u_d4d9_1;
           	                                    
25479      	assign GenLcl_Req_BurstType = PipeOut_BurstType;
           	                                                
25480      	assign GenLcl_Req_Data = GenLclReqData & ~ { 32 { NullBePld }  };
           	                                                                 
25481      	assign PipeOut_Len1 = u_d4d9_8;
           	                               
25482      	assign GenLcl_Req_Len1 = PipeOut_Len1;
           	                                      
25483      	assign PipeOut_Lock = u_d4d9_9;
           	                               
25484      	assign GenLcl_Req_Lock = PipeOut_Lock;
           	                                      
25485      	assign PipeOut_Opc = u_d4d9_11;
           	                               
25486      	assign GenLcl_Req_Opc = PipeOut_Opc;
           	                                    
25487      	assign PipeOut_SeqUnOrdered = u_d4d9_14;
           	                                        
25488      	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
           	                                                      
25489      	assign PipeOut_SeqUnique = u_d4d9_15;
           	                                     
25490      	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
           	                                                
25491      	assign PipeOut_User = u_d4d9_19;
           	                                
25492      	assign GenLcl_Req_User = PipeOut_User;
           	                                      
25493      	assign Rsp0_Rdy = Rsp1_Rdy;
           	                           
25494      	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
           	                                 
25495      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
25496      		.Clk( Sys_Clk )
           		               
25497      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
25498      	,	.Clk_En( Sys_Clk_En )
           	 	                     
25499      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
25500      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
25501      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
25502      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
25503      	,	.En( GenLcl_Req_Vld )
           	 	                     
25504      	,	.O( u_43f9 )
           	 	            
25505      	,	.Reset( GenLcl_Req_Last & GenLcl_Req_Rdy )
           	 	                                          
25506      	,	.Set( NullBe & PipeOutHead )
           	 	                            
25507      	);
           	  
25508      	rsnoc_z_H_R_G_U_P_U_a3f77e29 uua3f77e29(
           	                                        
25509      		.GenLcl_Req_Addr( GenLcl_Req_Addr )
           		                                   
25510      	,	.GenLcl_Req_Be( GenLcl_Req_Be )
           	 	                               
25511      	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
           	 	                                             
25512      	,	.GenLcl_Req_Data( GenLcl_Req_Data )
           	 	                                   
25513      	,	.GenLcl_Req_Last( GenLcl_Req_Last )
           	 	                                   
25514      	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
           	 	                                   
25515      	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
           	 	                                   
25516      	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
           	 	                                 
25517      	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
           	 	                                 
25518      	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
           	 	                                                   
25519      	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
           	 	                                             
25520      	,	.GenLcl_Req_User( GenLcl_Req_User )
           	 	                                   
25521      	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
           	 	                                 
25522      	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
           	 	                                   
25523      	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
           	 	                                   
25524      	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
           	 	                                 
25525      	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
           	 	                                                   
25526      	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
           	 	                                       
25527      	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
           	 	                                 
25528      	,	.GenPrt_Req_Addr( u_Req_Addr )
           	 	                              
25529      	,	.GenPrt_Req_Be( u_Req_Be )
           	 	                          
25530      	,	.GenPrt_Req_BurstType( u_Req_BurstType )
           	 	                                        
25531      	,	.GenPrt_Req_Data( u_Req_Data )
           	 	                              
25532      	,	.GenPrt_Req_Last( u_Req_Last )
           	 	                              
25533      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	 	                              
25534      	,	.GenPrt_Req_Lock( u_Req_Lock )
           	 	                              
25535      	,	.GenPrt_Req_Opc( u_Req_Opc )
           	 	                            
25536      	,	.GenPrt_Req_Rdy( u_Req_Rdy )
           	 	                            
25537      	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
25538      	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
25539      	,	.GenPrt_Req_User( u_Req_User )
           	 	                              
25540      	,	.GenPrt_Req_Vld( u_Req_Vld )
           	 	                            
25541      	,	.GenPrt_Rsp_Data( u_Rsp_Data )
           	 	                              
25542      	,	.GenPrt_Rsp_Last( u_Rsp_Last )
           	 	                              
25543      	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
25544      	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
25545      	,	.GenPrt_Rsp_Status( u_Rsp_Status )
           	 	                                  
25546      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
25547      	);
           	  
25548      	rsnoc_z_H_R_G_U_Q_U_d68a6ffd66 uud68a6ffd66(
           	                                            
25549      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
25550      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
25551      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
25552      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
25553      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
25554      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
25555      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
25556      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
25557      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
25558      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
25559      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
25560      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
25561      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
25562      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
25563      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
25564      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
25565      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
25566      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
25567      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
25568      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
25569      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
25570      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
25571      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
25572      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
25573      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
25574      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
25575      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
25576      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
25577      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
25578      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
25579      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
25580      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
25581      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
25582      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
25583      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
25584      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
25585      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
25586      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
25587      	,	.Sys_Clk( Sys_Clk )
           	 	                   
25588      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
25589      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
25590      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
25591      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
25592      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
25593      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
25594      	,	.Sys_Pwr_Idle( u_70_Idle )
           	 	                          
25595      	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
           	 	                              
25596      	);
           	  
25597      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
25598      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
25599      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25413      		case ( uPipeIn_Opc_caseSel )
           		<font color = "green">-1-</font>                            
25414      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
25415      			3'b010  : PipeIn_Opc = 3'b000 ;
           			<font color = "red">-2-</font>                               
25416      			3'b100  : PipeIn_Opc = 3'b100 ;
           			                               
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-3- (ErrWrCxt) ? ...;  
           </font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25417      			3'b0    : PipeIn_Opc = Req1_Opc ;
           			<font color = "red">-1-</font>                                 
25418      			default : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
25419      		endcase
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25442      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	<font color = "red">-1-</font> 	                             
25443      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           <font color = "red">	==></font>
25444      	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
           <font color = "red">	==></font>
25445      	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
           <font color = "red">	==></font>
25446      	,	.Tx_0( u_d4d9_0 )
           <font color = "red">	==></font>
25447      	,	.Tx_1( u_d4d9_1 )
           <font color = "green">	==></font>
25448      	,	.Tx_11( u_d4d9_11 )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25531      	,	.GenPrt_Req_Data( u_Req_Data )
           	<font color = "green">-1-</font> 	                              
25532      	,	.GenPrt_Req_Last( u_Req_Last )
           <font color = "green">	==></font>
25533      	,	.GenPrt_Req_Len1( u_Req_Len1 )
           	<font color = "red">-2-</font> 	                              
25534      	,	.GenPrt_Req_Lock( u_Req_Lock )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25609      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		<font color = "red">-1-</font>    	                                        
25610      	assign RxInt_Rdy = RxIn_Rdy;
           <font color = "green">	==></font>
25611      	assign Rx_Rdy = RxInt_Rdy;
           <font color = "red">	==></font>
25612      	assign WakeUp_Rx = Rx_Vld;
           <font color = "red">	==></font>
25613      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           <font color = "red">	==></font>
25614      	assign u_f14a = RxIn_Data [106:93];
           <font color = "red">	==></font>
25615      	assign Translation_0_Aperture = u_f14a [13:5];
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25620      			,	TxIn_Data [92:89]
           			<font color = "red">-1-</font> 	                 
25621      			,	TxIn_Data [88:87]
           <font color = "red">			==></font>
25622      			,	TxIn_Data [86:80]
           <font color = "red">			==></font>
25623      			,	TxIn_Data [79:49]
           <font color = "red">			==></font>
25624      			,	TxIn_Data [48:41]
           <font color = "green">			==></font>
25625      			,	TxIn_Data [40:38]
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25809      module rsnoc_z_T_C_S_C_L_R_S_M_2 ( I , O );
           <font color = "green">-1-</font>                                           
25810      	input  [1:0] I ;
           <font color = "green">	==></font>
25811      	output [1:0] O ;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25814      	assign O = { I [1] , ~ u_cd78 & I [0] };
           	<font color = "green">-1-</font>                                        
25815      endmodule
           <font color = "green">==></font>
25816      
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_304614">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_1d8d32b5">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
