
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `turbo8051.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/defs/oc8051_defines.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/defs/oc8051_defines.v' to AST representation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v' to AST representation.
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\async_fifo'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v' to AST representation.
Generating RTLIL representation for module `\clk_ctl'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v' to AST representation.
Generating RTLIL representation for module `\clkgen'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/dble_reg.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/dble_reg.v' to AST representation.
Generating RTLIL representation for module `\half_dup_dble_reg'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/double_sync_low.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/double_sync_low.v' to AST representation.
Generating RTLIL representation for module `\double_sync_low'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v' to AST representation.
Generating RTLIL representation for module `\g_eth_parser'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v' to AST representation.
Generating RTLIL representation for module `\g_cfg_mgmt'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:780: Warning: Identifier `\rx_good_frm_trig' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:781: Warning: Identifier `\rx_bad_frm_trig' is implicitly declared.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v' to AST representation.
Generating RTLIL representation for module `\g_deferral'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:105.3-159.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v' to AST representation.
Generating RTLIL representation for module `\g_deferral_rx'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:97.3-166.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v' to AST representation.
Generating RTLIL representation for module `\g_dpath_ctrl'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v' to AST representation.
Generating RTLIL representation for module `\g_mac_core'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:277: Warning: Identifier `\mi2rx_strt_rcv' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:278: Warning: Identifier `\mi2rx_rcv_vld' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:280: Warning: Identifier `\mi2rx_end_rcv' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:281: Warning: Identifier `\mi2rx_extend' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:282: Warning: Identifier `\mi2rx_frame_err' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:283: Warning: Identifier `\mi2rx_end_frame' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:284: Warning: Identifier `\mi2rx_crs' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:285: Warning: Identifier `\df2rx_dfl_dn' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:290: Warning: Identifier `\cf2rx_ch_en' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:291: Warning: Identifier `\cf2rx_strp_pad_en' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:292: Warning: Identifier `\cf2rx_snd_crc' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:293: Warning: Identifier `\cf2rx_runt_pkt_en' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:294: Warning: Identifier `\cf_mac_mode_o' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:412: Warning: Identifier `\tx2mi_strt_preamble' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:413: Warning: Identifier `\tx2mi_byte_valid' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:415: Warning: Identifier `\tx2mi_end_transmit' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:416: Warning: Identifier `\tx_ch_en' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:430: Warning: Identifier `\cf2tx_ch_en' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:432: Warning: Identifier `\cf2tx_pad_enable' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:433: Warning: Identifier `\cf2tx_append_fcs' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:444: Warning: Identifier `\mi2tx_byte_ack' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:457: Warning: Identifier `\rx_sts_vld_ss' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:468: Warning: Identifier `\tx_sts_vld_ss' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:516: Warning: Identifier `\cf2mi_loopback_en' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:518: Warning: Identifier `\cf_chk_rx_dfl' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:519: Warning: Identifier `\cf_silent_mode' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:520: Warning: Identifier `\cf2mi_rmii_en_o' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:523: Warning: Identifier `\cfg_uni_mac_mode_change_i' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mac_core.v:594: Warning: Identifier `\rx_sts_rx_er' is implicitly declared.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v' to AST representation.
Generating RTLIL representation for module `\g_mac_top'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v:286: Warning: Identifier `\g_rx_pkt_done' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v:289: Warning: Identifier `\g_rx_pkt_drop' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v:417: Warning: Identifier `\tx_fifo_aempty' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v:428: Warning: Identifier `\rx_fifo_afull_i' is implicitly declared.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v' to AST representation.
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Generating RTLIL representation for module `\g_md_intf'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163.2-387.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:388.1-389.42 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v' to AST representation.
Generating RTLIL representation for module `\g_mii_intf'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:256.3-278.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301.3-525.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:732.3-847.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v' to AST representation.
Generating RTLIL representation for module `\g_rx_crc32'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:127.3-242.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:277.3-283.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v' to AST representation.
Generating RTLIL representation for module `\g_rx_fsm'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:253: Warning: Identifier `\rx_ch_en' is implicitly declared.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325.3-732.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:734.3-740.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_top.v' to AST representation.
Generating RTLIL representation for module `\g_rx_top'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_top.v:172: Warning: Identifier `\rc2rx_crc_ok' is implicitly declared.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v' to AST representation.
Generating RTLIL representation for module `\g_tx_crc32'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v:120.3-235.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v' to AST representation.
Generating RTLIL representation for module `\g_tx_fsm'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334.3-531.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:638.3-671.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:727.3-759.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_top.v' to AST representation.
Generating RTLIL representation for module `\g_tx_top'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_top.v:155: Warning: Identifier `\df2tx_dfl_dn' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_top.v:173: Warning: Identifier `\tx2tc_fcs_active' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_top.v:174: Warning: Identifier `\tx2tc_gen_crc' is implicitly declared.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_timescale.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_timescale.v' to AST representation.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v' to AST representation.
Generating RTLIL representation for module `\oc8051_acc'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:104.1-123.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v' to AST representation.
Generating RTLIL representation for module `\oc8051_alu_src_sel'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:95.1-107.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:114.1-123.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:131.1-138.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v' to AST representation.
Generating RTLIL representation for module `\oc8051_alu'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:165.1-360.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v' to AST representation.
Generating RTLIL representation for module `\oc8051_b_register'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_comp.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_comp.v' to AST representation.
Generating RTLIL representation for module `\oc8051_comp'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_comp.v:90.1-98.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_cy_select.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_cy_select.v' to AST representation.
Generating RTLIL representation for module `\oc8051_cy_select'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_cy_select.v:76.1-84.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v' to AST representation.
Generating RTLIL representation for module `\oc8051_decoder'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:169.1-1302.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v' to AST representation.
Generating RTLIL representation for module `\oc8051_divide'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_dptr.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_dptr.v' to AST representation.
Generating RTLIL representation for module `\oc8051_dptr'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v' to AST representation.
Generating RTLIL representation for module `\oc8051_indi_addr'.
Warning: Replacing memory \buff with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:90
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v' to AST representation.
Generating RTLIL representation for module `\oc8051_int'.
Warning: Replacing memory \int_lev with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:289
Warning: Replacing memory \isrc with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:286
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v' to AST representation.
Generating RTLIL representation for module `\oc8051_memory_interface'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:387.1-396.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:404.1-419.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:424.1-435.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:445.1-449.19 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:573.1-607.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:614.1-620.21 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:625.1-640.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:645.1-656.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:684.1-757.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:918.1-924.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v' to AST representation.
Generating RTLIL representation for module `\oc8051_multiply'.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v' to AST representation.
Generating RTLIL representation for module `\oc8051_ports'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v' to AST representation.
Generating RTLIL representation for module `\oc8051_psw'.
Successfully finished Verilog frontend.

39. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v' to AST representation.
Generating RTLIL representation for module `\oc8051_ram_256x8_two_bist'.
Successfully finished Verilog frontend.

40. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v' to AST representation.
Generating RTLIL representation for module `\oc8051_ram_top'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:187.1-192.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:195.1-200.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:203.1-214.10 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

41. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v' to AST representation.
Generating RTLIL representation for module `\oc8051_sfr'.
Successfully finished Verilog frontend.

42. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v' to AST representation.
Generating RTLIL representation for module `\oc8051_sp'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:98.1-105.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:108.1-116.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

43. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v' to AST representation.
Generating RTLIL representation for module `\oc8051_tc'.
Successfully finished Verilog frontend.

44. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v' to AST representation.
Generating RTLIL representation for module `\oc8051_tc2'.
Successfully finished Verilog frontend.

45. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_top.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_top.v' to AST representation.
Generating RTLIL representation for module `\oc8051_top'.
Successfully finished Verilog frontend.

46. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v' to AST representation.
Generating RTLIL representation for module `\bit_register'.
Generating RTLIL representation for module `\req_register'.
Generating RTLIL representation for module `\stat_register'.
Generating RTLIL representation for module `\generic_register'.
Generating RTLIL representation for module `\generic_intr_stat_reg'.
Successfully finished Verilog frontend.

47. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/s2f_sync.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/s2f_sync.v' to AST representation.
Generating RTLIL representation for module `\s2f_sync'.
Successfully finished Verilog frontend.

48. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v' to AST representation.
Generating RTLIL representation for module `\spi_cfg'.
Successfully finished Verilog frontend.

49. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v' to AST representation.
Generating RTLIL representation for module `\spi_core'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v:119: Warning: Identifier `\sck_pe' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v:120: Warning: Identifier `\sck_int' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v:121: Warning: Identifier `\cs_int_n' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v:123: Warning: Identifier `\load_byte' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v:125: Warning: Identifier `\shift_out' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v:126: Warning: Identifier `\shift_in' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_core.v:155: Warning: Identifier `\sck_ne' is implicitly declared.
Successfully finished Verilog frontend.

50. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v' to AST representation.
Generating RTLIL representation for module `\spi_ctl'.
Successfully finished Verilog frontend.

51. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v' to AST representation.
Generating RTLIL representation for module `\spi_if'.
Successfully finished Verilog frontend.

52. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v' to AST representation.
Generating RTLIL representation for module `\stat_counter'.
Successfully finished Verilog frontend.

53. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v' to AST representation.
Generating RTLIL representation for module `\toggle_sync'.
Successfully finished Verilog frontend.

54. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v' to AST representation.
Generating RTLIL representation for module `\uart_cfg'.
Successfully finished Verilog frontend.

55. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_core.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_core.v' to AST representation.
Generating RTLIL representation for module `\uart_core'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_core.v:170: Warning: Identifier `\tx_fifo_rd_empty' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_core.v:171: Warning: Identifier `\tx_fifo_rd' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_core.v:191: Warning: Identifier `\rx_fifo_wr' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_core.v:195: Warning: Identifier `\si_ss' is implicitly declared.
Successfully finished Verilog frontend.

56. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v' to AST representation.
Generating RTLIL representation for module `\uart_rxfsm'.
Successfully finished Verilog frontend.

57. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v' to AST representation.
Generating RTLIL representation for module `\uart_txfsm'.
Successfully finished Verilog frontend.

58. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v' to AST representation.
Generating RTLIL representation for module `\wb_crossbar'.
Warning: Replacing memory \slave_mx_id with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365
Warning: Replacing memory \master_mx_id with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:364
Warning: Replacing memory \wbd_be_slave_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321
Warning: Replacing memory \wbd_adr_slave_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320
Warning: Replacing memory \wbd_din_slave_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319
Warning: Replacing memory \wbd_dout_master_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306
Successfully finished Verilog frontend.

59. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v' to AST representation.
Generating RTLIL representation for module `\wb_rd_mem2mem'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:261: Warning: Range [27:12] select out of bounds on signal `\wbo_dout': Setting 12 MSB bits to undef.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:286: Warning: Range [31:8] select out of bounds on signal `\wbo_dout': Setting 16 MSB bits to undef.
Successfully finished Verilog frontend.

60. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v' to AST representation.
Generating RTLIL representation for module `\wb_wr_mem2mem'.
Successfully finished Verilog frontend.

61. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:525)
Generating RTLIL representation for module `\turbo8051'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:295: Warning: Identifier `\risc_reset' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:296: Warning: Identifier `\app_clk' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:297: Warning: Identifier `\uart_clk_16x' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:373: Warning: Identifier `\wbd_risc_we' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:376: Warning: Identifier `\wbd_risc_ack' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:375: Warning: Identifier `\wbi_risc_ack' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:381: Warning: Identifier `\wbd_risc_stb' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:380: Warning: Identifier `\wbi_risc_stb' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:421: Warning: Identifier `\reg_spi_wr' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:420: Warning: Identifier `\reg_uart_wr' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:419: Warning: Identifier `\reg_mac_wr' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:433: Warning: Identifier `\reg_spi_cs' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:432: Warning: Identifier `\reg_uart_cs' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:431: Warning: Identifier `\reg_mac_cs' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:471: Warning: Identifier `\app_txfifo_wren_i' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:474: Warning: Identifier `\app_txfifo_full_o' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:475: Warning: Identifier `\app_txfifo_afull_o' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:479: Warning: Identifier `\app_rxfifo_rden_i' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:480: Warning: Identifier `\app_rxfifo_empty_o' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:481: Warning: Identifier `\app_rxfifo_aempty_o' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:486: Warning: Identifier `\app_rx_desc_req' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:487: Warning: Identifier `\app_rx_desc_ack' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:488: Warning: Identifier `\app_rx_desc_discard' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:554: Warning: Identifier `\wbgt_err' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:555: Warning: Identifier `\wbgt_rty' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:588: Warning: Identifier `\wbgr_err' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:589: Warning: Identifier `\wbgr_rty' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:666: Warning: Identifier `\wbi_risc_cyc' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:667: Warning: Identifier `\wbi_risc_err' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:676: Warning: Identifier `\wbd_risc_cyc' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:677: Warning: Identifier `\wbd_risc_err' is implicitly declared.
Successfully finished Verilog frontend.

62. Executing HIERARCHY pass (managing design hierarchy).

62.1. Analyzing design hierarchy..
Top module:  \turbo8051
Used module:     \oc8051_top
Used module:         \oc8051_sfr
Used module:             \oc8051_tc2
Used module:             \oc8051_tc
Used module:             \oc8051_int
Used module:             \oc8051_ports
Used module:             \oc8051_psw
Used module:             \oc8051_dptr
Used module:             \oc8051_sp
Used module:             \oc8051_b_register
Used module:             \oc8051_acc
Used module:         \oc8051_memory_interface
Used module:         \oc8051_indi_addr
Used module:         \oc8051_cy_select
Used module:         \oc8051_comp
Used module:         \oc8051_alu_src_sel
Used module:         \oc8051_ram_top
Used module:             \oc8051_ram_256x8_two_bist
Used module:         \oc8051_alu
Used module:             \oc8051_divide
Used module:             \oc8051_multiply
Used module:         \oc8051_decoder
Used module:     \spi_core
Used module:         \spi_cfg
Used module:             \generic_register
Used module:                 \bit_register
Used module:             \req_register
Used module:         \spi_ctl
Used module:         \spi_if
Used module:     \uart_core
Used module:         \double_sync_low
Used module:         \async_fifo
Used module:         \uart_rxfsm
Used module:         \uart_txfsm
Used module:         \uart_cfg
Used module:             \stat_register
Used module:     \wb_wr_mem2mem
Used module:     \wb_rd_mem2mem
Used module:     \g_mac_top
Used module:         \g_mac_core
Used module:             \g_mii_intf
Used module:                 \half_dup_dble_reg
Used module:             \g_cfg_mgmt
Used module:                 \generic_intr_stat_reg
Used module:                 \stat_counter
Used module:                 \s2f_sync
Used module:             \toggle_sync
Used module:             \g_tx_top
Used module:                 \g_tx_crc32
Used module:                 \g_tx_fsm
Used module:                 \g_deferral
Used module:             \g_md_intf
Used module:             \g_rx_top
Used module:                 \g_deferral_rx
Used module:                 \g_rx_crc32
Used module:                 \g_rx_fsm
Used module:         \g_eth_parser
Used module:         \g_dpath_ctrl
Used module:     \wb_crossbar
Used module:     \clkgen
Used module:         \clk_ctl
Parameter 1 (\WD) = 2

62.2. Executing AST frontend in derive mode using pre-parsed AST for module `\clk_ctl'.
Parameter 1 (\WD) = 2
Generating RTLIL representation for module `$paramod\clk_ctl\WD=s32'00000000000000000000000000000010'.
Parameter 1 (\WD) = 1

62.3. Executing AST frontend in derive mode using pre-parsed AST for module `\clk_ctl'.
Parameter 1 (\WD) = 1
Generating RTLIL representation for module `$paramod\clk_ctl\WD=s32'00000000000000000000000000000001'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0

62.4. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Generating RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 9

62.5. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_intr_stat_reg'.
Parameter 1 (\WD) = 9
Generating RTLIL representation for module `$paramod\generic_intr_stat_reg\WD=s32'00000000000000000000000000001001'.
Parameter 1 (\CWD) = 4

62.6. Executing AST frontend in derive mode using pre-parsed AST for module `\stat_counter'.
Parameter 1 (\CWD) = 4
Generating RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000000100'.
Parameter 1 (\CWD) = 4
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000000100'.
Parameter 1 (\CWD) = 16

62.7. Executing AST frontend in derive mode using pre-parsed AST for module `\stat_counter'.
Parameter 1 (\CWD) = 16
Generating RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000'.
Parameter 1 (\CWD) = 16
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000'.
Parameter 1 (\CWD) = 16
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 2
Parameter 2 (\RESET_DEFAULT) = 0

62.8. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_register'.
Parameter 1 (\WD) = 2
Parameter 2 (\RESET_DEFAULT) = 0
Generating RTLIL representation for module `$paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 2
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\RESET_DEFAULT) = 0

62.9. Executing AST frontend in derive mode using pre-parsed AST for module `\req_register'.
Parameter 1 (\RESET_DEFAULT) = 0
Generating RTLIL representation for module `$paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000'.
Parameter 1 (\WD) = 7
Parameter 2 (\RESET_DEFAULT) = 0

62.10. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_register'.
Parameter 1 (\WD) = 7
Parameter 2 (\RESET_DEFAULT) = 0
Generating RTLIL representation for module `$paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\RESET_DEFAULT) = 1'0

62.11. Executing AST frontend in derive mode using pre-parsed AST for module `\bit_register'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Generating RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0

62.12. Executing AST frontend in derive mode using pre-parsed AST for module `\stat_register'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Generating RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\mac_mdio_en) = 1'1

62.13. Executing AST frontend in derive mode using pre-parsed AST for module `\g_cfg_mgmt'.
Parameter 1 (\mac_mdio_en) = 1'1
Generating RTLIL representation for module `$paramod\g_cfg_mgmt\mac_mdio_en=1'1'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:780: Warning: Identifier `\rx_good_frm_trig' is implicitly declared.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:781: Warning: Identifier `\rx_bad_frm_trig' is implicitly declared.
Parameter 1 (\W) = 8'00001001
Parameter 2 (\DP) = 8'00100000
Parameter 3 (\WR_FAST) = 0
Parameter 4 (\RD_FAST) = 0

62.14. Executing AST frontend in derive mode using pre-parsed AST for module `\async_fifo'.
Parameter 1 (\W) = 8'00001001
Parameter 2 (\DP) = 8'00100000
Parameter 3 (\WR_FAST) = 0
Parameter 4 (\RD_FAST) = 0
Generating RTLIL representation for module `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo'.
Parameter 1 (\W) = 8'00001001
Parameter 2 (\DP) = 8'00100000
Parameter 3 (\WR_FAST) = 0
Parameter 4 (\RD_FAST) = 0
Found cached RTLIL representation for module `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 5
Parameter 2 (\RESET_DEFAULT) = 0

62.15. Executing AST frontend in derive mode using pre-parsed AST for module `\generic_register'.
Parameter 1 (\WD) = 5
Parameter 2 (\RESET_DEFAULT) = 0
Generating RTLIL representation for module `$paramod$a31044455865944557f28101338694099fdba264\generic_register'.
Parameter 1 (\W) = 8'00001000
Parameter 2 (\DP) = 8'00010000
Parameter 3 (\WR_FAST) = 0
Parameter 4 (\RD_FAST) = 0

62.16. Executing AST frontend in derive mode using pre-parsed AST for module `\async_fifo'.
Parameter 1 (\W) = 8'00001000
Parameter 2 (\DP) = 8'00010000
Parameter 3 (\WR_FAST) = 0
Parameter 4 (\RD_FAST) = 0
Generating RTLIL representation for module `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo'.
Parameter 1 (\W) = 8'00001000
Parameter 2 (\DP) = 8'00010000
Parameter 3 (\WR_FAST) = 0
Parameter 4 (\RD_FAST) = 0
Found cached RTLIL representation for module `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo'.
Parameter 1 (\D_WD) = 32
Parameter 2 (\BE_WD) = 4
Parameter 3 (\ADR_WD) = 13
Parameter 4 (\TAR_WD) = 4

62.17. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_wr_mem2mem'.
Parameter 1 (\D_WD) = 32
Parameter 2 (\BE_WD) = 4
Parameter 3 (\ADR_WD) = 13
Parameter 4 (\TAR_WD) = 4
Generating RTLIL representation for module `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem'.
Parameter 1 (\D_WD) = 32
Parameter 2 (\BE_WD) = 4
Parameter 3 (\ADR_WD) = 13
Parameter 4 (\TAR_WD) = 4

62.18. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_rd_mem2mem'.
Parameter 1 (\D_WD) = 32
Parameter 2 (\BE_WD) = 4
Parameter 3 (\ADR_WD) = 13
Parameter 4 (\TAR_WD) = 4
Generating RTLIL representation for module `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem'.
Parameter 1 (\WB_SLAVE) = 5
Parameter 2 (\WB_MASTER) = 5
Parameter 3 (\D_WD) = 32
Parameter 4 (\BE_WD) = 4
Parameter 5 (\ADR_WD) = 13
Parameter 6 (\TAR_WD) = 4

62.19. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_crossbar'.
Parameter 1 (\WB_SLAVE) = 5
Parameter 2 (\WB_MASTER) = 5
Parameter 3 (\D_WD) = 32
Parameter 4 (\BE_WD) = 4
Parameter 5 (\ADR_WD) = 13
Parameter 6 (\TAR_WD) = 4
Generating RTLIL representation for module `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar'.
Warning: Replacing memory \slave_mx_id with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365
Warning: Replacing memory \master_mx_id with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:364
Warning: Replacing memory \wbd_be_slave_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321
Warning: Replacing memory \wbd_adr_slave_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320
Warning: Replacing memory \wbd_din_slave_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319
Warning: Replacing memory \wbd_dout_master_t with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306

62.20. Analyzing design hierarchy..
Top module:  \turbo8051
Used module:     \oc8051_top
Used module:         \oc8051_sfr
Used module:             \oc8051_tc2
Used module:             \oc8051_tc
Used module:             \oc8051_int
Used module:             \oc8051_ports
Used module:             \oc8051_psw
Used module:             \oc8051_dptr
Used module:             \oc8051_sp
Used module:             \oc8051_b_register
Used module:             \oc8051_acc
Used module:         \oc8051_memory_interface
Used module:         \oc8051_indi_addr
Used module:         \oc8051_cy_select
Used module:         \oc8051_comp
Used module:         \oc8051_alu_src_sel
Used module:         \oc8051_ram_top
Used module:             \oc8051_ram_256x8_two_bist
Used module:         \oc8051_alu
Used module:             \oc8051_divide
Used module:             \oc8051_multiply
Used module:         \oc8051_decoder
Used module:     \spi_core
Used module:         \spi_cfg
Used module:             $paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register
Used module:                 \bit_register
Used module:             $paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000
Used module:         \spi_ctl
Used module:         \spi_if
Used module:     \uart_core
Used module:         \double_sync_low
Used module:         $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo
Used module:         \uart_rxfsm
Used module:         \uart_txfsm
Used module:         \uart_cfg
Used module:             \stat_register
Used module:             $paramod$a31044455865944557f28101338694099fdba264\generic_register
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem
Used module:     \g_mac_top
Used module:         $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo
Used module:         \g_mac_core
Used module:             \g_mii_intf
Used module:                 \half_dup_dble_reg
Used module:             $paramod\g_cfg_mgmt\mac_mdio_en=1'1
Used module:                 \generic_register
Used module:                     $paramod\bit_register\RESET_DEFAULT=1'0
Used module:                 \generic_intr_stat_reg
Used module:                     $paramod\stat_register\RESET_DEFAULT=1'0
Used module:                 \stat_counter
Used module:                 \req_register
Used module:                 \s2f_sync
Used module:             \toggle_sync
Used module:             \g_tx_top
Used module:                 \g_tx_crc32
Used module:                 \g_tx_fsm
Used module:                 \g_deferral
Used module:             \g_md_intf
Used module:             \g_rx_top
Used module:                 \g_deferral_rx
Used module:                 \g_rx_crc32
Used module:                 \g_rx_fsm
Used module:         \g_eth_parser
Used module:         \g_dpath_ctrl
Used module:     $paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar
Used module:     \clkgen
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000010
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000001
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 9
Found cached RTLIL representation for module `$paramod\generic_intr_stat_reg\WD=s32'00000000000000000000000000001001'.
Parameter 1 (\CWD) = 4
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000000100'.
Parameter 1 (\CWD) = 4
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000000100'.
Parameter 1 (\CWD) = 16
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000'.
Parameter 1 (\CWD) = 16
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000'.
Parameter 1 (\CWD) = 16
Found cached RTLIL representation for module `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 2
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 2
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000'.
Parameter 1 (\WD) = 7
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\WD) = 8
Parameter 2 (\RESET_DEFAULT) = 0
Found cached RTLIL representation for module `$paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.

62.21. Analyzing design hierarchy..
Top module:  \turbo8051
Used module:     \oc8051_top
Used module:         \oc8051_sfr
Used module:             \oc8051_tc2
Used module:             \oc8051_tc
Used module:             \oc8051_int
Used module:             \oc8051_ports
Used module:             \oc8051_psw
Used module:             \oc8051_dptr
Used module:             \oc8051_sp
Used module:             \oc8051_b_register
Used module:             \oc8051_acc
Used module:         \oc8051_memory_interface
Used module:         \oc8051_indi_addr
Used module:         \oc8051_cy_select
Used module:         \oc8051_comp
Used module:         \oc8051_alu_src_sel
Used module:         \oc8051_ram_top
Used module:             \oc8051_ram_256x8_two_bist
Used module:         \oc8051_alu
Used module:             \oc8051_divide
Used module:             \oc8051_multiply
Used module:         \oc8051_decoder
Used module:     \spi_core
Used module:         \spi_cfg
Used module:             $paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register
Used module:                 $paramod\bit_register\RESET_DEFAULT=1'0
Used module:             $paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000
Used module:         \spi_ctl
Used module:         \spi_if
Used module:     \uart_core
Used module:         \double_sync_low
Used module:         $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo
Used module:         \uart_rxfsm
Used module:         \uart_txfsm
Used module:         \uart_cfg
Used module:             \stat_register
Used module:             $paramod$a31044455865944557f28101338694099fdba264\generic_register
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem
Used module:     \g_mac_top
Used module:         $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo
Used module:         \g_mac_core
Used module:             \g_mii_intf
Used module:                 \half_dup_dble_reg
Used module:             $paramod\g_cfg_mgmt\mac_mdio_en=1'1
Used module:                 $paramod\generic_intr_stat_reg\WD=s32'00000000000000000000000000001001
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000000100
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000010000
Used module:                 $paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register
Used module:                     \bit_register
Used module:                 $paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\generic_register
Used module:                 \s2f_sync
Used module:             \toggle_sync
Used module:             \g_tx_top
Used module:                 \g_tx_crc32
Used module:                 \g_tx_fsm
Used module:                 \g_deferral
Used module:             \g_md_intf
Used module:             \g_rx_top
Used module:                 \g_deferral_rx
Used module:                 \g_rx_crc32
Used module:                 \g_rx_fsm
Used module:         \g_eth_parser
Used module:         \g_dpath_ctrl
Used module:     $paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar
Used module:     \clkgen
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000010
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000001
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\stat_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.
Parameter 1 (\RESET_DEFAULT) = 1'0
Found cached RTLIL representation for module `$paramod\bit_register\RESET_DEFAULT=1'0'.

62.22. Analyzing design hierarchy..
Top module:  \turbo8051
Used module:     \oc8051_top
Used module:         \oc8051_sfr
Used module:             \oc8051_tc2
Used module:             \oc8051_tc
Used module:             \oc8051_int
Used module:             \oc8051_ports
Used module:             \oc8051_psw
Used module:             \oc8051_dptr
Used module:             \oc8051_sp
Used module:             \oc8051_b_register
Used module:             \oc8051_acc
Used module:         \oc8051_memory_interface
Used module:         \oc8051_indi_addr
Used module:         \oc8051_cy_select
Used module:         \oc8051_comp
Used module:         \oc8051_alu_src_sel
Used module:         \oc8051_ram_top
Used module:             \oc8051_ram_256x8_two_bist
Used module:         \oc8051_alu
Used module:             \oc8051_divide
Used module:             \oc8051_multiply
Used module:         \oc8051_decoder
Used module:     \spi_core
Used module:         \spi_cfg
Used module:             $paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register
Used module:                 $paramod\bit_register\RESET_DEFAULT=1'0
Used module:             $paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000
Used module:         \spi_ctl
Used module:         \spi_if
Used module:     \uart_core
Used module:         \double_sync_low
Used module:         $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo
Used module:         \uart_rxfsm
Used module:         \uart_txfsm
Used module:         \uart_cfg
Used module:             \stat_register
Used module:             $paramod$a31044455865944557f28101338694099fdba264\generic_register
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem
Used module:     \g_mac_top
Used module:         $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo
Used module:         \g_mac_core
Used module:             \g_mii_intf
Used module:                 \half_dup_dble_reg
Used module:             $paramod\g_cfg_mgmt\mac_mdio_en=1'1
Used module:                 $paramod\generic_intr_stat_reg\WD=s32'00000000000000000000000000001001
Used module:                     $paramod\stat_register\RESET_DEFAULT=1'0
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000000100
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000010000
Used module:                 $paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register
Used module:                 $paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\generic_register
Used module:                 \s2f_sync
Used module:             \toggle_sync
Used module:             \g_tx_top
Used module:                 \g_tx_crc32
Used module:                 \g_tx_fsm
Used module:                 \g_deferral
Used module:             \g_md_intf
Used module:             \g_rx_top
Used module:                 \g_deferral_rx
Used module:                 \g_rx_crc32
Used module:                 \g_rx_fsm
Used module:         \g_eth_parser
Used module:         \g_dpath_ctrl
Used module:     $paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar
Used module:     \clkgen
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000010
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000001

62.23. Analyzing design hierarchy..
Top module:  \turbo8051
Used module:     \oc8051_top
Used module:         \oc8051_sfr
Used module:             \oc8051_tc2
Used module:             \oc8051_tc
Used module:             \oc8051_int
Used module:             \oc8051_ports
Used module:             \oc8051_psw
Used module:             \oc8051_dptr
Used module:             \oc8051_sp
Used module:             \oc8051_b_register
Used module:             \oc8051_acc
Used module:         \oc8051_memory_interface
Used module:         \oc8051_indi_addr
Used module:         \oc8051_cy_select
Used module:         \oc8051_comp
Used module:         \oc8051_alu_src_sel
Used module:         \oc8051_ram_top
Used module:             \oc8051_ram_256x8_two_bist
Used module:         \oc8051_alu
Used module:             \oc8051_divide
Used module:             \oc8051_multiply
Used module:         \oc8051_decoder
Used module:     \spi_core
Used module:         \spi_cfg
Used module:             $paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register
Used module:                 $paramod\bit_register\RESET_DEFAULT=1'0
Used module:             $paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000
Used module:         \spi_ctl
Used module:         \spi_if
Used module:     \uart_core
Used module:         \double_sync_low
Used module:         $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo
Used module:         \uart_rxfsm
Used module:         \uart_txfsm
Used module:         \uart_cfg
Used module:             \stat_register
Used module:             $paramod$a31044455865944557f28101338694099fdba264\generic_register
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem
Used module:     \g_mac_top
Used module:         $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo
Used module:         \g_mac_core
Used module:             \g_mii_intf
Used module:                 \half_dup_dble_reg
Used module:             $paramod\g_cfg_mgmt\mac_mdio_en=1'1
Used module:                 $paramod\generic_intr_stat_reg\WD=s32'00000000000000000000000000001001
Used module:                     $paramod\stat_register\RESET_DEFAULT=1'0
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000000100
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000010000
Used module:                 $paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register
Used module:                 $paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\generic_register
Used module:                 \s2f_sync
Used module:             \toggle_sync
Used module:             \g_tx_top
Used module:                 \g_tx_crc32
Used module:                 \g_tx_fsm
Used module:                 \g_deferral
Used module:             \g_md_intf
Used module:             \g_rx_top
Used module:                 \g_deferral_rx
Used module:                 \g_rx_crc32
Used module:                 \g_rx_fsm
Used module:         \g_eth_parser
Used module:         \g_dpath_ctrl
Used module:     $paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar
Used module:     \clkgen
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000010
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000001
Removing unused module `\wb_wr_mem2mem'.
Removing unused module `\wb_rd_mem2mem'.
Removing unused module `\wb_crossbar'.
Removing unused module `\stat_counter'.
Removing unused module `\generic_intr_stat_reg'.
Removing unused module `\generic_register'.
Removing unused module `\req_register'.
Removing unused module `\bit_register'.
Removing unused module `\g_cfg_mgmt'.
Removing unused module `\clk_ctl'.
Removing unused module `\async_fifo'.
Removed 11 unused modules.

63. Executing synth_rs pass: v0.4.218

63.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

63.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

63.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

63.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

63.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

63.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-21.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

63.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

63.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-21.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

63.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-22.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

63.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-21.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

63.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-21.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

63.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

63.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

63.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

63.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

63.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

63.17. Executing HIERARCHY pass (managing design hierarchy).

63.17.1. Analyzing design hierarchy..
Top module:  \turbo8051
Used module:     \oc8051_top
Used module:         \oc8051_sfr
Used module:             \oc8051_tc2
Used module:             \oc8051_tc
Used module:             \oc8051_int
Used module:             \oc8051_ports
Used module:             \oc8051_psw
Used module:             \oc8051_dptr
Used module:             \oc8051_sp
Used module:             \oc8051_b_register
Used module:             \oc8051_acc
Used module:         \oc8051_memory_interface
Used module:         \oc8051_indi_addr
Used module:         \oc8051_cy_select
Used module:         \oc8051_comp
Used module:         \oc8051_alu_src_sel
Used module:         \oc8051_ram_top
Used module:             \oc8051_ram_256x8_two_bist
Used module:         \oc8051_alu
Used module:             \oc8051_divide
Used module:             \oc8051_multiply
Used module:         \oc8051_decoder
Used module:     \spi_core
Used module:         \spi_cfg
Used module:             $paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register
Used module:                 $paramod\bit_register\RESET_DEFAULT=1'0
Used module:             $paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000
Used module:         \spi_ctl
Used module:         \spi_if
Used module:     \uart_core
Used module:         \double_sync_low
Used module:         $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo
Used module:         \uart_rxfsm
Used module:         \uart_txfsm
Used module:         \uart_cfg
Used module:             \stat_register
Used module:             $paramod$a31044455865944557f28101338694099fdba264\generic_register
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem
Used module:     \g_mac_top
Used module:         $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo
Used module:         \g_mac_core
Used module:             \g_mii_intf
Used module:                 \half_dup_dble_reg
Used module:             $paramod\g_cfg_mgmt\mac_mdio_en=1'1
Used module:                 $paramod\generic_intr_stat_reg\WD=s32'00000000000000000000000000001001
Used module:                     $paramod\stat_register\RESET_DEFAULT=1'0
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000000100
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000010000
Used module:                 $paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register
Used module:                 $paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\generic_register
Used module:                 \s2f_sync
Used module:             \toggle_sync
Used module:             \g_tx_top
Used module:                 \g_tx_crc32
Used module:                 \g_tx_fsm
Used module:                 \g_deferral
Used module:             \g_md_intf
Used module:             \g_rx_top
Used module:                 \g_deferral_rx
Used module:                 \g_rx_crc32
Used module:                 \g_rx_fsm
Used module:         \g_eth_parser
Used module:         \g_dpath_ctrl
Used module:     $paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar
Used module:     \clkgen
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000010
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000001

63.17.2. Analyzing design hierarchy..
Top module:  \turbo8051
Used module:     \oc8051_top
Used module:         \oc8051_sfr
Used module:             \oc8051_tc2
Used module:             \oc8051_tc
Used module:             \oc8051_int
Used module:             \oc8051_ports
Used module:             \oc8051_psw
Used module:             \oc8051_dptr
Used module:             \oc8051_sp
Used module:             \oc8051_b_register
Used module:             \oc8051_acc
Used module:         \oc8051_memory_interface
Used module:         \oc8051_indi_addr
Used module:         \oc8051_cy_select
Used module:         \oc8051_comp
Used module:         \oc8051_alu_src_sel
Used module:         \oc8051_ram_top
Used module:             \oc8051_ram_256x8_two_bist
Used module:         \oc8051_alu
Used module:             \oc8051_divide
Used module:             \oc8051_multiply
Used module:         \oc8051_decoder
Used module:     \spi_core
Used module:         \spi_cfg
Used module:             $paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register
Used module:                 $paramod\bit_register\RESET_DEFAULT=1'0
Used module:             $paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000
Used module:         \spi_ctl
Used module:         \spi_if
Used module:     \uart_core
Used module:         \double_sync_low
Used module:         $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo
Used module:         \uart_rxfsm
Used module:         \uart_txfsm
Used module:         \uart_cfg
Used module:             \stat_register
Used module:             $paramod$a31044455865944557f28101338694099fdba264\generic_register
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem
Used module:     $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem
Used module:     \g_mac_top
Used module:         $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo
Used module:         \g_mac_core
Used module:             \g_mii_intf
Used module:                 \half_dup_dble_reg
Used module:             $paramod\g_cfg_mgmt\mac_mdio_en=1'1
Used module:                 $paramod\generic_intr_stat_reg\WD=s32'00000000000000000000000000001001
Used module:                     $paramod\stat_register\RESET_DEFAULT=1'0
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000000100
Used module:                 $paramod\stat_counter\CWD=s32'00000000000000000000000000010000
Used module:                 $paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register
Used module:                 $paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\generic_register
Used module:                 \s2f_sync
Used module:             \toggle_sync
Used module:             \g_tx_top
Used module:                 \g_tx_crc32
Used module:                 \g_tx_fsm
Used module:                 \g_deferral
Used module:             \g_md_intf
Used module:             \g_rx_top
Used module:                 \g_deferral_rx
Used module:                 \g_rx_crc32
Used module:                 \g_rx_fsm
Used module:         \g_eth_parser
Used module:         \g_dpath_ctrl
Used module:     $paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar
Used module:     \clkgen
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000010
Used module:         $paramod\clk_ctl\WD=s32'00000000000000000000000000000001
Removed 0 unused modules.

63.18. Executing PROC pass (convert processes to netlists).

63.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
Found and cleaned up 2 empty switches in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
Found and cleaned up 1 empty switch in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
Found and cleaned up 1 empty switch in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
Found and cleaned up 2 empty switches in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
Found and cleaned up 2 empty switches in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
Found and cleaned up 1 empty switch in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
Found and cleaned up 1 empty switch in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
Cleaned up 12 empty switches.

63.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:98$3655 in module $paramod\stat_counter\CWD=s32'00000000000000000000000000010000.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:98$3646 in module $paramod\stat_counter\CWD=s32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3637 in module $paramod\clk_ctl\WD=s32'00000000000000000000000000000001.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3628 in module $paramod\clk_ctl\WD=s32'00000000000000000000000000000010.
Marked 21 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484 in module $paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.
Marked 30 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343 in module $paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.
Marked 8 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259 in module $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.
Marked 10 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243 in module $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:101$3130 in module uart_txfsm.
Marked 12 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079 in module uart_rxfsm.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:208$3064 in module uart_cfg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:208$3064 in module uart_cfg.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:150$2994 in module uart_cfg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:76$2985 in module toggle_sync.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:63$2979 in module toggle_sync.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:57$2975 in module toggle_sync.
Removed 10 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217 in module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
Marked 9 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217 in module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4207 in module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
Removed 10 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181 in module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
Marked 9 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181 in module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4171 in module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:224$4169 in module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
Removed 7 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115 in module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
Marked 11 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115 in module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:161$4107 in module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:151$4100 in module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
Removed 7 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047 in module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
Marked 11 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047 in module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:118$2955 in module spi_if.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:93$2953 in module spi_if.
Marked 9 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933 in module spi_ctl.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:128$2914 in module spi_ctl.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:214$2905 in module spi_cfg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:214$2905 in module spi_cfg.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:156$2835 in module spi_cfg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/s2f_sync.v:64$2828 in module s2f_sync.
Removed 6 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988 in module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
Marked 9 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988 in module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3978 in module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
Removed 6 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952 in module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
Marked 9 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952 in module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3942 in module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:224$3940 in module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
Removed 5 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886 in module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
Marked 11 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886 in module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:161$3878 in module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:151$3871 in module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
Removed 5 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818 in module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
Marked 11 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818 in module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:171$2825 in module stat_register.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:609$3757 in module $paramod\g_cfg_mgmt\mac_mdio_en=1'1.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:360$3745 in module $paramod\g_cfg_mgmt\mac_mdio_en=1'1.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:360$3745 in module $paramod\g_cfg_mgmt\mac_mdio_en=1'1.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:302$3675 in module $paramod\g_cfg_mgmt\mac_mdio_en=1'1.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:171$3669 in module $paramod\stat_register\RESET_DEFAULT=1'0.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:237$2811 in module oc8051_tc2.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:218$2810 in module oc8051_tc2.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:200$2796 in module oc8051_tc2.
Marked 9 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:137$2775 in module oc8051_tc2.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:117$2733 in module oc8051_tc2.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:233$2727 in module oc8051_tc.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:190$2714 in module oc8051_tc.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:129$2698 in module oc8051_tc.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:129$2698 in module oc8051_tc.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:118$2693 in module oc8051_tc.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:119$2668 in module oc8051_sp.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:108$2664 in module oc8051_sp.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:98$2661 in module oc8051_sp.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:87$2660 in module oc8051_sp.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:708$2652 in module oc8051_sfr.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:656$2625 in module oc8051_sfr.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:568$2589 in module oc8051_sfr.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:538$2544 in module oc8051_sfr.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:203$2543 in module oc8051_ram_top.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:195$2542 in module oc8051_ram_top.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:187$2541 in module oc8051_ram_top.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:177$2540 in module oc8051_ram_top.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:167$2539 in module oc8051_ram_top.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:177$2529 in module oc8051_ram_256x8_two_bist.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:169$2522 in module oc8051_ram_256x8_two_bist.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:106$2485 in module oc8051_psw.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350 in module oc8051_ports.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:101$2328 in module oc8051_multiply.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1159$2314 in module oc8051_memory_interface.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1134$2311 in module oc8051_memory_interface.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:973$2310 in module oc8051_memory_interface.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:941$2307 in module oc8051_memory_interface.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:930$2301 in module oc8051_memory_interface.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:918$2296 in module oc8051_memory_interface.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:904$2294 in module oc8051_memory_interface.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:897$2293 in module oc8051_memory_interface.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:886$2290 in module oc8051_memory_interface.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:882$2289 in module oc8051_memory_interface.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:873$2284 in module oc8051_memory_interface.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:847$2275 in module oc8051_memory_interface.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:684$2270 in module oc8051_memory_interface.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:667$2269 in module oc8051_memory_interface.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:660$2264 in module oc8051_memory_interface.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:645$2261 in module oc8051_memory_interface.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:625$2259 in module oc8051_memory_interface.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:614$2256 in module oc8051_memory_interface.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:573$2255 in module oc8051_memory_interface.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:560$2253 in module oc8051_memory_interface.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:548$2248 in module oc8051_memory_interface.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:494$2247 in module oc8051_memory_interface.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:465$2242 in module oc8051_memory_interface.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:445$2237 in module oc8051_memory_interface.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:437$2233 in module oc8051_memory_interface.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:404$2231 in module oc8051_memory_interface.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:387$2228 in module oc8051_memory_interface.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:0$2211 in module oc8051_int.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:0$2211 in module oc8051_int.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:0$2208 in module oc8051_int.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:0$2208 in module oc8051_int.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:348$2207 in module oc8051_int.
Marked 30 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984 in module oc8051_int.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:262$1964 in module oc8051_int.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:241$1944 in module oc8051_int.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:222$1932 in module oc8051_int.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:204$1920 in module oc8051_int.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:185$1912 in module oc8051_int.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:172$1878 in module oc8051_int.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:160$1843 in module oc8051_int.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:0$1806 in module oc8051_indi_addr.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:0$1806 in module oc8051_indi_addr.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:122$1805 in module oc8051_indi_addr.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:87$1797 in module oc8051_indi_addr.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_dptr.v:85$1786 in module oc8051_dptr.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:111$1784 in module oc8051_divide.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2831$1764 in module oc8051_decoder.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2813$1762 in module oc8051_decoder.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2764$1758 in module oc8051_decoder.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2758$1756 in module oc8051_decoder.
Marked 6 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:1317$1754 in module oc8051_decoder.
Removed 4 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:169$1744 in module oc8051_decoder.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:169$1744 in module oc8051_decoder.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_cy_select.v:76$1725 in module oc8051_cy_select.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_comp.v:90$1722 in module oc8051_comp.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:79$1687 in module oc8051_b_register.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:369$1682 in module oc8051_alu.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:362$1681 in module oc8051_alu.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:165$1652 in module oc8051_alu.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:141$1637 in module oc8051_alu_src_sel.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:131$1636 in module oc8051_alu_src_sel.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:114$1635 in module oc8051_alu_src_sel.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:125$1633 in module oc8051_acc.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:104$1632 in module oc8051_acc.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:104$1632 in module oc8051_acc.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:764$1617 in module g_tx_fsm.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:727$1612 in module g_tx_fsm.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:704$1610 in module g_tx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:688$1608 in module g_tx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:674$1605 in module g_tx_fsm.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:638$1600 in module g_tx_fsm.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:638$1600 in module g_tx_fsm.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:618$1598 in module g_tx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:600$1596 in module g_tx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:586$1593 in module g_tx_fsm.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:577$1591 in module g_tx_fsm.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:557$1586 in module g_tx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:535$1583 in module g_tx_fsm.
Marked 19 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566 in module g_tx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:322$1564 in module g_tx_fsm.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:308$1561 in module g_tx_fsm.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:266$1558 in module g_tx_fsm.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:241$1552 in module g_tx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v:99$1249 in module g_tx_crc32.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1066$1245 in module g_rx_fsm.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1034$1218 in module g_rx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1017$1215 in module g_rx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1006$1212 in module g_rx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:953$1203 in module g_rx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:909$1196 in module g_rx_fsm.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:870$1190 in module g_rx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:856$1186 in module g_rx_fsm.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:821$1184 in module g_rx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:808$1180 in module g_rx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:791$1178 in module g_rx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:759$1167 in module g_rx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:743$1164 in module g_rx_fsm.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:734$1162 in module g_rx_fsm.
Marked 50 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125 in module g_rx_fsm.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:299$1119 in module g_rx_fsm.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:282$1117 in module g_rx_fsm.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:264$1115 in module g_rx_fsm.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:277$1110 in module g_rx_crc32.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:106$839 in module g_rx_crc32.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:928$837 in module g_mii_intf.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:910$827 in module g_mii_intf.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:898$824 in module g_mii_intf.
Marked 7 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:860$808 in module g_mii_intf.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:850$805 in module g_mii_intf.
Marked 13 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:732$781 in module g_mii_intf.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:720$779 in module g_mii_intf.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:672$699 in module g_mii_intf.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:660$696 in module g_mii_intf.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:639$686 in module g_mii_intf.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:608$675 in module g_mii_intf.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:596$671 in module g_mii_intf.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:584$668 in module g_mii_intf.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:576$666 in module g_mii_intf.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:554$650 in module g_mii_intf.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:530$629 in module g_mii_intf.
Marked 12 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301$609 in module g_mii_intf.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:285$607 in module g_mii_intf.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:256$603 in module g_mii_intf.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:534$601 in module g_md_intf.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:519$599 in module g_md_intf.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:502$595 in module g_md_intf.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:406$591 in module g_md_intf.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:392$589 in module g_md_intf.
Marked 11 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580 in module g_md_intf.
Marked 7 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:112$569 in module g_dpath_ctrl.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:169$566 in module g_deferral_rx.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:97$562 in module g_deferral_rx.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:85$560 in module g_deferral_rx.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:183$558 in module g_deferral.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:162$551 in module g_deferral.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:105$546 in module g_deferral.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:93$544 in module g_deferral.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:75$3667 in module $paramod\bit_register\RESET_DEFAULT=1'0.
Marked 11 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264 in module g_eth_parser.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:139$260 in module g_eth_parser.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:69$258 in module double_sync_low.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/dble_reg.v:67$256 in module half_dup_dble_reg.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:173$254 in module clkgen.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:137$247 in module clkgen.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:123$244 in module clkgen.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:102$239 in module clkgen.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:122$3664 in module $paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000.
Removed a total of 77 dead cases.

63.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 142 redundant assignments.
Promoted 597 assignments to connections.

63.18.4. Executing PROC_INIT pass (extract init attributes).

63.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \s_reset_n in `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:98$3655'.
Found async reset \s_reset_n in `$paramod\stat_counter\CWD=s32'00000000000000000000000000000100.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:98$3646'.
Found async reset \reset_n in `$paramod\clk_ctl\WD=s32'00000000000000000000000000000001.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3637'.
Found async reset \reset_n in `$paramod\clk_ctl\WD=s32'00000000000000000000000000000010.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3628'.
Found async reset \rst_n in `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
Found async reset \rst_n in `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
Found async reset \rst_n in `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
Found async reset \reset_n in `\uart_txfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:101$3130'.
Found async reset \reset_n in `\uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
Found async reset \reset_n in `\uart_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:150$2994'.
Found async reset \out_rst_n in `\toggle_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:76$2985'.
Found async reset \out_rst_n in `\toggle_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:63$2979'.
Found async reset \in_rst_n in `\toggle_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:57$2975'.
Found async reset \rd_reset_n in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:224$4169'.
Found async reset \rd_reset_n in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
Found async reset \wr_reset_n in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:161$4107'.
Found async reset \wr_reset_n in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
Found async reset \reset_n in `\spi_if.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:118$2955'.
Found async reset \reset_n in `\spi_if.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:93$2953'.
Found async reset \reset_n in `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
Found async reset \reset_n in `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:128$2914'.
Found async reset \reset_n in `\spi_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:156$2835'.
Found async reset \reset_n in `\s2f_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/s2f_sync.v:64$2828'.
Found async reset \rd_reset_n in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:224$3940'.
Found async reset \rd_reset_n in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
Found async reset \wr_reset_n in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:161$3878'.
Found async reset \wr_reset_n in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
Found async reset \reset_n in `\stat_register.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:171$2825'.
Found async reset \app_reset_n in `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:609$3757'.
Found async reset \app_reset_n in `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:302$3675'.
Found async reset \reset_n in `$paramod\stat_register\RESET_DEFAULT=1'0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:171$3669'.
Found async reset \rst in `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:237$2811'.
Found async reset \rst in `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:218$2810'.
Found async reset \rst in `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:200$2796'.
Found async reset \rst in `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:137$2775'.
Found async reset \rst in `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:117$2733'.
Found async reset \rst in `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:233$2727'.
Found async reset \rst in `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:190$2714'.
Found async reset \rst in `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:129$2698'.
Found async reset \rst in `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:118$2693'.
Found async reset \rst in `\oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:119$2668'.
Found async reset \rst in `\oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:87$2660'.
Found async reset \rst in `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:708$2652'.
Found async reset \rst in `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:656$2625'.
Found async reset \rst in `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:568$2589'.
Found async reset \rst in `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:538$2544'.
Found async reset \rst in `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:177$2540'.
Found async reset \rst in `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:167$2539'.
Found async reset \rst in `\oc8051_ram_256x8_two_bist.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:177$2529'.
Found async reset \rst in `\oc8051_psw.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:106$2485'.
Found async reset \rst in `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
Found async reset \rst in `\oc8051_multiply.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:101$2328'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1159$2314'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1134$2311'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:973$2310'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:941$2307'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:930$2301'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:904$2294'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:897$2293'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:886$2290'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:882$2289'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:873$2284'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:847$2275'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:667$2269'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:660$2264'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:560$2253'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:548$2248'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:494$2247'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:465$2242'.
Found async reset \rst in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:437$2233'.
Found async reset \rst in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:348$2207'.
Found async reset \rst in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
Found async reset \rst in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:262$1964'.
Found async reset \rst in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:241$1944'.
Found async reset \rst in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:222$1932'.
Found async reset \rst in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:204$1920'.
Found async reset \rst in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:185$1912'.
Found async reset \rst in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:172$1878'.
Found async reset \rst in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:160$1843'.
Found async reset \rst in `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:122$1805'.
Found async reset \rst in `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:87$1797'.
Found async reset \rst in `\oc8051_dptr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_dptr.v:85$1786'.
Found async reset \rst in `\oc8051_divide.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:111$1784'.
Found async reset \rst in `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2831$1764'.
Found async reset \rst in `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2813$1762'.
Found async reset \rst in `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2764$1758'.
Found async reset \rst in `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2758$1756'.
Found async reset \rst in `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:1317$1754'.
Found async reset \rst in `\oc8051_b_register.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:79$1687'.
Found async reset \rst in `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:369$1682'.
Found async reset \rst in `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:362$1681'.
Found async reset \rst in `\oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:141$1637'.
Found async reset \rst in `\oc8051_acc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:125$1633'.
Found async reset \tx_reset_n in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:764$1617'.
Found async reset \tx_reset_n in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:704$1610'.
Found async reset \tx_reset_n in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:688$1608'.
Found async reset \tx_reset_n in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:674$1605'.
Found async reset \tx_reset_n in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:618$1598'.
Found async reset \tx_reset_n in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:600$1596'.
Found async reset \tx_reset_n in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:586$1593'.
Found async reset \tx_reset_n in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:577$1591'.
Found async reset \tx_reset_n in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:557$1586'.
Found async reset \tx_reset_n in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:535$1583'.
Found async reset \tx_reset_n in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:322$1564'.
Found async reset \tx_reset_n in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:308$1561'.
Found async reset \tx_reset_n in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:266$1558'.
Found async reset \tx_reset_n in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:241$1552'.
Found async reset \reset_n in `\g_tx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v:99$1249'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1066$1245'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1034$1218'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1017$1215'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1006$1212'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:953$1203'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:909$1196'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:870$1190'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:856$1186'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:821$1184'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:808$1180'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:791$1178'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:759$1167'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:743$1164'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:299$1119'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:282$1117'.
Found async reset \reset_n in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:264$1115'.
Found async reset \reset_n in `\g_rx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:106$839'.
Found async reset \rx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:928$837'.
Found async reset \rx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:910$827'.
Found async reset \rx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:898$824'.
Found async reset \rx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:860$808'.
Found async reset \rx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:850$805'.
Found async reset \rx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:720$779'.
Found async reset \rx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:672$699'.
Found async reset \tx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:660$696'.
Found async reset \tx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:639$686'.
Found async reset \tx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:608$675'.
Found async reset \tx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:596$671'.
Found async reset \tx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:584$668'.
Found async reset \tx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:576$666'.
Found async reset \tx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:554$650'.
Found async reset \tx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:530$629'.
Found async reset \tx_reset_n in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:285$607'.
Found async reset \reset_n in `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:534$601'.
Found async reset \reset_n in `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:519$599'.
Found async reset \reset_n in `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:502$595'.
Found async reset \reset_n in `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:406$591'.
Found async reset \reset_n in `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:392$589'.
Found async reset \rst_n in `\g_dpath_ctrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:112$569'.
Found async reset \reset_n in `\g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:169$566'.
Found async reset \reset_n in `\g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:85$560'.
Found async reset \app_reset_n in `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:183$558'.
Found async reset \app_reset_n in `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:162$551'.
Found async reset \app_reset_n in `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:93$544'.
Found async reset \reset_n in `$paramod\bit_register\RESET_DEFAULT=1'0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:75$3667'.
Found async reset \s_reset_n in `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
Found async reset \s_reset_n in `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:139$260'.
Found async reset \out_rst_n in `\double_sync_low.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:69$258'.
Found async reset \reset_n in `\half_dup_dble_reg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/dble_reg.v:67$256'.
Found async reset \reset_n in `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:173$254'.
Found async reset \reset_n in `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:137$247'.
Found async reset \reset_n in `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:123$244'.
Found async reset \reset_n in `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:102$239'.
Found async reset \reset_n in `$paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:122$3664'.

63.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~711 debug messages>

63.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:98$3655'.
     1/1: $0\reg_trig_cntr[15:0]
Creating decoders for process `$paramod\stat_counter\CWD=s32'00000000000000000000000000000100.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:98$3646'.
     1/1: $0\reg_trig_cntr[3:0]
Creating decoders for process `$paramod\clk_ctl\WD=s32'00000000000000000000000000000001.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3637'.
     1/3: $0\mclk_div[0:0]
     2/3: $0\low_count[0:0]
     3/3: $0\high_count[0:0]
Creating decoders for process `$paramod\clk_ctl\WD=s32'00000000000000000000000000000010.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3628'.
     1/3: $0\mclk_div[0:0]
     2/3: $0\low_count[1:0]
     3/3: $0\high_count[1:0]
Creating decoders for process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
Creating decoders for process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
     1/243: $16\slave_busy[4:0]
     2/243: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4316[4:0]$4750
     3/243: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4315[4:0]$4749
     4/243: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4317[3:0]$4751
     5/243: $16\master_busy[4:4]
     6/243: $16\slave_mx_id[0][3:0]
     7/243: $16\slave_mx_id[4][3:0]
     8/243: $16\slave_mx_id[3][3:0]
     9/243: $16\slave_mx_id[2][3:0]
    10/243: $16\slave_mx_id[1][3:0]
    11/243: $15\master_busy[4:4]
    12/243: $15\slave_busy[4:0]
    13/243: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4313[4:0]$4735
    14/243: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4312[4:0]$4734
    15/243: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4314[3:0]$4736
    16/243: $15\slave_mx_id[4][3:0]
    17/243: $15\slave_mx_id[3][3:0]
    18/243: $15\slave_mx_id[2][3:0]
    19/243: $15\slave_mx_id[1][3:0]
    20/243: $15\slave_mx_id[0][3:0]
    21/243: $3$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4342_ADDR[2:0]$4737
    22/243: $3$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4342_DATA[3:0]$4738
    23/243: $2$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4342_DATA[3:0]$4730
    24/243: $2$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4342_ADDR[2:0]$4729
    25/243: $14\slave_mx_id[4][3:0]
    26/243: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4314[3:0]$4725
    27/243: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4313[4:0]$4724
    28/243: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4312[4:0]$4723
    29/243: $14\slave_mx_id[3][3:0]
    30/243: $14\slave_mx_id[2][3:0]
    31/243: $14\slave_mx_id[1][3:0]
    32/243: $14\slave_mx_id[0][3:0]
    33/243: $14\slave_busy[4:0]
    34/243: $14\master_busy[4:4]
    35/243: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4317[3:0]$4728
    36/243: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4316[4:0]$4727
    37/243: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4315[4:0]$4726
    38/243: $13\slave_busy[4:0]
    39/243: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4310[4:0]$4711
    40/243: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4309[4:0]$4710
    41/243: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4311[3:0]$4712
    42/243: $13\master_busy[3:3]
    43/243: $13\slave_mx_id[0][3:0]
    44/243: $13\slave_mx_id[4][3:0]
    45/243: $13\slave_mx_id[3][3:0]
    46/243: $13\slave_mx_id[2][3:0]
    47/243: $13\slave_mx_id[1][3:0]
    48/243: $12\master_busy[3:3]
    49/243: $12\slave_busy[4:0]
    50/243: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4307[4:0]$4696
    51/243: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4306[4:0]$4695
    52/243: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4308[3:0]$4697
    53/243: $12\slave_mx_id[4][3:0]
    54/243: $12\slave_mx_id[3][3:0]
    55/243: $12\slave_mx_id[2][3:0]
    56/243: $12\slave_mx_id[1][3:0]
    57/243: $12\slave_mx_id[0][3:0]
    58/243: $3$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4341_ADDR[2:0]$4698
    59/243: $3$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4341_DATA[3:0]$4699
    60/243: $2$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4341_DATA[3:0]$4691
    61/243: $2$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4341_ADDR[2:0]$4690
    62/243: $11\slave_mx_id[4][3:0]
    63/243: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4308[3:0]$4686
    64/243: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4307[4:0]$4685
    65/243: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4306[4:0]$4684
    66/243: $11\slave_mx_id[3][3:0]
    67/243: $11\slave_mx_id[2][3:0]
    68/243: $11\slave_mx_id[1][3:0]
    69/243: $11\slave_mx_id[0][3:0]
    70/243: $11\slave_busy[4:0]
    71/243: $11\master_busy[3:3]
    72/243: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4311[3:0]$4689
    73/243: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4310[4:0]$4688
    74/243: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4309[4:0]$4687
    75/243: $10\slave_busy[4:0]
    76/243: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4304[4:0]$4672
    77/243: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4303[4:0]$4671
    78/243: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4305[3:0]$4673
    79/243: $10\master_busy[2:2]
    80/243: $10\slave_mx_id[0][3:0]
    81/243: $10\slave_mx_id[4][3:0]
    82/243: $10\slave_mx_id[3][3:0]
    83/243: $10\slave_mx_id[2][3:0]
    84/243: $10\slave_mx_id[1][3:0]
    85/243: $9\master_busy[2:2]
    86/243: $9\slave_busy[4:0]
    87/243: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4301[4:0]$4657
    88/243: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4300[4:0]$4656
    89/243: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4302[3:0]$4658
    90/243: $9\slave_mx_id[4][3:0]
    91/243: $9\slave_mx_id[3][3:0]
    92/243: $9\slave_mx_id[2][3:0]
    93/243: $9\slave_mx_id[1][3:0]
    94/243: $9\slave_mx_id[0][3:0]
    95/243: $3$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4340_ADDR[2:0]$4659
    96/243: $3$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4340_DATA[3:0]$4660
    97/243: $2$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4340_DATA[3:0]$4652
    98/243: $2$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4340_ADDR[2:0]$4651
    99/243: $8\slave_mx_id[4][3:0]
   100/243: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4302[3:0]$4647
   101/243: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4301[4:0]$4646
   102/243: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4300[4:0]$4645
   103/243: $8\slave_mx_id[3][3:0]
   104/243: $8\slave_mx_id[2][3:0]
   105/243: $8\slave_mx_id[1][3:0]
   106/243: $8\slave_mx_id[0][3:0]
   107/243: $8\slave_busy[4:0]
   108/243: $8\master_busy[2:2]
   109/243: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4305[3:0]$4650
   110/243: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4304[4:0]$4649
   111/243: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4303[4:0]$4648
   112/243: $7\slave_busy[4:0]
   113/243: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4298[4:0]$4633
   114/243: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4297[4:0]$4632
   115/243: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4299[3:0]$4634
   116/243: $7\master_busy[1:1]
   117/243: $7\slave_mx_id[0][3:0]
   118/243: $7\slave_mx_id[4][3:0]
   119/243: $7\slave_mx_id[3][3:0]
   120/243: $7\slave_mx_id[2][3:0]
   121/243: $7\slave_mx_id[1][3:0]
   122/243: $6\master_busy[1:1]
   123/243: $6\slave_busy[4:0]
   124/243: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4295[4:0]$4618
   125/243: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4294[4:0]$4617
   126/243: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4296[3:0]$4619
   127/243: $6\slave_mx_id[4][3:0]
   128/243: $6\slave_mx_id[3][3:0]
   129/243: $6\slave_mx_id[2][3:0]
   130/243: $6\slave_mx_id[1][3:0]
   131/243: $6\slave_mx_id[0][3:0]
   132/243: $3$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4339_ADDR[2:0]$4620
   133/243: $3$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4339_DATA[3:0]$4621
   134/243: $2$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4339_DATA[3:0]$4613
   135/243: $2$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4339_ADDR[2:0]$4612
   136/243: $5\slave_mx_id[4][3:0]
   137/243: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4296[3:0]$4608
   138/243: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4295[4:0]$4607
   139/243: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4294[4:0]$4606
   140/243: $5\slave_mx_id[3][3:0]
   141/243: $5\slave_mx_id[2][3:0]
   142/243: $5\slave_mx_id[1][3:0]
   143/243: $5\slave_mx_id[0][3:0]
   144/243: $5\slave_busy[4:0]
   145/243: $5\master_busy[1:1]
   146/243: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4299[3:0]$4611
   147/243: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4298[4:0]$4610
   148/243: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4297[4:0]$4609
   149/243: $4\slave_busy[4:0]
   150/243: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4292[4:0]$4594
   151/243: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4291[4:0]$4593
   152/243: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4293[3:0]$4595
   153/243: $4\master_busy[0:0]
   154/243: $4\slave_mx_id[0][3:0]
   155/243: $4\slave_mx_id[4][3:0]
   156/243: $4\slave_mx_id[3][3:0]
   157/243: $4\slave_mx_id[2][3:0]
   158/243: $4\slave_mx_id[1][3:0]
   159/243: $3\master_busy[0:0]
   160/243: $3\slave_busy[4:0]
   161/243: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4289[4:0]$4579
   162/243: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4288[4:0]$4578
   163/243: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4290[3:0]$4580
   164/243: $3\slave_mx_id[4][3:0]
   165/243: $3\slave_mx_id[3][3:0]
   166/243: $3\slave_mx_id[2][3:0]
   167/243: $3\slave_mx_id[1][3:0]
   168/243: $3\slave_mx_id[0][3:0]
   169/243: $3$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4338_ADDR[2:0]$4581
   170/243: $3$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4338_DATA[3:0]$4582
   171/243: $2$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4338_DATA[3:0]$4574
   172/243: $2$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4338_ADDR[2:0]$4573
   173/243: $2\slave_mx_id[4][3:0]
   174/243: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4290[3:0]$4569
   175/243: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4289[4:0]$4568
   176/243: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4288[4:0]$4567
   177/243: $2\slave_mx_id[3][3:0]
   178/243: $2\slave_mx_id[2][3:0]
   179/243: $2\slave_mx_id[1][3:0]
   180/243: $2\slave_mx_id[0][3:0]
   181/243: $2\slave_busy[4:0]
   182/243: $2\master_busy[0:0]
   183/243: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4293[3:0]$4572
   184/243: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4292[4:0]$4571
   185/243: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4291[4:0]$4570
   186/243: $1\i[31:0]
   187/243: $1$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4342_DATA[3:0]$4565
   188/243: $1$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4342_ADDR[2:0]$4564
   189/243: $1\slave_mx_id[4][3:0]
   190/243: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4317[3:0]$4555
   191/243: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4316[4:0]$4554
   192/243: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4315[4:0]$4553
   193/243: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4314[3:0]$4552
   194/243: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4313[4:0]$4551
   195/243: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4312[4:0]$4550
   196/243: $1\slave_mx_id[3][3:0]
   197/243: $1\slave_mx_id[2][3:0]
   198/243: $1\slave_mx_id[1][3:0]
   199/243: $1\slave_mx_id[0][3:0]
   200/243: $1\slave_busy[4:0]
   201/243: $1\master_busy[4:0] [4]
   202/243: $1\cur_target_id[3:0]
   203/243: $1$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4341_DATA[3:0]$4563
   204/243: $1$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4341_ADDR[2:0]$4562
   205/243: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4311[3:0]$4549
   206/243: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4310[4:0]$4548
   207/243: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4309[4:0]$4547
   208/243: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4308[3:0]$4546
   209/243: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4307[4:0]$4545
   210/243: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4306[4:0]$4544
   211/243: $1\master_busy[4:0] [3]
   212/243: $1$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4340_DATA[3:0]$4561
   213/243: $1$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4340_ADDR[2:0]$4560
   214/243: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4305[3:0]$4543
   215/243: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4304[4:0]$4542
   216/243: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4303[4:0]$4541
   217/243: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4302[3:0]$4540
   218/243: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4301[4:0]$4539
   219/243: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4300[4:0]$4538
   220/243: $1\master_busy[4:0] [2]
   221/243: $1$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4339_DATA[3:0]$4559
   222/243: $1$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4339_ADDR[2:0]$4558
   223/243: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4299[3:0]$4537
   224/243: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4298[4:0]$4536
   225/243: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4297[4:0]$4535
   226/243: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4296[3:0]$4534
   227/243: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4295[4:0]$4533
   228/243: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4294[4:0]$4532
   229/243: $1\master_busy[4:0] [1]
   230/243: $1$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4338_DATA[3:0]$4557
   231/243: $1$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4338_ADDR[2:0]$4556
   232/243: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4293[3:0]$4531
   233/243: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4292[4:0]$4530
   234/243: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4291[4:0]$4529
   235/243: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4290[3:0]$4528
   236/243: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4289[4:0]$4527
   237/243: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4288[4:0]$4526
   238/243: $1\master_busy[4:0] [0]
   239/243: $0\master_mx_id[4][3:0]
   240/243: $0\master_mx_id[3][3:0]
   241/243: $0\master_mx_id[2][3:0]
   242/243: $0\master_mx_id[1][3:0]
   243/243: $0\master_mx_id[0][3:0]
Creating decoders for process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
     1/110: $2$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4337_DATA[3:0]$4480
     2/110: $2$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4336_DATA[12:0]$4479
     3/110: $2$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4335_DATA[31:0]$4478
     4/110: $5\wbd_cyc_slave[4:4]
     5/110: $5\wbd_we_slave[4:4]
     6/110: $5\wbd_stb_slave[4:4]
     7/110: $1\wbd_be_slave_t[4][3:0]
     8/110: $1$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4337_DATA[3:0]$4477
     9/110: $1$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4337_ADDR[2:0]$4476
    10/110: $1\wbd_adr_slave_t[4][12:0]
    11/110: $1$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4336_DATA[12:0]$4475
    12/110: $1$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4336_ADDR[2:0]$4474
    13/110: $1\wbd_din_slave_t[4][31:0]
    14/110: $1$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4335_DATA[31:0]$4473
    15/110: $1$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4335_ADDR[2:0]$4472
    16/110: $2$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4334_DATA[3:0]$4467
    17/110: $2$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4333_DATA[12:0]$4466
    18/110: $2$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4332_DATA[31:0]$4465
    19/110: $4\wbd_cyc_slave[3:3]
    20/110: $4\wbd_we_slave[3:3]
    21/110: $4\wbd_stb_slave[3:3]
    22/110: $1\wbd_be_slave_t[3][3:0]
    23/110: $1$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4334_DATA[3:0]$4464
    24/110: $1$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4334_ADDR[2:0]$4463
    25/110: $1\wbd_adr_slave_t[3][12:0]
    26/110: $1$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4333_DATA[12:0]$4462
    27/110: $1$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4333_ADDR[2:0]$4461
    28/110: $1\wbd_din_slave_t[3][31:0]
    29/110: $1$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4332_DATA[31:0]$4460
    30/110: $1$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4332_ADDR[2:0]$4459
    31/110: $2$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4331_DATA[3:0]$4454
    32/110: $2$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4330_DATA[12:0]$4453
    33/110: $2$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4329_DATA[31:0]$4452
    34/110: $3\wbd_cyc_slave[2:2]
    35/110: $3\wbd_we_slave[2:2]
    36/110: $3\wbd_stb_slave[2:2]
    37/110: $1\wbd_be_slave_t[2][3:0]
    38/110: $1$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4331_DATA[3:0]$4451
    39/110: $1$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4331_ADDR[2:0]$4450
    40/110: $1\wbd_adr_slave_t[2][12:0]
    41/110: $1$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4330_DATA[12:0]$4449
    42/110: $1$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4330_ADDR[2:0]$4448
    43/110: $1\wbd_din_slave_t[2][31:0]
    44/110: $1$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4329_DATA[31:0]$4447
    45/110: $1$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4329_ADDR[2:0]$4446
    46/110: $2$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4328_DATA[3:0]$4441
    47/110: $2$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4327_DATA[12:0]$4440
    48/110: $2$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4326_DATA[31:0]$4439
    49/110: $2\wbd_cyc_slave[1:1]
    50/110: $2\wbd_we_slave[1:1]
    51/110: $2\wbd_stb_slave[1:1]
    52/110: $1\wbd_be_slave_t[1][3:0]
    53/110: $1$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4328_DATA[3:0]$4438
    54/110: $1$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4328_ADDR[2:0]$4437
    55/110: $1\wbd_adr_slave_t[1][12:0]
    56/110: $1$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4327_DATA[12:0]$4436
    57/110: $1$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4327_ADDR[2:0]$4435
    58/110: $1\wbd_din_slave_t[1][31:0]
    59/110: $1$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4326_DATA[31:0]$4434
    60/110: $1$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4326_ADDR[2:0]$4433
    61/110: $2$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4325_DATA[3:0]$4428
    62/110: $2$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4324_DATA[12:0]$4427
    63/110: $2$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4323_DATA[31:0]$4426
    64/110: $1\wbd_cyc_slave[0:0]
    65/110: $1\wbd_we_slave[0:0]
    66/110: $1\wbd_stb_slave[0:0]
    67/110: $1\wbd_be_slave_t[0][3:0]
    68/110: $1$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4325_DATA[3:0]$4425
    69/110: $1$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4325_ADDR[2:0]$4424
    70/110: $1\wbd_adr_slave_t[0][12:0]
    71/110: $1$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4324_DATA[12:0]$4423
    72/110: $1$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4324_ADDR[2:0]$4422
    73/110: $1\wbd_din_slave_t[0][31:0]
    74/110: $1$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4323_DATA[31:0]$4421
    75/110: $1$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4323_ADDR[2:0]$4420
    76/110: $2$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4322_DATA[31:0]$4415
    77/110: $5\wbd_rty_master[4:4]
    78/110: $5\wbd_err_master[4:4]
    79/110: $5\wbd_ack_master[4:4]
    80/110: $1\wbd_dout_master_t[4][31:0]
    81/110: $1$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4322_DATA[31:0]$4414
    82/110: $1$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4322_ADDR[2:0]$4413
    83/110: $2$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4321_DATA[31:0]$4408
    84/110: $4\wbd_rty_master[3:3]
    85/110: $4\wbd_err_master[3:3]
    86/110: $4\wbd_ack_master[3:3]
    87/110: $1\wbd_dout_master_t[3][31:0]
    88/110: $1$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4321_DATA[31:0]$4407
    89/110: $1$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4321_ADDR[2:0]$4406
    90/110: $2$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4320_DATA[31:0]$4401
    91/110: $3\wbd_rty_master[2:2]
    92/110: $3\wbd_err_master[2:2]
    93/110: $3\wbd_ack_master[2:2]
    94/110: $1\wbd_dout_master_t[2][31:0]
    95/110: $1$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4320_DATA[31:0]$4400
    96/110: $1$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4320_ADDR[2:0]$4399
    97/110: $2$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4319_DATA[31:0]$4394
    98/110: $2\wbd_rty_master[1:1]
    99/110: $2\wbd_err_master[1:1]
   100/110: $2\wbd_ack_master[1:1]
   101/110: $1\wbd_dout_master_t[1][31:0]
   102/110: $1$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4319_DATA[31:0]$4393
   103/110: $1$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4319_ADDR[2:0]$4392
   104/110: $2$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4318_DATA[31:0]$4387
   105/110: $1\wbd_rty_master[0:0]
   106/110: $1\wbd_err_master[0:0]
   107/110: $1\wbd_ack_master[0:0]
   108/110: $1\wbd_dout_master_t[0][31:0]
   109/110: $1$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4318_DATA[31:0]$4386
   110/110: $1$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4318_ADDR[2:0]$4385
Creating decoders for process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
     1/14: $0\mem_din[8:0] [8]
     2/14: $0\mem_din[8:0] [7:0]
     3/14: $0\desc_ptr[3:0]
     4/14: $0\mem_addr[15:0]
     5/14: $0\wbo_cyc[0:0]
     6/14: $0\wbo_be[3:0]
     7/14: $0\wbo_addr[12:0]
     8/14: $0\wbo_taddr[3:0]
     9/14: $0\wbo_we[0:0]
    10/14: $0\wbo_stb[0:0]
    11/14: $0\tWrData[23:0]
    12/14: $0\mem_wr[0:0]
    13/14: $0\cnt[15:0]
    14/14: $0\state[2:0]
Creating decoders for process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
     1/15: $0\tWrData[23:0] [23:16]
     2/15: $0\tWrData[23:0] [15:8]
     3/15: $0\tWrData[23:0] [7:0]
     4/15: $0\wbo_din[31:0]
     5/15: $0\desc_ack[0:0]
     6/15: $0\mem_rd[0:0]
     7/15: $0\mem_eop_l[0:0]
     8/15: $0\desc_ptr[3:0]
     9/15: $0\wbo_cyc[0:0]
    10/15: $0\wbo_be[3:0]
    11/15: $0\wbo_addr[12:0]
    12/15: $0\wbo_taddr[3:0]
    13/15: $0\wbo_we[0:0]
    14/15: $0\wbo_stb[0:0]
    15/15: $0\state[2:0]
Creating decoders for process `\uart_txfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:101$3130'.
     1/6: $0\divcnt[3:0]
     2/6: $0\txdata[7:0]
     3/6: $0\txstate[2:0]
     4/6: $0\cnt[2:0]
     5/6: $0\fifo_rd[0:0]
     6/6: $0\so[0:0]
Creating decoders for process `\uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
     1/18: $3$lookahead\fifo_data$3078[7:0]$3107
     2/18: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:152$3076[7:0]$3105
     3/18: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:152$3075[7:0]$3104
     4/18: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:152$3077[2:0]$3106
     5/18: $2$lookahead\fifo_data$3078[7:0]$3093
     6/18: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:152$3077[2:0]$3092
     7/18: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:152$3076[7:0]$3091
     8/18: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:152$3075[7:0]$3090
     9/18: $1$lookahead\fifo_data$3078[7:0]$3088
    10/18: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:152$3077[2:0]$3087
    11/18: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:152$3076[7:0]$3086
    12/18: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:152$3075[7:0]$3085
    13/18: $0\offset[3:0]
    14/18: $0\rxstate[2:0]
    15/18: $0\rxpos[3:0]
    16/18: $0\cnt[2:0]
    17/18: $0\fifo_wr[0:0]
    18/18: $0\error_ind[1:0]
Creating decoders for process `\uart_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:208$3064'.
     1/1: $1\reg_out[31:0]
Creating decoders for process `\uart_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:150$2994'.
     1/2: $0\reg_ack[0:0]
     2/2: $0\reg_rdata[31:0]
Creating decoders for process `\toggle_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:76$2985'.
     1/2: $0\s2_out_req[0:0]
     2/2: $0\s1_out_req[0:0]
Creating decoders for process `\toggle_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:63$2979'.
     1/1: $0\out_flag[0:0]
Creating decoders for process `\toggle_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:57$2975'.
     1/1: $0\in_flag[0:0]
Creating decoders for process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
     1/9: $3\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$4039.$result[1:0]$4242
     2/9: $2\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$4039.$result[1:0]$4241
     3/9: $1\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$4039.$result[1:0]$4240
     4/9: $3\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$4038.$result[1:0]$4239
     5/9: $2\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$4038.$result[1:0]$4238
     6/9: $1\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$4038.$result[1:0]$4237
     7/9: $3\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$4037.$result[1:0]$4236
     8/9: $2\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$4037.$result[1:0]$4235
     9/9: $1\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$4037.$result[1:0]$4234
Creating decoders for process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4207'.
     1/1: $1\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:183$4034.$result[4:0]$4213
Creating decoders for process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
     1/9: $3\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$4033.$result[1:0]$4206
     2/9: $2\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$4033.$result[1:0]$4205
     3/9: $1\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$4033.$result[1:0]$4204
     4/9: $3\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$4032.$result[1:0]$4203
     5/9: $2\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$4032.$result[1:0]$4202
     6/9: $1\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$4032.$result[1:0]$4201
     7/9: $3\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$4031.$result[1:0]$4200
     8/9: $2\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$4031.$result[1:0]$4199
     9/9: $1\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$4031.$result[1:0]$4198
Creating decoders for process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4171'.
     1/1: $1\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:117$4028.$result[4:0]$4177
Creating decoders for process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:224$4169'.
     1/2: $0\sync_wr_ptr_1[4:0]
     2/2: $0\sync_wr_ptr_0[4:0]
Creating decoders for process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
     1/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.grey_8[8:0]$4144 [8]
     2/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4026.$result[1:0]$4162
     3/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4025.$result[1:0]$4161
     4/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4025.$result[1:0]$4159
     5/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4024.$result[1:0]$4158
     6/41: $4\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4024.$result[1:0]$4157
     7/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4024.$result[1:0]$4156
     8/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4023.$result[1:0]$4155
     9/41: $4\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4023.$result[1:0]$4154
    10/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4023.$result[1:0]$4153
    11/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.$result[4:0]$4141
    12/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.grey_8[8:0]$4144 [7:6]
    13/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.grey_8[8:0]$4144 [5:4]
    14/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4026.$result[1:0]$4151
    15/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4026.bin[2:0]$4152
    16/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.grey_8[8:0]$4144 [3:2]
    17/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4025.$result[1:0]$4149
    18/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4025.bin[2:0]$4150
    19/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.grey_8[8:0]$4144 [1:0]
    20/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4024.$result[1:0]$4147
    21/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4024.bin[2:0]$4148
    22/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4026.$result[1:0]$4164
    23/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4023.$result[1:0]$4145
    24/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4023.bin[2:0]$4146
    25/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.bin_8[8:0]$4143
    26/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.bin[4:0]$4142
    27/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4026.bin[2:0]$4140
    28/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4026.$result[1:0]$4139
    29/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4025.bin[2:0]$4138
    30/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4025.$result[1:0]$4137
    31/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4024.bin[2:0]$4136
    32/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4024.$result[1:0]$4135
    33/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4023.bin[2:0]$4134
    34/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4023.$result[1:0]$4133
    35/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.grey_8[8:0]$4132
    36/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.bin_8[8:0]$4131
    37/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.bin[4:0]$4130
    38/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.$result[4:0]$4129
    39/41: $0\empty_q[0:0]
    40/41: $0\rd_ptr[4:0]
    41/41: $0\grey_rd_ptr[4:0]
Creating decoders for process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:161$4107'.
     1/2: $0\sync_rd_ptr_1[4:0]
     2/2: $0\sync_rd_ptr_0[4:0]
Creating decoders for process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:151$4100'.
     1/3: $1$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4106
     2/3: $1$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_DATA[7:0]$4105
     3/3: $1$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_ADDR[3:0]$4104
Creating decoders for process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
     1/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.grey_8[8:0]$4076 [8]
     2/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4019.$result[1:0]$4094
     3/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4018.$result[1:0]$4093
     4/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4018.$result[1:0]$4091
     5/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4017.$result[1:0]$4090
     6/41: $4\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4017.$result[1:0]$4089
     7/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4017.$result[1:0]$4088
     8/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4016.$result[1:0]$4087
     9/41: $4\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4016.$result[1:0]$4086
    10/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4016.$result[1:0]$4085
    11/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.$result[4:0]$4073
    12/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.grey_8[8:0]$4076 [7:6]
    13/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.grey_8[8:0]$4076 [5:4]
    14/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4019.$result[1:0]$4083
    15/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4019.bin[2:0]$4084
    16/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.grey_8[8:0]$4076 [3:2]
    17/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4018.$result[1:0]$4081
    18/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4018.bin[2:0]$4082
    19/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.grey_8[8:0]$4076 [1:0]
    20/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4017.$result[1:0]$4079
    21/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4017.bin[2:0]$4080
    22/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4019.$result[1:0]$4096
    23/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4016.$result[1:0]$4077
    24/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4016.bin[2:0]$4078
    25/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.bin_8[8:0]$4075
    26/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.bin[4:0]$4074
    27/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4019.bin[2:0]$4072
    28/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4019.$result[1:0]$4071
    29/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4018.bin[2:0]$4070
    30/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4018.$result[1:0]$4069
    31/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4017.bin[2:0]$4068
    32/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4017.$result[1:0]$4067
    33/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4016.bin[2:0]$4066
    34/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4016.$result[1:0]$4065
    35/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.grey_8[8:0]$4064
    36/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.bin_8[8:0]$4063
    37/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.bin[4:0]$4062
    38/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.$result[4:0]$4061
    39/41: $0\full_q[0:0]
    40/41: $0\grey_wr_ptr[4:0]
    41/41: $0\wr_ptr[4:0]
Creating decoders for process `\spi_if.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:118$2955'.
     1/1: $0\si_reg[7:0]
Creating decoders for process `\spi_if.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:93$2953'.
     1/2: $0\so_reg[7:0]
     2/2: $0\so[0:0]
Creating decoders for process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
     1/11: $0\byte_cnt[2:0]
     2/11: $0\sck_out_en[0:0]
     3/11: $0\clr_sck_cnt[0:0]
     4/11: $0\shift_enb[0:0]
     5/11: $0\spiif_cs[3:0]
     6/11: $0\sck_cnt[5:0]
     7/11: $0\op_done[0:0]
     8/11: $0\shift_in[0:0]
     9/11: $0\load_byte[0:0]
    10/11: $0\cs_int_n[0:0]
    11/11: $0\cfg_dataout[31:0]
Creating decoders for process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:128$2914'.
     1/4: $0\clk_cnt[5:0]
     2/4: $0\sck_pe[0:0]
     3/4: $0\sck_ne[0:0]
     4/4: $0\sck_int[0:0]
Creating decoders for process `\spi_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:214$2905'.
     1/1: $1\reg_out[31:0]
Creating decoders for process `\spi_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:156$2835'.
     1/2: $0\reg_ack[0:0]
     2/2: $0\reg_rdata[31:0]
Creating decoders for process `\s2f_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/s2f_sync.v:64$2828'.
     1/3: $0\sync3_out[0:0]
     2/3: $0\sync2_out[0:0]
     3/3: $0\sync1_out[0:0]
Creating decoders for process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
     1/9: $3\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$3810.$result[1:0]$4013
     2/9: $2\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$3810.$result[1:0]$4012
     3/9: $1\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$3810.$result[1:0]$4011
     4/9: $3\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$3809.$result[1:0]$4010
     5/9: $2\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$3809.$result[1:0]$4009
     6/9: $1\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$3809.$result[1:0]$4008
     7/9: $3\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$3808.$result[1:0]$4007
     8/9: $2\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$3808.$result[1:0]$4006
     9/9: $1\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$3808.$result[1:0]$4005
Creating decoders for process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3978'.
     1/1: $1\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:183$3805.$result[5:0]$3984
Creating decoders for process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
     1/9: $3\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$3804.$result[1:0]$3977
     2/9: $2\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$3804.$result[1:0]$3976
     3/9: $1\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$3804.$result[1:0]$3975
     4/9: $3\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$3803.$result[1:0]$3974
     5/9: $2\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$3803.$result[1:0]$3973
     6/9: $1\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$3803.$result[1:0]$3972
     7/9: $3\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$3802.$result[1:0]$3971
     8/9: $2\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$3802.$result[1:0]$3970
     9/9: $1\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$3802.$result[1:0]$3969
Creating decoders for process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3942'.
     1/1: $1\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:117$3799.$result[5:0]$3948
Creating decoders for process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:224$3940'.
     1/2: $0\sync_wr_ptr_1[5:0]
     2/2: $0\sync_wr_ptr_0[5:0]
Creating decoders for process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
     1/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.grey_8[8:0]$3915 [8]
     2/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3797.$result[1:0]$3933
     3/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3796.$result[1:0]$3932
     4/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3796.$result[1:0]$3930
     5/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3795.$result[1:0]$3929
     6/41: $4\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3795.$result[1:0]$3928
     7/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3795.$result[1:0]$3927
     8/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3794.$result[1:0]$3926
     9/41: $4\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3794.$result[1:0]$3925
    10/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3794.$result[1:0]$3924
    11/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.$result[5:0]$3912
    12/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.grey_8[8:0]$3915 [7:6]
    13/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.grey_8[8:0]$3915 [5:4]
    14/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3797.$result[1:0]$3922
    15/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3797.bin[2:0]$3923
    16/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.grey_8[8:0]$3915 [3:2]
    17/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3796.$result[1:0]$3920
    18/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3796.bin[2:0]$3921
    19/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.grey_8[8:0]$3915 [1:0]
    20/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3795.$result[1:0]$3918
    21/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3795.bin[2:0]$3919
    22/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3797.$result[1:0]$3935
    23/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3794.$result[1:0]$3916
    24/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3794.bin[2:0]$3917
    25/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.bin_8[8:0]$3914
    26/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.bin[5:0]$3913
    27/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3797.bin[2:0]$3911
    28/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3797.$result[1:0]$3910
    29/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3796.bin[2:0]$3909
    30/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3796.$result[1:0]$3908
    31/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3795.bin[2:0]$3907
    32/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3795.$result[1:0]$3906
    33/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3794.bin[2:0]$3905
    34/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3794.$result[1:0]$3904
    35/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.grey_8[8:0]$3903
    36/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.bin_8[8:0]$3902
    37/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.bin[5:0]$3901
    38/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.$result[5:0]$3900
    39/41: $0\empty_q[0:0]
    40/41: $0\rd_ptr[5:0]
    41/41: $0\grey_rd_ptr[5:0]
Creating decoders for process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:161$3878'.
     1/2: $0\sync_rd_ptr_1[5:0]
     2/2: $0\sync_rd_ptr_0[5:0]
Creating decoders for process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:151$3871'.
     1/3: $1$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3877
     2/3: $1$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_DATA[8:0]$3876
     3/3: $1$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_ADDR[4:0]$3875
Creating decoders for process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
     1/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.grey_8[8:0]$3847 [8]
     2/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3790.$result[1:0]$3865
     3/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3789.$result[1:0]$3864
     4/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3789.$result[1:0]$3862
     5/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3788.$result[1:0]$3861
     6/41: $4\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3788.$result[1:0]$3860
     7/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3788.$result[1:0]$3859
     8/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3787.$result[1:0]$3858
     9/41: $4\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3787.$result[1:0]$3857
    10/41: $3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3787.$result[1:0]$3856
    11/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.$result[5:0]$3844
    12/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.grey_8[8:0]$3847 [7:6]
    13/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.grey_8[8:0]$3847 [5:4]
    14/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3790.$result[1:0]$3854
    15/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3790.bin[2:0]$3855
    16/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.grey_8[8:0]$3847 [3:2]
    17/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3789.$result[1:0]$3852
    18/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3789.bin[2:0]$3853
    19/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.grey_8[8:0]$3847 [1:0]
    20/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3788.$result[1:0]$3850
    21/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3788.bin[2:0]$3851
    22/41: $5\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3790.$result[1:0]$3867
    23/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3787.$result[1:0]$3848
    24/41: $2\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3787.bin[2:0]$3849
    25/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.bin_8[8:0]$3846
    26/41: $2\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.bin[5:0]$3845
    27/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3790.bin[2:0]$3843
    28/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3790.$result[1:0]$3842
    29/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3789.bin[2:0]$3841
    30/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3789.$result[1:0]$3840
    31/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3788.bin[2:0]$3839
    32/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3788.$result[1:0]$3838
    33/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3787.bin[2:0]$3837
    34/41: $1\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3787.$result[1:0]$3836
    35/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.grey_8[8:0]$3835
    36/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.bin_8[8:0]$3834
    37/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.bin[5:0]$3833
    38/41: $1\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.$result[5:0]$3832
    39/41: $0\full_q[0:0]
    40/41: $0\grey_wr_ptr[5:0]
    41/41: $0\wr_ptr[5:0]
Creating decoders for process `\stat_register.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:171$2825'.
     1/1: $0\data_out[0:0]
Creating decoders for process `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:609$3757'.
     1/2: $0\int_mdio_stat_out[15:0]
     2/2: $0\int_md2cf_status[0:0]
Creating decoders for process `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:360$3745'.
     1/1: $1\reg_out[31:0]
Creating decoders for process `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:302$3675'.
     1/2: $0\reg_ack[0:0]
     2/2: $0\reg_rdata[31:0]
Creating decoders for process `$paramod\stat_register\RESET_DEFAULT=1'0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:171$3669'.
     1/1: $0\data_out[0:0]
Creating decoders for process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:237$2811'.
     1/2: $0\tc2_event[0:0]
     2/2: $0\t2_r[0:0]
Creating decoders for process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:218$2810'.
     1/2: $0\t2ex_r[0:0]
     2/2: $0\neg_trans[0:0]
Creating decoders for process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:200$2796'.
     1/2: $0\rcap2h[7:0]
     2/2: $0\rcap2l[7:0]
Creating decoders for process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:137$2775'.
     1/4: $0\tf2_set[0:0]
     2/4: $0\brate2[0:0]
     3/4: $0\tl2[7:0]
     4/4: $0\th2[7:0]
Creating decoders for process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:117$2733'.
     1/16: $5$lookahead\t2con$2732[6:6]$2769
     2/16: $4$lookahead\t2con$2732[7:6]$2767 [1]
     3/16: $4$lookahead\t2con$2732[7:6]$2767 [0]
     4/16: $3$lookahead\t2con$2732[7:0]$2756 [7:6]
     5/16: $3$lookahead\t2con$2732[7:0]$2756 [5:0]
     6/16: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:124$2729[7:0]$2754
     7/16: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:124$2728[7:0]$2753
     8/16: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:124$2730[2:0]$2755
     9/16: $2$lookahead\t2con$2732[7:0]$2749
    10/16: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:124$2730[2:0]$2748
    11/16: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:124$2729[7:0]$2747
    12/16: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:124$2728[7:0]$2746
    13/16: $1$lookahead\t2con$2732[7:0]$2741
    14/16: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:124$2730[2:0]$2740
    15/16: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:124$2729[7:0]$2739
    16/16: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:124$2728[7:0]$2738
Creating decoders for process `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:233$2727'.
     1/2: $0\t1_buff[0:0]
     2/2: $0\t0_buff[0:0]
Creating decoders for process `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:190$2714'.
     1/4: $0\tl1[7:0] [7:5]
     2/4: $0\th1[7:0]
     3/4: $0\tf1_1[0:0]
     4/4: $0\tl1[7:0] [4:0]
Creating decoders for process `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:129$2698'.
     1/5: $0\tf1_0[0:0]
     2/5: $0\tf0[0:0]
     3/5: $0\tl0[7:0] [7:5]
     4/5: $0\th0[7:0]
     5/5: $0\tl0[7:0] [4:0]
Creating decoders for process `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:118$2693'.
     1/1: $0\tmod[7:0]
Creating decoders for process `\oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:119$2668'.
     1/1: $0\pop[0:0]
Creating decoders for process `\oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:108$2664'.
     1/2: $2\sp_out[7:0]
     2/2: $1\sp_out[7:0]
Creating decoders for process `\oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:98$2661'.
     1/1: $1\sp_w[7:0]
Creating decoders for process `\oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:87$2660'.
     1/1: $0\sp[7:0]
Creating decoders for process `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:708$2652'.
     1/2: $0\pres_ow[0:0]
     2/2: $0\prescaler[3:0]
Creating decoders for process `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:656$2625'.
     1/1: $0\bit_out[0:0]
Creating decoders for process `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:568$2589'.
     1/2: $0\wait_data[0:0]
     2/2: $0\dat0[7:0]
Creating decoders for process `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:538$2544'.
     1/3: $0\wr_bit_r[0:0]
     2/3: $0\ram_wr_sel_r[2:0]
     3/3: $0\adr0_r[7:0]
Creating decoders for process `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:203$2543'.
     1/1: $1\wr_data_m[7:0]
Creating decoders for process `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:195$2542'.
     1/1: $1\wr_addr_m[7:0]
Creating decoders for process `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:187$2541'.
     1/1: $1\rd_addr_m[7:0]
Creating decoders for process `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:177$2540'.
     1/2: $0\wr_data_r[7:0]
     2/2: $0\rd_en_r[0:0]
Creating decoders for process `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:167$2539'.
     1/2: $0\bit_select[2:0]
     2/2: $0\bit_addr_r[0:0]
Creating decoders for process `\oc8051_ram_256x8_two_bist.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:177$2529'.
     1/1: $0\rd_data[7:0]
Creating decoders for process `\oc8051_ram_256x8_two_bist.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:169$2522'.
     1/3: $1$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_EN[7:0]$2528
     2/3: $1$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_DATA[7:0]$2527
     3/3: $1$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_ADDR[8:0]$2526
Creating decoders for process `\oc8051_psw.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:106$2485'.
     1/18: $5$lookahead\data$2484[6:5]$2520 [1]
     2/18: $5$lookahead\data$2484[6:5]$2520 [0]
     3/18: $4$lookahead\data$2484[1:1]$2519
     4/18: $3$lookahead\data$2484[6:0]$2508 [6:5]
     5/18: $3$lookahead\data$2484[6:0]$2508 [4:2]
     6/18: $3$lookahead\data$2484[6:0]$2508 [1]
     7/18: $3$lookahead\data$2484[6:0]$2508 [0]
     8/18: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:119$2477[6:0]$2506
     9/18: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:119$2476[6:0]$2505
    10/18: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:119$2478[2:0]$2507
    11/18: $2$lookahead\data$2484[6:0]$2501
    12/18: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:119$2478[2:0]$2500
    13/18: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:119$2477[6:0]$2499
    14/18: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:119$2476[6:0]$2498
    15/18: $1$lookahead\data$2484[6:0]$2493
    16/18: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:119$2478[2:0]$2492
    17/18: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:119$2477[6:0]$2491
    18/18: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:119$2476[6:0]$2490
Creating decoders for process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
     1/68: $5$lookahead\p0_out$2346[7:0]$2432
     2/68: $4$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2331[7:0]$2421
     3/68: $4$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2330[7:0]$2420
     4/68: $4$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2332[2:0]$2422
     5/68: $5$lookahead\p3_out$2349[7:0]$2435
     6/68: $5$lookahead\p2_out$2348[7:0]$2434
     7/68: $5$lookahead\p1_out$2347[7:0]$2433
     8/68: $4$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2341[2:0]$2431
     9/68: $4$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2340[7:0]$2430
    10/68: $4$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2339[7:0]$2429
    11/68: $4$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2338[2:0]$2428
    12/68: $4$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2337[7:0]$2427
    13/68: $4$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2336[7:0]$2426
    14/68: $4$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2335[2:0]$2425
    15/68: $4$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2334[7:0]$2424
    16/68: $4$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2333[7:0]$2423
    17/68: $4$lookahead\p0_out$2346[7:0]$2416
    18/68: $4$lookahead\p3_out$2349[7:0]$2419
    19/68: $4$lookahead\p2_out$2348[7:0]$2418
    20/68: $4$lookahead\p1_out$2347[7:0]$2417
    21/68: $3$lookahead\p3_out$2349[7:0]$2415
    22/68: $3$lookahead\p2_out$2348[7:0]$2414
    23/68: $3$lookahead\p1_out$2347[7:0]$2413
    24/68: $3$lookahead\p0_out$2346[7:0]$2412
    25/68: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2341[2:0]$2411
    26/68: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2340[7:0]$2410
    27/68: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2339[7:0]$2409
    28/68: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2338[2:0]$2408
    29/68: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2337[7:0]$2407
    30/68: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2336[7:0]$2406
    31/68: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2335[2:0]$2405
    32/68: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2334[7:0]$2404
    33/68: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2333[7:0]$2403
    34/68: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2332[2:0]$2402
    35/68: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2331[7:0]$2401
    36/68: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2330[7:0]$2400
    37/68: $2$lookahead\p3_out$2349[7:0]$2398
    38/68: $2$lookahead\p2_out$2348[7:0]$2397
    39/68: $2$lookahead\p1_out$2347[7:0]$2396
    40/68: $2$lookahead\p0_out$2346[7:0]$2395
    41/68: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2341[2:0]$2394
    42/68: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2340[7:0]$2393
    43/68: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2339[7:0]$2392
    44/68: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2338[2:0]$2391
    45/68: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2337[7:0]$2390
    46/68: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2336[7:0]$2389
    47/68: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2335[2:0]$2388
    48/68: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2334[7:0]$2387
    49/68: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2333[7:0]$2386
    50/68: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2332[2:0]$2385
    51/68: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2331[7:0]$2384
    52/68: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2330[7:0]$2383
    53/68: $1$lookahead\p3_out$2349[7:0]$2382
    54/68: $1$lookahead\p2_out$2348[7:0]$2381
    55/68: $1$lookahead\p1_out$2347[7:0]$2380
    56/68: $1$lookahead\p0_out$2346[7:0]$2379
    57/68: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2341[2:0]$2378
    58/68: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2340[7:0]$2377
    59/68: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2339[7:0]$2376
    60/68: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2338[2:0]$2375
    61/68: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2337[7:0]$2374
    62/68: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2336[7:0]$2373
    63/68: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2335[2:0]$2372
    64/68: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2334[7:0]$2371
    65/68: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2333[7:0]$2370
    66/68: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2332[2:0]$2369
    67/68: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2331[7:0]$2368
    68/68: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2330[7:0]$2367
Creating decoders for process `\oc8051_multiply.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:101$2328'.
     1/2: $0\tmp_mul[15:0]
     2/2: $0\cycle[1:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1159$2314'.
     1/1: $0\inc_pc_r[0:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1134$2311'.
     1/10: $0\pc_wr_r2[0:0]
     2/10: $0\pc_wr_r[0:0]
     3/10: $0\sp_r[7:0]
     4/10: $0\dack_ir[0:0]
     5/10: $0\op1_r[7:0]
     6/10: $0\rd_addr_r[0:0]
     7/10: $0\imm2_r[7:0]
     8/10: $0\imm_r[7:0]
     9/10: $0\ri_r[7:0]
    10/10: $0\rn_r[4:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:973$2310'.
     1/1: $0\ddat_ir[7:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:941$2307'.
     1/3: $0\pc_buf[15:0] [15:11]
     2/3: $0\pc_buf[15:0] [10:8]
     3/3: $0\pc_buf[15:0] [7:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:930$2301'.
     1/1: $0\pc[15:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:918$2296'.
     1/3: $1\pcs_result[15:0] [15:8]
     2/3: $1\pcs_cy[0:0]
     3/3: $1\pcs_result[15:0] [7:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:904$2294'.
     1/1: $0\int_buff[0:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:897$2293'.
     1/1: $0\int_buff1[0:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:886$2290'.
     1/1: $0\int_ack[0:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:882$2289'.
     1/1: $0\int_ack_buff[0:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:873$2284'.
     1/2: $0\int_vec_buff[7:0]
     2/2: $0\int_ack_t[0:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:847$2275'.
     1/2: $0\op_pos[2:0] [2]
     2/2: $0\op_pos[2:0] [1:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:684$2270'.
     1/1: $1\op_length[1:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:667$2269'.
     1/2: $0\op3_buff[7:0]
     2/2: $0\op2_buff[7:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:660$2264'.
     1/1: $0\reti[0:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:645$2261'.
     1/3: $1\op3_o[7:0]
     2/3: $1\op2_o[7:0]
     3/3: $1\op1_o[7:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:625$2259'.
     1/6: $2\op3_xt[7:0]
     2/6: $2\op2_xt[7:0]
     3/6: $2\op1_xt[7:0]
     4/6: $1\op3_xt[7:0]
     5/6: $1\op2_xt[7:0]
     6/6: $1\op1_xt[7:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:614$2256'.
     1/2: $2\op1_out[7:0]
     2/2: $1\op1_out[7:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:573$2255'.
     1/3: $1\op3[7:0]
     2/3: $1\op2[7:0]
     3/3: $1\op1[7:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:560$2253'.
     1/2: $0\cdone[0:0]
     2/2: $0\cdata[7:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:548$2248'.
     1/2: $0\idat_old[31:0]
     2/2: $0\idat_cur[31:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:494$2247'.
     1/5: $0\dmem_wait[0:0]
     2/5: $0\dadr_ot[15:0]
     3/5: $0\ddat_o[7:0]
     4/5: $0\dwe_o[0:0]
     5/5: $0\dstb_o[0:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:465$2242'.
     1/4: $0\iadr_t[15:0]
     2/4: $0\imem_wait[0:0]
     3/4: $0\istb_t[0:0]
     4/4: $0\idat_ir[23:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:445$2237'.
     1/1: $1\wr_ind[0:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:437$2233'.
     1/1: $0\rd_ind[0:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:424$2232'.
     1/1: $1\wr_addr[7:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:404$2231'.
     1/1: $1\rd_addr[7:0]
Creating decoders for process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:387$2228'.
     1/2: $1\bit_out[0:0]
     2/2: $1\iram_out[7:0]
Creating decoders for process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:0$2211'.
     1/1: $1$mem2reg_rd$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:118$1816_DATA[1:0]$2213
Creating decoders for process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:0$2208'.
     1/1: $1$mem2reg_rd$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:116$1815_DATA[2:0]$2210
Creating decoders for process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:348$2207'.
     1/4: $0\ie1_buff[0:0]
     2/4: $0\ie0_buff[0:0]
     3/4: $0\tf1_buff[0:0]
     4/4: $0\tf0_buff[0:0]
Creating decoders for process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
     1/189: $10$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_ADDR[0:0]$2205
     2/189: $10$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_DATA[2:0]$2206
     3/189: $9$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_ADDR[0:0]$2201
     4/189: $9$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_DATA[2:0]$2202
     5/189: $9$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_DATA[2:0]$2204
     6/189: $9$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_ADDR[0:0]$2203
     7/189: $8$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_ADDR[0:0]$2195
     8/189: $8$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_DATA[2:0]$2196
     9/189: $8$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_DATA[2:0]$2200
    10/189: $8$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_ADDR[0:0]$2199
    11/189: $8$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_DATA[2:0]$2198
    12/189: $8$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_ADDR[0:0]$2197
    13/189: $7$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_ADDR[0:0]$2187
    14/189: $7$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_DATA[2:0]$2188
    15/189: $7$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_DATA[2:0]$2194
    16/189: $7$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_ADDR[0:0]$2193
    17/189: $7$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_DATA[2:0]$2192
    18/189: $7$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_ADDR[0:0]$2191
    19/189: $7$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_DATA[2:0]$2190
    20/189: $7$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_ADDR[0:0]$2189
    21/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:328$1826_ADDR[0:0]$2177
    22/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:328$1826_DATA[2:0]$2178
    23/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_DATA[2:0]$2186
    24/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_ADDR[0:0]$2185
    25/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_DATA[2:0]$2184
    26/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_ADDR[0:0]$2183
    27/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_DATA[2:0]$2182
    28/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_ADDR[0:0]$2181
    29/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_DATA[2:0]$2180
    30/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_ADDR[0:0]$2179
    31/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:325$1825_ADDR[0:0]$2165
    32/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:325$1825_DATA[2:0]$2166
    33/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_DATA[2:0]$2176
    34/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_ADDR[0:0]$2175
    35/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_DATA[2:0]$2174
    36/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_ADDR[0:0]$2173
    37/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_DATA[2:0]$2172
    38/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_ADDR[0:0]$2171
    39/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_DATA[2:0]$2170
    40/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_ADDR[0:0]$2169
    41/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:328$1826_DATA[2:0]$2168
    42/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:328$1826_ADDR[0:0]$2167
    43/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_DATA[2:0]$2164
    44/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_ADDR[0:0]$2163
    45/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_DATA[2:0]$2162
    46/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_ADDR[0:0]$2161
    47/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_DATA[2:0]$2160
    48/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_ADDR[0:0]$2159
    49/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_DATA[2:0]$2158
    50/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_ADDR[0:0]$2157
    51/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:328$1826_DATA[2:0]$2156
    52/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:328$1826_ADDR[0:0]$2155
    53/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:325$1825_DATA[2:0]$2154
    54/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:325$1825_ADDR[0:0]$2153
    55/189: $4$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:321$1824_ADDR[0:0]$2151
    56/189: $4$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:321$1824_DATA[1:0]$2152
    57/189: $9$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_ADDR[0:0]$2146
    58/189: $9$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_DATA[2:0]$2147
    59/189: $8$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_ADDR[0:0]$2142
    60/189: $8$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_DATA[2:0]$2143
    61/189: $8$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_DATA[2:0]$2145
    62/189: $8$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_ADDR[0:0]$2144
    63/189: $7$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_ADDR[0:0]$2136
    64/189: $7$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_DATA[2:0]$2137
    65/189: $7$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_DATA[2:0]$2141
    66/189: $7$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_ADDR[0:0]$2140
    67/189: $7$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_DATA[2:0]$2139
    68/189: $7$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_ADDR[0:0]$2138
    69/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:307$1820_ADDR[0:0]$2128
    70/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:307$1820_DATA[2:0]$2129
    71/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_DATA[2:0]$2135
    72/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_ADDR[0:0]$2134
    73/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_DATA[2:0]$2133
    74/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_ADDR[0:0]$2132
    75/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_DATA[2:0]$2131
    76/189: $6$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_ADDR[0:0]$2130
    77/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:304$1819_ADDR[0:0]$2118
    78/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:304$1819_DATA[2:0]$2119
    79/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_DATA[2:0]$2127
    80/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_ADDR[0:0]$2126
    81/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_DATA[2:0]$2125
    82/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_ADDR[0:0]$2124
    83/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_DATA[2:0]$2123
    84/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_ADDR[0:0]$2122
    85/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:307$1820_DATA[2:0]$2121
    86/189: $5$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:307$1820_ADDR[0:0]$2120
    87/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:301$1818_ADDR[0:0]$2106
    88/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:301$1818_DATA[2:0]$2107
    89/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_DATA[2:0]$2117
    90/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_ADDR[0:0]$2116
    91/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_DATA[2:0]$2115
    92/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_ADDR[0:0]$2114
    93/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_DATA[2:0]$2113
    94/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_ADDR[0:0]$2112
    95/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:307$1820_DATA[2:0]$2111
    96/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:307$1820_ADDR[0:0]$2110
    97/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:304$1819_DATA[2:0]$2109
    98/189: $4$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:304$1819_ADDR[0:0]$2108
    99/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_DATA[2:0]$2090
   100/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_ADDR[0:0]$2089
   101/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_DATA[2:0]$2088
   102/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_ADDR[0:0]$2087
   103/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_DATA[2:0]$2086
   104/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_ADDR[0:0]$2085
   105/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:307$1820_DATA[2:0]$2084
   106/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:307$1820_ADDR[0:0]$2083
   107/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:304$1819_DATA[2:0]$2082
   108/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:304$1819_ADDR[0:0]$2081
   109/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:301$1818_DATA[2:0]$2080
   110/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:301$1818_ADDR[0:0]$2079
   111/189: $3$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:297$1817_ADDR[0:0]$2077
   112/189: $3$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:297$1817_DATA[1:0]$2078
   113/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_DATA[2:0]$2104
   114/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_ADDR[0:0]$2103
   115/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_DATA[2:0]$2102
   116/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_ADDR[0:0]$2101
   117/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_DATA[2:0]$2100
   118/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_ADDR[0:0]$2099
   119/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_DATA[2:0]$2098
   120/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_ADDR[0:0]$2097
   121/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:328$1826_DATA[2:0]$2096
   122/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:328$1826_ADDR[0:0]$2095
   123/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:325$1825_DATA[2:0]$2094
   124/189: $3$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:325$1825_ADDR[0:0]$2093
   125/189: $3$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:321$1824_DATA[1:0]$2092
   126/189: $3$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:321$1824_ADDR[0:0]$2091
   127/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_DATA[2:0]$2069
   128/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_ADDR[0:0]$2068
   129/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_DATA[2:0]$2067
   130/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_ADDR[0:0]$2066
   131/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_DATA[2:0]$2065
   132/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_ADDR[0:0]$2064
   133/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_DATA[2:0]$2063
   134/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_ADDR[0:0]$2062
   135/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:328$1826_DATA[2:0]$2061
   136/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:328$1826_ADDR[0:0]$2060
   137/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:325$1825_DATA[2:0]$2059
   138/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:325$1825_ADDR[0:0]$2058
   139/189: $2$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:321$1824_DATA[1:0]$2057
   140/189: $2$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:321$1824_ADDR[0:0]$2056
   141/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_DATA[2:0]$2055
   142/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_ADDR[0:0]$2054
   143/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_DATA[2:0]$2053
   144/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_ADDR[0:0]$2052
   145/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_DATA[2:0]$2051
   146/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_ADDR[0:0]$2050
   147/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:307$1820_DATA[2:0]$2049
   148/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:307$1820_ADDR[0:0]$2048
   149/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:304$1819_DATA[2:0]$2047
   150/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:304$1819_ADDR[0:0]$2046
   151/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:301$1818_DATA[2:0]$2045
   152/189: $2$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:301$1818_ADDR[0:0]$2044
   153/189: $2$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:297$1817_DATA[1:0]$2043
   154/189: $2$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:297$1817_ADDR[0:0]$2042
   155/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_DATA[2:0]$2040
   156/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_ADDR[0:0]$2039
   157/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_DATA[2:0]$2038
   158/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_ADDR[0:0]$2037
   159/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_DATA[2:0]$2036
   160/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_ADDR[0:0]$2035
   161/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_DATA[2:0]$2034
   162/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_ADDR[0:0]$2033
   163/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:328$1826_DATA[2:0]$2032
   164/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:328$1826_ADDR[0:0]$2031
   165/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:325$1825_DATA[2:0]$2030
   166/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:325$1825_ADDR[0:0]$2029
   167/189: $1$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:321$1824_DATA[1:0]$2028
   168/189: $1$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:321$1824_ADDR[0:0]$2027
   169/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_DATA[2:0]$2026
   170/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_ADDR[0:0]$2025
   171/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_DATA[2:0]$2024
   172/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_ADDR[0:0]$2023
   173/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_DATA[2:0]$2022
   174/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_ADDR[0:0]$2021
   175/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:307$1820_DATA[2:0]$2020
   176/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:307$1820_ADDR[0:0]$2019
   177/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:304$1819_DATA[2:0]$2018
   178/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:304$1819_ADDR[0:0]$2017
   179/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:301$1818_DATA[2:0]$2016
   180/189: $1$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:301$1818_ADDR[0:0]$2015
   181/189: $1$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:297$1817_DATA[1:0]$2014
   182/189: $1$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:297$1817_ADDR[0:0]$2013
   183/189: $0\int_lev[1][1:0]
   184/189: $0\int_lev[0][1:0]
   185/189: $0\isrc[1][2:0]
   186/189: $0\isrc[0][2:0]
   187/189: $0\int_proc[0:0]
   188/189: $0\int_dept[1:0]
   189/189: $0\int_vec[7:0]
Creating decoders for process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:262$1964'.
     1/1: $0\tcon_ie1[0:0]
Creating decoders for process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:241$1944'.
     1/1: $0\tcon_ie0[0:0]
Creating decoders for process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:222$1932'.
     1/1: $0\tcon_tf0[0:0]
Creating decoders for process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:204$1920'.
     1/1: $0\tcon_tf1[0:0]
Creating decoders for process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:185$1912'.
     1/4: $0\tcon_s[3:0] [3]
     2/4: $0\tcon_s[3:0] [2]
     3/4: $0\tcon_s[3:0] [1]
     4/4: $0\tcon_s[3:0] [0]
Creating decoders for process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:172$1878'.
     1/12: $3$lookahead\ie$1877[7:0]$1901
     2/12: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:179$1813[7:0]$1899
     3/12: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:179$1812[7:0]$1898
     4/12: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:179$1814[2:0]$1900
     5/12: $2$lookahead\ie$1877[7:0]$1894
     6/12: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:179$1814[2:0]$1893
     7/12: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:179$1813[7:0]$1892
     8/12: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:179$1812[7:0]$1891
     9/12: $1$lookahead\ie$1877[7:0]$1886
    10/12: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:179$1814[2:0]$1885
    11/12: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:179$1813[7:0]$1884
    12/12: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:179$1812[7:0]$1883
Creating decoders for process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:160$1843'.
     1/12: $3$lookahead\ip$1842[7:0]$1866
     2/12: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:167$1810[7:0]$1864
     3/12: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:167$1809[7:0]$1863
     4/12: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:167$1811[2:0]$1865
     5/12: $2$lookahead\ip$1842[7:0]$1859
     6/12: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:167$1811[2:0]$1858
     7/12: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:167$1810[7:0]$1857
     8/12: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:167$1809[7:0]$1856
     9/12: $1$lookahead\ip$1842[7:0]$1851
    10/12: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:167$1811[2:0]$1850
    11/12: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:167$1810[7:0]$1849
    12/12: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:167$1809[7:0]$1848
Creating decoders for process `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:0$1806'.
     1/1: $1$mem2reg_rd$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:118$1796_DATA[7:0]$1808
Creating decoders for process `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:122$1805'.
     1/1: $0\wr_bit_r[0:0]
Creating decoders for process `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:87$1797'.
     1/8: $0\buff[7][7:0]
     2/8: $0\buff[6][7:0]
     3/8: $0\buff[5][7:0]
     4/8: $0\buff[4][7:0]
     5/8: $0\buff[3][7:0]
     6/8: $0\buff[2][7:0]
     7/8: $0\buff[1][7:0]
     8/8: $0\buff[0][7:0]
Creating decoders for process `\oc8051_dptr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_dptr.v:85$1786'.
     1/2: $0\data_lo[7:0]
     2/2: $0\data_hi[7:0]
Creating decoders for process `\oc8051_divide.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:111$1784'.
     1/3: $0\tmp_rem[7:0]
     2/3: $0\tmp_div[5:0]
     3/3: $0\cycle[1:0]
Creating decoders for process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2831$1764'.
     1/1: $0\ram_rd_sel_r[2:0]
Creating decoders for process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2813$1762'.
     1/1: $0\mem_act[2:0]
Creating decoders for process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2764$1758'.
     1/1: $0\state[1:0]
Creating decoders for process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2758$1756'.
     1/1: $0\op[7:0]
Creating decoders for process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:1317$1754'.
     1/9: $0\ram_wr_sel[2:0]
     2/9: $0\alu_op[3:0]
     3/9: $0\src_sel1[2:0]
     4/9: $0\src_sel2[1:0]
     5/9: $0\psw_set[1:0]
     6/9: $0\src_sel3[0:0]
     7/9: $0\cy_sel[1:0]
     8/9: $0\wr_sfr[1:0]
     9/9: $0\wr[0:0]
Creating decoders for process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:169$1744'.
     1/23: $3\bit_addr[0:0]
     2/23: $2\stb_i[0:0]
     3/23: $2\rmw[0:0]
     4/23: $3\comp_sel[1:0]
     5/23: $4\pc_sel[2:0]
     6/23: $4\pc_wr[0:0]
     7/23: $5\ram_rd_sel[2:0]
     8/23: $3\pc_sel[2:0]
     9/23: $3\pc_wr[0:0]
    10/23: $4\ram_rd_sel[2:0]
    11/23: $2\bit_addr[0:0]
    12/23: $2\comp_sel[1:0]
    13/23: $2\pc_sel[2:0]
    14/23: $2\pc_wr[0:0]
    15/23: $3\ram_rd_sel[2:0]
    16/23: $2\ram_rd_sel[2:0]
    17/23: $1\rmw[0:0]
    18/23: $1\comp_sel[1:0]
    19/23: $1\pc_sel[2:0]
    20/23: $1\pc_wr[0:0]
    21/23: $1\bit_addr[0:0]
    22/23: $1\stb_i[0:0]
    23/23: $1\ram_rd_sel[2:0]
Creating decoders for process `\oc8051_cy_select.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_cy_select.v:76$1725'.
     1/1: $1\data_out[0:0]
Creating decoders for process `\oc8051_comp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_comp.v:90$1722'.
     1/1: $1\eq_r[0:0]
Creating decoders for process `\oc8051_b_register.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:79$1687'.
     1/17: $5$lookahead\data_out$1686[7:0]$1711
     2/17: $4$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1684[7:0]$1709
     3/17: $4$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1683[7:0]$1708
     4/17: $4$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1685[2:0]$1710
     5/17: $4$lookahead\data_out$1686[7:0]$1706
     6/17: $3$lookahead\data_out$1686[7:0]$1704
     7/17: $3$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1685[2:0]$1703
     8/17: $3$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1684[7:0]$1702
     9/17: $3$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1683[7:0]$1701
    10/17: $2$lookahead\data_out$1686[7:0]$1699
    11/17: $2$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1685[2:0]$1698
    12/17: $2$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1684[7:0]$1697
    13/17: $2$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1683[7:0]$1696
    14/17: $1$lookahead\data_out$1686[7:0]$1695
    15/17: $1$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1685[2:0]$1694
    16/17: $1$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1684[7:0]$1693
    17/17: $1$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1683[7:0]$1692
Creating decoders for process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:369$1682'.
     1/6: $0\des1_r[7:0]
     2/6: $0\des2[7:0]
     3/6: $0\des1[7:0]
     4/6: $0\desOv[0:0]
     5/6: $0\desAc[0:0]
     6/6: $0\desCy[0:0]
Creating decoders for process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:362$1681'.
     1/1: $0\ides1_r[7:0]
Creating decoders for process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:165$1652'.
     1/13: $1\ides1[7:0] [7:4]
     2/13: $4\ides1[7:0]
     3/13: $1\ides1[7:0] [3:0]
     4/13: { $2\da_tmp[0:0] $2\ides1[3:0] }
     5/13: $2\ides2[7:0]
     6/13: { $2\idesCy[0:0] $3\ides1[7:4] }
     7/13: $1\enable_mul[0:0]
     8/13: $1\idesOv[0:0]
     9/13: $1\idesAc[0:0]
    10/13: $1\idesCy[0:0]
    11/13: $1\ides2[7:0]
    12/13: $1\enable_div[0:0]
    13/13: $1\da_tmp[0:0]
Creating decoders for process `\oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:141$1637'.
     1/3: $0\op3_r[7:0]
     2/3: $0\op2_r[7:0]
     3/3: $0\op1_r[7:0]
Creating decoders for process `\oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:131$1636'.
     1/1: $1\src3[7:0]
Creating decoders for process `\oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:114$1635'.
     1/1: $1\src2[7:0]
Creating decoders for process `\oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:95$1634'.
     1/1: $1\src1[7:0]
Creating decoders for process `\oc8051_acc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:125$1633'.
     1/1: $0\data_out[7:0]
Creating decoders for process `\oc8051_acc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:104$1632'.
     1/4: $4\acc[7:0]
     2/4: $3\acc[7:0]
     3/4: $2\acc[7:0]
     4/4: $1\acc[7:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:764$1617'.
     1/1: $0\gen_tx_crc[0:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:727$1612'.
     1/5: $5\tx_byte[7:0]
     2/5: $4\tx_byte[7:0]
     3/5: $3\tx_byte[7:0]
     4/5: $2\tx_byte[7:0]
     5/5: $1\tx_byte[7:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:704$1610'.
     1/2: $0\tx_end_frame_reg[0:0]
     2/2: $0\tx_fsm_dt_reg[7:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:688$1608'.
     1/1: $0\frm_padded[0:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:674$1605'.
     1/1: $0\fcs_mux_select[2:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:638$1600'.
     1/12: $3\nxt_fcs_st[0:0]
     2/12: $2\clr_bad_fcs[0:0]
     3/12: $2\tx_fcs_dn[0:0]
     4/12: $2\tx_lst_xfr_fcs[0:0]
     5/12: $2\init_fcs_select[0:0]
     6/12: $2\nxt_fcs_st[0:0]
     7/12: $1\init_fcs_select[0:0]
     8/12: $1\nxt_fcs_st[0:0]
     9/12: $1\tx_lst_xfr_fcs[0:0]
    10/12: $1\clr_bad_fcs[0:0]
    11/12: $1\fcs_active[0:0]
    12/12: $1\tx_fcs_dn[0:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:618$1598'.
     1/3: $0\tx_lst_xfr_fcs_reg[0:0]
     2/3: $0\strt_fcs_reg[0:0]
     3/3: $0\tx_fcs_dn_reg[0:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:600$1596'.
     1/1: $0\fifo_undrn[0:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:586$1593'.
     1/1: $0\send_bad_fcs[0:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:577$1591'.
     1/1: $0\curr_fcs_st[0:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:557$1586'.
     1/3: $0\s_p_d3[0:0]
     2/3: $0\s_p_d2[0:0]
     3/3: $0\s_p_d1[0:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:535$1583'.
     1/1: $0\tx_byte_cntr[15:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
     1/67: $8\e_tx_sts_vld[0:0]
     2/67: $13\nxt_dt_st[11:0]
     3/67: $9\commit_read[0:0]
     4/67: $12\nxt_dt_st[11:0]
     5/67: $10\strt_fcs[0:0]
     6/67: $6\tx_lst_xfr_dt[0:0]
     7/67: $5\tx_lst_xfr_dt[0:0]
     8/67: $4\tx_lst_xfr_dt[0:0]
     9/67: $3\tx_lst_xfr_dt[0:0]
    10/67: $2\tx_lst_xfr_dt[0:0]
    11/67: $8\commit_read[0:0]
    12/67: $4\set_fifo_undrn[0:0]
    13/67: $11\nxt_dt_st[11:0]
    14/67: $9\strt_fcs[0:0]
    15/67: $4\set_bad_fcs[0:0]
    16/67: $5\tx_fsm_rd[0:0]
    17/67: $8\strt_fcs[0:0]
    18/67: $3\set_bad_fcs[0:0]
    19/67: $10\nxt_dt_st[11:0]
    20/67: $3\set_fifo_undrn[0:0]
    21/67: $9\nxt_dt_st[11:0]
    22/67: $7\strt_fcs[0:0]
    23/67: $7\commit_read[0:0]
    24/67: $7\e_tx_sts_vld[0:0]
    25/67: $8\nxt_dt_st[11:0]
    26/67: $6\strt_fcs[0:0]
    27/67: $6\commit_read[0:0]
    28/67: $6\e_tx_sts_vld[0:0]
    29/67: $7\nxt_dt_st[11:0]
    30/67: $5\commit_read[0:0]
    31/67: $5\e_tx_sts_vld[0:0]
    32/67: $5\strt_fcs[0:0]
    33/67: $4\commit_read[0:0]
    34/67: $4\e_tx_sts_vld[0:0]
    35/67: $4\strt_fcs[0:0]
    36/67: $6\nxt_dt_st[11:0]
    37/67: $5\nxt_dt_st[11:0]
    38/67: $3\strt_fcs[0:0]
    39/67: $3\commit_read[0:0]
    40/67: $3\e_tx_sts_vld[0:0]
    41/67: $2\commit_read[0:0]
    42/67: $2\e_tx_sts_vld[0:0]
    43/67: $2\strt_fcs[0:0]
    44/67: $4\nxt_dt_st[11:0]
    45/67: $4\tx_fsm_rd[0:0]
    46/67: $2\set_bad_fcs[0:0]
    47/67: $2\set_fifo_undrn[0:0]
    48/67: $3\strt_preamble[0:0]
    49/67: $3\nxt_dt_st[11:0]
    50/67: $3\tx_fsm_rd[0:0]
    51/67: $2\strt_preamble[0:0]
    52/67: $2\tx_fsm_rd[0:0]
    53/67: $2\nxt_dt_st[11:0]
    54/67: $1\strt_preamble[0:0]
    55/67: $1\tx_fsm_rd[0:0]
    56/67: $1\nxt_dt_st[11:0]
    57/67: $1\clr_first_dfl[0:0]
    58/67: $1\clr_fifo_undrn[0:0]
    59/67: $1\clr_pad_byte[0:0]
    60/67: $1\commit_read[0:0]
    61/67: $1\tx_lst_xfr_dt[0:0]
    62/67: $1\e_tx_sts_vld[0:0]
    63/67: $1\set_pad_byte[0:0]
    64/67: $1\strt_fcs[0:0]
    65/67: $1\tx_byte_valid[0:0]
    66/67: $1\set_bad_fcs[0:0]
    67/67: $1\set_fifo_undrn[0:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:322$1564'.
     1/1: $0\curr_dt_st[11:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:308$1561'.
     1/1: $0\cur_idle_st_del[0:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:266$1558'.
     1/3: $0\tx_sts_vld[0:0]
     2/3: $0\tx_sts_fifo_underrun[0:0]
     3/3: $0\tx_sts_byte_cntr[15:0]
Creating decoders for process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:241$1552'.
     1/1: $0\app_tx_rdy_dly[0:0]
Creating decoders for process `\g_tx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v:120$1251'.
Creating decoders for process `\g_tx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v:99$1249'.
     1/1: $0\current_crc[31:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1066$1245'.
     1/5: $0\buf_latch0[7:0]
     2/5: $0\buf_latch1[7:0]
     3/5: $0\buf_latch2[7:0]
     4/5: $0\buf_latch3[7:0]
     5/5: $0\buf_latch4[7:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1034$1218'.
     1/4: $0\rx2ap_rewind_write[0:0]
     2/4: $0\rx2ap_commit_write[0:0]
     3/4: $0\rx2ap_rx_fsm_dt[8:0]
     4/4: $0\rx2ap_rx_fsm_wrt[0:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1017$1215'.
     1/1: $0\bytes_to_fifo[2:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1006$1212'.
     1/1: $0\shift_counter[2:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:953$1203'.
     1/7: $0\length_sz_mismatch[0:0]
     2/7: $0\lengthfield_err_reg[0:0]
     3/7: $0\frm_length_err_reg[0:0]
     4/7: $0\rx_fifo_overrun_reg[0:0]
     5/7: $0\large_pkt_reg[0:0]
     6/7: $0\rx_runt_pkt_reg[0:0]
     7/7: $0\crc_stat_reg[0:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:909$1196'.
     1/1: $0\fifo_byte_count[14:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:870$1190'.
     1/2: $0\padding_len_reg[2:0]
     2/2: $0\padding_needed[0:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:856$1186'.
     1/1: $0\enable_channel[0:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:821$1184'.
     1/3: $0\rcv_length_reg[15:0] [15:8]
     2/3: $0\rcv_length_reg[15:0] [7:0]
     3/3: $0\length_counter[15:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:808$1180'.
     1/1: $0\dt_xfr_invalid[0:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:791$1178'.
     1/1: $0\rcv_byte_count[15:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:759$1167'.
     1/2: $0\error_seen[0:0]
     2/2: $0\commit_write_done[0:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:743$1164'.
     1/1: $0\crc_count[2:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:734$1162'.
     1/1: $1\first_dword[0:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
     1/157: $46\rx_fsm_nxt_st[18:0]
     2/157: $15\gen_eop[0:0]
     3/157: $6\send_crc[0:0]
     4/157: $45\rx_fsm_nxt_st[18:0]
     5/157: $5\send_crc[0:0]
     6/157: $14\gen_eop[0:0]
     7/157: $44\rx_fsm_nxt_st[18:0]
     8/157: $13\gen_eop[0:0]
     9/157: $4\send_crc[0:0]
    10/157: $43\rx_fsm_nxt_st[18:0]
    11/157: $12\gen_eop[0:0]
    12/157: $12\send_data_to_fifo[0:0]
    13/157: $11\send_data_to_fifo[0:0]
    14/157: $42\rx_fsm_nxt_st[18:0]
    15/157: $11\gen_eop[0:0]
    16/157: $8\inc_shift_counter[0:0]
    17/157: $41\rx_fsm_nxt_st[18:0]
    18/157: $10\gen_eop[0:0]
    19/157: $10\send_data_to_fifo[0:0]
    20/157: $9\send_data_to_fifo[0:0]
    21/157: $40\rx_fsm_nxt_st[18:0]
    22/157: $9\gen_eop[0:0]
    23/157: $7\inc_shift_counter[0:0]
    24/157: $39\rx_fsm_nxt_st[18:0]
    25/157: $8\gen_eop[0:0]
    26/157: $8\send_data_to_fifo[0:0]
    27/157: $7\send_data_to_fifo[0:0]
    28/157: $38\rx_fsm_nxt_st[18:0]
    29/157: $7\gen_eop[0:0]
    30/157: $6\inc_shift_counter[0:0]
    31/157: $37\rx_fsm_nxt_st[18:0]
    32/157: $6\gen_eop[0:0]
    33/157: $6\send_data_to_fifo[0:0]
    34/157: $5\send_data_to_fifo[0:0]
    35/157: $36\rx_fsm_nxt_st[18:0]
    36/157: $5\gen_eop[0:0]
    37/157: $5\inc_shift_counter[0:0]
    38/157: $4\send_data_to_fifo[0:0]
    39/157: $4\inc_shift_counter[0:0]
    40/157: $35\rx_fsm_nxt_st[18:0]
    41/157: $4\gen_eop[0:0]
    42/157: $3\send_data_to_fifo[0:0]
    43/157: $3\inc_shift_counter[0:0]
    44/157: $34\rx_fsm_nxt_st[18:0]
    45/157: $3\gen_eop[0:0]
    46/157: $3\send_crc[0:0]
    47/157: $33\rx_fsm_nxt_st[18:0]
    48/157: $2\send_data_to_fifo[0:0]
    49/157: $2\inc_shift_counter[0:0]
    50/157: $2\gen_eop[0:0]
    51/157: $2\send_crc[0:0]
    52/157: $32\rx_fsm_nxt_st[18:0]
    53/157: $19\commit_write[0:0]
    54/157: $5\rcv_pad_data[0:0]
    55/157: $4\rcv_pad_data[0:0]
    56/157: $31\rx_fsm_nxt_st[18:0]
    57/157: $4\lengthfield_error[0:0]
    58/157: $30\rx_fsm_nxt_st[18:0]
    59/157: $3\lengthfield_error[0:0]
    60/157: $3\rcv_pad_data[0:0]
    61/157: $29\rx_fsm_nxt_st[18:0]
    62/157: $21\rewind_write[0:0]
    63/157: $28\rx_fsm_nxt_st[18:0]
    64/157: $20\rewind_write[0:0]
    65/157: $2\lengthfield_error[0:0]
    66/157: $2\rcv_pad_data[0:0]
    67/157: $27\rx_fsm_nxt_st[18:0]
    68/157: $6\dec_data_len[0:0]
    69/157: $26\rx_fsm_nxt_st[18:0]
    70/157: $5\dec_data_len[0:0]
    71/157: $25\rx_fsm_nxt_st[18:0]
    72/157: $19\rewind_write[0:0]
    73/157: $24\rx_fsm_nxt_st[18:0]
    74/157: $18\commit_write[0:0]
    75/157: $18\rewind_write[0:0]
    76/157: $23\rx_fsm_nxt_st[18:0]
    77/157: $17\rewind_write[0:0]
    78/157: $17\commit_write[0:0]
    79/157: $4\dec_data_len[0:0]
    80/157: $22\rx_fsm_nxt_st[18:0]
    81/157: $3\dec_data_len[0:0]
    82/157: $16\rewind_write[0:0]
    83/157: $16\commit_write[0:0]
    84/157: $21\rx_fsm_nxt_st[18:0]
    85/157: $15\rewind_write[0:0]
    86/157: $2\dec_data_len[0:0]
    87/157: $15\commit_write[0:0]
    88/157: $14\commit_write[0:0]
    89/157: $20\rx_fsm_nxt_st[18:0]
    90/157: $4\check_padding_in[0:0]
    91/157: $4\ld_length_byte_2[0:0]
    92/157: $13\commit_write[0:0]
    93/157: $19\rx_fsm_nxt_st[18:0]
    94/157: $14\rewind_write[0:0]
    95/157: $18\rx_fsm_nxt_st[18:0]
    96/157: $13\rewind_write[0:0]
    97/157: $12\commit_write[0:0]
    98/157: $3\check_padding_in[0:0]
    99/157: $3\ld_length_byte_2[0:0]
   100/157: $17\rx_fsm_nxt_st[18:0]
   101/157: $12\rewind_write[0:0]
   102/157: $2\check_padding_in[0:0]
   103/157: $2\ld_length_byte_2[0:0]
   104/157: $11\commit_write[0:0]
   105/157: $16\rx_fsm_nxt_st[18:0]
   106/157: $4\ld_length_byte_1[0:0]
   107/157: $10\commit_write[0:0]
   108/157: $15\rx_fsm_nxt_st[18:0]
   109/157: $11\rewind_write[0:0]
   110/157: $14\rx_fsm_nxt_st[18:0]
   111/157: $10\rewind_write[0:0]
   112/157: $9\commit_write[0:0]
   113/157: $3\ld_length_byte_1[0:0]
   114/157: $13\rx_fsm_nxt_st[18:0]
   115/157: $9\rewind_write[0:0]
   116/157: $2\ld_length_byte_1[0:0]
   117/157: $8\commit_write[0:0]
   118/157: $12\rx_fsm_nxt_st[18:0]
   119/157: $7\commit_write[0:0]
   120/157: $11\rx_fsm_nxt_st[18:0]
   121/157: $8\rewind_write[0:0]
   122/157: $10\rx_fsm_nxt_st[18:0]
   123/157: $7\rewind_write[0:0]
   124/157: $6\commit_write[0:0]
   125/157: $9\rx_fsm_nxt_st[18:0]
   126/157: $6\rewind_write[0:0]
   127/157: $5\commit_write[0:0]
   128/157: $8\rx_fsm_nxt_st[18:0]
   129/157: $5\rewind_write[0:0]
   130/157: $4\commit_write[0:0]
   131/157: $7\rx_fsm_nxt_st[18:0]
   132/157: $4\rewind_write[0:0]
   133/157: $6\rx_fsm_nxt_st[18:0]
   134/157: $3\rewind_write[0:0]
   135/157: $3\commit_write[0:0]
   136/157: $5\rx_fsm_nxt_st[18:0]
   137/157: $2\rewind_write[0:0]
   138/157: $2\commit_write[0:0]
   139/157: $4\rx_fsm_nxt_st[18:0]
   140/157: $3\rx_fsm_nxt_st[18:0]
   141/157: $2\rx_fsm_nxt_st[18:0]
   142/157: $2\clr_rx_error_from_rx_fsm[0:0]
   143/157: $1\rx_fsm_nxt_st[18:0]
   144/157: $1\clr_rx_error_from_rx_fsm[0:0]
   145/157: $1\lengthfield_error[0:0]
   146/157: $1\send_data_to_fifo[0:0]
   147/157: $1\inc_shift_counter[0:0]
   148/157: $1\check_padding_in[0:0]
   149/157: $1\gen_eop[0:0]
   150/157: $1\dec_data_len[0:0]
   151/157: $1\e_rx_sts_vld[0:0]
   152/157: $1\ld_length_byte_2[0:0]
   153/157: $1\ld_length_byte_1[0:0]
   154/157: $1\rcv_pad_data[0:0]
   155/157: $1\send_crc[0:0]
   156/157: $1\rewind_write[0:0]
   157/157: $1\commit_write[0:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:299$1119'.
     1/1: $0\first_byte_seen[0:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:282$1117'.
     1/2: $0\check_padding[0:0]
     2/2: $0\rx_fsm_cur_st[18:0]
Creating decoders for process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:264$1115'.
     1/3: $0\rx_sts_vld_delayed[0:0]
     2/3: $0\rx_sts_vld[0:0]
     3/3: $0\rx_sts[31:0]
Creating decoders for process `\g_rx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:277$1110'.
     1/1: $1\crc_ok_ul[0:0]
Creating decoders for process `\g_rx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:127$841'.
Creating decoders for process `\g_rx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:106$839'.
     1/1: $0\current_crc[31:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:928$837'.
     1/9: $0\rx_dv_del[0:0]
     2/9: $0\rx_er[0:0]
     3/9: $0\rx_dv[0:0]
     4/9: $0\mi2rx_end_frame[0:0]
     5/9: $0\mi2rx_extend_err[0:0]
     6/9: $0\mi2rx_extend[0:0]
     7/9: $0\mi2rx_frame_err[0:0]
     8/9: $0\mi2rx_end_rcv[0:0]
     9/9: $0\mi2rx_strt_rcv[0:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:910$827'.
     1/1: $0\mi2rx_rcv_vld[0:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:898$824'.
     1/1: $0\rx_sts_rx_er_reg[0:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:860$808'.
     1/6: $0\mi2rx_rx_byte_in[7:0] [7:6]
     2/6: $0\mi2rx_rx_byte_in[7:0] [5:4]
     3/6: $0\mi2rx_rx_byte_in[7:0] [1:0]
     4/6: $0\mi2rx_rx_byte_in[7:0] [3:2]
     5/6: $0\rxd[7:0]
     6/6: $0\rxd_del[1:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:850$805'.
     1/1: $0\rx_xfr_cnt[1:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:732$781'.
     1/44: $5\rcv_err_in[0:0]
     2/44: $12\mii_rx_nxt_st[2:0]
     3/44: $4\rcv_valid_in[0:0]
     4/44: $4\rcv_err_in[0:0]
     5/44: $5\end_rcv_in[0:0]
     6/44: $3\rcv_err_in[0:0]
     7/44: $11\mii_rx_nxt_st[2:0]
     8/44: $3\rcv_valid_in[0:0]
     9/44: $2\rcv_err_in[0:0]
    10/44: $4\end_rcv_in[0:0]
    11/44: $10\mii_rx_nxt_st[2:0]
    12/44: $3\end_rcv_in[0:0]
    13/44: $6\mi2rx_extend_err_in[0:0]
    14/44: $6\mi2rx_extend_in[0:0]
    15/44: $9\mii_rx_nxt_st[2:0]
    16/44: $2\rcv_valid_in[0:0]
    17/44: $5\mi2rx_extend_err_in[0:0]
    18/44: $5\mi2rx_extend_in[0:0]
    19/44: $2\end_rcv_in[0:0]
    20/44: $8\mii_rx_nxt_st[2:0]
    21/44: $4\mi2rx_extend_err_in[0:0]
    22/44: $4\mi2rx_extend_in[0:0]
    23/44: $4\mi2rx_end_frame_in[0:0]
    24/44: $7\mii_rx_nxt_st[2:0]
    25/44: $3\mi2rx_extend_err_in[0:0]
    26/44: $3\mi2rx_extend_in[0:0]
    27/44: $3\mi2rx_end_frame_in[0:0]
    28/44: $6\mii_rx_nxt_st[2:0]
    29/44: $5\mii_rx_nxt_st[2:0]
    30/44: $4\mii_rx_nxt_st[2:0]
    31/44: $3\mii_rx_nxt_st[2:0]
    32/44: $2\strt_rcv_in[0:0]
    33/44: $2\mi2rx_extend_err_in[0:0]
    34/44: $2\mi2rx_extend_in[0:0]
    35/44: $2\mi2rx_end_frame_in[0:0]
    36/44: $2\mii_rx_nxt_st[2:0]
    37/44: $1\mii_rx_nxt_st[2:0]
    38/44: $1\mi2rx_extend_err_in[0:0]
    39/44: $1\mi2rx_extend_in[0:0]
    40/44: $1\mi2rx_end_frame_in[0:0]
    41/44: $1\rcv_err_in[0:0]
    42/44: $1\rcv_valid_in[0:0]
    43/44: $1\end_rcv_in[0:0]
    44/44: $1\strt_rcv_in[0:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:720$779'.
     1/1: $0\mii_rx_cur_st[2:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:672$699'.
     1/1: $0\rx_dfl_dn_reg[0:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:660$696'.
     1/1: $0\tx_preamble_cnt_val[4:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:639$686'.
     1/1: $0\tx_dibit_in[1:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:608$675'.
     1/1: $0\tx_slot_xfr_cnt[1:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:596$671'.
     1/1: $0\phy_tx_en_dly[0:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:584$668'.
     1/1: $0\tx_xfr_cnt[1:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:576$666'.
     1/1: $0\d_receive_detect[0:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:554$650'.
     1/3: $0\phy_txd[7:0] [3:2]
     2/3: $0\phy_txd[7:0] [1:0]
     3/3: $0\phy_txd[7:0] [7:4]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:530$629'.
     1/6: $0\mi2tx_slot_vld[0:0]
     2/6: $0\mi2tx_byte_ack[0:0]
     3/6: $0\phy_tx_er[0:0]
     4/6: $0\phy_tx_en[0:0]
     5/6: $0\lb_tx_er[0:0]
     6/6: $0\lb_tx_en[0:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301$609'.
     1/56: $13\mii_tx_nxt_st[3:0]
     2/56: $8\tx_pre_in[0:0]
     3/56: $13\tx_en_in[0:0]
     4/56: $12\mii_tx_nxt_st[3:0]
     5/56: $9\tx_xfr_ack_in[0:0]
     6/56: $12\tx_en_in[0:0]
     7/56: $11\mii_tx_nxt_st[3:0]
     8/56: $7\tx_pre_in[0:0]
     9/56: $11\tx_en_in[0:0]
    10/56: $10\mii_tx_nxt_st[3:0]
    11/56: $8\tx_xfr_ack_in[0:0]
    12/56: $10\tx_en_in[0:0]
    13/56: $9\mii_tx_nxt_st[3:0]
    14/56: $7\tx_xfr_ack_in[0:0]
    15/56: $9\tx_en_in[0:0]
    16/56: $8\mii_tx_nxt_st[3:0]
    17/56: $6\tx_pre_in[0:0]
    18/56: $8\tx_en_in[0:0]
    19/56: $7\mii_tx_nxt_st[3:0]
    20/56: $6\tx_xfr_ack_in[0:0]
    21/56: $7\tx_en_in[0:0]
    22/56: $6\mii_tx_nxt_st[3:0]
    23/56: $5\tx_xfr_ack_in[0:0]
    24/56: $6\tx_en_in[0:0]
    25/56: $5\mii_tx_nxt_st[3:0]
    26/56: $4\rst_preamble_cntr[0:0]
    27/56: $4\tx_xfr_ack_in[0:0]
    28/56: $4\tx_sfd_in[0:0]
    29/56: $5\tx_en_in[0:0]
    30/56: $5\inc_preamble_cntr[0:0]
    31/56: $5\tx_pre_in[0:0]
    32/56: $4\mii_tx_nxt_st[3:0]
    33/56: $3\rst_preamble_cntr[0:0]
    34/56: $3\tx_xfr_ack_in[0:0]
    35/56: $3\tx_sfd_in[0:0]
    36/56: $4\tx_en_in[0:0]
    37/56: $4\inc_preamble_cntr[0:0]
    38/56: $4\tx_pre_in[0:0]
    39/56: $3\mii_tx_nxt_st[3:0]
    40/56: $2\rst_preamble_cntr[0:0]
    41/56: $2\tx_xfr_ack_in[0:0]
    42/56: $2\tx_sfd_in[0:0]
    43/56: $3\tx_en_in[0:0]
    44/56: $3\inc_preamble_cntr[0:0]
    45/56: $3\tx_pre_in[0:0]
    46/56: $2\mii_tx_nxt_st[3:0]
    47/56: $2\tx_pre_in[0:0]
    48/56: $2\tx_en_in[0:0]
    49/56: $2\inc_preamble_cntr[0:0]
    50/56: $1\inc_preamble_cntr[0:0]
    51/56: $1\tx_pre_in[0:0]
    52/56: $1\tx_en_in[0:0]
    53/56: $1\mii_tx_nxt_st[3:0]
    54/56: $1\rst_preamble_cntr[0:0]
    55/56: $1\tx_xfr_ack_in[0:0]
    56/56: $1\tx_sfd_in[0:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:285$607'.
     1/1: $0\mii_tx_cur_st[3:0]
Creating decoders for process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:256$603'.
     1/4: $1\crs_in[0:0]
     2/4: $1\rxd_in[7:0]
     3/4: $1\rx_er_in[0:0]
     4/4: $1\rx_dv_in[0:0]
Creating decoders for process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:534$601'.
     1/1: $0\temp_count[4:0]
Creating decoders for process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:519$599'.
     1/2: $0\mdio_out_reg[0:0]
     2/2: $0\mdio_outen_reg[0:0]
Creating decoders for process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:502$595'.
     1/1: $0\mdio_cur_st[3:0]
Creating decoders for process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:406$591'.
     1/43: $0\receive_data[15:0] [15]
     2/43: $0\receive_data[15:0] [14]
     3/43: $0\receive_data[15:0] [13]
     4/43: $0\receive_data[15:0] [12]
     5/43: $0\receive_data[15:0] [11]
     6/43: $0\receive_data[15:0] [10]
     7/43: $0\receive_data[15:0] [9]
     8/43: $0\receive_data[15:0] [8]
     9/43: $0\receive_data[15:0] [7]
    10/43: $0\receive_data[15:0] [6]
    11/43: $0\receive_data[15:0] [5]
    12/43: $0\receive_data[15:0] [4]
    13/43: $0\receive_data[15:0] [3]
    14/43: $0\receive_data[15:0] [2]
    15/43: $0\receive_data[15:0] [1]
    16/43: $0\receive_data[15:0] [0]
    17/43: $0\transmit_data[15:0] [0]
    18/43: $0\transmit_data[15:0] [2]
    19/43: $0\transmit_data[15:0] [3]
    20/43: $0\transmit_data[15:0] [4]
    21/43: $0\transmit_data[15:0] [5]
    22/43: $0\transmit_data[15:0] [6]
    23/43: $0\transmit_data[15:0] [7]
    24/43: $0\transmit_data[15:0] [8]
    25/43: $0\transmit_data[15:0] [9]
    26/43: $0\transmit_data[15:0] [10]
    27/43: $0\transmit_data[15:0] [11]
    28/43: $0\transmit_data[15:0] [12]
    29/43: $0\transmit_data[15:0] [13]
    30/43: $0\transmit_data[15:0] [14]
    31/43: $0\transmit_data[15:0] [15]
    32/43: $0\reg_addr[4:0] [0]
    33/43: $0\reg_addr[4:0] [2]
    34/43: $0\reg_addr[4:0] [3]
    35/43: $0\reg_addr[4:0] [4]
    36/43: $0\phy_addr[4:0] [0]
    37/43: $0\phy_addr[4:0] [2]
    38/43: $0\phy_addr[4:0] [3]
    39/43: $0\phy_addr[4:0] [4]
    40/43: $0\phy_addr[4:0] [1]
    41/43: $0\transmit_data[15:0] [1]
    42/43: $0\reg_addr[4:0] [1]
    43/43: $0\operation[0:0]
Creating decoders for process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:392$589'.
     1/1: $0\mdio_stat[0:0]
Creating decoders for process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:388$587'.
Creating decoders for process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580'.
     1/36: $9\mdio_nxt_st[3:0]
     2/36: $6\reset_temp_count[0:0]
     3/36: $6\inc_count[0:0]
     4/36: $8\mdio_nxt_st[3:0]
     5/36: $6\mdio_out[0:0]
     6/36: $5\reset_temp_count[0:0]
     7/36: $5\inc_count[0:0]
     8/36: $2\set_mdio_stat[0:0]
     9/36: $7\mdio_nxt_st[3:0]
    10/36: $2\mdio_out_en[0:0]
    11/36: $6\mdio_nxt_st[3:0]
    12/36: $5\mdio_out[0:0]
    13/36: $4\reset_temp_count[0:0]
    14/36: $4\inc_count[0:0]
    15/36: $5\mdio_nxt_st[3:0]
    16/36: $4\mdio_out[0:0]
    17/36: $3\reset_temp_count[0:0]
    18/36: $3\inc_count[0:0]
    19/36: $3\mdio_out[0:0]
    20/36: $2\mdio_out[0:0]
    21/36: $2\reset_temp_count[0:0]
    22/36: $4\mdio_nxt_st[3:0]
    23/36: $2\inc_count[0:0]
    24/36: $3\mdio_nxt_st[3:0]
    25/36: $2\mdio_nxt_st[3:0]
    26/36: $1\mdio_nxt_st[3:0]
    27/36: $1\clr_mdio_stat[0:0]
    28/36: $1\set_mdio_stat[0:0]
    29/36: $1\inc_count[0:0]
    30/36: $1\reset_temp_count[0:0]
    31/36: $1\read_data_mux_sel[0:0]
    32/36: $1\write_data_mux_sel[0:0]
    33/36: $1\regaddr_mux_sel[0:0]
    34/36: $1\phyaddr_mux_sel[0:0]
    35/36: $1\mdio_out[0:0]
    36/36: $1\mdio_out_en[0:0]
Creating decoders for process `\g_dpath_ctrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:112$569'.
     1/8: $0\g_rx_mem_addr_int[11:0] [11:2]
     2/8: $0\g_rx_mem_addr_int[11:0] [1:0]
     3/8: $0\bStartFlag[0:0]
     4/8: $0\g_rx_saddr[11:0]
     5/8: $0\g_rx_desc_data[31:0]
     6/8: $0\g_rx_desc_discard[0:0]
     7/8: $0\g_rx_desc_req[0:0]
     8/8: $0\g_rx_block_rxrd[0:0]
Creating decoders for process `\g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:169$566'.
     1/2: $0\dfl_cntr[8:0] [8]
     2/2: $0\dfl_cntr[8:0] [7:0]
Creating decoders for process `\g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:97$562'.
     1/11: $5\nxt_dfl_st[5:0]
     2/11: $4\rx_dfl_dn[0:0]
     3/11: $4\nxt_dfl_st[5:0]
     4/11: $3\rx_dfl_dn[0:0]
     5/11: $3\nxt_dfl_st[5:0]
     6/11: $2\strt_dfl[0:0]
     7/11: $2\nxt_dfl_st[5:0]
     8/11: $2\rx_dfl_dn[0:0]
     9/11: $1\rx_dfl_dn[0:0]
    10/11: $1\nxt_dfl_st[5:0]
    11/11: $1\strt_dfl[0:0]
Creating decoders for process `\g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:85$560'.
     1/1: $0\curr_dfl_st[5:0]
Creating decoders for process `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:183$558'.
     1/1: $0\phy_tx_en_d[0:0]
Creating decoders for process `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:162$551'.
     1/1: $0\dfl_cntr[7:0]
Creating decoders for process `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:105$546'.
     1/9: $4\nxt_dfl_st[5:0]
     2/9: $3\dfl_dn[0:0]
     3/9: $3\nxt_dfl_st[5:0]
     4/9: $2\strt_dfl[0:0]
     5/9: $2\nxt_dfl_st[5:0]
     6/9: $2\dfl_dn[0:0]
     7/9: $1\dfl_dn[0:0]
     8/9: $1\nxt_dfl_st[5:0]
     9/9: $1\strt_dfl[0:0]
Creating decoders for process `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:93$544'.
     1/1: $0\curr_dfl_st[5:0]
Creating decoders for process `$paramod\bit_register\RESET_DEFAULT=1'0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:75$3667'.
     1/1: $0\data_out[0:0]
Creating decoders for process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
     1/16: $0\pkt_status[15:0] [15:7]
     2/16: $0\pkt_status[15:0] [6:4]
     3/16: $0\pkt_status[15:0] [3:2]
     4/16: $0\pkt_status[15:0] [1:0]
     5/16: $0\ip_sa_match[0:0]
     6/16: $0\udpf[0:0]
     7/16: $0\tcpf[0:0]
     8/16: $0\arpf[0:0]
     9/16: $0\ipv4f[0:0]
    10/16: $0\mac_sa_match[0:0]
    11/16: $0\mac_sa_mc[0:0]
    12/16: $0\mac_sa_bc[0:0]
    13/16: $0\mac_da_match[0:0]
    14/16: $0\mac_da_mc[0:0]
    15/16: $0\mac_da_bc[0:0]
    16/16: $0\ip_da_match[0:0]
Creating decoders for process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:139$260'.
     1/4: $0\pkt_done[0:0]
     2/4: $0\bcnt[11:0]
     3/4: $0\pkt_drop_ind[0:0]
     4/4: $0\pkt_len[11:0]
Creating decoders for process `\double_sync_low.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:69$258'.
     1/3: $0\in_data_3s[0:0]
     2/3: $0\in_data_2s[0:0]
     3/3: $0\in_data_s[0:0]
Creating decoders for process `\half_dup_dble_reg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/dble_reg.v:67$256'.
     1/3: $0\d_sync_out[0:0]
     2/3: $0\s2_sync_out[0:0]
     3/3: $0\s1_sync_out[0:0]
Creating decoders for process `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:173$254'.
     1/1: $0\clkgen_ps[2:0]
Creating decoders for process `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:137$247'.
     1/2: $0\risc_reset[0:0]
     2/2: $0\gen_resetn[0:0]
Creating decoders for process `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:123$244'.
     1/1: $0\pll_done[0:0]
Creating decoders for process `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:102$239'.
     1/1: $0\pll_count[11:0]
Creating decoders for process `$paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:122$3664'.
     1/1: $0\data_out[0:0]

63.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_taddr_master_t[0]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_taddr_master_t[1]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_taddr_master_t[2]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_taddr_master_t[3]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_taddr_master_t[4]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_din_master_t[0]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_din_master_t[1]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_din_master_t[2]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_din_master_t[3]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_adr_master_t[0]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_adr_master_t[1]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_adr_master_t[2]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_adr_master_t[3]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_be_master_t[0]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_be_master_t[1]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_be_master_t[2]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_be_master_t[3]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_dout_slave_t[0]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_dout_slave_t[1]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_dout_slave_t[2]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_dout_slave_t[3]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_din_master_t[4]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_adr_master_t[4]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_be_master_t[4]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_dout_slave_t[4]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_stb_slave' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_we_slave' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_ack_master' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_cyc_slave' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_err_master' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_rty_master' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\k' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\l' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_dout_master_t[0]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_dout_master_t[1]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_dout_master_t[2]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_dout_master_t[3]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_din_slave_t[0]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_din_slave_t[1]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_din_slave_t[2]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_din_slave_t[3]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_adr_slave_t[0]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_adr_slave_t[1]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_adr_slave_t[2]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_adr_slave_t[3]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_be_slave_t[0]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_be_slave_t[1]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_be_slave_t[2]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_be_slave_t[3]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_dout_master_t[4]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_din_slave_t[4]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_adr_slave_t[4]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\wbd_be_slave_t[4]' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4318_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4318_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4319_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4319_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4320_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4320_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4321_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4321_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4322_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_dout_slave_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:306$4322_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4323_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4323_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4324_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4324_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4325_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4325_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4326_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4326_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4327_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4327_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4328_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4328_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4329_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4329_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4330_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4330_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4331_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4331_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4332_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4332_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4333_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4333_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4334_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4334_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4335_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4335_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4336_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4336_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4337_ADDR' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4337_DATA' from process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
No latch inferred for signal `\uart_cfg.\reg_out' from process `\uart_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:208$3064'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:234$4027.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:234$4035.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:234$4035.grey' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:234$4035.grey_8' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:234$4035.bin_8' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:260$4036.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:260$4036.grey' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$4037.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$4037.grey' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$4038.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$4038.grey' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$4039.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$4039.grey' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:183$4021.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4207'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:183$4034.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4207'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:183$4034.wr_ptr' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4207'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:183$4034.rd_ptr' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4207'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:172$4020.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:172$4029.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:172$4029.grey' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:172$4029.grey_8' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:172$4029.bin_8' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:260$4030.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:260$4030.grey' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$4031.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$4031.grey' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$4032.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$4032.grey' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$4033.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$4033.grey' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:117$4014.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4171'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:117$4028.$result' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4171'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:117$4028.wr_ptr' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4171'.
No latch inferred for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:117$4028.rd_ptr' from process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4171'.
No latch inferred for signal `\spi_cfg.\reg_out' from process `\spi_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:214$2905'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:234$3798.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:234$3806.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:234$3806.grey' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:234$3806.grey_8' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:234$3806.bin_8' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:260$3807.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:260$3807.grey' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$3808.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$3808.grey' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$3809.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$3809.grey' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$3810.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$3810.grey' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:183$3792.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3978'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:183$3805.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3978'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:183$3805.wr_ptr' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3978'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:183$3805.rd_ptr' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3978'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:172$3791.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:172$3800.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:172$3800.grey' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:172$3800.grey_8' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\grey2bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:172$3800.bin_8' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:260$3801.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:260$3801.grey' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$3802.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$3802.grey' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$3803.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:262$3803.grey' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$3804.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:263$3804.grey' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:117$3785.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3942'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:117$3799.$result' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3942'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:117$3799.wr_ptr' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3942'.
No latch inferred for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\get_cnt$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:117$3799.rd_ptr' from process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3942'.
No latch inferred for signal `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.\reg_out' from process `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:360$3745'.
No latch inferred for signal `\oc8051_sp.\sp_out' from process `\oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:108$2664'.
No latch inferred for signal `\oc8051_sp.\sp_w' from process `\oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:98$2661'.
No latch inferred for signal `\oc8051_ram_top.\wr_data_m' from process `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:203$2543'.
No latch inferred for signal `\oc8051_ram_top.\wr_addr_m' from process `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:195$2542'.
No latch inferred for signal `\oc8051_ram_top.\rd_addr_m' from process `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:187$2541'.
No latch inferred for signal `\oc8051_memory_interface.\pcs_result' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:918$2296'.
Latch inferred for signal `\oc8051_memory_interface.\pcs_cy' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:918$2296': $auto$proc_dlatch.cc:427:proc_dlatch$18627
No latch inferred for signal `\oc8051_memory_interface.\op_length' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:684$2270'.
No latch inferred for signal `\oc8051_memory_interface.\op1_o' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:645$2261'.
No latch inferred for signal `\oc8051_memory_interface.\op2_o' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:645$2261'.
No latch inferred for signal `\oc8051_memory_interface.\op3_o' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:645$2261'.
No latch inferred for signal `\oc8051_memory_interface.\op1_xt' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:625$2259'.
No latch inferred for signal `\oc8051_memory_interface.\op2_xt' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:625$2259'.
No latch inferred for signal `\oc8051_memory_interface.\op3_xt' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:625$2259'.
No latch inferred for signal `\oc8051_memory_interface.\op1_out' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:614$2256'.
No latch inferred for signal `\oc8051_memory_interface.\op1' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:573$2255'.
No latch inferred for signal `\oc8051_memory_interface.\op2' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:573$2255'.
No latch inferred for signal `\oc8051_memory_interface.\op3' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:573$2255'.
No latch inferred for signal `\oc8051_memory_interface.\wr_ind' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:445$2237'.
No latch inferred for signal `\oc8051_memory_interface.\wr_addr' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:424$2232'.
No latch inferred for signal `\oc8051_memory_interface.\rd_addr' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:404$2231'.
No latch inferred for signal `\oc8051_memory_interface.\bit_out' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:387$2228'.
No latch inferred for signal `\oc8051_memory_interface.\iram_out' from process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:387$2228'.
No latch inferred for signal `\oc8051_int.$mem2reg_rd$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:118$1816_DATA' from process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:0$2211'.
No latch inferred for signal `\oc8051_int.$mem2reg_rd$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:116$1815_DATA' from process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:0$2208'.
No latch inferred for signal `\oc8051_indi_addr.$mem2reg_rd$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:118$1796_DATA' from process `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:0$1806'.
No latch inferred for signal `\oc8051_decoder.\bit_addr' from process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:169$1744'.
No latch inferred for signal `\oc8051_decoder.\pc_wr' from process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:169$1744'.
No latch inferred for signal `\oc8051_decoder.\rmw' from process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:169$1744'.
No latch inferred for signal `\oc8051_decoder.\comp_sel' from process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:169$1744'.
No latch inferred for signal `\oc8051_decoder.\pc_sel' from process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:169$1744'.
No latch inferred for signal `\oc8051_decoder.\ram_rd_sel' from process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:169$1744'.
No latch inferred for signal `\oc8051_decoder.\stb_i' from process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:169$1744'.
No latch inferred for signal `\oc8051_cy_select.\data_out' from process `\oc8051_cy_select.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_cy_select.v:76$1725'.
No latch inferred for signal `\oc8051_comp.\eq_r' from process `\oc8051_comp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_comp.v:90$1722'.
No latch inferred for signal `\oc8051_alu.\idesCy' from process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:165$1652'.
No latch inferred for signal `\oc8051_alu.\idesAc' from process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:165$1652'.
No latch inferred for signal `\oc8051_alu.\idesOv' from process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:165$1652'.
No latch inferred for signal `\oc8051_alu.\ides1' from process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:165$1652'.
No latch inferred for signal `\oc8051_alu.\ides2' from process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:165$1652'.
No latch inferred for signal `\oc8051_alu.\enable_mul' from process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:165$1652'.
No latch inferred for signal `\oc8051_alu.\enable_div' from process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:165$1652'.
Latch inferred for signal `\oc8051_alu.\da_tmp' from process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:165$1652': $auto$proc_dlatch.cc:427:proc_dlatch$18638
No latch inferred for signal `\oc8051_alu_src_sel.\src3' from process `\oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:131$1636'.
No latch inferred for signal `\oc8051_alu_src_sel.\src2' from process `\oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:114$1635'.
No latch inferred for signal `\oc8051_alu_src_sel.\src1' from process `\oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:95$1634'.
No latch inferred for signal `\oc8051_acc.\acc' from process `\oc8051_acc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:104$1632'.
No latch inferred for signal `\g_tx_fsm.\tx_byte' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:727$1612'.
No latch inferred for signal `\g_tx_fsm.\tx_fcs_dn' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:638$1600'.
No latch inferred for signal `\g_tx_fsm.\nxt_fcs_st' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:638$1600'.
No latch inferred for signal `\g_tx_fsm.\fcs_active' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:638$1600'.
No latch inferred for signal `\g_tx_fsm.\init_fcs_select' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:638$1600'.
No latch inferred for signal `\g_tx_fsm.\clr_bad_fcs' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:638$1600'.
No latch inferred for signal `\g_tx_fsm.\tx_lst_xfr_fcs' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:638$1600'.
No latch inferred for signal `\g_tx_fsm.\set_fifo_undrn' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\nxt_dt_st' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\clr_pad_byte' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\set_bad_fcs' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\tx_fsm_rd' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\tx_byte_valid' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\strt_fcs' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\set_pad_byte' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\e_tx_sts_vld' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\strt_preamble' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\tx_lst_xfr_dt' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\commit_read' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\set_max_retry_reached' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\clr_fifo_undrn' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\clr_first_dfl' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_fsm.\set_first_dfl' from process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
No latch inferred for signal `\g_tx_crc32.\next_crc' from process `\g_tx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v:120$1251'.
No latch inferred for signal `\g_rx_fsm.\first_dword' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:734$1162'.
No latch inferred for signal `\g_rx_fsm.\clr_rx_error_from_rx_fsm' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\commit_write' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\rewind_write' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\send_crc' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\rcv_pad_data' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\reset_tmp_count' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\ld_length_byte_1' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\ld_length_byte_2' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\set_crc_error' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\set_byte_allgn_error' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\e_rx_sts_vld' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\dec_data_len' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\dec_pad_len' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\gen_eop' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\set_frm_lngth_error' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\set_incomplete_frm' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\byte_boundary' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\error' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\check_padding_in' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\rx_fsm_nxt_st' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\inc_shift_counter' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\send_data_to_fifo' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\lengthfield_error' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\addr_stat_chk' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\set_tag1_flag' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_fsm.\set_tag2_flag' from process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
No latch inferred for signal `\g_rx_crc32.\crc_ok_ul' from process `\g_rx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:277$1110'.
No latch inferred for signal `\g_rx_crc32.\next_crc' from process `\g_rx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:127$841'.
No latch inferred for signal `\g_mii_intf.\strt_rcv_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:732$781'.
No latch inferred for signal `\g_mii_intf.\end_rcv_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:732$781'.
No latch inferred for signal `\g_mii_intf.\rcv_valid_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:732$781'.
No latch inferred for signal `\g_mii_intf.\mii_rx_nxt_st' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:732$781'.
No latch inferred for signal `\g_mii_intf.\rcv_err_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:732$781'.
No latch inferred for signal `\g_mii_intf.\mi2rx_end_frame_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:732$781'.
No latch inferred for signal `\g_mii_intf.\mi2rx_extend_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:732$781'.
No latch inferred for signal `\g_mii_intf.\mi2rx_extend_err_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:732$781'.
No latch inferred for signal `\g_mii_intf.\mii_tx_nxt_st' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301$609'.
No latch inferred for signal `\g_mii_intf.\tx_en_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301$609'.
No latch inferred for signal `\g_mii_intf.\tx_err_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301$609'.
No latch inferred for signal `\g_mii_intf.\tx_ext_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301$609'.
No latch inferred for signal `\g_mii_intf.\tx_pre_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301$609'.
No latch inferred for signal `\g_mii_intf.\tx_sfd_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301$609'.
No latch inferred for signal `\g_mii_intf.\tx_xfr_ack_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301$609'.
No latch inferred for signal `\g_mii_intf.\inc_preamble_cntr' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301$609'.
No latch inferred for signal `\g_mii_intf.\rst_preamble_cntr' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301$609'.
No latch inferred for signal `\g_mii_intf.\rx_dv_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:256$603'.
No latch inferred for signal `\g_mii_intf.\rx_er_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:256$603'.
No latch inferred for signal `\g_mii_intf.\rxd_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:256$603'.
No latch inferred for signal `\g_mii_intf.\crs_in' from process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:256$603'.
No latch inferred for signal `\g_md_intf.\mdio_cmd_done' from process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:388$587'.
No latch inferred for signal `\g_md_intf.\mdio_out_en' from process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580'.
No latch inferred for signal `\g_md_intf.\mdio_out' from process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580'.
No latch inferred for signal `\g_md_intf.\mdio_nxt_st' from process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580'.
No latch inferred for signal `\g_md_intf.\phyaddr_mux_sel' from process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580'.
No latch inferred for signal `\g_md_intf.\regaddr_mux_sel' from process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580'.
No latch inferred for signal `\g_md_intf.\write_data_mux_sel' from process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580'.
No latch inferred for signal `\g_md_intf.\read_data_mux_sel' from process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580'.
No latch inferred for signal `\g_md_intf.\reset_temp_count' from process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580'.
No latch inferred for signal `\g_md_intf.\inc_count' from process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580'.
No latch inferred for signal `\g_md_intf.\set_mdio_stat' from process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580'.
No latch inferred for signal `\g_md_intf.\clr_mdio_stat' from process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580'.
No latch inferred for signal `\g_deferral_rx.\nxt_dfl_st' from process `\g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:97$562'.
No latch inferred for signal `\g_deferral_rx.\strt_dfl' from process `\g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:97$562'.
No latch inferred for signal `\g_deferral_rx.\rx_dfl_dn' from process `\g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:97$562'.
No latch inferred for signal `\g_deferral.\nxt_dfl_st' from process `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:105$546'.
No latch inferred for signal `\g_deferral.\dfl_dn' from process `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:105$546'.
No latch inferred for signal `\g_deferral.\strt_dfl' from process `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:105$546'.

63.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000.\reg_trig_cntr' using process `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:98$3655'.
  created $adff cell `$procdff$18639' with positive edge clock and negative level reset.
Creating register for signal `$paramod\stat_counter\CWD=s32'00000000000000000000000000000100.\reg_trig_cntr' using process `$paramod\stat_counter\CWD=s32'00000000000000000000000000000100.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:98$3646'.
  created $adff cell `$procdff$18640' with positive edge clock and negative level reset.
Creating register for signal `$paramod\clk_ctl\WD=s32'00000000000000000000000000000001.\high_count' using process `$paramod\clk_ctl\WD=s32'00000000000000000000000000000001.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3637'.
  created $adff cell `$procdff$18641' with positive edge clock and negative level reset.
Creating register for signal `$paramod\clk_ctl\WD=s32'00000000000000000000000000000001.\low_count' using process `$paramod\clk_ctl\WD=s32'00000000000000000000000000000001.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3637'.
  created $adff cell `$procdff$18642' with positive edge clock and negative level reset.
Creating register for signal `$paramod\clk_ctl\WD=s32'00000000000000000000000000000001.\mclk_div' using process `$paramod\clk_ctl\WD=s32'00000000000000000000000000000001.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3637'.
  created $adff cell `$procdff$18643' with positive edge clock and negative level reset.
Creating register for signal `$paramod\clk_ctl\WD=s32'00000000000000000000000000000010.\high_count' using process `$paramod\clk_ctl\WD=s32'00000000000000000000000000000010.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3628'.
  created $adff cell `$procdff$18644' with positive edge clock and negative level reset.
Creating register for signal `$paramod\clk_ctl\WD=s32'00000000000000000000000000000010.\low_count' using process `$paramod\clk_ctl\WD=s32'00000000000000000000000000000010.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3628'.
  created $adff cell `$procdff$18645' with positive edge clock and negative level reset.
Creating register for signal `$paramod\clk_ctl\WD=s32'00000000000000000000000000000010.\mclk_div' using process `$paramod\clk_ctl\WD=s32'00000000000000000000000000000010.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3628'.
  created $adff cell `$procdff$18646' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\master_busy' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18647' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\slave_busy' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18648' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\cur_target_id' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18649' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\i' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $dff cell `$procdff$18652' with positive edge clock.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\master_mx_id[0]' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $dff cell `$procdff$18655' with positive edge clock.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\master_mx_id[1]' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $dff cell `$procdff$18658' with positive edge clock.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\master_mx_id[2]' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $dff cell `$procdff$18661' with positive edge clock.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\master_mx_id[3]' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $dff cell `$procdff$18664' with positive edge clock.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\slave_mx_id[0]' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $dff cell `$procdff$18667' with positive edge clock.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\slave_mx_id[1]' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $dff cell `$procdff$18670' with positive edge clock.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\slave_mx_id[2]' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $dff cell `$procdff$18673' with positive edge clock.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\slave_mx_id[3]' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $dff cell `$procdff$18676' with positive edge clock.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4288' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18677' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4289' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18678' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4290' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18679' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4291' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18680' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4292' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18681' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4293' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18682' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4294' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18683' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4295' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18684' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4296' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18685' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4297' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18686' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4298' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18687' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4299' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18688' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4300' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18689' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4301' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18690' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4302' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18691' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4303' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18692' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4304' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18693' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4305' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18694' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4306' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18695' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4307' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18696' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4308' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18697' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4309' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18698' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4310' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18699' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4311' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18700' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4312' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18701' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4313' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18702' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:366$4314' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18703' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4315' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18704' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4316' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18705' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:374$4317' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18706' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\master_mx_id[4]' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $dff cell `$procdff$18709' with positive edge clock.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.\slave_mx_id[4]' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $dff cell `$procdff$18712' with positive edge clock.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4338_ADDR' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18713' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4338_DATA' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18714' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4339_ADDR' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18715' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4339_DATA' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18716' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4340_ADDR' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18717' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4340_DATA' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18718' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4341_ADDR' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18719' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4341_DATA' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18720' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4342_ADDR' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18721' with positive edge clock and negative level reset.
Creating register for signal `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$mem2reg_wr$\slave_mx_id$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:365$4342_DATA' using process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
  created $adff cell `$procdff$18722' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.\state' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
  created $adff cell `$procdff$18723' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.\cnt' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
  created $dff cell `$procdff$18726' with positive edge clock.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.\mem_wr' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
  created $adff cell `$procdff$18727' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.\mem_din' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
  created $adff cell `$procdff$18728' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.\wbo_stb' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
  created $adff cell `$procdff$18729' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.\wbo_we' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
  created $adff cell `$procdff$18730' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.\wbo_taddr' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
  created $adff cell `$procdff$18731' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.\wbo_addr' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
  created $adff cell `$procdff$18732' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.\wbo_be' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
  created $adff cell `$procdff$18733' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.\wbo_cyc' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
  created $adff cell `$procdff$18734' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.\mem_addr' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
  created $adff cell `$procdff$18735' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.\desc_ptr' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
  created $adff cell `$procdff$18736' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.\tWrData' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
  created $adff cell `$procdff$18737' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.\state' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
  created $adff cell `$procdff$18738' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.\wbo_stb' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
  created $adff cell `$procdff$18739' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.\wbo_we' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
  created $adff cell `$procdff$18740' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.\wbo_taddr' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
  created $adff cell `$procdff$18741' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.\wbo_addr' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
  created $adff cell `$procdff$18742' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.\wbo_be' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
  created $adff cell `$procdff$18743' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.\wbo_cyc' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
  created $adff cell `$procdff$18744' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.\desc_ptr' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
  created $adff cell `$procdff$18745' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.\tWrData' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
  created $adff cell `$procdff$18746' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.\mem_rd' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
  created $adff cell `$procdff$18747' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.\desc_ack' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
  created $adff cell `$procdff$18748' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.\wbo_din' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
  created $adff cell `$procdff$18749' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.\mem_eop_l' using process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
  created $adff cell `$procdff$18750' with positive edge clock and negative level reset.
Creating register for signal `\uart_txfsm.\so' using process `\uart_txfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:101$3130'.
  created $adff cell `$procdff$18751' with positive edge clock and negative level reset.
Creating register for signal `\uart_txfsm.\fifo_rd' using process `\uart_txfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:101$3130'.
  created $adff cell `$procdff$18752' with positive edge clock and negative level reset.
Creating register for signal `\uart_txfsm.\cnt' using process `\uart_txfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:101$3130'.
  created $adff cell `$procdff$18753' with positive edge clock and negative level reset.
Creating register for signal `\uart_txfsm.\txstate' using process `\uart_txfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:101$3130'.
  created $adff cell `$procdff$18754' with positive edge clock and negative level reset.
Creating register for signal `\uart_txfsm.\txdata' using process `\uart_txfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:101$3130'.
  created $adff cell `$procdff$18755' with positive edge clock and negative level reset.
Creating register for signal `\uart_txfsm.\divcnt' using process `\uart_txfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:101$3130'.
  created $adff cell `$procdff$18756' with positive edge clock and negative level reset.
Creating register for signal `\uart_rxfsm.\error_ind' using process `\uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
  created $adff cell `$procdff$18757' with positive edge clock and negative level reset.
Creating register for signal `\uart_rxfsm.\fifo_data' using process `\uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
  created $adff cell `$procdff$18758' with positive edge clock and negative level reset.
Creating register for signal `\uart_rxfsm.\fifo_wr' using process `\uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
  created $adff cell `$procdff$18759' with positive edge clock and negative level reset.
Creating register for signal `\uart_rxfsm.\cnt' using process `\uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
  created $adff cell `$procdff$18760' with positive edge clock and negative level reset.
Creating register for signal `\uart_rxfsm.\offset' using process `\uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
  created $adff cell `$procdff$18761' with positive edge clock and negative level reset.
Creating register for signal `\uart_rxfsm.\rxpos' using process `\uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
  created $adff cell `$procdff$18762' with positive edge clock and negative level reset.
Creating register for signal `\uart_rxfsm.\rxstate' using process `\uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
  created $adff cell `$procdff$18763' with positive edge clock and negative level reset.
Creating register for signal `\uart_rxfsm.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:152$3075' using process `\uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
  created $adff cell `$procdff$18764' with positive edge clock and negative level reset.
Creating register for signal `\uart_rxfsm.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:152$3076' using process `\uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
  created $adff cell `$procdff$18765' with positive edge clock and negative level reset.
Creating register for signal `\uart_rxfsm.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:152$3077' using process `\uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
  created $adff cell `$procdff$18766' with positive edge clock and negative level reset.
Creating register for signal `\uart_rxfsm.$lookahead\fifo_data$3078' using process `\uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
  created $adff cell `$procdff$18767' with positive edge clock and negative level reset.
Creating register for signal `\uart_cfg.\reg_rdata' using process `\uart_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:150$2994'.
  created $adff cell `$procdff$18768' with positive edge clock and negative level reset.
Creating register for signal `\uart_cfg.\reg_ack' using process `\uart_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:150$2994'.
  created $adff cell `$procdff$18769' with positive edge clock and negative level reset.
Creating register for signal `\toggle_sync.\s1_out_req' using process `\toggle_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:76$2985'.
  created $adff cell `$procdff$18770' with positive edge clock and negative level reset.
Creating register for signal `\toggle_sync.\s2_out_req' using process `\toggle_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:76$2985'.
  created $adff cell `$procdff$18771' with positive edge clock and negative level reset.
Creating register for signal `\toggle_sync.\out_flag' using process `\toggle_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:63$2979'.
  created $adff cell `$procdff$18772' with positive edge clock and negative level reset.
Creating register for signal `\toggle_sync.\in_flag' using process `\toggle_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:57$2975'.
  created $adff cell `$procdff$18773' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\sync_wr_ptr_0' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:224$4169'.
  created $adff cell `$procdff$18774' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\sync_wr_ptr_1' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:224$4169'.
  created $adff cell `$procdff$18775' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\grey_rd_ptr' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18776' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\rd_ptr' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18777' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\empty_q' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18778' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.$result' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18779' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.bin' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18780' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.bin_8' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18781' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$4022.grey_8' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18782' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4023.$result' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18783' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4023.bin' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18784' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4024.$result' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18785' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4024.bin' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18786' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4025.$result' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18787' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4025.bin' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18788' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4026.$result' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18789' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4026.bin' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
  created $adff cell `$procdff$18790' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\sync_rd_ptr_0' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:161$4107'.
  created $adff cell `$procdff$18791' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\sync_rd_ptr_1' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:161$4107'.
  created $adff cell `$procdff$18792' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_ADDR' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:151$4100'.
  created $dff cell `$procdff$18793' with positive edge clock.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_DATA' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:151$4100'.
  created $dff cell `$procdff$18794' with positive edge clock.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:151$4100'.
  created $dff cell `$procdff$18795' with positive edge clock.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\wr_ptr' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18796' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\grey_wr_ptr' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18797' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\full_q' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18798' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.$result' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18799' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.bin' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18800' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.bin_8' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18801' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$4015.grey_8' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18802' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4016.$result' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18803' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4016.bin' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18804' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4017.$result' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18805' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4017.bin' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18806' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4018.$result' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18807' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4018.bin' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18808' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4019.$result' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18809' with positive edge clock and negative level reset.
Creating register for signal `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$4019.bin' using process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
  created $adff cell `$procdff$18810' with positive edge clock and negative level reset.
Creating register for signal `\spi_if.\si_reg' using process `\spi_if.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:118$2955'.
  created $adff cell `$procdff$18811' with positive edge clock and negative level reset.
Creating register for signal `\spi_if.\so' using process `\spi_if.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:93$2953'.
  created $adff cell `$procdff$18812' with positive edge clock and negative level reset.
Creating register for signal `\spi_if.\so_reg' using process `\spi_if.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:93$2953'.
  created $adff cell `$procdff$18813' with positive edge clock and negative level reset.
Creating register for signal `\spi_ctl.\cfg_dataout' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
  created $adff cell `$procdff$18814' with positive edge clock and negative level reset.
Creating register for signal `\spi_ctl.\cs_int_n' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
  created $adff cell `$procdff$18815' with positive edge clock and negative level reset.
Creating register for signal `\spi_ctl.\load_byte' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
  created $adff cell `$procdff$18816' with positive edge clock and negative level reset.
Creating register for signal `\spi_ctl.\shift_in' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
  created $adff cell `$procdff$18817' with positive edge clock and negative level reset.
Creating register for signal `\spi_ctl.\op_done' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
  created $dff cell `$procdff$18820' with positive edge clock.
Creating register for signal `\spi_ctl.\sck_cnt' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
  created $adff cell `$procdff$18821' with positive edge clock and negative level reset.
Creating register for signal `\spi_ctl.\spiif_cs' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
  created $adff cell `$procdff$18822' with positive edge clock and negative level reset.
Creating register for signal `\spi_ctl.\shift_enb' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
  created $adff cell `$procdff$18823' with positive edge clock and negative level reset.
Creating register for signal `\spi_ctl.\clr_sck_cnt' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
  created $adff cell `$procdff$18824' with positive edge clock and negative level reset.
Creating register for signal `\spi_ctl.\sck_out_en' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
  created $adff cell `$procdff$18825' with positive edge clock and negative level reset.
Creating register for signal `\spi_ctl.\byte_cnt' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
  created $adff cell `$procdff$18826' with positive edge clock and negative level reset.
Creating register for signal `\spi_ctl.\sck_pe' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:128$2914'.
  created $adff cell `$procdff$18827' with positive edge clock and negative level reset.
Creating register for signal `\spi_ctl.\sck_int' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:128$2914'.
  created $adff cell `$procdff$18828' with positive edge clock and negative level reset.
Creating register for signal `\spi_ctl.\sck_ne' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:128$2914'.
  created $adff cell `$procdff$18829' with positive edge clock and negative level reset.
Creating register for signal `\spi_ctl.\clk_cnt' using process `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:128$2914'.
  created $adff cell `$procdff$18830' with positive edge clock and negative level reset.
Creating register for signal `\spi_cfg.\reg_rdata' using process `\spi_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:156$2835'.
  created $adff cell `$procdff$18831' with positive edge clock and negative level reset.
Creating register for signal `\spi_cfg.\reg_ack' using process `\spi_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:156$2835'.
  created $adff cell `$procdff$18832' with positive edge clock and negative level reset.
Creating register for signal `\s2f_sync.\sync1_out' using process `\s2f_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/s2f_sync.v:64$2828'.
  created $adff cell `$procdff$18833' with positive edge clock and negative level reset.
Creating register for signal `\s2f_sync.\sync2_out' using process `\s2f_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/s2f_sync.v:64$2828'.
  created $adff cell `$procdff$18834' with positive edge clock and negative level reset.
Creating register for signal `\s2f_sync.\sync3_out' using process `\s2f_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/s2f_sync.v:64$2828'.
  created $adff cell `$procdff$18835' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\sync_wr_ptr_0' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:224$3940'.
  created $adff cell `$procdff$18836' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\sync_wr_ptr_1' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:224$3940'.
  created $adff cell `$procdff$18837' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\grey_rd_ptr' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18838' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\rd_ptr' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18839' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\empty_q' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18840' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.$result' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18841' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.bin' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18842' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.bin_8' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18843' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:202$3793.grey_8' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18844' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3794.$result' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18845' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3794.bin' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18846' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3795.$result' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18847' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3795.bin' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18848' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3796.$result' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18849' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3796.bin' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18850' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3797.$result' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18851' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3797.bin' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
  created $adff cell `$procdff$18852' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\sync_rd_ptr_0' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:161$3878'.
  created $adff cell `$procdff$18853' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\sync_rd_ptr_1' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:161$3878'.
  created $adff cell `$procdff$18854' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_ADDR' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:151$3871'.
  created $dff cell `$procdff$18855' with positive edge clock.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_DATA' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:151$3871'.
  created $dff cell `$procdff$18856' with positive edge clock.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:151$3871'.
  created $dff cell `$procdff$18857' with positive edge clock.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\wr_ptr' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18858' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\grey_wr_ptr' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18859' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\full_q' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18860' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.$result' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18861' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.bin' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18862' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.bin_8' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18863' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\bin2grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:136$3786.grey_8' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18864' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3787.$result' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18865' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3787.bin' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18866' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3788.$result' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18867' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3788.bin' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18868' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3789.$result' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18869' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3789.bin' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18870' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3790.$result' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18871' with positive edge clock and negative level reset.
Creating register for signal `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:247$3790.bin' using process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
  created $adff cell `$procdff$18872' with positive edge clock and negative level reset.
Creating register for signal `\stat_register.\data_out' using process `\stat_register.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:171$2825'.
  created $adff cell `$procdff$18873' with positive edge clock and negative level reset.
Creating register for signal `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.\int_md2cf_status' using process `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:609$3757'.
  created $adff cell `$procdff$18874' with positive edge clock and negative level reset.
Creating register for signal `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.\int_mdio_stat_out' using process `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:609$3757'.
  created $adff cell `$procdff$18875' with positive edge clock and negative level reset.
Creating register for signal `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.\reg_rdata' using process `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:302$3675'.
  created $adff cell `$procdff$18876' with positive edge clock and negative level reset.
Creating register for signal `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.\reg_ack' using process `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:302$3675'.
  created $adff cell `$procdff$18877' with positive edge clock and negative level reset.
Creating register for signal `$paramod\stat_register\RESET_DEFAULT=1'0.\data_out' using process `$paramod\stat_register\RESET_DEFAULT=1'0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:171$3669'.
  created $adff cell `$procdff$18878' with positive edge clock and negative level reset.
Creating register for signal `\oc8051_tc2.\t2_r' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:237$2811'.
  created $adff cell `$procdff$18879' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc2.\tc2_event' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:237$2811'.
  created $adff cell `$procdff$18880' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc2.\neg_trans' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:218$2810'.
  created $adff cell `$procdff$18881' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc2.\t2ex_r' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:218$2810'.
  created $adff cell `$procdff$18882' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc2.\rcap2l' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:200$2796'.
  created $adff cell `$procdff$18883' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc2.\rcap2h' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:200$2796'.
  created $adff cell `$procdff$18884' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc2.\brate2' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:137$2775'.
  created $adff cell `$procdff$18885' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc2.\tl2' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:137$2775'.
  created $adff cell `$procdff$18886' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc2.\th2' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:137$2775'.
  created $adff cell `$procdff$18887' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc2.\tf2_set' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:137$2775'.
  created $adff cell `$procdff$18888' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc2.\t2con' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:117$2733'.
  created $adff cell `$procdff$18889' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc2.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:124$2728' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:117$2733'.
  created $adff cell `$procdff$18890' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc2.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:124$2729' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:117$2733'.
  created $adff cell `$procdff$18891' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc2.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:124$2730' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:117$2733'.
  created $adff cell `$procdff$18892' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc2.$lookahead\t2con$2732' using process `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:117$2733'.
  created $adff cell `$procdff$18893' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc.\t0_buff' using process `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:233$2727'.
  created $adff cell `$procdff$18894' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc.\t1_buff' using process `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:233$2727'.
  created $adff cell `$procdff$18895' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc.\tl1' using process `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:190$2714'.
  created $adff cell `$procdff$18896' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc.\th1' using process `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:190$2714'.
  created $adff cell `$procdff$18897' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc.\tf1_1' using process `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:190$2714'.
  created $adff cell `$procdff$18898' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc.\tf0' using process `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:129$2698'.
  created $adff cell `$procdff$18899' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc.\tl0' using process `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:129$2698'.
  created $adff cell `$procdff$18900' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc.\th0' using process `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:129$2698'.
  created $adff cell `$procdff$18901' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc.\tf1_0' using process `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:129$2698'.
  created $adff cell `$procdff$18902' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_tc.\tmod' using process `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:118$2693'.
  created $adff cell `$procdff$18903' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_sp.\pop' using process `\oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:119$2668'.
  created $adff cell `$procdff$18904' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_sp.\sp' using process `\oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:87$2660'.
  created $adff cell `$procdff$18905' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_sfr.\pres_ow' using process `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:708$2652'.
  created $adff cell `$procdff$18906' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_sfr.\prescaler' using process `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:708$2652'.
  created $adff cell `$procdff$18907' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_sfr.\bit_out' using process `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:656$2625'.
  created $adff cell `$procdff$18908' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_sfr.\wait_data' using process `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:568$2589'.
  created $adff cell `$procdff$18909' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_sfr.\dat0' using process `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:568$2589'.
  created $adff cell `$procdff$18910' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_sfr.\wr_bit_r' using process `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:538$2544'.
  created $adff cell `$procdff$18911' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_sfr.\adr0_r' using process `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:538$2544'.
  created $adff cell `$procdff$18912' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_sfr.\ram_wr_sel_r' using process `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:538$2544'.
  created $adff cell `$procdff$18913' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ram_top.\rd_en_r' using process `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:177$2540'.
  created $adff cell `$procdff$18914' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ram_top.\wr_data_r' using process `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:177$2540'.
  created $adff cell `$procdff$18915' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ram_top.\bit_addr_r' using process `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:167$2539'.
  created $adff cell `$procdff$18916' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ram_top.\bit_select' using process `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:167$2539'.
  created $adff cell `$procdff$18917' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ram_256x8_two_bist.\rd_data' using process `\oc8051_ram_256x8_two_bist.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:177$2529'.
  created $adff cell `$procdff$18918' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ram_256x8_two_bist.$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_ADDR' using process `\oc8051_ram_256x8_two_bist.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:169$2522'.
  created $dff cell `$procdff$18919' with positive edge clock.
Creating register for signal `\oc8051_ram_256x8_two_bist.$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_DATA' using process `\oc8051_ram_256x8_two_bist.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:169$2522'.
  created $dff cell `$procdff$18920' with positive edge clock.
Creating register for signal `\oc8051_ram_256x8_two_bist.$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_EN' using process `\oc8051_ram_256x8_two_bist.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:169$2522'.
  created $dff cell `$procdff$18921' with positive edge clock.
Creating register for signal `\oc8051_psw.\data' using process `\oc8051_psw.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:106$2485'.
  created $adff cell `$procdff$18922' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_psw.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:119$2476' using process `\oc8051_psw.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:106$2485'.
  created $adff cell `$procdff$18923' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_psw.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:119$2477' using process `\oc8051_psw.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:106$2485'.
  created $adff cell `$procdff$18924' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_psw.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:119$2478' using process `\oc8051_psw.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:106$2485'.
  created $adff cell `$procdff$18925' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_psw.$lookahead\data$2484' using process `\oc8051_psw.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:106$2485'.
  created $adff cell `$procdff$18926' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.\p0_out' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18927' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.\p1_out' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18928' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.\p2_out' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18929' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.\p3_out' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18930' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2330' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18931' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2331' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18932' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:200$2332' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18933' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2333' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18934' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2334' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18935' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:204$2335' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18936' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2336' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18937' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2337' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18938' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:208$2338' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18939' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2339' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18940' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2340' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18941' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:212$2341' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18942' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$lookahead\p0_out$2346' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18943' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$lookahead\p1_out$2347' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18944' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$lookahead\p2_out$2348' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18945' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_ports.$lookahead\p3_out$2349' using process `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
  created $adff cell `$procdff$18946' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_multiply.\cycle' using process `\oc8051_multiply.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:101$2328'.
  created $adff cell `$procdff$18947' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_multiply.\tmp_mul' using process `\oc8051_multiply.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:101$2328'.
  created $adff cell `$procdff$18948' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\inc_pc_r' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1159$2314'.
  created $adff cell `$procdff$18949' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\op1_r' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1134$2311'.
  created $adff cell `$procdff$18950' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\sp_r' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1134$2311'.
  created $adff cell `$procdff$18951' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\rd_addr_r' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1134$2311'.
  created $adff cell `$procdff$18952' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\dack_ir' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1134$2311'.
  created $adff cell `$procdff$18953' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\rn_r' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1134$2311'.
  created $adff cell `$procdff$18954' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\ri_r' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1134$2311'.
  created $adff cell `$procdff$18955' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\imm_r' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1134$2311'.
  created $adff cell `$procdff$18956' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\imm2_r' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1134$2311'.
  created $adff cell `$procdff$18957' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\pc_wr_r' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1134$2311'.
  created $adff cell `$procdff$18958' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\pc_wr_r2' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1134$2311'.
  created $adff cell `$procdff$18959' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\ddat_ir' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:973$2310'.
  created $adff cell `$procdff$18960' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\pc_buf' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:941$2307'.
  created $adff cell `$procdff$18961' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\pc' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:930$2301'.
  created $adff cell `$procdff$18962' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\int_buff' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:904$2294'.
  created $adff cell `$procdff$18963' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\int_buff1' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:897$2293'.
  created $adff cell `$procdff$18964' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\int_ack' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:886$2290'.
  created $adff cell `$procdff$18965' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\int_ack_buff' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:882$2289'.
  created $adff cell `$procdff$18966' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\int_ack_t' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:873$2284'.
  created $adff cell `$procdff$18967' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\int_vec_buff' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:873$2284'.
  created $adff cell `$procdff$18968' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\op_pos' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:847$2275'.
  created $adff cell `$procdff$18969' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\op2_buff' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:667$2269'.
  created $adff cell `$procdff$18970' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\op3_buff' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:667$2269'.
  created $adff cell `$procdff$18971' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\reti' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:660$2264'.
  created $adff cell `$procdff$18972' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\cdata' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:560$2253'.
  created $adff cell `$procdff$18973' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\cdone' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:560$2253'.
  created $adff cell `$procdff$18974' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\idat_cur' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:548$2248'.
  created $adff cell `$procdff$18975' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\idat_old' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:548$2248'.
  created $adff cell `$procdff$18976' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\dstb_o' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:494$2247'.
  created $adff cell `$procdff$18977' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\dwe_o' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:494$2247'.
  created $adff cell `$procdff$18978' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\ddat_o' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:494$2247'.
  created $adff cell `$procdff$18979' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\dadr_ot' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:494$2247'.
  created $adff cell `$procdff$18980' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\dmem_wait' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:494$2247'.
  created $adff cell `$procdff$18981' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\idat_ir' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:465$2242'.
  created $adff cell `$procdff$18982' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\istb_t' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:465$2242'.
  created $adff cell `$procdff$18983' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\imem_wait' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:465$2242'.
  created $adff cell `$procdff$18984' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\iadr_t' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:465$2242'.
  created $adff cell `$procdff$18985' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_memory_interface.\rd_ind' using process `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:437$2233'.
  created $adff cell `$procdff$18986' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\tf0_buff' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:348$2207'.
  created $adff cell `$procdff$18987' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\tf1_buff' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:348$2207'.
  created $adff cell `$procdff$18988' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\ie0_buff' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:348$2207'.
  created $adff cell `$procdff$18989' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\ie1_buff' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:348$2207'.
  created $adff cell `$procdff$18990' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\int_vec' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$18991' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\int_dept' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$18992' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\int_proc' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$18993' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\isrc[0]' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$18994' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\isrc[1]' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$18995' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\int_lev[0]' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$18996' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\int_lev[1]' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$18997' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:297$1817_ADDR' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$18998' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:297$1817_DATA' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$18999' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:301$1818_ADDR' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19000' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:301$1818_DATA' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19001' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:304$1819_ADDR' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19002' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:304$1819_DATA' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19003' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:307$1820_ADDR' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19004' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:307$1820_DATA' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19005' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_ADDR' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19006' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:310$1821_DATA' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19007' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_ADDR' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19008' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:313$1822_DATA' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19009' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_ADDR' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19010' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:316$1823_DATA' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19011' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:321$1824_ADDR' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19012' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\int_lev$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:321$1824_DATA' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19013' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:325$1825_ADDR' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19014' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:325$1825_DATA' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19015' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:328$1826_ADDR' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19016' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:328$1826_DATA' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19017' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_ADDR' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19018' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:331$1827_DATA' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19019' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_ADDR' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19020' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:334$1828_DATA' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19021' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_ADDR' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19022' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:337$1829_DATA' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19023' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_ADDR' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19024' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$mem2reg_wr$\isrc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:340$1830_DATA' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
  created $adff cell `$procdff$19025' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\tcon_ie1' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:262$1964'.
  created $adff cell `$procdff$19026' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\tcon_ie0' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:241$1944'.
  created $adff cell `$procdff$19027' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\tcon_tf0' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:222$1932'.
  created $adff cell `$procdff$19028' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\tcon_tf1' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:204$1920'.
  created $adff cell `$procdff$19029' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\tcon_s' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:185$1912'.
  created $adff cell `$procdff$19030' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\ie' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:172$1878'.
  created $adff cell `$procdff$19031' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:179$1812' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:172$1878'.
  created $adff cell `$procdff$19032' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:179$1813' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:172$1878'.
  created $adff cell `$procdff$19033' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:179$1814' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:172$1878'.
  created $adff cell `$procdff$19034' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$lookahead\ie$1877' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:172$1878'.
  created $adff cell `$procdff$19035' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.\ip' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:160$1843'.
  created $adff cell `$procdff$19036' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:167$1809' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:160$1843'.
  created $adff cell `$procdff$19037' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:167$1810' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:160$1843'.
  created $adff cell `$procdff$19038' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:167$1811' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:160$1843'.
  created $adff cell `$procdff$19039' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_int.$lookahead\ip$1842' using process `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:160$1843'.
  created $adff cell `$procdff$19040' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_indi_addr.\wr_bit_r' using process `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:122$1805'.
  created $adff cell `$procdff$19041' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_indi_addr.\buff[0]' using process `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:87$1797'.
  created $adff cell `$procdff$19042' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_indi_addr.\buff[1]' using process `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:87$1797'.
  created $adff cell `$procdff$19043' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_indi_addr.\buff[2]' using process `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:87$1797'.
  created $adff cell `$procdff$19044' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_indi_addr.\buff[3]' using process `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:87$1797'.
  created $adff cell `$procdff$19045' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_indi_addr.\buff[4]' using process `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:87$1797'.
  created $adff cell `$procdff$19046' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_indi_addr.\buff[5]' using process `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:87$1797'.
  created $adff cell `$procdff$19047' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_indi_addr.\buff[6]' using process `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:87$1797'.
  created $adff cell `$procdff$19048' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_indi_addr.\buff[7]' using process `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:87$1797'.
  created $adff cell `$procdff$19049' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_dptr.\data_hi' using process `\oc8051_dptr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_dptr.v:85$1786'.
  created $adff cell `$procdff$19050' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_dptr.\data_lo' using process `\oc8051_dptr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_dptr.v:85$1786'.
  created $adff cell `$procdff$19051' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_divide.\cycle' using process `\oc8051_divide.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:111$1784'.
  created $adff cell `$procdff$19052' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_divide.\tmp_div' using process `\oc8051_divide.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:111$1784'.
  created $adff cell `$procdff$19053' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_divide.\tmp_rem' using process `\oc8051_divide.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:111$1784'.
  created $adff cell `$procdff$19054' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_decoder.\ram_rd_sel_r' using process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2831$1764'.
  created $adff cell `$procdff$19055' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_decoder.\mem_act' using process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2813$1762'.
  created $adff cell `$procdff$19056' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_decoder.\state' using process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2764$1758'.
  created $adff cell `$procdff$19057' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_decoder.\op' using process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2758$1756'.
  created $adff cell `$procdff$19058' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_decoder.\wr' using process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:1317$1754'.
  created $adff cell `$procdff$19059' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_decoder.\wr_sfr' using process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:1317$1754'.
  created $adff cell `$procdff$19060' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_decoder.\cy_sel' using process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:1317$1754'.
  created $adff cell `$procdff$19061' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_decoder.\src_sel3' using process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:1317$1754'.
  created $adff cell `$procdff$19062' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_decoder.\psw_set' using process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:1317$1754'.
  created $adff cell `$procdff$19063' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_decoder.\src_sel2' using process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:1317$1754'.
  created $adff cell `$procdff$19064' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_decoder.\src_sel1' using process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:1317$1754'.
  created $adff cell `$procdff$19065' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_decoder.\alu_op' using process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:1317$1754'.
  created $adff cell `$procdff$19066' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_decoder.\ram_wr_sel' using process `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:1317$1754'.
  created $adff cell `$procdff$19067' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_b_register.\data_out' using process `\oc8051_b_register.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:79$1687'.
  created $adff cell `$procdff$19068' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_b_register.$bitselwrite$mask$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1683' using process `\oc8051_b_register.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:79$1687'.
  created $adff cell `$procdff$19069' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_b_register.$bitselwrite$data$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1684' using process `\oc8051_b_register.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:79$1687'.
  created $adff cell `$procdff$19070' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_b_register.$bitselwrite$sel$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:89$1685' using process `\oc8051_b_register.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:79$1687'.
  created $adff cell `$procdff$19071' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_b_register.$lookahead\data_out$1686' using process `\oc8051_b_register.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:79$1687'.
  created $adff cell `$procdff$19072' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_alu.\desCy' using process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:369$1682'.
  created $adff cell `$procdff$19073' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_alu.\desAc' using process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:369$1682'.
  created $adff cell `$procdff$19074' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_alu.\desOv' using process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:369$1682'.
  created $adff cell `$procdff$19075' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_alu.\des1' using process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:369$1682'.
  created $adff cell `$procdff$19076' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_alu.\des2' using process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:369$1682'.
  created $adff cell `$procdff$19077' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_alu.\des1_r' using process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:369$1682'.
  created $adff cell `$procdff$19078' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_alu.\ides1_r' using process `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:362$1681'.
  created $adff cell `$procdff$19079' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_alu_src_sel.\op1_r' using process `\oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:141$1637'.
  created $adff cell `$procdff$19080' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_alu_src_sel.\op2_r' using process `\oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:141$1637'.
  created $adff cell `$procdff$19081' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_alu_src_sel.\op3_r' using process `\oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:141$1637'.
  created $adff cell `$procdff$19082' with positive edge clock and positive level reset.
Creating register for signal `\oc8051_acc.\data_out' using process `\oc8051_acc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:125$1633'.
  created $adff cell `$procdff$19083' with positive edge clock and positive level reset.
Creating register for signal `\g_tx_fsm.\gen_tx_crc' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:764$1617'.
  created $adff cell `$procdff$19084' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\tx_fsm_dt_reg' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:704$1610'.
  created $adff cell `$procdff$19085' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\tx_end_frame_reg' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:704$1610'.
  created $adff cell `$procdff$19086' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\frm_padded' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:688$1608'.
  created $adff cell `$procdff$19087' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\fcs_mux_select' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:674$1605'.
  created $adff cell `$procdff$19088' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\tx_fcs_dn_reg' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:618$1598'.
  created $adff cell `$procdff$19089' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\strt_fcs_reg' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:618$1598'.
  created $adff cell `$procdff$19090' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\tx_lst_xfr_fcs_reg' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:618$1598'.
  created $adff cell `$procdff$19091' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\fifo_undrn' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:600$1596'.
  created $adff cell `$procdff$19092' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\send_bad_fcs' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:586$1593'.
  created $adff cell `$procdff$19093' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\curr_fcs_st' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:577$1591'.
  created $adff cell `$procdff$19094' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\s_p_d1' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:557$1586'.
  created $adff cell `$procdff$19095' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\s_p_d2' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:557$1586'.
  created $adff cell `$procdff$19096' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\s_p_d3' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:557$1586'.
  created $adff cell `$procdff$19097' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\tx_byte_cntr' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:535$1583'.
  created $adff cell `$procdff$19098' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\curr_dt_st' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:322$1564'.
  created $adff cell `$procdff$19099' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\cur_idle_st_del' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:308$1561'.
  created $adff cell `$procdff$19100' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\tx_sts_vld' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:266$1558'.
  created $adff cell `$procdff$19101' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\tx_sts_byte_cntr' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:266$1558'.
  created $adff cell `$procdff$19102' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\tx_sts_fifo_underrun' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:266$1558'.
  created $adff cell `$procdff$19103' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_fsm.\app_tx_rdy_dly' using process `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:241$1552'.
  created $adff cell `$procdff$19104' with positive edge clock and negative level reset.
Creating register for signal `\g_tx_crc32.\current_crc' using process `\g_tx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v:99$1249'.
  created $adff cell `$procdff$19105' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\buf_latch4' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1066$1245'.
  created $adff cell `$procdff$19106' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\buf_latch3' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1066$1245'.
  created $adff cell `$procdff$19107' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\buf_latch2' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1066$1245'.
  created $adff cell `$procdff$19108' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\buf_latch1' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1066$1245'.
  created $adff cell `$procdff$19109' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\buf_latch0' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1066$1245'.
  created $adff cell `$procdff$19110' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\rx2ap_rx_fsm_wrt' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1034$1218'.
  created $adff cell `$procdff$19111' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\rx2ap_rx_fsm_dt' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1034$1218'.
  created $adff cell `$procdff$19112' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\rx2ap_commit_write' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1034$1218'.
  created $adff cell `$procdff$19113' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\rx2ap_rewind_write' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1034$1218'.
  created $adff cell `$procdff$19114' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\bytes_to_fifo' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1017$1215'.
  created $adff cell `$procdff$19115' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\shift_counter' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1006$1212'.
  created $adff cell `$procdff$19116' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\crc_stat_reg' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:953$1203'.
  created $adff cell `$procdff$19117' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\rx_runt_pkt_reg' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:953$1203'.
  created $adff cell `$procdff$19118' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\large_pkt_reg' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:953$1203'.
  created $adff cell `$procdff$19119' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\rx_fifo_overrun_reg' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:953$1203'.
  created $adff cell `$procdff$19120' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\frm_length_err_reg' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:953$1203'.
  created $adff cell `$procdff$19121' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\lengthfield_err_reg' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:953$1203'.
  created $adff cell `$procdff$19122' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\length_sz_mismatch' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:953$1203'.
  created $adff cell `$procdff$19123' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\fifo_byte_count' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:909$1196'.
  created $adff cell `$procdff$19124' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\padding_needed' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:870$1190'.
  created $adff cell `$procdff$19125' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\padding_len_reg' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:870$1190'.
  created $adff cell `$procdff$19126' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\enable_channel' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:856$1186'.
  created $adff cell `$procdff$19127' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\rcv_length_reg' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:821$1184'.
  created $adff cell `$procdff$19128' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\length_counter' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:821$1184'.
  created $adff cell `$procdff$19129' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\dt_xfr_invalid' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:808$1180'.
  created $adff cell `$procdff$19130' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\rcv_byte_count' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:791$1178'.
  created $adff cell `$procdff$19131' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\commit_write_done' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:759$1167'.
  created $adff cell `$procdff$19132' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\error_seen' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:759$1167'.
  created $adff cell `$procdff$19133' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\crc_count' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:743$1164'.
  created $adff cell `$procdff$19134' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\first_byte_seen' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:299$1119'.
  created $adff cell `$procdff$19135' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\check_padding' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:282$1117'.
  created $adff cell `$procdff$19136' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\rx_fsm_cur_st' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:282$1117'.
  created $adff cell `$procdff$19137' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\rx_sts_vld' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:264$1115'.
  created $adff cell `$procdff$19138' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\rx_sts' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:264$1115'.
  created $adff cell `$procdff$19139' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_fsm.\rx_sts_vld_delayed' using process `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:264$1115'.
  created $adff cell `$procdff$19140' with positive edge clock and negative level reset.
Creating register for signal `\g_rx_crc32.\current_crc' using process `\g_rx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:106$839'.
  created $adff cell `$procdff$19141' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\rx_dv' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:928$837'.
  created $adff cell `$procdff$19142' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\mi2rx_strt_rcv' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:928$837'.
  created $adff cell `$procdff$19143' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\mi2rx_end_rcv' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:928$837'.
  created $adff cell `$procdff$19144' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\mi2rx_extend' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:928$837'.
  created $adff cell `$procdff$19145' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\mi2rx_frame_err' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:928$837'.
  created $adff cell `$procdff$19146' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\mi2rx_end_frame' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:928$837'.
  created $adff cell `$procdff$19147' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\mi2rx_extend_err' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:928$837'.
  created $adff cell `$procdff$19148' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\rx_er' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:928$837'.
  created $adff cell `$procdff$19149' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\rx_dv_del' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:928$837'.
  created $adff cell `$procdff$19150' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\mi2rx_rcv_vld' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:910$827'.
  created $adff cell `$procdff$19151' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\rx_sts_rx_er_reg' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:898$824'.
  created $adff cell `$procdff$19152' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\mi2rx_rx_byte_in' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:860$808'.
  created $adff cell `$procdff$19153' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\rxd' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:860$808'.
  created $adff cell `$procdff$19154' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\rxd_del' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:860$808'.
  created $adff cell `$procdff$19155' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\rx_xfr_cnt' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:850$805'.
  created $adff cell `$procdff$19156' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\mii_rx_cur_st' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:720$779'.
  created $adff cell `$procdff$19157' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\rx_dfl_dn_reg' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:672$699'.
  created $adff cell `$procdff$19158' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\tx_preamble_cnt_val' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:660$696'.
  created $adff cell `$procdff$19159' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\tx_dibit_in' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:639$686'.
  created $adff cell `$procdff$19160' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\tx_slot_xfr_cnt' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:608$675'.
  created $adff cell `$procdff$19161' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\phy_tx_en_dly' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:596$671'.
  created $adff cell `$procdff$19162' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\tx_xfr_cnt' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:584$668'.
  created $adff cell `$procdff$19163' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\d_receive_detect' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:576$666'.
  created $adff cell `$procdff$19164' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\phy_txd' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:554$650'.
  created $adff cell `$procdff$19165' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\phy_tx_en' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:530$629'.
  created $adff cell `$procdff$19166' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\phy_tx_er' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:530$629'.
  created $adff cell `$procdff$19167' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\mi2tx_byte_ack' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:530$629'.
  created $adff cell `$procdff$19168' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\mi2tx_slot_vld' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:530$629'.
  created $adff cell `$procdff$19169' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\lb_tx_en' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:530$629'.
  created $adff cell `$procdff$19170' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\lb_tx_er' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:530$629'.
  created $adff cell `$procdff$19171' with positive edge clock and negative level reset.
Creating register for signal `\g_mii_intf.\mii_tx_cur_st' using process `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:285$607'.
  created $adff cell `$procdff$19172' with positive edge clock and negative level reset.
Creating register for signal `\g_md_intf.\temp_count' using process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:534$601'.
  created $adff cell `$procdff$19173' with positive edge clock and negative level reset.
Creating register for signal `\g_md_intf.\mdio_outen_reg' using process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:519$599'.
  created $adff cell `$procdff$19174' with negative edge clock and negative level reset.
Creating register for signal `\g_md_intf.\mdio_out_reg' using process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:519$599'.
  created $adff cell `$procdff$19175' with negative edge clock and negative level reset.
Creating register for signal `\g_md_intf.\mdio_cur_st' using process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:502$595'.
  created $adff cell `$procdff$19176' with positive edge clock and negative level reset.
Creating register for signal `\g_md_intf.\reg_addr' using process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:406$591'.
  created $adff cell `$procdff$19177' with positive edge clock and negative level reset.
Creating register for signal `\g_md_intf.\operation' using process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:406$591'.
  created $adff cell `$procdff$19178' with positive edge clock and negative level reset.
Creating register for signal `\g_md_intf.\phy_addr' using process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:406$591'.
  created $adff cell `$procdff$19179' with positive edge clock and negative level reset.
Creating register for signal `\g_md_intf.\transmit_data' using process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:406$591'.
  created $adff cell `$procdff$19180' with positive edge clock and negative level reset.
Creating register for signal `\g_md_intf.\receive_data' using process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:406$591'.
  created $adff cell `$procdff$19181' with positive edge clock and negative level reset.
Creating register for signal `\g_md_intf.\mdio_stat' using process `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:392$589'.
  created $adff cell `$procdff$19182' with positive edge clock and negative level reset.
Creating register for signal `\g_dpath_ctrl.\g_rx_block_rxrd' using process `\g_dpath_ctrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:112$569'.
  created $adff cell `$procdff$19183' with positive edge clock and negative level reset.
Creating register for signal `\g_dpath_ctrl.\g_rx_desc_req' using process `\g_dpath_ctrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:112$569'.
  created $adff cell `$procdff$19184' with positive edge clock and negative level reset.
Creating register for signal `\g_dpath_ctrl.\g_rx_desc_discard' using process `\g_dpath_ctrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:112$569'.
  created $adff cell `$procdff$19185' with positive edge clock and negative level reset.
Creating register for signal `\g_dpath_ctrl.\g_rx_desc_data' using process `\g_dpath_ctrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:112$569'.
  created $adff cell `$procdff$19186' with positive edge clock and negative level reset.
Creating register for signal `\g_dpath_ctrl.\g_rx_mem_addr_int' using process `\g_dpath_ctrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:112$569'.
  created $adff cell `$procdff$19187' with positive edge clock and negative level reset.
Creating register for signal `\g_dpath_ctrl.\bStartFlag' using process `\g_dpath_ctrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:112$569'.
  created $adff cell `$procdff$19188' with positive edge clock and negative level reset.
Creating register for signal `\g_dpath_ctrl.\g_rx_saddr' using process `\g_dpath_ctrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:112$569'.
  created $adff cell `$procdff$19189' with positive edge clock and negative level reset.
Creating register for signal `\g_deferral_rx.\dfl_cntr' using process `\g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:169$566'.
  created $adff cell `$procdff$19190' with positive edge clock and negative level reset.
Creating register for signal `\g_deferral_rx.\curr_dfl_st' using process `\g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:85$560'.
  created $adff cell `$procdff$19191' with positive edge clock and negative level reset.
Creating register for signal `\g_deferral.\phy_tx_en_d' using process `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:183$558'.
  created $adff cell `$procdff$19192' with positive edge clock and negative level reset.
Creating register for signal `\g_deferral.\dfl_cntr' using process `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:162$551'.
  created $adff cell `$procdff$19193' with positive edge clock and negative level reset.
Creating register for signal `\g_deferral.\curr_dfl_st' using process `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:93$544'.
  created $adff cell `$procdff$19194' with positive edge clock and negative level reset.
Creating register for signal `$paramod\bit_register\RESET_DEFAULT=1'0.\data_out' using process `$paramod\bit_register\RESET_DEFAULT=1'0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:75$3667'.
  created $adff cell `$procdff$19195' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\pkt_status' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
  created $adff cell `$procdff$19196' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\mac_da_bc' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
  created $adff cell `$procdff$19197' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\mac_da_mc' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
  created $adff cell `$procdff$19198' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\mac_da_match' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
  created $adff cell `$procdff$19199' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\mac_sa_bc' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
  created $adff cell `$procdff$19200' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\mac_sa_mc' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
  created $adff cell `$procdff$19201' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\mac_sa_match' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
  created $adff cell `$procdff$19202' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\ipv4f' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
  created $adff cell `$procdff$19203' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\arpf' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
  created $adff cell `$procdff$19204' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\tcpf' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
  created $adff cell `$procdff$19205' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\udpf' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
  created $adff cell `$procdff$19206' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\ip_sa_match' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
  created $adff cell `$procdff$19207' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\ip_da_match' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
  created $adff cell `$procdff$19208' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\pkt_len' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:139$260'.
  created $adff cell `$procdff$19209' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\pkt_done' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:139$260'.
  created $adff cell `$procdff$19210' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\pkt_drop_ind' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:139$260'.
  created $adff cell `$procdff$19211' with positive edge clock and negative level reset.
Creating register for signal `\g_eth_parser.\bcnt' using process `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:139$260'.
  created $adff cell `$procdff$19212' with positive edge clock and negative level reset.
Creating register for signal `\double_sync_low.\in_data_s' using process `\double_sync_low.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:69$258'.
  created $adff cell `$procdff$19213' with positive edge clock and negative level reset.
Creating register for signal `\double_sync_low.\in_data_2s' using process `\double_sync_low.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:69$258'.
  created $adff cell `$procdff$19214' with positive edge clock and negative level reset.
Creating register for signal `\double_sync_low.\in_data_3s' using process `\double_sync_low.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:69$258'.
  created $adff cell `$procdff$19215' with positive edge clock and negative level reset.
Creating register for signal `\half_dup_dble_reg.\s1_sync_out' using process `\half_dup_dble_reg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/dble_reg.v:67$256'.
  created $adff cell `$procdff$19216' with positive edge clock and negative level reset.
Creating register for signal `\half_dup_dble_reg.\d_sync_out' using process `\half_dup_dble_reg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/dble_reg.v:67$256'.
  created $adff cell `$procdff$19217' with positive edge clock and negative level reset.
Creating register for signal `\half_dup_dble_reg.\s2_sync_out' using process `\half_dup_dble_reg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/dble_reg.v:67$256'.
  created $adff cell `$procdff$19218' with positive edge clock and negative level reset.
Creating register for signal `\clkgen.\clkgen_ps' using process `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:173$254'.
  created $adff cell `$procdff$19219' with positive edge clock and negative level reset.
Creating register for signal `\clkgen.\gen_resetn' using process `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:137$247'.
  created $adff cell `$procdff$19220' with positive edge clock and negative level reset.
Creating register for signal `\clkgen.\risc_reset' using process `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:137$247'.
  created $adff cell `$procdff$19221' with positive edge clock and negative level reset.
Creating register for signal `\clkgen.\pll_done' using process `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:123$244'.
  created $adff cell `$procdff$19222' with positive edge clock and negative level reset.
Creating register for signal `\clkgen.\pll_count' using process `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:102$239'.
  created $adff cell `$procdff$19223' with positive edge clock and negative level reset.
Creating register for signal `$paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000.\data_out' using process `$paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:122$3664'.
  created $adff cell `$procdff$19224' with positive edge clock and negative level reset.

63.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

63.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:98$3655'.
Removing empty process `$paramod\stat_counter\CWD=s32'00000000000000000000000000010000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:98$3655'.
Found and cleaned up 4 empty switches in `$paramod\stat_counter\CWD=s32'00000000000000000000000000000100.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:98$3646'.
Removing empty process `$paramod\stat_counter\CWD=s32'00000000000000000000000000000100.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:98$3646'.
Found and cleaned up 2 empty switches in `$paramod\clk_ctl\WD=s32'00000000000000000000000000000001.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3637'.
Removing empty process `$paramod\clk_ctl\WD=s32'00000000000000000000000000000001.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3637'.
Found and cleaned up 2 empty switches in `$paramod\clk_ctl\WD=s32'00000000000000000000000000000010.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3628'.
Removing empty process `$paramod\clk_ctl\WD=s32'00000000000000000000000000000010.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:93$3628'.
Removing empty process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4761'.
Found and cleaned up 20 empty switches in `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
Removing empty process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:352$4484'.
Found and cleaned up 30 empty switches in `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
Removing empty process `$paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:303$4343'.
Found and cleaned up 12 empty switches in `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
Removing empty process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:223$4259'.
Found and cleaned up 16 empty switches in `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
Removing empty process `$paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:212$4243'.
Found and cleaned up 7 empty switches in `\uart_txfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:101$3130'.
Removing empty process `uart_txfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:101$3130'.
Found and cleaned up 17 empty switches in `\uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
Removing empty process `uart_rxfsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:110$3079'.
Found and cleaned up 1 empty switch in `\uart_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:208$3064'.
Removing empty process `uart_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:208$3064'.
Found and cleaned up 2 empty switches in `\uart_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:150$2994'.
Removing empty process `uart_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:150$2994'.
Removing empty process `toggle_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:76$2985'.
Removing empty process `toggle_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:63$2979'.
Removing empty process `toggle_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:57$2975'.
Found and cleaned up 9 empty switches in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
Removing empty process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4217'.
Found and cleaned up 1 empty switch in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4207'.
Removing empty process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4207'.
Found and cleaned up 9 empty switches in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
Removing empty process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4181'.
Found and cleaned up 1 empty switch in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4171'.
Removing empty process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$4171'.
Removing empty process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:224$4169'.
Found and cleaned up 12 empty switches in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
Removing empty process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$4115'.
Removing empty process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:161$4107'.
Found and cleaned up 1 empty switch in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:151$4100'.
Removing empty process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:151$4100'.
Found and cleaned up 12 empty switches in `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
Removing empty process `$paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$4047'.
Found and cleaned up 1 empty switch in `\spi_if.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:118$2955'.
Removing empty process `spi_if.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:118$2955'.
Found and cleaned up 3 empty switches in `\spi_if.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:93$2953'.
Removing empty process `spi_if.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:93$2953'.
Found and cleaned up 15 empty switches in `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
Removing empty process `spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:183$2933'.
Found and cleaned up 5 empty switches in `\spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:128$2914'.
Removing empty process `spi_ctl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:128$2914'.
Found and cleaned up 1 empty switch in `\spi_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:214$2905'.
Removing empty process `spi_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:214$2905'.
Found and cleaned up 2 empty switches in `\spi_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:156$2835'.
Removing empty process `spi_cfg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:156$2835'.
Removing empty process `s2f_sync.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/s2f_sync.v:64$2828'.
Found and cleaned up 9 empty switches in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
Removing empty process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3988'.
Found and cleaned up 1 empty switch in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3978'.
Removing empty process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3978'.
Found and cleaned up 9 empty switches in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
Removing empty process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3952'.
Found and cleaned up 1 empty switch in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3942'.
Removing empty process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:0$3942'.
Removing empty process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:224$3940'.
Found and cleaned up 12 empty switches in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
Removing empty process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:193$3886'.
Removing empty process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:161$3878'.
Found and cleaned up 1 empty switch in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:151$3871'.
Removing empty process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:151$3871'.
Found and cleaned up 12 empty switches in `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
Removing empty process `$paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:128$3818'.
Found and cleaned up 2 empty switches in `\stat_register.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:171$2825'.
Removing empty process `stat_register.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:171$2825'.
Found and cleaned up 1 empty switch in `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:609$3757'.
Removing empty process `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:609$3757'.
Found and cleaned up 1 empty switch in `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:360$3745'.
Removing empty process `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:360$3745'.
Found and cleaned up 2 empty switches in `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:302$3675'.
Removing empty process `$paramod\g_cfg_mgmt\mac_mdio_en=1'1.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:302$3675'.
Found and cleaned up 2 empty switches in `$paramod\stat_register\RESET_DEFAULT=1'0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:171$3669'.
Removing empty process `$paramod\stat_register\RESET_DEFAULT=1'0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:171$3669'.
Found and cleaned up 2 empty switches in `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:237$2811'.
Removing empty process `oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:237$2811'.
Found and cleaned up 2 empty switches in `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:218$2810'.
Removing empty process `oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:218$2810'.
Found and cleaned up 3 empty switches in `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:200$2796'.
Removing empty process `oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:200$2796'.
Found and cleaned up 8 empty switches in `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:137$2775'.
Removing empty process `oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:137$2775'.
Found and cleaned up 4 empty switches in `\oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:117$2733'.
Removing empty process `oc8051_tc2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:117$2733'.
Removing empty process `oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:233$2727'.
Found and cleaned up 7 empty switches in `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:190$2714'.
Removing empty process `oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:190$2714'.
Found and cleaned up 9 empty switches in `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:129$2698'.
Removing empty process `oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:129$2698'.
Found and cleaned up 1 empty switch in `\oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:118$2693'.
Removing empty process `oc8051_tc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:118$2693'.
Found and cleaned up 1 empty switch in `\oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:119$2668'.
Removing empty process `oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:119$2668'.
Found and cleaned up 2 empty switches in `\oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:108$2664'.
Removing empty process `oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:108$2664'.
Found and cleaned up 1 empty switch in `\oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:98$2661'.
Removing empty process `oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:98$2661'.
Found and cleaned up 1 empty switch in `\oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:87$2660'.
Removing empty process `oc8051_sp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:87$2660'.
Found and cleaned up 1 empty switch in `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:708$2652'.
Removing empty process `oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:708$2652'.
Found and cleaned up 3 empty switches in `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:656$2625'.
Removing empty process `oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:656$2625'.
Found and cleaned up 4 empty switches in `\oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:568$2589'.
Removing empty process `oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:568$2589'.
Removing empty process `oc8051_sfr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:538$2544'.
Found and cleaned up 1 empty switch in `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:203$2543'.
Removing empty process `oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:203$2543'.
Found and cleaned up 1 empty switch in `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:195$2542'.
Removing empty process `oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:195$2542'.
Found and cleaned up 1 empty switch in `\oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:187$2541'.
Removing empty process `oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:187$2541'.
Removing empty process `oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:177$2540'.
Removing empty process `oc8051_ram_top.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_top.v:167$2539'.
Found and cleaned up 2 empty switches in `\oc8051_ram_256x8_two_bist.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:177$2529'.
Removing empty process `oc8051_ram_256x8_two_bist.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:177$2529'.
Found and cleaned up 1 empty switch in `\oc8051_ram_256x8_two_bist.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:169$2522'.
Removing empty process `oc8051_ram_256x8_two_bist.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:169$2522'.
Found and cleaned up 3 empty switches in `\oc8051_psw.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:106$2485'.
Removing empty process `oc8051_psw.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:106$2485'.
Found and cleaned up 4 empty switches in `\oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
Removing empty process `oc8051_ports.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ports.v:154$2350'.
Found and cleaned up 1 empty switch in `\oc8051_multiply.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:101$2328'.
Removing empty process `oc8051_multiply.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:101$2328'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1159$2314'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1159$2314'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1134$2311'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:973$2310'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:973$2310'.
Found and cleaned up 2 empty switches in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:941$2307'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:941$2307'.
Found and cleaned up 2 empty switches in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:930$2301'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:930$2301'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:918$2296'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:918$2296'.
Found and cleaned up 2 empty switches in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:904$2294'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:904$2294'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:897$2293'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:886$2290'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:886$2290'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:882$2289'.
Found and cleaned up 2 empty switches in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:873$2284'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:873$2284'.
Found and cleaned up 3 empty switches in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:847$2275'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:847$2275'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:684$2270'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:684$2270'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:667$2269'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:667$2269'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:660$2264'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:660$2264'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:645$2261'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:645$2261'.
Found and cleaned up 2 empty switches in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:625$2259'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:625$2259'.
Found and cleaned up 2 empty switches in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:614$2256'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:614$2256'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:573$2255'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:573$2255'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:560$2253'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:560$2253'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:548$2248'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:548$2248'.
Found and cleaned up 2 empty switches in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:494$2247'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:494$2247'.
Found and cleaned up 4 empty switches in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:465$2242'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:465$2242'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:445$2237'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:445$2237'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:437$2233'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:437$2233'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:424$2232'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:424$2232'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:404$2231'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:404$2231'.
Found and cleaned up 1 empty switch in `\oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:387$2228'.
Removing empty process `oc8051_memory_interface.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:387$2228'.
Found and cleaned up 1 empty switch in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:0$2211'.
Removing empty process `oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:0$2211'.
Found and cleaned up 1 empty switch in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:0$2208'.
Removing empty process `oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:0$2208'.
Removing empty process `oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:348$2207'.
Found and cleaned up 30 empty switches in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
Removing empty process `oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:281$1984'.
Found and cleaned up 5 empty switches in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:262$1964'.
Removing empty process `oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:262$1964'.
Found and cleaned up 5 empty switches in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:241$1944'.
Removing empty process `oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:241$1944'.
Found and cleaned up 4 empty switches in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:222$1932'.
Removing empty process `oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:222$1932'.
Found and cleaned up 4 empty switches in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:204$1920'.
Removing empty process `oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:204$1920'.
Found and cleaned up 3 empty switches in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:185$1912'.
Removing empty process `oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:185$1912'.
Found and cleaned up 2 empty switches in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:172$1878'.
Removing empty process `oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:172$1878'.
Found and cleaned up 2 empty switches in `\oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:160$1843'.
Removing empty process `oc8051_int.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:160$1843'.
Found and cleaned up 1 empty switch in `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:0$1806'.
Removing empty process `oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:0$1806'.
Removing empty process `oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:122$1805'.
Found and cleaned up 2 empty switches in `\oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:87$1797'.
Removing empty process `oc8051_indi_addr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:87$1797'.
Found and cleaned up 3 empty switches in `\oc8051_dptr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_dptr.v:85$1786'.
Removing empty process `oc8051_dptr.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_dptr.v:85$1786'.
Found and cleaned up 1 empty switch in `\oc8051_divide.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:111$1784'.
Removing empty process `oc8051_divide.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:111$1784'.
Removing empty process `oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2831$1764'.
Found and cleaned up 2 empty switches in `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2813$1762'.
Removing empty process `oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2813$1762'.
Found and cleaned up 3 empty switches in `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2764$1758'.
Removing empty process `oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2764$1758'.
Found and cleaned up 1 empty switch in `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2758$1756'.
Removing empty process `oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:2758$1756'.
Found and cleaned up 6 empty switches in `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:1317$1754'.
Removing empty process `oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:1317$1754'.
Found and cleaned up 5 empty switches in `\oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:169$1744'.
Removing empty process `oc8051_decoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_decoder.v:169$1744'.
Found and cleaned up 1 empty switch in `\oc8051_cy_select.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_cy_select.v:76$1725'.
Removing empty process `oc8051_cy_select.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_cy_select.v:76$1725'.
Found and cleaned up 1 empty switch in `\oc8051_comp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_comp.v:90$1722'.
Removing empty process `oc8051_comp.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_comp.v:90$1722'.
Found and cleaned up 4 empty switches in `\oc8051_b_register.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:79$1687'.
Removing empty process `oc8051_b_register.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:79$1687'.
Removing empty process `oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:369$1682'.
Removing empty process `oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:362$1681'.
Found and cleaned up 4 empty switches in `\oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:165$1652'.
Removing empty process `oc8051_alu.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:165$1652'.
Removing empty process `oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:141$1637'.
Found and cleaned up 1 empty switch in `\oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:131$1636'.
Removing empty process `oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:131$1636'.
Found and cleaned up 1 empty switch in `\oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:114$1635'.
Removing empty process `oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:114$1635'.
Found and cleaned up 1 empty switch in `\oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:95$1634'.
Removing empty process `oc8051_alu_src_sel.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_src_sel.v:95$1634'.
Removing empty process `oc8051_acc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:125$1633'.
Found and cleaned up 4 empty switches in `\oc8051_acc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:104$1632'.
Removing empty process `oc8051_acc.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_acc.v:104$1632'.
Found and cleaned up 1 empty switch in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:764$1617'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:764$1617'.
Found and cleaned up 5 empty switches in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:727$1612'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:727$1612'.
Found and cleaned up 2 empty switches in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:704$1610'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:704$1610'.
Found and cleaned up 2 empty switches in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:688$1608'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:688$1608'.
Found and cleaned up 2 empty switches in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:674$1605'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:674$1605'.
Found and cleaned up 4 empty switches in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:638$1600'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:638$1600'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:618$1598'.
Found and cleaned up 2 empty switches in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:600$1596'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:600$1596'.
Found and cleaned up 2 empty switches in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:586$1593'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:586$1593'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:577$1591'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:557$1586'.
Found and cleaned up 2 empty switches in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:535$1583'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:535$1583'.
Found and cleaned up 19 empty switches in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:334$1566'.
Found and cleaned up 1 empty switch in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:322$1564'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:322$1564'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:308$1561'.
Found and cleaned up 1 empty switch in `\g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:266$1558'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:266$1558'.
Removing empty process `g_tx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:241$1552'.
Removing empty process `g_tx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v:120$1251'.
Found and cleaned up 2 empty switches in `\g_tx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v:99$1249'.
Removing empty process `g_tx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_tx_crc32.v:99$1249'.
Found and cleaned up 7 empty switches in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1066$1245'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1066$1245'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1034$1218'.
Found and cleaned up 2 empty switches in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1017$1215'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1017$1215'.
Found and cleaned up 2 empty switches in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1006$1212'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1006$1212'.
Found and cleaned up 9 empty switches in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:953$1203'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:953$1203'.
Found and cleaned up 2 empty switches in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:909$1196'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:909$1196'.
Found and cleaned up 3 empty switches in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:870$1190'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:870$1190'.
Found and cleaned up 2 empty switches in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:856$1186'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:856$1186'.
Found and cleaned up 5 empty switches in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:821$1184'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:821$1184'.
Found and cleaned up 2 empty switches in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:808$1180'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:808$1180'.
Found and cleaned up 2 empty switches in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:791$1178'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:791$1178'.
Found and cleaned up 3 empty switches in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:759$1167'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:759$1167'.
Found and cleaned up 2 empty switches in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:743$1164'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:743$1164'.
Found and cleaned up 1 empty switch in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:734$1162'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:734$1162'.
Found and cleaned up 50 empty switches in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:325$1125'.
Found and cleaned up 2 empty switches in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:299$1119'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:299$1119'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:282$1117'.
Found and cleaned up 1 empty switch in `\g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:264$1115'.
Removing empty process `g_rx_fsm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:264$1115'.
Found and cleaned up 1 empty switch in `\g_rx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:277$1110'.
Removing empty process `g_rx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:277$1110'.
Removing empty process `g_rx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:127$841'.
Found and cleaned up 2 empty switches in `\g_rx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:106$839'.
Removing empty process `g_rx_crc32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/crc32/g_rx_crc32.v:106$839'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:928$837'.
Found and cleaned up 3 empty switches in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:910$827'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:910$827'.
Found and cleaned up 2 empty switches in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:898$824'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:898$824'.
Found and cleaned up 8 empty switches in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:860$808'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:860$808'.
Found and cleaned up 2 empty switches in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:850$805'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:850$805'.
Found and cleaned up 14 empty switches in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:732$781'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:732$781'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:720$779'.
Found and cleaned up 2 empty switches in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:672$699'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:672$699'.
Found and cleaned up 2 empty switches in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:660$696'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:660$696'.
Found and cleaned up 5 empty switches in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:639$686'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:639$686'.
Found and cleaned up 2 empty switches in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:608$675'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:608$675'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:596$671'.
Found and cleaned up 2 empty switches in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:584$668'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:584$668'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:576$666'.
Found and cleaned up 3 empty switches in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:554$650'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:554$650'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:530$629'.
Found and cleaned up 13 empty switches in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301$609'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:301$609'.
Found and cleaned up 1 empty switch in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:285$607'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:285$607'.
Found and cleaned up 1 empty switch in `\g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:256$603'.
Removing empty process `g_mii_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:256$603'.
Found and cleaned up 2 empty switches in `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:534$601'.
Removing empty process `g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:534$601'.
Removing empty process `g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:519$599'.
Removing empty process `g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:502$595'.
Found and cleaned up 6 empty switches in `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:406$591'.
Removing empty process `g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:406$591'.
Found and cleaned up 2 empty switches in `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:392$589'.
Removing empty process `g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:392$589'.
Removing empty process `g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:388$587'.
Found and cleaned up 12 empty switches in `\g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580'.
Removing empty process `g_md_intf.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:163$580'.
Found and cleaned up 10 empty switches in `\g_dpath_ctrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:112$569'.
Removing empty process `g_dpath_ctrl.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:112$569'.
Found and cleaned up 1 empty switch in `\g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:169$566'.
Removing empty process `g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:169$566'.
Found and cleaned up 5 empty switches in `\g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:97$562'.
Removing empty process `g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:97$562'.
Removing empty process `g_deferral_rx.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:85$560'.
Removing empty process `g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:183$558'.
Found and cleaned up 1 empty switch in `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:162$551'.
Removing empty process `g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:162$551'.
Found and cleaned up 4 empty switches in `\g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:105$546'.
Removing empty process `g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:105$546'.
Removing empty process `g_deferral.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:93$544'.
Found and cleaned up 1 empty switch in `$paramod\bit_register\RESET_DEFAULT=1'0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:75$3667'.
Removing empty process `$paramod\bit_register\RESET_DEFAULT=1'0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:75$3667'.
Found and cleaned up 11 empty switches in `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
Removing empty process `g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:176$264'.
Found and cleaned up 2 empty switches in `\g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:139$260'.
Removing empty process `g_eth_parser.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:139$260'.
Removing empty process `double_sync_low.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/double_sync_low.v:69$258'.
Removing empty process `half_dup_dble_reg.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/dble_reg.v:67$256'.
Found and cleaned up 3 empty switches in `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:173$254'.
Removing empty process `clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:173$254'.
Found and cleaned up 2 empty switches in `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:137$247'.
Removing empty process `clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:137$247'.
Found and cleaned up 2 empty switches in `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:123$244'.
Removing empty process `clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:123$244'.
Found and cleaned up 2 empty switches in `\clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:102$239'.
Removing empty process `clkgen.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:102$239'.
Found and cleaned up 2 empty switches in `$paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:122$3664'.
Removing empty process `$paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/registers.v:122$3664'.
Cleaned up 711 empty switches.

63.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register.
Optimizing module $paramod\stat_counter\CWD=s32'00000000000000000000000000010000.
<suppressed ~2 debug messages>
Optimizing module $paramod\stat_counter\CWD=s32'00000000000000000000000000000100.
<suppressed ~2 debug messages>
Optimizing module $paramod\generic_intr_stat_reg\WD=s32'00000000000000000000000000001001.
Optimizing module $paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register.
Optimizing module $paramod\clk_ctl\WD=s32'00000000000000000000000000000001.
<suppressed ~3 debug messages>
Optimizing module $paramod\clk_ctl\WD=s32'00000000000000000000000000000010.
<suppressed ~3 debug messages>
Optimizing module turbo8051.
<suppressed ~10 debug messages>
Optimizing module $paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.
<suppressed ~266 debug messages>
Optimizing module $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.
<suppressed ~40 debug messages>
Optimizing module $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.
<suppressed ~16 debug messages>
Optimizing module uart_txfsm.
<suppressed ~10 debug messages>
Optimizing module uart_rxfsm.
<suppressed ~11 debug messages>
Optimizing module uart_core.
Optimizing module uart_cfg.
<suppressed ~4 debug messages>
Optimizing module toggle_sync.
Optimizing module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
<suppressed ~36 debug messages>
Optimizing module spi_if.
<suppressed ~1 debug messages>
Optimizing module spi_ctl.
<suppressed ~12 debug messages>
Optimizing module spi_core.
Optimizing module spi_cfg.
<suppressed ~4 debug messages>
Optimizing module s2f_sync.
Optimizing module $paramod$a31044455865944557f28101338694099fdba264\generic_register.
Optimizing module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
<suppressed ~30 debug messages>
Optimizing module stat_register.
Optimizing module $paramod\g_cfg_mgmt\mac_mdio_en=1'1.
<suppressed ~6 debug messages>
Optimizing module $paramod\stat_register\RESET_DEFAULT=1'0.
Optimizing module oc8051_top.
Optimizing module oc8051_tc2.
<suppressed ~1 debug messages>
Optimizing module oc8051_tc.
<suppressed ~7 debug messages>
Optimizing module oc8051_sp.
Optimizing module oc8051_sfr.
<suppressed ~1 debug messages>
Optimizing module oc8051_ram_top.
<suppressed ~3 debug messages>
Optimizing module oc8051_ram_256x8_two_bist.
Optimizing module oc8051_psw.
<suppressed ~2 debug messages>
Optimizing module oc8051_ports.
<suppressed ~40 debug messages>
Optimizing module oc8051_multiply.
<suppressed ~2 debug messages>
Optimizing module oc8051_memory_interface.
<suppressed ~19 debug messages>
Optimizing module oc8051_int.
<suppressed ~34 debug messages>
Optimizing module oc8051_indi_addr.
<suppressed ~2 debug messages>
Optimizing module oc8051_dptr.
Optimizing module oc8051_divide.
<suppressed ~2 debug messages>
Optimizing module oc8051_decoder.
<suppressed ~26 debug messages>
Optimizing module oc8051_cy_select.
<suppressed ~1 debug messages>
Optimizing module oc8051_comp.
<suppressed ~3 debug messages>
Optimizing module oc8051_b_register.
<suppressed ~10 debug messages>
Optimizing module oc8051_alu.
<suppressed ~8 debug messages>
Optimizing module oc8051_alu_src_sel.
<suppressed ~3 debug messages>
Optimizing module oc8051_acc.
<suppressed ~1 debug messages>
Optimizing module g_tx_top.
Optimizing module g_tx_fsm.
<suppressed ~39 debug messages>
Optimizing module g_tx_crc32.
Optimizing module g_rx_top.
Optimizing module g_rx_fsm.
<suppressed ~14 debug messages>
Optimizing module g_rx_crc32.
Optimizing module g_mii_intf.
<suppressed ~27 debug messages>
Optimizing module g_md_intf.
<suppressed ~14 debug messages>
Optimizing module g_mac_top.
Optimizing module g_mac_core.
Optimizing module g_dpath_ctrl.
<suppressed ~1 debug messages>
Optimizing module g_deferral_rx.
<suppressed ~8 debug messages>
Optimizing module g_deferral.
<suppressed ~7 debug messages>
Optimizing module $paramod\bit_register\RESET_DEFAULT=1'0.
Optimizing module g_eth_parser.
<suppressed ~25 debug messages>
Optimizing module double_sync_low.
<suppressed ~1 debug messages>
Optimizing module half_dup_dble_reg.
Optimizing module clkgen.
<suppressed ~3 debug messages>
Optimizing module $paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\generic_register.
Optimizing module $paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000.

63.19. Executing DEMUXMAP pass.

63.20. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$14cefa235349eb5bc10725d2c306351899af674d\generic_register.
Deleting now unused module $paramod$29a704771d1a366e9079d73384eed490f854b27d\async_fifo.
Deleting now unused module $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_rd_mem2mem.
Deleting now unused module $paramod$3167f2e1d479fba994fb84d73553f259c347a5c0\wb_wr_mem2mem.
Deleting now unused module $paramod$472b54bc8fb032ca4cefec6c842ee7f6717f528d\wb_crossbar.
Deleting now unused module $paramod$634d3af172f11f69f993ab83f63ae98264fa4308\async_fifo.
Deleting now unused module $paramod$86803ad2da90fbcc53a849423a85bc382dc68a1e\generic_register.
Deleting now unused module $paramod$a31044455865944557f28101338694099fdba264\generic_register.
Deleting now unused module $paramod$ad4fce84ec2585b7df1054a19eec927f241297f9\generic_register.
Deleting now unused module $paramod\bit_register\RESET_DEFAULT=1'0.
Deleting now unused module $paramod\clk_ctl\WD=s32'00000000000000000000000000000001.
Deleting now unused module $paramod\clk_ctl\WD=s32'00000000000000000000000000000010.
Deleting now unused module $paramod\g_cfg_mgmt\mac_mdio_en=1'1.
Deleting now unused module $paramod\generic_intr_stat_reg\WD=s32'00000000000000000000000000001001.
Deleting now unused module $paramod\req_register\RESET_DEFAULT=s32'00000000000000000000000000000000.
Deleting now unused module $paramod\stat_counter\CWD=s32'00000000000000000000000000000100.
Deleting now unused module $paramod\stat_counter\CWD=s32'00000000000000000000000000010000.
Deleting now unused module $paramod\stat_register\RESET_DEFAULT=1'0.
Deleting now unused module clkgen.
Deleting now unused module double_sync_low.
Deleting now unused module g_deferral.
Deleting now unused module g_deferral_rx.
Deleting now unused module g_dpath_ctrl.
Deleting now unused module g_eth_parser.
Deleting now unused module g_mac_core.
Deleting now unused module g_mac_top.
Deleting now unused module g_md_intf.
Deleting now unused module g_mii_intf.
Deleting now unused module g_rx_crc32.
Deleting now unused module g_rx_fsm.
Deleting now unused module g_rx_top.
Deleting now unused module g_tx_crc32.
Deleting now unused module g_tx_fsm.
Deleting now unused module g_tx_top.
Deleting now unused module half_dup_dble_reg.
Deleting now unused module oc8051_acc.
Deleting now unused module oc8051_alu.
Deleting now unused module oc8051_alu_src_sel.
Deleting now unused module oc8051_b_register.
Deleting now unused module oc8051_comp.
Deleting now unused module oc8051_cy_select.
Deleting now unused module oc8051_decoder.
Deleting now unused module oc8051_divide.
Deleting now unused module oc8051_dptr.
Deleting now unused module oc8051_indi_addr.
Deleting now unused module oc8051_int.
Deleting now unused module oc8051_memory_interface.
Deleting now unused module oc8051_multiply.
Deleting now unused module oc8051_ports.
Deleting now unused module oc8051_psw.
Deleting now unused module oc8051_ram_256x8_two_bist.
Deleting now unused module oc8051_ram_top.
Deleting now unused module oc8051_sfr.
Deleting now unused module oc8051_sp.
Deleting now unused module oc8051_tc.
Deleting now unused module oc8051_tc2.
Deleting now unused module oc8051_top.
Deleting now unused module s2f_sync.
Deleting now unused module spi_cfg.
Deleting now unused module spi_core.
Deleting now unused module spi_ctl.
Deleting now unused module spi_if.
Deleting now unused module stat_register.
Deleting now unused module toggle_sync.
Deleting now unused module uart_cfg.
Deleting now unused module uart_core.
Deleting now unused module uart_rxfsm.
Deleting now unused module uart_txfsm.
<suppressed ~158 debug messages>

63.21. Executing DEMUXMAP pass.

63.22. Executing TRIBUF pass.
Warning: Transforming tri-state at RTL line /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:525 into pure logic:
         Functional Behavior may change.

63.23. Executing TRIBUF pass.

63.24. Executing DEMINOUT pass (demote inout ports to input or output).
Demoting inout port turbo8051.MDIO to output.

63.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~357 debug messages>

63.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 2495 unused cells and 10120 unused wires.
<suppressed ~2885 debug messages>

63.27. Executing CHECK pass (checking for obvious problems).
Checking module turbo8051...
Warning: Wire turbo8051.\wb_xrom_err is used but has no driver.
Warning: Wire turbo8051.\wb_xrom_cyc is used but has no driver.
Warning: Wire turbo8051.\wb_xram_err is used but has no driver.
Warning: Wire turbo8051.\wb_xram_cyc is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [31] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [30] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [29] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [28] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [27] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [26] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [25] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [24] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [23] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [22] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [21] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [20] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [19] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [18] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [17] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [16] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [15] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [14] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [13] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [12] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [11] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [10] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [9] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [8] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [7] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [6] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [5] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [4] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [3] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [2] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [1] is used but has no driver.
Warning: Wire turbo8051.\u_wb_crossbar.wbd_din_master_t[1] [0] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [31] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [30] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [29] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [28] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [27] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [26] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [25] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [24] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [23] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [22] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [21] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [20] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [19] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [18] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [17] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [16] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [15] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [14] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [13] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [12] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [11] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [10] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [9] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [8] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [7] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [6] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [5] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [4] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [3] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [2] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [1] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_2 [0] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [31] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [30] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [29] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [28] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [27] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [26] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [25] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [24] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [23] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [22] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [21] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [20] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [19] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [18] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [17] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [16] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [15] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [14] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [13] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [12] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [11] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [10] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [9] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [8] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [7] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [6] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [5] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [4] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [3] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [2] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [1] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_3 [0] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [31] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [30] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [29] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [28] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [27] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [26] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [25] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [24] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [23] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [22] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [21] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [20] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [19] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [18] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [17] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [16] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [15] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [14] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [13] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [12] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [11] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [10] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [9] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [8] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [7] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [6] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [5] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [4] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [3] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [2] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [1] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_4 [0] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [31] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [30] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [29] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [28] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [27] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [26] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [25] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [24] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [23] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [22] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [21] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [20] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [19] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [18] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [17] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [16] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [15] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [14] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [13] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [12] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [11] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [10] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [9] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [8] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [7] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [6] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [5] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [4] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [3] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [2] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [1] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_5 [0] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [31] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [30] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [29] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [28] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [27] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [26] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [25] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [24] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [23] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [22] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [21] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [20] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [19] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [18] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [17] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [16] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [15] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [14] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [13] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [12] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [11] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [10] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [9] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [8] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [7] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [6] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [5] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [4] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [3] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [2] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [1] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_6 [0] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [31] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [30] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [29] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [28] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [27] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [26] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [25] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [24] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [23] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [22] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [21] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [20] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [19] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [18] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [17] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [16] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [15] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [14] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [13] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [12] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [11] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [10] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [9] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [8] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [7] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [6] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [5] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [4] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [3] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [2] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [1] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_7 [0] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [31] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [30] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [29] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [28] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [27] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [26] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [25] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [24] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [23] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [22] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [21] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [20] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [19] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [18] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [17] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [16] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [15] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [14] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [13] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [12] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [11] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [10] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [9] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [8] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [7] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [6] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [5] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [4] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [3] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [2] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [1] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_8 [0] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [31] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [30] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [29] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [28] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [27] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [26] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [25] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [24] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [23] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [22] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [21] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [20] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [19] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [18] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [17] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [16] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [15] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [14] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [13] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [12] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [11] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [10] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [9] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [8] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [7] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [6] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [5] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [4] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [3] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [2] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [1] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_9 [0] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [31] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [30] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [29] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [28] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [27] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [26] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [25] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [24] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [23] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [22] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [21] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [20] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [19] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [18] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [17] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [16] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [15] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [14] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [13] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [12] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [11] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [10] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [9] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [8] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [7] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [6] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [5] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [4] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [3] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [2] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [1] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_10 [0] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [31] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [30] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [29] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [28] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [27] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [26] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [25] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [24] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [23] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [22] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [21] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [20] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [19] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [18] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [17] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [16] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [15] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [14] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [13] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [12] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [11] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [10] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [9] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [8] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [7] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [6] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [5] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [4] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [3] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [2] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [1] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_11 [0] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [31] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [30] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [29] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [28] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [27] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [26] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [25] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [24] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [23] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [22] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [21] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [20] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [19] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [18] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [17] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [16] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [15] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [14] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [13] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [12] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [11] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [10] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [9] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [8] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [7] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [6] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [5] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [4] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [3] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [2] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [1] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_12 [0] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [31] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [30] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [29] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [28] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [27] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [26] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [25] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [24] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [23] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [22] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [21] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [20] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [19] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [18] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [17] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [16] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [15] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [14] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [13] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [12] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [11] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [10] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [9] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [8] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [7] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [6] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [5] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [4] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [3] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [2] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [1] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_13 [0] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [31] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [30] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [29] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [28] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [27] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [26] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [25] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [24] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [23] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [22] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [21] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [20] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [19] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [18] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [17] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [16] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [15] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [14] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [13] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [12] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [11] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [10] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [9] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [8] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [7] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [6] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [5] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [4] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [3] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [2] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [1] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_14 [0] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [31] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [30] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [29] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [28] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [27] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [26] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [25] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [24] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [23] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [22] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [21] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [20] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [19] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [18] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [17] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [16] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [15] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [14] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [13] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [12] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [11] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [10] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [9] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [8] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [7] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [6] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [5] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [4] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [3] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [2] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [1] is used but has no driver.
Warning: Wire turbo8051.\u_uart_core.u_cfg.reg_15 [0] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [31] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [30] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [29] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [28] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [27] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [26] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [25] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [24] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [23] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [22] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [21] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [20] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [19] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [18] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [17] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [16] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [15] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [14] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [13] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [12] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [11] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [10] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [9] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [8] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [7] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [6] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [5] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [4] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [3] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [2] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [1] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_3 [0] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [31] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [30] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [29] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [28] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [27] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [26] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [25] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [24] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [23] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [22] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [21] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [20] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [19] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [18] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [17] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [16] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [15] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [14] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [13] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [12] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [11] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [10] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [9] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [8] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [7] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [6] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [5] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [4] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [3] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [2] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [1] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_4 [0] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [31] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [30] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [29] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [28] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [27] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [26] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [25] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [24] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [23] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [22] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [21] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [20] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [19] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [18] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [17] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [16] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [15] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [14] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [13] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [12] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [11] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [10] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [9] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [8] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [7] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [6] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [5] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [4] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [3] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [2] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [1] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_5 [0] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [31] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [30] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [29] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [28] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [27] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [26] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [25] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [24] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [23] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [22] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [21] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [20] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [19] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [18] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [17] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [16] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [15] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [14] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [13] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [12] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [11] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [10] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [9] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [8] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [7] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [6] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [5] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [4] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [3] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [2] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [1] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_6 [0] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [31] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [30] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [29] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [28] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [27] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [26] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [25] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [24] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [23] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [22] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [21] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [20] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [19] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [18] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [17] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [16] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [15] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [14] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [13] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [12] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [11] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [10] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [9] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [8] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [7] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [6] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [5] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [4] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [3] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [2] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [1] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_7 [0] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [31] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [30] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [29] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [28] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [27] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [26] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [25] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [24] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [23] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [22] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [21] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [20] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [19] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [18] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [17] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [16] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [15] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [14] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [13] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [12] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [11] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [10] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [9] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [8] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [7] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [6] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [5] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [4] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [3] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [2] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [1] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_8 [0] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [31] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [30] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [29] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [28] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [27] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [26] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [25] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [24] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [23] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [22] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [21] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [20] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [19] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [18] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [17] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [16] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [15] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [14] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [13] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [12] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [11] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [10] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [9] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [8] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [7] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [6] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [5] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [4] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [3] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [2] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [1] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_9 [0] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [31] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [30] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [29] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [28] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [27] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [26] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [25] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [24] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [23] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [22] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [21] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [20] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [19] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [18] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [17] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [16] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [15] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [14] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [13] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [12] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [11] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [10] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [9] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [8] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [7] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [6] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [5] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [4] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [3] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [2] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [1] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_10 [0] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [31] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [30] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [29] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [28] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [27] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [26] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [25] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [24] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [23] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [22] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [21] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [20] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [19] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [18] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [17] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [16] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [15] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [14] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [13] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [12] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [11] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [10] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [9] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [8] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [7] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [6] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [5] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [4] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [3] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [2] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [1] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_11 [0] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [31] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [30] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [29] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [28] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [27] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [26] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [25] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [24] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [23] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [22] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [21] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [20] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [19] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [18] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [17] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [16] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [15] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [14] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [13] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [12] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [11] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [10] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [9] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [8] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [7] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [6] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [5] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [4] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [3] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [2] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [1] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_12 [0] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [31] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [30] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [29] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [28] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [27] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [26] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [25] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [24] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [23] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [22] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [21] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [20] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [19] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [18] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [17] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [16] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [15] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [14] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [13] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [12] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [11] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [10] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [9] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [8] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [7] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [6] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [5] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [4] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [3] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [2] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [1] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_13 [0] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [31] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [30] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [29] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [28] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [27] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [26] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [25] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [24] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [23] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [22] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [21] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [20] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [19] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [18] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [17] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [16] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [15] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [14] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [13] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [12] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [11] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [10] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [9] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [8] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [7] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [6] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [5] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [4] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [3] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [2] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [1] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_14 [0] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [31] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [30] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [29] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [28] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [27] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [26] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [25] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [24] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [23] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [22] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [21] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [20] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [19] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [18] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [17] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [16] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [15] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [14] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [13] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [12] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [11] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [10] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [9] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [8] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [7] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [6] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [5] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [4] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [3] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [2] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [1] is used but has no driver.
Warning: Wire turbo8051.\u_spi_core.u_cfg.reg_15 [0] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_dt [9] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_dt [8] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_dt [3] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_mii_intf.phy_rxd [7] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_mii_intf.phy_rxd [6] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_mii_intf.phy_rxd [5] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_mii_intf.phy_rxd [4] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_mii_intf.phy_rxd [3] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_mii_intf.phy_rxd [2] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_mii_intf.phy_rxd [1] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_mii_intf.phy_rxd [0] is used but has no driver.
Warning: Wire turbo8051.\phy_rx_dv is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_md_intf.U_dble_reg1.dest_clk is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [31] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [30] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [29] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [28] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [27] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [26] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [25] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [24] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [23] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [22] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [21] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [20] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [19] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [18] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [17] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.reg_2 [16] is used but has no driver.
Warning: Wire turbo8051.\u_eth_dut.u_mac_core.u_cfg_mgmt.rx_sts [0] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_sfr1.oc8051_tc21.t2ex is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_sfr1.oc8051_tc21.t2 is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_sfr1.oc8051_tc1.t1 is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_sfr1.oc8051_tc1.t0 is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_sfr1.oc8051_int1.ie1 is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_sfr1.oc8051_int1.ie0 is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_memory_interface1.des_acc [2] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_memory_interface1.des_acc [1] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_memory_interface1.des_acc [0] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_memory_interface1.des_acc [7] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_memory_interface1.des_acc [6] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_memory_interface1.des_acc [5] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_memory_interface1.des_acc [4] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_memory_interface1.des_acc [3] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_comp1.des [7] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_comp1.des [6] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_comp1.des [5] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_comp1.des [4] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_comp1.des [3] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_comp1.des [2] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_comp1.des [1] is used but has no driver.
Warning: Wire turbo8051.\u_8051_core.oc8051_comp1.des [0] is used but has no driver.
Found and reported 952 problems.

63.28. Printing statistics.

=== turbo8051 ===

   Number of wires:              10643
   Number of wire bits:          34676
   Number of public wires:        3982
   Number of public wire bits:   15634
   Number of memories:               5
   Number of memory bits:         2888
   Number of processes:              0
   Number of cells:               7924
     $add                           80
     $adff                         714
     $and                          321
     $dff                           12
     $eq                          2279
     $ge                             8
     $gt                             5
     $le                             1
     $logic_and                    175
     $logic_not                    460
     $logic_or                      33
     $lt                            11
     $memrd_v2                       5
     $memwr_v2                       5
     $mul                            1
     $mux                         2678
     $ne                             4
     $neg                           36
     $not                           54
     $or                            59
     $pmux                         288
     $reduce_and                     7
     $reduce_bool                    8
     $reduce_or                     10
     $reduce_xor                     5
     $shift                         36
     $shiftx                        33
     $shl                            2
     $sub                           52
     $xor                          542

63.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~5 debug messages>

63.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~5895 debug messages>
Removed a total of 1965 cells.

63.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8215: \u_8051_core.oc8051_sfr1.oc8051_tc21.t2ex_r -> 1'0
      Replacing known input bits on port B of cell $flatten\u_clkgen.\u_appclk.$procmux$4799: \u_clkgen.u_appclk.high_count -> 1'0
      Replacing known input bits on port A of cell $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13039: \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st -> 1'1
      Replacing known input bits on port A of cell $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13066: \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_fcs_st -> 1'0
      Replacing known input bits on port A of cell $flatten\u_uart_core.\u_rxfifo.$procmux$7336: \u_uart_core.u_rxfifo.empty_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_uart_core.\u_rxfifo.$procmux$7339: \u_uart_core.u_rxfifo.empty_q -> 1'0
      Replacing known input bits on port B of cell $flatten\u_wb_crossbar.$procmux$4915: $flatten\u_wb_crossbar.$11\slave_busy[4:0] -> { $flatten\u_wb_crossbar.$11\slave_busy[4:0] [4:1] 1'1 }
      Replacing known input bits on port B of cell $flatten\u_wb_crossbar.$procmux$4850: \u_wb_crossbar.master_busy [4] -> 1'1
      Replacing known input bits on port B of cell $flatten\u_wb_crossbar.$procmux$4909: \u_wb_crossbar.master_busy [4] -> 1'0
      Replacing known input bits on port B of cell $flatten\u_wb_crossbar.$procmux$5049: \u_wb_crossbar.master_busy [3] -> 1'1
      Replacing known input bits on port A of cell $flatten\u_wb_crossbar.$procmux$5111: \u_wb_crossbar.master_busy [3] -> 1'0
      Replacing known input bits on port B of cell $flatten\u_wb_crossbar.$procmux$5251: \u_wb_crossbar.master_busy [2] -> 1'1
      Replacing known input bits on port A of cell $flatten\u_wb_crossbar.$procmux$5313: \u_wb_crossbar.master_busy [2] -> 1'0
      Replacing known input bits on port B of cell $flatten\u_wb_crossbar.$procmux$5453: \u_wb_crossbar.master_busy [1] -> 1'1
      Replacing known input bits on port A of cell $flatten\u_wb_crossbar.$procmux$5515: \u_wb_crossbar.master_busy [1] -> 1'0
      Replacing known input bits on port B of cell $flatten\u_wb_crossbar.$procmux$5655: \u_wb_crossbar.master_busy [0] -> 1'1
      Replacing known input bits on port A of cell $flatten\u_wb_crossbar.$procmux$5717: \u_wb_crossbar.master_busy [0] -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8740.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_sp1.$procmux$8574.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_sp1.$procmux$8580.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8986.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_alu1.$procmux$12824.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_decoder1.$procmux$12276.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_decoder1.$procmux$12378.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8996.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8998.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_decoder1.$procmux$12412.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8333.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8336.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8339.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8345.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8348.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8354.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8357.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8363.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8369.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_decoder1.$procmux$12444.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$9008.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$9010.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$9016.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$procmux$18409.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$procmux$18415.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$procmux$18422.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$procmux$18429.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$procmux$18437.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$procmux$18445.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$12983.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$12986.
    dead port 1/4 on $pmux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$12993.
    dead port 2/4 on $pmux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$12993.
    dead port 3/4 on $pmux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$12993.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$12997.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13000.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13008.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13011.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13017.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13041.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13046.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13051.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13056.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13068.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_decoder1.$procmux$12503.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13107.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13113.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13126.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13133.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13143.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13145.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13147.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13158.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13160.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13162.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13164.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13174.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13176.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13178.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_decoder1.$procmux$12512.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13187.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13189.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13197.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13214.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13217.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13219.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13228.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13231.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13233.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13242.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13245.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13247.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_decoder1.$procmux$12521.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13256.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13259.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13261.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13270.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13272.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13281.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13283.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13292.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13294.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13303.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13305.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13314.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13316.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13326.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13329.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13331.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13333.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_decoder1.$procmux$12530.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13343.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13346.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13348.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13350.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13377.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13380.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13382.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13384.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13395.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13397.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13400.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13402.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13404.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13415.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13417.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13420.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13422.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13424.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13455.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13457.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13460.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13462.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13464.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_decoder1.$procmux$12540.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13474.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13477.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13479.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13481.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13508.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13511.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13513.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13515.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13525.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13528.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13530.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13532.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13556.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13558.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13560.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13570.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13572.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13574.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13584.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13586.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13588.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13597.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13599.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13608.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13610.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13630.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13632.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13648.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_decoder1.$procmux$12555.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13656.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13664.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13672.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13680.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13688.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13698.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13700.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13710.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13712.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13722.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13724.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13733.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13742.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13749.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13751.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_decoder1.$procmux$12578.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_alu1.$procmux$12772.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_decoder1.$procmux$12603.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_decoder1.$procmux$12615.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17787.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17794.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17801.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17809.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17816.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17824.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_decoder1.$procmux$12624.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17832.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17841.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17852.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17863.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17875.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17886.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17898.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17910.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17923.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17935.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17948.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17961.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17975.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17990.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18008.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18026.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18044.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18063.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18083.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$9022.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$9028.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$9034.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16406.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16408.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16414.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16420.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16426.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16432.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16440.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16442.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16449.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16456.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16463.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16470.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16480.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16482.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16491.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16493.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16515.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16517.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16526.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16535.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16553.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16562.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16573.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16576.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16578.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16605.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16608.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16610.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16637.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16639.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16663.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16665.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16690.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16693.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16695.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16697.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16709.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16711.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16713.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16724.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16726.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16736.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16746.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16766.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16787.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9351.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16908.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16914.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16919.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16926.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16932.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16938.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16946.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16954.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16962.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16972.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16974.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16983.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16985.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16994.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16996.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17005.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17014.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17023.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17033.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17043.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17053.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17065.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17067.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17078.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17080.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17091.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17093.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17104.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17115.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17126.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17139.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17142.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17144.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17157.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17160.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17162.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17175.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17178.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17180.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17193.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17196.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17198.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17210.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17213.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17215.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17228.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17231.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17233.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17246.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17249.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17251.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17264.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17266.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17279.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17281.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17294.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17296.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17309.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17311.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17324.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17326.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17339.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17341.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17354.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17356.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17368.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17380.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17392.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17404.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17416.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17428.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17440.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17453.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17466.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17479.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17492.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18330.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18336.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18343.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18350.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18358.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18366.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18375.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18384.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13997.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14000.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14003.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14008.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14016.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14019.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14022.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14027.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14035.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14038.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14041.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14046.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14054.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14057.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14062.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14070.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14073.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14078.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14086.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14089.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14094.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14102.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14107.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14115.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14120.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14128.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14133.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14143.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14145.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14147.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14152.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14162.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14164.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14166.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14171.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14181.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14183.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14185.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14190.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14199.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14201.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14206.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14215.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14217.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14222.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14231.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14233.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14238.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14247.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14249.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14254.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14265.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14267.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14269.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14274.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14285.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14287.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14289.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14294.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14305.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14307.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14309.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14314.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14324.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14326.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14331.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14341.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14343.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14348.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14358.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14360.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14365.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14375.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14377.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14382.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14394.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14396.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14398.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14403.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14415.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14417.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14419.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14424.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14436.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14438.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14440.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14445.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8716.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14456.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14458.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14463.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8722.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14474.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14476.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14481.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14492.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14494.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14499.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14510.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14512.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14517.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14530.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14532.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14534.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14539.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14552.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14554.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14556.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14561.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14574.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14576.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14578.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14583.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14595.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14597.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14602.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14614.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14616.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14621.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14633.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14635.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14640.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14652.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14654.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14659.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14670.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14675.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14686.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14691.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14702.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14707.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14718.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14723.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14733.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14743.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14753.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14763.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14773.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14780.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14787.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14794.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14801.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14808.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14816.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14824.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14834.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14837.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14842.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14852.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14857.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14867.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14872.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14882.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14887.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14899.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14911.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14923.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14956.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14965.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14974.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14983.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14993.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14996.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15004.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15015.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15018.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15026.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15037.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15045.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15056.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15064.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15076.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15078.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15086.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15098.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15100.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15108.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15119.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15127.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15138.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15146.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15157.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15165.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15181.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15197.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15213.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15229.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15242.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15255.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15268.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15281.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15291.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15301.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15311.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15321.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15331.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15343.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15348.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15377.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15382.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15394.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15399.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15411.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15416.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15428.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15433.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15447.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15461.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15475.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15503.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15514.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15525.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15547.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15558.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15571.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15576.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15589.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15594.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15607.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15612.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15625.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15630.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15643.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15648.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15663.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15678.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15693.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15708.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15720.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15732.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15744.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15756.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15770.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15775.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15789.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15794.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15808.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15813.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15827.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15832.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15848.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15864.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15880.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15893.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15906.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15919.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15934.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15939.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15955.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15957.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15962.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15977.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15982.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15997.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16002.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16017.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16022.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16039.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16056.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16073.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16087.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16101.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16115.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16131.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16136.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16154.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16169.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_acc1.$procmux$12951.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_acc1.$procmux$12954.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_acc1.$procmux$12957.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_acc1.$procmux$12963.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_acc1.$procmux$12966.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_acc1.$procmux$12972.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7763.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7771.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7782.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_b_register.$procmux$12676.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_b_register.$procmux$12678.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7790.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7823.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_b_register.$procmux$12712.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_b_register.$procmux$12714.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_b_register.$procmux$12720.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7831.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7842.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7850.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7891.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7895.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7904.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7906.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7915.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7917.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7923.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7932.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7934.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7943.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7945.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7951.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8038.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8042.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8051.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8053.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8062.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8064.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8070.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8079.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8081.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8090.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8092.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8098.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7763.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7771.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7782.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7790.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7823.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8984.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7831.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7842.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7850.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7891.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7895.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7904.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7906.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7915.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7917.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7923.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7932.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7934.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7943.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7945.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$7951.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$8038.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$8042.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$8051.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$8053.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$8062.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$8064.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$8070.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$8079.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$8081.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$8090.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$8092.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_txfifo.$procmux$8098.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8691.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8694.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7107.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7115.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7126.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7134.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7163.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7171.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7182.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7190.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7225.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7229.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7238.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7240.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7249.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7251.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7257.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7266.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7268.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7277.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7279.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7285.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7370.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7374.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7383.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7385.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7394.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7396.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7402.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7411.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7413.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7422.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7424.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfifo.$procmux$7430.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_rxfsm.$procmux$6901.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7107.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7115.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7126.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7134.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7370.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7374.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7383.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7385.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7394.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7396.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7402.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7411.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7413.
    dead port 2/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7422.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7424.
    dead port 1/2 on $mux $flatten\u_uart_core.\u_txfifo.$procmux$7430.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8728.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8734.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8702.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8705.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$4826.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$4850.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4861.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4863.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4870.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4872.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4880.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4882.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4891.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4893.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4903.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4905.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4911.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4917.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4941.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4947.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4953.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4959.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$4965.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5028.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5052.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5063.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5065.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5072.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5074.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5082.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5084.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5093.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5095.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5105.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5107.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5113.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5119.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5143.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5149.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5155.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5161.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5167.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5230.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5254.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5265.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5267.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5274.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5276.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5284.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5286.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5295.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5297.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5307.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5309.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5315.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5321.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5345.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5351.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5357.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5363.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5369.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5432.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5456.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5467.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5469.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5476.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5478.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5486.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5488.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5497.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5499.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5509.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5511.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5517.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5523.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5547.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5553.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5559.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5565.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5571.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5634.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5658.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5669.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5671.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5678.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5680.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5688.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5690.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5699.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5701.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5711.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5713.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5719.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5725.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5749.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5755.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5761.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5767.
    dead port 1/2 on $mux $flatten\u_wb_crossbar.$procmux$5773.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5870.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5880.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5890.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5936.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5946.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$5956.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$6002.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$6012.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$6022.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$6068.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$6078.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$6088.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$6144.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$6154.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$6200.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$6228.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$6256.
    dead port 2/2 on $mux $flatten\u_wb_crossbar.$procmux$6284.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11516.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11552.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_alu1.$procmux$12809.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8780.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8782.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8828.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8830.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8840.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8842.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8852.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8854.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8972.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8974.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8713.
Removed 847 multiplexer ports.
<suppressed ~894 debug messages>

63.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_alu1.$procmux$12753: { $flatten\u_8051_core.\oc8051_alu1.$procmux$12767_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12766_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12765_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12764_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12763_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12762_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12761_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12760_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12759_CMP $auto$opt_reduce.cc:134:opt_pmux$19231 $flatten\u_8051_core.\oc8051_alu1.$procmux$12756_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12755_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12754_CMP }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_alu1.$procmux$12884: { $flatten\u_8051_core.\oc8051_alu1.$procmux$12767_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12765_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12764_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12757_CMP $auto$opt_reduce.cc:134:opt_pmux$19233 $flatten\u_8051_core.\oc8051_alu1.$procmux$12754_CMP }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12509: $auto$opt_reduce.cc:134:opt_pmux$19235
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8991: { $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8969_CMP $auto$opt_reduce.cc:134:opt_pmux$19237 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12245: $auto$opt_reduce.cc:134:opt_pmux$19239
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12518: $auto$opt_reduce.cc:134:opt_pmux$19241
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12251: $auto$opt_reduce.cc:134:opt_pmux$19243
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12525: { $auto$opt_reduce.cc:134:opt_pmux$19247 $auto$opt_reduce.cc:134:opt_pmux$19245 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12537: $auto$opt_reduce.cc:134:opt_pmux$19249
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12263: $auto$opt_reduce.cc:134:opt_pmux$19251
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_alu1.$procmux$12841: { $flatten\u_8051_core.\oc8051_alu1.$procmux$12767_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12766_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12765_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12764_CMP $auto$opt_reduce.cc:134:opt_pmux$19253 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12547: { $auto$opt_reduce.cc:134:opt_pmux$19259 $auto$opt_reduce.cc:134:opt_pmux$19257 $auto$opt_reduce.cc:134:opt_pmux$19255 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procmux$8475: { $auto$opt_reduce.cc:134:opt_pmux$19261 $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procmux$8476_CMP }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12562: { $auto$opt_reduce.cc:134:opt_pmux$19265 $flatten\u_8051_core.\oc8051_decoder1.$procmux$11801_CMP $auto$opt_reduce.cc:134:opt_pmux$19263 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$11920: $auto$opt_reduce.cc:134:opt_pmux$19267
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$11926: { $auto$opt_reduce.cc:134:opt_pmux$19271 $auto$opt_reduce.cc:134:opt_pmux$19269 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$11933: { $auto$opt_reduce.cc:134:opt_pmux$19275 $auto$opt_reduce.cc:134:opt_pmux$19273 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12585: { $auto$opt_reduce.cc:134:opt_pmux$19281 $auto$opt_reduce.cc:134:opt_pmux$19279 $auto$opt_reduce.cc:134:opt_pmux$19277 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$11945: { $auto$opt_reduce.cc:134:opt_pmux$19287 $auto$opt_reduce.cc:134:opt_pmux$19285 $auto$opt_reduce.cc:134:opt_pmux$19283 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12608: { $auto$opt_reduce.cc:134:opt_pmux$19293 $auto$opt_reduce.cc:134:opt_pmux$19291 $auto$opt_reduce.cc:134:opt_pmux$19289 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12374: $auto$opt_reduce.cc:134:opt_pmux$19295
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12621: $auto$opt_reduce.cc:134:opt_pmux$19297
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12631: { $flatten\u_8051_core.\oc8051_decoder1.$procmux$11770_CMP $auto$opt_reduce.cc:134:opt_pmux$19299 $flatten\u_8051_core.\oc8051_decoder1.$procmux$12277_CMP }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12405: { $auto$opt_reduce.cc:134:opt_pmux$19305 $auto$opt_reduce.cc:134:opt_pmux$19303 $auto$opt_reduce.cc:134:opt_pmux$19301 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$11772: $auto$opt_reduce.cc:134:opt_pmux$19307
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12646: { $flatten\u_8051_core.\oc8051_decoder1.$procmux$11770_CMP $auto$opt_reduce.cc:134:opt_pmux$19309 $flatten\u_8051_core.\oc8051_decoder1.$procmux$12277_CMP }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$11987: $auto$opt_reduce.cc:134:opt_pmux$19311
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18103: { $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18009_CMP $auto$opt_reduce.cc:134:opt_pmux$19313 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12013: { $auto$opt_reduce.cc:134:opt_pmux$19319 $auto$opt_reduce.cc:134:opt_pmux$19317 $auto$opt_reduce.cc:134:opt_pmux$19315 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18120: { $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17842_CMP $auto$opt_reduce.cc:134:opt_pmux$19321 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18137: { $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18009_CMP $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17924_CMP $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17876_CMP $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17810_CMP $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17788_CMP $auto$opt_reduce.cc:134:opt_pmux$19323 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18154: { $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18009_CMP $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17924_CMP $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17876_CMP $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17810_CMP $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17788_CMP $auto$opt_reduce.cc:134:opt_pmux$19325 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18171: { $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17788_CMP $auto$opt_reduce.cc:134:opt_pmux$19327 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18188: { $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17810_CMP $auto$opt_reduce.cc:134:opt_pmux$19329 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18205: { $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17876_CMP $auto$opt_reduce.cc:134:opt_pmux$19331 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18222: { $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17924_CMP $auto$opt_reduce.cc:134:opt_pmux$19333 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18239: { $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17991_CMP $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17976_CMP $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17924_CMP $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17876_CMP $auto$opt_reduce.cc:134:opt_pmux$19337 $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17810_CMP $auto$opt_reduce.cc:134:opt_pmux$19335 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18256: { $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17853_CMP $auto$opt_reduce.cc:134:opt_pmux$19341 $auto$opt_reduce.cc:134:opt_pmux$19339 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9164: { $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9169_CMP $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9168_CMP $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9167_CMP $auto$opt_reduce.cc:134:opt_pmux$19343 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9174: { $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9169_CMP $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9168_CMP $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9178_CMP $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9167_CMP $auto$opt_reduce.cc:134:opt_pmux$19345 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9185: { $auto$opt_reduce.cc:134:opt_pmux$19349 $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9178_CMP $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9167_CMP $auto$opt_reduce.cc:134:opt_pmux$19347 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9241: { $auto$opt_reduce.cc:134:opt_pmux$19353 $auto$opt_reduce.cc:134:opt_pmux$19351 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$9003: { $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8970_CMP $auto$opt_reduce.cc:134:opt_pmux$19355 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12439: $auto$opt_reduce.cc:134:opt_pmux$19357
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12045: $auto$opt_reduce.cc:134:opt_pmux$19359
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16806: { $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16579_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16483_CMP $auto$opt_reduce.cc:134:opt_pmux$19361 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16822: { $auto$opt_reduce.cc:134:opt_pmux$19363 $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16443_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16409_CMP }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16830: { $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16483_CMP $auto$opt_reduce.cc:134:opt_pmux$19365 $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16443_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16409_CMP }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16838: { $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16483_CMP $auto$opt_reduce.cc:134:opt_pmux$19367 $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16443_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16409_CMP }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12051: $auto$opt_reduce.cc:134:opt_pmux$19369
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16846: { $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16579_CMP $auto$opt_reduce.cc:134:opt_pmux$19371 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_alu1.$procmux$12775: { $flatten\u_8051_core.\oc8051_alu1.$procmux$12767_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12766_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12765_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12764_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12763_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12762_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12761_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12760_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12759_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12758_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12757_CMP $auto$opt_reduce.cc:134:opt_pmux$19373 $flatten\u_8051_core.\oc8051_alu1.$procmux$12754_CMP }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12056: $auto$opt_reduce.cc:134:opt_pmux$19375
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12071: $auto$opt_reduce.cc:134:opt_pmux$19377
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9388: $auto$opt_reduce.cc:134:opt_pmux$19379
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9397: { $auto$opt_reduce.cc:134:opt_pmux$19383 $auto$opt_reduce.cc:134:opt_pmux$19381 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9406: { $auto$opt_reduce.cc:134:opt_pmux$19387 $auto$opt_reduce.cc:134:opt_pmux$19385 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12447: { $auto$opt_reduce.cc:134:opt_pmux$19397 $auto$opt_reduce.cc:134:opt_pmux$19395 $auto$opt_reduce.cc:134:opt_pmux$19393 $auto$opt_reduce.cc:134:opt_pmux$19391 $auto$opt_reduce.cc:134:opt_pmux$19389 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9415: { $auto$opt_reduce.cc:134:opt_pmux$19401 $auto$opt_reduce.cc:134:opt_pmux$19399 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17495: { $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17454_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17145_CMP $auto$opt_reduce.cc:134:opt_pmux$19403 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9424: $auto$opt_reduce.cc:134:opt_pmux$19405
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12087: $auto$opt_reduce.cc:134:opt_pmux$19407
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17505: { $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17454_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17145_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17034_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16947_CMP $auto$opt_reduce.cc:134:opt_pmux$19409 $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16909_CMP }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17515: { $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17454_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17034_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16947_CMP $auto$opt_reduce.cc:134:opt_pmux$19411 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12098: { $auto$opt_reduce.cc:134:opt_pmux$19417 $auto$opt_reduce.cc:134:opt_pmux$19415 $auto$opt_reduce.cc:134:opt_pmux$19413 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17535: { $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17145_CMP $auto$opt_reduce.cc:134:opt_pmux$19419 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17545: { $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17145_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17068_CMP $auto$opt_reduce.cc:134:opt_pmux$19423 $auto$opt_reduce.cc:134:opt_pmux$19421 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17555: { $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17145_CMP $auto$opt_reduce.cc:134:opt_pmux$19425 }
    Consolidated identical input bits for $mux cell $flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$procmux$8677:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$0$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_EN[7:0]$2525
      New ports: A=1'0, B=1'1, Y=$flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$0$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_EN[7:0]$2525 [0]
      New connections: $flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$0$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_EN[7:0]$2525 [7:1] = { $flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$0$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_EN[7:0]$2525 [0] $flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$0$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_EN[7:0]$2525 [0] $flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$0$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_EN[7:0]$2525 [0] $flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$0$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_EN[7:0]$2525 [0] $flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$0$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_EN[7:0]$2525 [0] $flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$0$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_EN[7:0]$2525 [0] $flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$0$memwr$\buff$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_ram_256x8_two_bist.v:172$2521_EN[7:0]$2525 [0] }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$11779: { $auto$opt_reduce.cc:134:opt_pmux$19447 $auto$opt_reduce.cc:134:opt_pmux$19445 $flatten\u_8051_core.\oc8051_decoder1.$procmux$11809_CMP $flatten\u_8051_core.\oc8051_decoder1.$procmux$11774_CMP $auto$opt_reduce.cc:134:opt_pmux$19443 $auto$opt_reduce.cc:134:opt_pmux$19441 $flatten\u_8051_core.\oc8051_decoder1.$procmux$11773_CMP $auto$opt_reduce.cc:134:opt_pmux$19439 $auto$opt_reduce.cc:134:opt_pmux$19437 $auto$opt_reduce.cc:134:opt_pmux$19435 $flatten\u_8051_core.\oc8051_decoder1.$procmux$11788_CMP $auto$opt_reduce.cc:134:opt_pmux$19433 $auto$opt_reduce.cc:134:opt_pmux$19431 $auto$opt_reduce.cc:134:opt_pmux$19429 $auto$opt_reduce.cc:134:opt_pmux$19427 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$11678: { $flatten\u_8051_core.\oc8051_decoder1.$procmux$11684_CMP $flatten\u_8051_core.\oc8051_decoder1.$procmux$11683_CMP $flatten\u_8051_core.\oc8051_decoder1.$procmux$11682_CMP $flatten\u_8051_core.\oc8051_decoder1.$procmux$11681_CMP $auto$opt_reduce.cc:134:opt_pmux$19449 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_alu1.$procmux$12852: { $flatten\u_8051_core.\oc8051_alu1.$procmux$12767_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12766_CMP $auto$opt_reduce.cc:134:opt_pmux$19453 $auto$opt_reduce.cc:134:opt_pmux$19451 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$11690: { $auto$opt_reduce.cc:134:opt_pmux$19457 $auto$opt_reduce.cc:134:opt_pmux$19455 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$11868: { $auto$opt_reduce.cc:134:opt_pmux$19465 $auto$opt_reduce.cc:134:opt_pmux$19463 $auto$opt_reduce.cc:134:opt_pmux$19461 $auto$opt_reduce.cc:134:opt_pmux$19459 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_alu1.$procmux$12868: { $flatten\u_8051_core.\oc8051_alu1.$procmux$12767_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12766_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12763_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12762_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12761_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12760_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12759_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12758_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12757_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12756_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12755_CMP $auto$opt_reduce.cc:134:opt_pmux$19467 }
    New ctrl vector for $pmux cell $auto$tribuf.cc:202:run$19228: \u_eth_dut.u_mac_core.u_md_intf.mdio_outen_reg
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12131: $auto$opt_reduce.cc:134:opt_pmux$19469
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16277: { $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15940_CMP $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15776_CMP $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15577_CMP $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15349_CMP $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15005_CMP }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12140: { $auto$opt_reduce.cc:134:opt_pmux$19475 $auto$opt_reduce.cc:134:opt_pmux$19473 $auto$opt_reduce.cc:134:opt_pmux$19471 }
    Consolidated identical input bits for $mux cell $flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8016:
      Old ports: A=9'000000000, B=9'111111111, Y=$flatten\u_eth_dut.\u_mac_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874
      New ports: A=1'0, B=1'1, Y=$flatten\u_eth_dut.\u_mac_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0]
      New connections: $flatten\u_eth_dut.\u_mac_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [8:1] = { $flatten\u_eth_dut.\u_mac_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] $flatten\u_eth_dut.\u_mac_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] $flatten\u_eth_dut.\u_mac_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] $flatten\u_eth_dut.\u_mac_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] $flatten\u_eth_dut.\u_mac_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] $flatten\u_eth_dut.\u_mac_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] $flatten\u_eth_dut.\u_mac_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] $flatten\u_eth_dut.\u_mac_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8686: $auto$opt_reduce.cc:134:opt_pmux$19477
    Consolidated identical input bits for $mux cell $flatten\u_eth_dut.\u_mac_txfifo.$procmux$8016:
      Old ports: A=9'000000000, B=9'111111111, Y=$flatten\u_eth_dut.\u_mac_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874
      New ports: A=1'0, B=1'1, Y=$flatten\u_eth_dut.\u_mac_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0]
      New connections: $flatten\u_eth_dut.\u_mac_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [8:1] = { $flatten\u_eth_dut.\u_mac_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] $flatten\u_eth_dut.\u_mac_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] $flatten\u_eth_dut.\u_mac_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] $flatten\u_eth_dut.\u_mac_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] $flatten\u_eth_dut.\u_mac_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] $flatten\u_eth_dut.\u_mac_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] $flatten\u_eth_dut.\u_mac_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] $flatten\u_eth_dut.\u_mac_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$3811_EN[8:0]$3874 [0] }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$11729: { $auto$opt_reduce.cc:134:opt_pmux$19483 $flatten\u_8051_core.\oc8051_decoder1.$procmux$11740_CMP $auto$opt_reduce.cc:134:opt_pmux$19481 $auto$opt_reduce.cc:134:opt_pmux$19479 }
    Consolidated identical input bits for $mux cell $flatten\u_uart_core.\u_rxfifo.$procmux$7350:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_uart_core.\u_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103
      New ports: A=1'0, B=1'1, Y=$flatten\u_uart_core.\u_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0]
      New connections: $flatten\u_uart_core.\u_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [7:1] = { $flatten\u_uart_core.\u_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0] $flatten\u_uart_core.\u_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0] $flatten\u_uart_core.\u_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0] $flatten\u_uart_core.\u_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0] $flatten\u_uart_core.\u_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0] $flatten\u_uart_core.\u_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0] $flatten\u_uart_core.\u_rxfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0] }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8697: { $auto$opt_reduce.cc:134:opt_pmux$19485 $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8687_CMP }
    New ctrl vector for $pmux cell $flatten\u_uart_core.\u_rxfsm.$procmux$7035: { $flatten\u_uart_core.\u_rxfsm.$procmux$6902_CMP $auto$opt_reduce.cc:134:opt_pmux$19487 }
    Consolidated identical input bits for $mux cell $flatten\u_uart_core.\u_txfifo.$procmux$7350:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103
      New ports: A=1'1, B=1'0, Y=$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0]
      New connections: $flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [7:1] = { $flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0] $flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0] $flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0] $flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0] $flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0] $flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0] $flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103 [0] }
    New ctrl vector for $pmux cell $flatten\u_uart_core.\u_txfsm.$procmux$6881: { $flatten\u_uart_core.\u_txfsm.$procmux$6836_CMP $flatten\u_uart_core.\u_txfsm.$procmux$6852_CMP $flatten\u_uart_core.\u_txfsm.$procmux$6846_CMP $auto$opt_reduce.cc:134:opt_pmux$19489 }
    New ctrl vector for $pmux cell $flatten\u_wb_gmac_rx.$procmux$6592: { $flatten\u_wb_gmac_rx.$procmux$6578_CMP $auto$opt_reduce.cc:134:opt_pmux$19491 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12186: { $flatten\u_8051_core.\oc8051_decoder1.$procmux$11775_CMP $auto$opt_reduce.cc:134:opt_pmux$19493 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8708: { $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8689_CMP $auto$opt_reduce.cc:134:opt_pmux$19495 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8774: { $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8778_CMP $auto$opt_reduce.cc:134:opt_pmux$19497 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8822: { $auto$opt_reduce.cc:134:opt_pmux$19499 $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8775_CMP }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12190: { $auto$opt_reduce.cc:134:opt_pmux$19503 $auto$opt_reduce.cc:134:opt_pmux$19501 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8834: { $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8776_CMP $auto$opt_reduce.cc:134:opt_pmux$19505 }
    New ctrl vector for $pmux cell $flatten\u_wb_gmac_tx.$procmux$6470: { $auto$opt_reduce.cc:134:opt_pmux$19507 $flatten\u_wb_gmac_tx.$procmux$6347_CMP $flatten\u_wb_gmac_tx.$procmux$6344_CMP $flatten\u_wb_gmac_tx.$procmux$6340_CMP $flatten\u_wb_gmac_tx.$procmux$6336_CMP }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8846: { $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8777_CMP $auto$opt_reduce.cc:134:opt_pmux$19509 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12201: $auto$opt_reduce.cc:134:opt_pmux$19511
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8967: { $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8971_CMP $auto$opt_reduce.cc:134:opt_pmux$19513 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8979: { $auto$opt_reduce.cc:134:opt_pmux$19515 $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8968_CMP }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$11766: { $auto$opt_reduce.cc:134:opt_pmux$19517 $flatten\u_8051_core.\oc8051_decoder1.$procmux$11767_CMP }
  Optimizing cells in module \turbo8051.
Performed a total of 116 changes.

63.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~507 debug messages>
Removed a total of 169 cells.

63.34. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\u_8051_core.\oc8051_alu1.$procmux$12822 in front of them:
        $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:227$1667
        $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:228$1668

    Found cells that share an operand and can be merged by moving the $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:713$775 in front of them:
        $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:695$740
        $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:692$729

    Found cells that share an operand and can be merged by moving the $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:716$777 in front of them:
        $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:706$774
        $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:703$764

    Found cells that share an operand and can be merged by moving the $mux $flatten\u_8051_core.\oc8051_sfr1.\oc8051_sp1.$procmux$8571 in front of them:
        $flatten\u_8051_core.\oc8051_sfr1.\oc8051_sp1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:113$2666
        $flatten\u_8051_core.\oc8051_sfr1.\oc8051_sp1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:114$2667

    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_8051_core.\oc8051_alu1.$procmux$12868 in front of them:
        $flatten\u_8051_core.\oc8051_alu1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:305$1680
        $flatten\u_8051_core.\oc8051_alu1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:252$1672

    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_8051_core.\oc8051_alu1.$procmux$12868 in front of them:
        $flatten\u_8051_core.\oc8051_alu1.$or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:285$1678
        $flatten\u_8051_core.\oc8051_alu1.$or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:274$1676

    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_8051_core.\oc8051_sfr1.$procmux$8592 in front of them:
        $flatten\u_8051_core.\oc8051_sfr1.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:0$2651
        $flatten\u_8051_core.\oc8051_sfr1.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:0$2650
        $flatten\u_8051_core.\oc8051_sfr1.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:0$2649
        $flatten\u_8051_core.\oc8051_sfr1.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:0$2648
        $flatten\u_8051_core.\oc8051_sfr1.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:0$2647
        $flatten\u_8051_core.\oc8051_sfr1.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:0$2646
        $flatten\u_8051_core.\oc8051_sfr1.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:0$2645
        $flatten\u_8051_core.\oc8051_sfr1.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:0$2644
        $flatten\u_8051_core.\oc8051_sfr1.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:0$2643
        $flatten\u_8051_core.\oc8051_sfr1.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:0$2642
        $flatten\u_8051_core.\oc8051_sfr1.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:0$2641

63.35. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_eth_dut.\u_eth_parser.$procdff$19211 ($adff) from module turbo8051 (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_eth_dut.\u_eth_parser.$procdff$19211 ($dlatch) from module turbo8051.
Setting constant 0-bit at position 0 on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19167 ($adff) from module turbo8051.
[#visit=719, #solve=0, #remove=2, time=0.10 sec.]

63.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 3004 unused wires.
<suppressed ~5 debug messages>

63.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~14 debug messages>

63.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~918 debug messages>

63.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_alu1.$procmux$12868: { $flatten\u_8051_core.\oc8051_alu1.$procmux$12767_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12766_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12763_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12762_CMP $flatten\u_8051_core.\oc8051_alu1.$procmux$12760_CMP $auto$opt_reduce.cc:134:opt_pmux$19544 $flatten\u_8051_core.\oc8051_alu1.$procmux$12757_CMP $auto$opt_reduce.cc:134:opt_pmux$19542 $flatten\u_8051_core.\oc8051_alu1.$procmux$12755_CMP $auto$opt_reduce.cc:134:opt_pmux$19467 }
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$11853: $auto$opt_reduce.cc:134:opt_pmux$19546
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_decoder1.$procmux$12048: $auto$opt_reduce.cc:134:opt_pmux$19548
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.$procmux$8592: $auto$opt_reduce.cc:134:opt_pmux$19550
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18137: { $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18009_CMP $auto$opt_reduce.cc:134:opt_pmux$19554 $auto$opt_reduce.cc:134:opt_pmux$19552 $auto$opt_reduce.cc:134:opt_pmux$19323 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18154: { $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18009_CMP $auto$opt_reduce.cc:134:opt_pmux$19558 $auto$opt_reduce.cc:134:opt_pmux$19556 $auto$opt_reduce.cc:134:opt_pmux$19323 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16830: { $auto$opt_reduce.cc:134:opt_pmux$19365 $auto$opt_reduce.cc:134:opt_pmux$19560 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16838: { $auto$opt_reduce.cc:134:opt_pmux$19365 $auto$opt_reduce.cc:134:opt_pmux$19562 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17505: { $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17145_CMP $auto$opt_reduce.cc:134:opt_pmux$19409 $auto$opt_reduce.cc:134:opt_pmux$19564 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17515: { $auto$opt_reduce.cc:134:opt_pmux$19566 $auto$opt_reduce.cc:134:opt_pmux$19411 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17525: { $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17145_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17068_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16975_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16927_CMP $auto$opt_reduce.cc:134:opt_pmux$19568 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18387: { $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18376_CMP $auto$opt_reduce.cc:134:opt_pmux$19570 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16277: { $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15940_CMP $auto$opt_reduce.cc:134:opt_pmux$19572 $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15005_CMP }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16287: { $auto$opt_reduce.cc:134:opt_pmux$19574 $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15005_CMP $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14817_CMP }
    New ctrl vector for $pmux cell $flatten\u_spi_core.\u_spi_ctrl.$procmux$7526: { $flatten\u_spi_core.\u_spi_ctrl.$procmux$7535_CMP $auto$opt_reduce.cc:134:opt_pmux$19576 }
    New ctrl vector for $pmux cell $flatten\u_spi_core.\u_spi_ctrl.$procmux$7542: { $flatten\u_spi_core.\u_spi_ctrl.$procmux$7535_CMP $auto$opt_reduce.cc:134:opt_pmux$19580 $auto$opt_reduce.cc:134:opt_pmux$19578 }
    New ctrl vector for $pmux cell $flatten\u_spi_core.\u_spi_ctrl.$procmux$7587: { $flatten\u_spi_core.\u_spi_ctrl.$procmux$7535_CMP $flatten\u_spi_core.\u_spi_ctrl.$procmux$7562_CMP $auto$opt_reduce.cc:134:opt_pmux$19582 $flatten\u_spi_core.\u_spi_ctrl.$procmux$7518_CMP $flatten\u_spi_core.\u_spi_ctrl.$procmux$7588_CMP }
    New ctrl vector for $pmux cell $flatten\u_uart_core.\u_rxfsm.$procmux$7050: { $flatten\u_uart_core.\u_rxfsm.$procmux$6995_CMP $flatten\u_uart_core.\u_rxfsm.$procmux$6972_CMP $auto$opt_reduce.cc:134:opt_pmux$19584 }
    New ctrl vector for $pmux cell $flatten\u_wb_gmac_rx.$procmux$6601: { $flatten\u_wb_gmac_rx.$procmux$6570_CMP $auto$opt_reduce.cc:134:opt_pmux$19586 $flatten\u_wb_gmac_rx.$procmux$6579_CMP }
    New ctrl vector for $pmux cell $flatten\u_wb_gmac_rx.$procmux$6630: { $flatten\u_wb_gmac_rx.$procmux$6570_CMP $auto$opt_reduce.cc:134:opt_pmux$19588 $flatten\u_wb_gmac_rx.$procmux$6579_CMP }
    New ctrl vector for $pmux cell $flatten\u_wb_gmac_rx.$procmux$6657: { $auto$opt_reduce.cc:134:opt_pmux$19592 $flatten\u_wb_gmac_rx.$procmux$6579_CMP $flatten\u_wb_gmac_rx.$procmux$6578_CMP $auto$opt_reduce.cc:134:opt_pmux$19590 }
    New ctrl vector for $pmux cell $flatten\u_wb_gmac_rx.$procmux$6708: { $auto$opt_reduce.cc:134:opt_pmux$19594 $flatten\u_wb_gmac_rx.$procmux$6579_CMP $flatten\u_wb_gmac_rx.$procmux$6578_CMP }
    New ctrl vector for $pmux cell $flatten\u_wb_gmac_rx.$procmux$6726: { $auto$opt_reduce.cc:134:opt_pmux$19596 $flatten\u_wb_gmac_rx.$procmux$6579_CMP }
    New ctrl vector for $pmux cell $flatten\u_wb_gmac_rx.$procmux$6746: { $auto$opt_reduce.cc:134:opt_pmux$19598 $flatten\u_wb_gmac_rx.$procmux$6579_CMP $flatten\u_wb_gmac_rx.$procmux$6578_CMP }
    New ctrl vector for $pmux cell $flatten\u_wb_gmac_rx.$procmux$6763: { $auto$opt_reduce.cc:134:opt_pmux$19602 $flatten\u_wb_gmac_rx.$procmux$6579_CMP $flatten\u_wb_gmac_rx.$procmux$6578_CMP $auto$opt_reduce.cc:134:opt_pmux$19600 }
    New ctrl vector for $pmux cell $flatten\u_wb_gmac_tx.$procmux$6335: { $flatten\u_wb_gmac_tx.$procmux$6347_CMP $auto$opt_reduce.cc:134:opt_pmux$19604 }
    New ctrl vector for $pmux cell $flatten\u_wb_gmac_tx.$procmux$6389: { $flatten\u_wb_gmac_tx.$procmux$6373_CMP $flatten\u_wb_gmac_tx.$procmux$6393_CMP $auto$opt_reduce.cc:134:opt_pmux$19606 }
    New ctrl vector for $pmux cell $flatten\u_wb_gmac_tx.$procmux$6449: { $flatten\u_wb_gmac_tx.$procmux$6373_CMP $flatten\u_wb_gmac_tx.$procmux$6393_CMP $auto$opt_reduce.cc:134:opt_pmux$19608 }
    New ctrl vector for $pmux cell $flatten\u_wb_gmac_tx.$procmux$6470: { $auto$opt_reduce.cc:134:opt_pmux$19507 $flatten\u_wb_gmac_tx.$procmux$6347_CMP $auto$opt_reduce.cc:134:opt_pmux$19610 }
    New ctrl vector for $pmux cell $flatten\u_wb_gmac_tx.$procmux$6488: { $flatten\u_wb_gmac_tx.$procmux$6383_CMP $flatten\u_wb_gmac_tx.$procmux$6347_CMP $auto$opt_reduce.cc:134:opt_pmux$19612 }
  Optimizing cells in module \turbo8051.
Performed a total of 30 changes.

63.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

63.41. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:712$776 in front of them:
        $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:688$719
        $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:695$740

    Found cells that share an operand and can be merged by moving the $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:715$778 in front of them:
        $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:699$755
        $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:706$774

63.42. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.\U_dble_reg14.$procdff$19216 ($adff) from module turbo8051.
[#visit=717, #solve=0, #remove=1, time=0.08 sec.]

63.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 1 unused cells and 38 unused wires.
<suppressed ~4 debug messages>

63.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~2 debug messages>

63.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~917 debug messages>

63.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.48. Executing OPT_SHARE pass.

63.49. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.\U_dble_reg14.$procdff$19218 ($adff) from module turbo8051.
[#visit=716, #solve=0, #remove=1, time=0.09 sec.]

63.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

63.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~917 debug messages>

63.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.55. Executing OPT_SHARE pass.

63.56. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.\U_dble_reg14.$procdff$19217 ($adff) from module turbo8051.
[#visit=715, #solve=0, #remove=1, time=0.08 sec.]

63.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~1 debug messages>

63.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~916 debug messages>

63.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.62. Executing OPT_SHARE pass.

63.63. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19149 ($adff) from module turbo8051.
[#visit=714, #solve=0, #remove=1, time=0.10 sec.]

63.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~8 debug messages>

63.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:775$791.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:775$791.
Removed 2 multiplexer ports.
<suppressed ~915 debug messages>

63.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16806: $auto$opt_reduce.cc:134:opt_pmux$19620
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$19619: { $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16793_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16788_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16579_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16483_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16443_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16409_CMP }
  Optimizing cells in module \turbo8051.
Performed a total of 2 changes.

63.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

63.69. Executing OPT_SHARE pass.

63.70. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=713, #solve=0, #remove=0, time=0.08 sec.]

63.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 3 unused cells and 13 unused wires.
<suppressed ~4 debug messages>

63.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.73. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~916 debug messages>

63.74. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.76. Executing OPT_SHARE pass.

63.77. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=713, #solve=0, #remove=0, time=0.08 sec.]

63.78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.79. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 7

63.80. Executing FSM pass (extract and optimize FSM).

63.80.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking turbo8051.u_8051_core.oc8051_decoder1.alu_op as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register turbo8051.u_8051_core.oc8051_decoder1.cy_sel.
Found FSM state register turbo8051.u_8051_core.oc8051_decoder1.mem_act.
Not marking turbo8051.u_8051_core.oc8051_decoder1.psw_set as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_8051_core.oc8051_decoder1.ram_rd_sel_r as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_8051_core.oc8051_decoder1.ram_wr_sel as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register turbo8051.u_8051_core.oc8051_decoder1.src_sel1.
Found FSM state register turbo8051.u_8051_core.oc8051_decoder1.src_sel2.
Not marking turbo8051.u_8051_core.oc8051_decoder1.state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_8051_core.oc8051_decoder1.wr_sfr as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_8051_core.oc8051_sfr1.oc8051_dptr1.data_lo as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[1] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_8051_core.oc8051_sfr1.oc8051_int1.int_vec as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register turbo8051.u_clkgen.clkgen_ps.
Not marking turbo8051.u_eth_dut.u_mac_core.U_tx_top.U_deferral.curr_dfl_st as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register turbo8051.u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st.
Not marking turbo8051.u_eth_dut.u_mac_core.u_md_intf.mdio_cur_st as FSM state register:
    Circuit seems to be self-resetting.
Not marking turbo8051.u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register turbo8051.u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st.
Not marking turbo8051.u_eth_dut.u_mac_core.u_rx_top.U_deferral_rx.curr_dfl_st as FSM state register:
    Circuit seems to be self-resetting.
Not marking turbo8051.u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st as FSM state register:
    Circuit seems to be self-resetting.
Not marking turbo8051.u_eth_dut.u_mac_rxfifo.grey_rd_ptr as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_eth_dut.u_mac_rxfifo.grey_wr_ptr as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_eth_dut.u_mac_txfifo.grey_rd_ptr as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_eth_dut.u_mac_txfifo.grey_wr_ptr as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register turbo8051.u_spi_core.u_spi_ctrl.spiif_cs.
Not marking turbo8051.u_uart_core.u_rxfifo.grey_rd_ptr as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_uart_core.u_rxfifo.grey_wr_ptr as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register turbo8051.u_uart_core.u_rxfsm.error_ind.
Found FSM state register turbo8051.u_uart_core.u_rxfsm.rxstate.
Not marking turbo8051.u_uart_core.u_txfifo.grey_wr_ptr as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register turbo8051.u_uart_core.u_txfsm.txstate.
Not marking turbo8051.u_wb_crossbar.master_busy as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_wb_crossbar.master_mx_id[3] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_wb_crossbar.master_mx_id[4] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_wb_crossbar.slave_mx_id[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_wb_crossbar.slave_mx_id[1] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_wb_crossbar.slave_mx_id[2] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_wb_crossbar.slave_mx_id[3] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_wb_crossbar.slave_mx_id[4] as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register turbo8051.u_wb_gmac_rx.state.
Not marking turbo8051.u_wb_gmac_rx.wbo_be as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_wb_gmac_rx.wbo_taddr as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register turbo8051.u_wb_gmac_tx.state.
Not marking turbo8051.u_wb_gmac_tx.wbo_be as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking turbo8051.u_wb_gmac_tx.wbo_taddr as FSM state register:
    Users of register don't seem to benefit from recoding.

63.80.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_8051_core.oc8051_decoder1.cy_sel' from module `\turbo8051'.
  found $adff cell for state register: $flatten\u_8051_core.\oc8051_decoder1.$procdff$19061
  root of input selection tree: $flatten\u_8051_core.\oc8051_decoder1.$0\cy_sel[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_8051_core.oc8051_sfr1.wait_data
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19311
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19413
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19415
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19417
  found state code: 2'11
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_8051_core.\oc8051_cy_select1.$procmux$12664_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_cy_select1.$procmux$12663_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_cy_select1.$procmux$12662_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_cy_select1.$procmux$12665_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$19417 \u_8051_core.oc8051_sfr1.wait_data $auto$opt_reduce.cc:134:opt_pmux$19415 $auto$opt_reduce.cc:134:opt_pmux$19413 $auto$opt_reduce.cc:134:opt_pmux$19311 }
  ctrl outputs: { $flatten\u_8051_core.\oc8051_decoder1.$0\cy_sel[1:0] $flatten\u_8051_core.\oc8051_cy_select1.$procmux$12662_CMP $flatten\u_8051_core.\oc8051_cy_select1.$procmux$12663_CMP $flatten\u_8051_core.\oc8051_cy_select1.$procmux$12664_CMP $flatten\u_8051_core.\oc8051_cy_select1.$procmux$12665_CMP }
  transition:       2'00 5'00000 ->       2'00 6'000001
  transition:       2'00 5'10--0 ->       2'10 6'100001
  transition:       2'00 5'-01-0 ->       2'01 6'010001
  transition:       2'00 5'-0-10 ->       2'11 6'110001
  transition:       2'00 5'-0--1 ->       2'00 6'000001
  transition:       2'00 5'-1--- ->       2'00 6'000001
  transition:       2'10 5'00000 ->       2'00 6'000100
  transition:       2'10 5'10--0 ->       2'10 6'100100
  transition:       2'10 5'-01-0 ->       2'01 6'010100
  transition:       2'10 5'-0-10 ->       2'11 6'110100
  transition:       2'10 5'-0--1 ->       2'00 6'000100
  transition:       2'10 5'-1--- ->       2'10 6'100100
  transition:       2'01 5'00000 ->       2'00 6'000010
  transition:       2'01 5'10--0 ->       2'10 6'100010
  transition:       2'01 5'-01-0 ->       2'01 6'010010
  transition:       2'01 5'-0-10 ->       2'11 6'110010
  transition:       2'01 5'-0--1 ->       2'00 6'000010
  transition:       2'01 5'-1--- ->       2'01 6'010010
  transition:       2'11 5'00000 ->       2'00 6'001000
  transition:       2'11 5'10--0 ->       2'10 6'101000
  transition:       2'11 5'-01-0 ->       2'01 6'011000
  transition:       2'11 5'-0-10 ->       2'11 6'111000
  transition:       2'11 5'-0--1 ->       2'00 6'001000
  transition:       2'11 5'-1--- ->       2'11 6'111000
Extracting FSM `\u_8051_core.oc8051_decoder1.mem_act' from module `\turbo8051'.
  found $adff cell for state register: $flatten\u_8051_core.\oc8051_decoder1.$procdff$19056
  root of input selection tree: $flatten\u_8051_core.\oc8051_decoder1.$0\mem_act[2:0]
  found reset state: 3'111 (from async reset)
  found ctrl input: \u_8051_core.oc8051_memory_interface1.rd
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19449
  found ctrl input: $flatten\u_8051_core.\oc8051_decoder1.$procmux$11681_CMP
  found ctrl input: $flatten\u_8051_core.\oc8051_decoder1.$procmux$11682_CMP
  found ctrl input: $flatten\u_8051_core.\oc8051_decoder1.$procmux$11683_CMP
  found ctrl input: $flatten\u_8051_core.\oc8051_decoder1.$procmux$11684_CMP
  found state code: 3'100
  found state code: 3'000
  found state code: 3'010
  found state code: 3'001
  found state code: 3'011
  found ctrl output: $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9392_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9391_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9390_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9389_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_memory_interface1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:472$2243_Y
  ctrl inputs: { \u_8051_core.oc8051_memory_interface1.rd $flatten\u_8051_core.\oc8051_decoder1.$procmux$11681_CMP $flatten\u_8051_core.\oc8051_decoder1.$procmux$11682_CMP $flatten\u_8051_core.\oc8051_decoder1.$procmux$11683_CMP $flatten\u_8051_core.\oc8051_decoder1.$procmux$11684_CMP $auto$opt_reduce.cc:134:opt_pmux$19449 }
  ctrl outputs: { $flatten\u_8051_core.\oc8051_memory_interface1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:472$2243_Y $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9389_CMP $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9390_CMP $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9391_CMP $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9392_CMP $flatten\u_8051_core.\oc8051_decoder1.$0\mem_act[2:0] }
  transition:      3'000 6'0----- ->      3'111 8'00001111
  transition:      3'000 6'100000 ->      3'111 8'00001111
  transition:      3'000 6'1---1- ->      3'011 8'00001011
  transition:      3'000 6'1--1-- ->      3'001 8'00001001
  transition:      3'000 6'1-1--- ->      3'010 8'00001010
  transition:      3'000 6'11---- ->      3'000 8'00001000
  transition:      3'000 6'1----1 ->      3'100 8'00001100
  transition:      3'100 6'0----- ->      3'111 8'10000111
  transition:      3'100 6'100000 ->      3'111 8'10000111
  transition:      3'100 6'1---1- ->      3'011 8'10000011
  transition:      3'100 6'1--1-- ->      3'001 8'10000001
  transition:      3'100 6'1-1--- ->      3'010 8'10000010
  transition:      3'100 6'11---- ->      3'000 8'10000000
  transition:      3'100 6'1----1 ->      3'100 8'10000100
  transition:      3'010 6'0----- ->      3'111 8'00100111
  transition:      3'010 6'100000 ->      3'111 8'00100111
  transition:      3'010 6'1---1- ->      3'011 8'00100011
  transition:      3'010 6'1--1-- ->      3'001 8'00100001
  transition:      3'010 6'1-1--- ->      3'010 8'00100010
  transition:      3'010 6'11---- ->      3'000 8'00100000
  transition:      3'010 6'1----1 ->      3'100 8'00100100
  transition:      3'001 6'0----- ->      3'111 8'00010111
  transition:      3'001 6'100000 ->      3'111 8'00010111
  transition:      3'001 6'1---1- ->      3'011 8'00010011
  transition:      3'001 6'1--1-- ->      3'001 8'00010001
  transition:      3'001 6'1-1--- ->      3'010 8'00010010
  transition:      3'001 6'11---- ->      3'000 8'00010000
  transition:      3'001 6'1----1 ->      3'100 8'00010100
  transition:      3'011 6'0----- ->      3'111 8'01000111
  transition:      3'011 6'100000 ->      3'111 8'01000111
  transition:      3'011 6'1---1- ->      3'011 8'01000011
  transition:      3'011 6'1--1-- ->      3'001 8'01000001
  transition:      3'011 6'1-1--- ->      3'010 8'01000010
  transition:      3'011 6'11---- ->      3'000 8'01000000
  transition:      3'011 6'1----1 ->      3'100 8'01000100
  transition:      3'111 6'0----- ->      3'111 8'00000111
  transition:      3'111 6'100000 ->      3'111 8'00000111
  transition:      3'111 6'1---1- ->      3'011 8'00000011
  transition:      3'111 6'1--1-- ->      3'001 8'00000001
  transition:      3'111 6'1-1--- ->      3'010 8'00000010
  transition:      3'111 6'11---- ->      3'000 8'00000000
  transition:      3'111 6'1----1 ->      3'100 8'00000100
Extracting FSM `\u_8051_core.oc8051_decoder1.src_sel1' from module `\turbo8051'.
  found $adff cell for state register: $flatten\u_8051_core.\oc8051_decoder1.$procdff$19065
  root of input selection tree: $flatten\u_8051_core.\oc8051_decoder1.$0\src_sel1[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_8051_core.oc8051_sfr1.wait_data
  found ctrl input: $flatten\u_8051_core.\oc8051_decoder1.$procmux$11762_CMP
  found ctrl input: $flatten\u_8051_core.\oc8051_decoder1.$procmux$11770_CMP
  found ctrl input: $flatten\u_8051_core.\oc8051_decoder1.$procmux$11775_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19459
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19461
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19463
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19465
  found state code: 3'010
  found state code: 3'001
  found state code: 3'011
  found state code: 3'101
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19243
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19271
  found state code: 3'100
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19275
  found state code: 3'111
  found ctrl output: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12939_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12938_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12937_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12936_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12935_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12934_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12940_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$19243 \u_8051_core.oc8051_sfr1.wait_data $flatten\u_8051_core.\oc8051_decoder1.$procmux$11762_CMP $flatten\u_8051_core.\oc8051_decoder1.$procmux$11770_CMP $flatten\u_8051_core.\oc8051_decoder1.$procmux$11775_CMP $auto$opt_reduce.cc:134:opt_pmux$19465 $auto$opt_reduce.cc:134:opt_pmux$19463 $auto$opt_reduce.cc:134:opt_pmux$19461 $auto$opt_reduce.cc:134:opt_pmux$19459 $auto$opt_reduce.cc:134:opt_pmux$19271 $auto$opt_reduce.cc:134:opt_pmux$19275 }
  ctrl outputs: { $flatten\u_8051_core.\oc8051_decoder1.$0\src_sel1[2:0] $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12934_CMP $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12935_CMP $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12936_CMP $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12937_CMP $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12938_CMP $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12939_CMP $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12940_CMP }
  transition:      3'000 11'-00000000-- ->      3'000 10'0000000001
  transition:      3'000 11'-00001----- ->      3'101 10'1010000001
  transition:      3'000 11'-0000-1---- ->      3'011 10'0110000001
  transition:      3'000 11'-0000--1--- ->      3'001 10'0010000001
  transition:      3'000 11'-0000---1-- ->      3'010 10'0100000001
  transition:      3'000 11'00--1-----0 ->      3'000 10'0000000001
  transition:      3'000 11'-0--1-----1 ->      3'111 10'1110000001
  transition:      3'000 11'10--1------ ->      3'011 10'0110000001
  transition:      3'000 11'00-1-----0- ->      3'000 10'0000000001
  transition:      3'000 11'-0-1-----1- ->      3'100 10'1000000001
  transition:      3'000 11'10-1------- ->      3'011 10'0110000001
  transition:      3'000 11'001-------- ->      3'000 10'0000000001
  transition:      3'000 11'101-------- ->      3'011 10'0110000001
  transition:      3'000 11'-1--------- ->      3'000 10'0000000001
  transition:      3'100 11'-00000000-- ->      3'000 10'0000100000
  transition:      3'100 11'-00001----- ->      3'101 10'1010100000
  transition:      3'100 11'-0000-1---- ->      3'011 10'0110100000
  transition:      3'100 11'-0000--1--- ->      3'001 10'0010100000
  transition:      3'100 11'-0000---1-- ->      3'010 10'0100100000
  transition:      3'100 11'00--1-----0 ->      3'000 10'0000100000
  transition:      3'100 11'-0--1-----1 ->      3'111 10'1110100000
  transition:      3'100 11'10--1------ ->      3'011 10'0110100000
  transition:      3'100 11'00-1-----0- ->      3'000 10'0000100000
  transition:      3'100 11'-0-1-----1- ->      3'100 10'1000100000
  transition:      3'100 11'10-1------- ->      3'011 10'0110100000
  transition:      3'100 11'001-------- ->      3'000 10'0000100000
  transition:      3'100 11'101-------- ->      3'011 10'0110100000
  transition:      3'100 11'-1--------- ->      3'100 10'1000100000
  transition:      3'010 11'-00000000-- ->      3'000 10'0000010000
  transition:      3'010 11'-00001----- ->      3'101 10'1010010000
  transition:      3'010 11'-0000-1---- ->      3'011 10'0110010000
  transition:      3'010 11'-0000--1--- ->      3'001 10'0010010000
  transition:      3'010 11'-0000---1-- ->      3'010 10'0100010000
  transition:      3'010 11'00--1-----0 ->      3'000 10'0000010000
  transition:      3'010 11'-0--1-----1 ->      3'111 10'1110010000
  transition:      3'010 11'10--1------ ->      3'011 10'0110010000
  transition:      3'010 11'00-1-----0- ->      3'000 10'0000010000
  transition:      3'010 11'-0-1-----1- ->      3'100 10'1000010000
  transition:      3'010 11'10-1------- ->      3'011 10'0110010000
  transition:      3'010 11'001-------- ->      3'000 10'0000010000
  transition:      3'010 11'101-------- ->      3'011 10'0110010000
  transition:      3'010 11'-1--------- ->      3'010 10'0100010000
  transition:      3'001 11'-00000000-- ->      3'000 10'0000001000
  transition:      3'001 11'-00001----- ->      3'101 10'1010001000
  transition:      3'001 11'-0000-1---- ->      3'011 10'0110001000
  transition:      3'001 11'-0000--1--- ->      3'001 10'0010001000
  transition:      3'001 11'-0000---1-- ->      3'010 10'0100001000
  transition:      3'001 11'00--1-----0 ->      3'000 10'0000001000
  transition:      3'001 11'-0--1-----1 ->      3'111 10'1110001000
  transition:      3'001 11'10--1------ ->      3'011 10'0110001000
  transition:      3'001 11'00-1-----0- ->      3'000 10'0000001000
  transition:      3'001 11'-0-1-----1- ->      3'100 10'1000001000
  transition:      3'001 11'10-1------- ->      3'011 10'0110001000
  transition:      3'001 11'001-------- ->      3'000 10'0000001000
  transition:      3'001 11'101-------- ->      3'011 10'0110001000
  transition:      3'001 11'-1--------- ->      3'001 10'0010001000
  transition:      3'101 11'-00000000-- ->      3'000 10'0001000000
  transition:      3'101 11'-00001----- ->      3'101 10'1011000000
  transition:      3'101 11'-0000-1---- ->      3'011 10'0111000000
  transition:      3'101 11'-0000--1--- ->      3'001 10'0011000000
  transition:      3'101 11'-0000---1-- ->      3'010 10'0101000000
  transition:      3'101 11'00--1-----0 ->      3'000 10'0001000000
  transition:      3'101 11'-0--1-----1 ->      3'111 10'1111000000
  transition:      3'101 11'10--1------ ->      3'011 10'0111000000
  transition:      3'101 11'00-1-----0- ->      3'000 10'0001000000
  transition:      3'101 11'-0-1-----1- ->      3'100 10'1001000000
  transition:      3'101 11'10-1------- ->      3'011 10'0111000000
  transition:      3'101 11'001-------- ->      3'000 10'0001000000
  transition:      3'101 11'101-------- ->      3'011 10'0111000000
  transition:      3'101 11'-1--------- ->      3'101 10'1011000000
  transition:      3'011 11'-00000000-- ->      3'000 10'0000000010
  transition:      3'011 11'-00001----- ->      3'101 10'1010000010
  transition:      3'011 11'-0000-1---- ->      3'011 10'0110000010
  transition:      3'011 11'-0000--1--- ->      3'001 10'0010000010
  transition:      3'011 11'-0000---1-- ->      3'010 10'0100000010
  transition:      3'011 11'00--1-----0 ->      3'000 10'0000000010
  transition:      3'011 11'-0--1-----1 ->      3'111 10'1110000010
  transition:      3'011 11'10--1------ ->      3'011 10'0110000010
  transition:      3'011 11'00-1-----0- ->      3'000 10'0000000010
  transition:      3'011 11'-0-1-----1- ->      3'100 10'1000000010
  transition:      3'011 11'10-1------- ->      3'011 10'0110000010
  transition:      3'011 11'001-------- ->      3'000 10'0000000010
  transition:      3'011 11'101-------- ->      3'011 10'0110000010
  transition:      3'011 11'-1--------- ->      3'011 10'0110000010
  transition:      3'111 11'-00000000-- ->      3'000 10'0000000100
  transition:      3'111 11'-00001----- ->      3'101 10'1010000100
  transition:      3'111 11'-0000-1---- ->      3'011 10'0110000100
  transition:      3'111 11'-0000--1--- ->      3'001 10'0010000100
  transition:      3'111 11'-0000---1-- ->      3'010 10'0100000100
  transition:      3'111 11'00--1-----0 ->      3'000 10'0000000100
  transition:      3'111 11'-0--1-----1 ->      3'111 10'1110000100
  transition:      3'111 11'10--1------ ->      3'011 10'0110000100
  transition:      3'111 11'00-1-----0- ->      3'000 10'0000000100
  transition:      3'111 11'-0-1-----1- ->      3'100 10'1000000100
  transition:      3'111 11'10-1------- ->      3'011 10'0110000100
  transition:      3'111 11'001-------- ->      3'000 10'0000000100
  transition:      3'111 11'101-------- ->      3'011 10'0110000100
  transition:      3'111 11'-1--------- ->      3'111 10'1110000100
Extracting FSM `\u_8051_core.oc8051_decoder1.src_sel2' from module `\turbo8051'.
  found $adff cell for state register: $flatten\u_8051_core.\oc8051_decoder1.$procdff$19064
  root of input selection tree: $flatten\u_8051_core.\oc8051_decoder1.$0\src_sel2[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_8051_core.oc8051_sfr1.wait_data
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19311
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19283
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19285
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19287
  found state code: 2'01
  found state code: 2'11
  found state code: 2'10
  found ctrl output: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12931_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12930_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12929_CMP
  found ctrl output: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12928_CMP
  ctrl inputs: { \u_8051_core.oc8051_sfr1.wait_data $auto$opt_reduce.cc:134:opt_pmux$19283 $auto$opt_reduce.cc:134:opt_pmux$19285 $auto$opt_reduce.cc:134:opt_pmux$19287 $auto$opt_reduce.cc:134:opt_pmux$19311 }
  ctrl outputs: { $flatten\u_8051_core.\oc8051_decoder1.$0\src_sel2[1:0] $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12928_CMP $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12929_CMP $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12930_CMP $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12931_CMP }
  transition:       2'00 5'00000 ->       2'00 6'000100
  transition:       2'00 5'0--10 ->       2'10 6'100100
  transition:       2'00 5'0-1-0 ->       2'11 6'110100
  transition:       2'00 5'01--0 ->       2'01 6'010100
  transition:       2'00 5'0---1 ->       2'00 6'000100
  transition:       2'00 5'1---- ->       2'00 6'000100
  transition:       2'10 5'00000 ->       2'00 6'000010
  transition:       2'10 5'0--10 ->       2'10 6'100010
  transition:       2'10 5'0-1-0 ->       2'11 6'110010
  transition:       2'10 5'01--0 ->       2'01 6'010010
  transition:       2'10 5'0---1 ->       2'00 6'000010
  transition:       2'10 5'1---- ->       2'10 6'100010
  transition:       2'01 5'00000 ->       2'00 6'000001
  transition:       2'01 5'0--10 ->       2'10 6'100001
  transition:       2'01 5'0-1-0 ->       2'11 6'110001
  transition:       2'01 5'01--0 ->       2'01 6'010001
  transition:       2'01 5'0---1 ->       2'00 6'000001
  transition:       2'01 5'1---- ->       2'01 6'010001
  transition:       2'11 5'00000 ->       2'00 6'001000
  transition:       2'11 5'0--10 ->       2'10 6'101000
  transition:       2'11 5'0-1-0 ->       2'11 6'111000
  transition:       2'11 5'01--0 ->       2'01 6'011000
  transition:       2'11 5'0---1 ->       2'00 6'001000
  transition:       2'11 5'1---- ->       2'11 6'111000
Extracting FSM `\u_clkgen.clkgen_ps' from module `\turbo8051'.
  found $adff cell for state register: $flatten\u_clkgen.$procdff$19219
  root of input selection tree: $flatten\u_clkgen.$0\clkgen_ps[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_clkgen.wait_pll_st
  found ctrl input: \u_clkgen.configure_st
  found ctrl input: $flatten\u_clkgen.$procmux$18590_CMP
  found ctrl input: \u_clkgen.pll_done
  found ctrl input: \mastermode
  found state code: 3'100
  found state code: 3'011
  found state code: 3'010
  found state code: 3'001
  found ctrl output: \u_clkgen.configure_st
  found ctrl output: \u_clkgen.wait_pll_st
  found ctrl output: \u_clkgen.run_st
  found ctrl output: \u_clkgen.slave_run_st
  found ctrl output: $flatten\u_clkgen.$procmux$18590_CMP
  ctrl inputs: { \u_clkgen.pll_done \mastermode }
  ctrl outputs: { \u_clkgen.wait_pll_st \u_clkgen.slave_run_st \u_clkgen.run_st \u_clkgen.configure_st $flatten\u_clkgen.$procmux$18590_CMP $flatten\u_clkgen.$0\clkgen_ps[2:0] }
  transition:      3'000 2'-- ->      3'001 8'00001001
  transition:      3'100 2'-- ->      3'100 8'01000100
  transition:      3'010 2'0- ->      3'010 8'10000010
  transition:      3'010 2'10 ->      3'100 8'10000100
  transition:      3'010 2'11 ->      3'011 8'10000011
  transition:      3'001 2'-- ->      3'010 8'00010010
  transition:      3'011 2'-- ->      3'011 8'00100011
Extracting FSM `\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st' from module `\turbo8051'.
  found $adff cell for state register: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procdff$19099
  root of input selection tree: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\curr_dt_st[11:0]
  found reset state: 12'000000000000 (from async reset)
  found ctrl input: \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13108_CMP
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13127_CMP
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13148_CMP
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13701_CMP
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:505$1581_Y
  found state code: 12'000000000100
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:496$1579_Y
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:389$1568_Y
  found ctrl input: \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack
  found ctrl input: \u_eth_dut.u_mac_txfifo.empty_q
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:395$1570_Y
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:403$1571_Y
  found ctrl input: \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out
  found ctrl input: \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out
  found state code: 12'000000000010
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:371$1567_Y
  found state code: 12'000000000001
  found ctrl output: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13701_CMP
  found ctrl output: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13148_CMP
  found ctrl output: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13127_CMP
  found ctrl output: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13108_CMP
  ctrl inputs: { \u_eth_dut.u_mac_txfifo.empty_q \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:371$1567_Y $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:389$1568_Y $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:395$1570_Y $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:496$1579_Y $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:505$1581_Y $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:403$1571_Y \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack }
  ctrl outputs: { $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\curr_dt_st[11:0] $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13108_CMP $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13127_CMP $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13148_CMP $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13701_CMP }
  transition: 12'000000000000 11'-0--------- -> 12'000000000000 16'0000000000000001
  transition: 12'000000000000 11'-10-------- -> 12'000000000000 16'0000000000000001
  transition: 12'000000000000 11'-11-------- -> 12'000000000001 16'0000000000010001
  transition: 12'000000000100 11'-0--------- -> 12'000000000000 16'0000000000001000
  transition: 12'000000000100 11'-1----0---- -> 12'000000000100 16'0000000001001000
  transition: 12'000000000100 11'-1----1---- -> 12'000000000000 16'0000000000001000
  transition: 12'000000000010 11'-0--------- -> 12'000000000000 16'0000000000000100
  transition: 12'000000000010 11'-1---0----- -> 12'000000000010 16'0000000000100100
  transition: 12'000000000010 11'-1---1----- -> 12'000000000100 16'0000000001000100
  transition: 12'000000000001 11'-0--------- -> 12'000000000000 16'0000000000000010
  transition: 12'000000000001 11'-1-0------0 -> 12'000000000001 16'0000000000010010
  transition: 12'000000000001 11'01-0------1 -> 12'000000000001 16'0000000000010010
  transition: 12'000000000001 11'11-0------1 -> 12'000000000100 16'0000000001000010
  transition: 12'000000000001 11'-1-10--0-0- -> 12'000000000000 16'0000000000000010
  transition: 12'000000000001 11'-1-10--0-1- -> 12'000000000100 16'0000000001000010
  transition: 12'000000000001 11'-1-10--100- -> 12'000000000000 16'0000000000000010
  transition: 12'000000000001 11'-1-10--101- -> 12'000000000100 16'0000000001000010
  transition: 12'000000000001 11'-1-10--11-- -> 12'000000000010 16'0000000000100010
  transition: 12'000000000001 11'-1-11------ -> 12'000000000100 16'0000000001000010
Extracting FSM `\u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st' from module `\turbo8051'.
  found $adff cell for state register: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19172
  root of input selection tree: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\mii_tx_cur_st[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19421
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16927_CMP
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16975_CMP
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17068_CMP
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17145_CMP
  found ctrl input: \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_preamble
  found state code: 4'0001
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:494$628_Y
  found state code: 4'0111
  found state code: 4'1000
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:453$625_Y
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:459$626_Y
  found state code: 4'0101
  found state code: 4'0010
  found state code: 4'0110
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:376$621_Y
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:382$623_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:337$611_Y
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:345$616_Y
  found ctrl input: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:354$620_Y
  found ctrl output: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16909_CMP
  found ctrl output: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16927_CMP
  found ctrl output: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16947_CMP
  found ctrl output: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16975_CMP
  found ctrl output: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17034_CMP
  found ctrl output: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17068_CMP
  found ctrl output: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17145_CMP
  found ctrl output: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17454_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$19421 \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_preamble $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:494$628_Y $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:453$625_Y $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:376$621_Y $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:354$620_Y $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:345$616_Y $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:337$611_Y $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:459$626_Y $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:382$623_Y }
  ctrl outputs: { $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17454_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17145_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17068_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17034_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16975_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16947_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16927_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16909_CMP $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\mii_tx_cur_st[3:0] }
  transition:     4'0000 11'-0--------- ->     4'0000 12'100000000000
  transition:     4'0000 11'-10-------- ->     4'0000 12'100000000000
  transition:     4'0000 11'-11-------- ->     4'0001 12'100000000001
  transition:     4'1000 11'-0--------- ->     4'0000 12'000000010000
  transition:     4'1000 11'-10-------- ->     4'0000 12'000000010000
  transition:     4'1000 11'-11-------- ->     4'0001 12'000000010001
  transition:     4'0010 11'-0--------- ->     4'0000 12'001000000000
  transition:     4'0010 11'-1---0----0 ->     4'0010 12'001000000010
  transition:     4'0010 11'-1---0----1 ->     4'0101 12'001000000101
  transition:     4'0010 11'-1---1----- ->     4'0011 12'001000000011
  transition:     4'0110 11'-0--------- ->     4'0000 12'000001000000
  transition:     4'0110 11'-10-------- ->     4'0000 12'000001000000
  transition:     4'0110 11'-11-------- ->     4'0001 12'000001000001
  transition:     4'0001 11'-0--------- ->     4'0000 12'010000000000
  transition:     4'0001 11'-1----000-- ->     4'0001 12'010000000001
  transition:     4'0001 11'-1----100-- ->     4'0111 12'010000000111
  transition:     4'0001 11'-1-----10-- ->     4'0101 12'010000000101
  transition:     4'0001 11'-1------1-- ->     4'0010 12'010000000010
  transition:     4'0101 11'-0--------- ->     4'0000 12'000010000000
  transition:     4'0101 11'-1--0----0- ->     4'0101 12'000010000101
  transition:     4'0101 11'-1--0----1- ->     4'0010 12'000010000010
  transition:     4'0101 11'-1--1------ ->     4'0110 12'000010000110
  transition:     4'0011 11'-0--------- ->     4'0000 12'000100000000
  transition:     4'0011 11'-10-------- ->     4'0000 12'000100000000
  transition:     4'0011 11'-11-------- ->     4'0001 12'000100000001
  transition:     4'0111 11'-0--------- ->     4'0000 12'000000100000
  transition:     4'0111 11'-1-0------- ->     4'0111 12'000000100111
  transition:     4'0111 11'-1-1------- ->     4'1000 12'000000101000
Extracting FSM `\u_spi_core.u_spi_ctrl.spiif_cs' from module `\turbo8051'.
  found $adff cell for state register: $flatten\u_spi_core.\u_spi_ctrl.$procdff$18822
  root of input selection tree: $flatten\u_spi_core.\u_spi_ctrl.$0\spiif_cs[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7588_CMP
  found ctrl input: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7518_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19576
  found ctrl input: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7562_CMP
  found ctrl input: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7535_CMP
  found ctrl input: \u_spi_core.u_cfg.u_spi_ctrl_req.data_out
  found ctrl input: \u_spi_core.u_spi_ctrl.sck_ne
  found ctrl input: $flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:221$2938_Y
  found ctrl input: $flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:288$2950_Y
  found state code: 4'0001
  found state code: 4'0101
  found ctrl input: $flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:242$2940_Y
  found state code: 4'0100
  found ctrl input: $flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:223$2939_Y
  found state code: 4'0011
  found state code: 4'0010
  found ctrl output: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7588_CMP
  found ctrl output: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7562_CMP
  found ctrl output: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7535_CMP
  found ctrl output: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7534_CMP
  found ctrl output: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7527_CMP
  found ctrl output: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7518_CMP
  ctrl inputs: { $flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:221$2938_Y $flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:223$2939_Y $flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:242$2940_Y $flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:288$2950_Y \u_spi_core.u_spi_ctrl.sck_ne \u_spi_core.u_cfg.u_spi_ctrl_req.data_out $auto$opt_reduce.cc:134:opt_pmux$19576 }
  ctrl outputs: { $flatten\u_spi_core.\u_spi_ctrl.$0\spiif_cs[3:0] $flatten\u_spi_core.\u_spi_ctrl.$procmux$7518_CMP $flatten\u_spi_core.\u_spi_ctrl.$procmux$7527_CMP $flatten\u_spi_core.\u_spi_ctrl.$procmux$7534_CMP $flatten\u_spi_core.\u_spi_ctrl.$procmux$7535_CMP $flatten\u_spi_core.\u_spi_ctrl.$procmux$7562_CMP $flatten\u_spi_core.\u_spi_ctrl.$procmux$7588_CMP }
  transition:     4'0000 7'-----0- ->     4'0000 10'0000000100
  transition:     4'0000 7'-----1- ->     4'0001 10'0001000100
  transition:     4'0100 7'----0-- ->     4'0100 10'0100100000
  transition:     4'0100 7'0---1-- ->     4'0100 10'0100100000
  transition:     4'0100 7'1--01-- ->     4'0001 10'0001100000
  transition:     4'0100 7'1--11-- ->     4'0101 10'0101100000
  transition:     4'0010 7'----0-- ->     4'0010 10'0010001000
  transition:     4'0010 7'--0-1-- ->     4'0010 10'0010001000
  transition:     4'0010 7'--1-1-- ->     4'0100 10'0100001000
  transition:     4'0001 7'----0-- ->     4'0001 10'0001000010
  transition:     4'0001 7'0---1-- ->     4'0001 10'0001000010
  transition:     4'0001 7'10--1-- ->     4'0011 10'0011000010
  transition:     4'0001 7'11--1-- ->     4'0010 10'0010000010
  transition:     4'0101 7'-----0- ->     4'0000 10'0000000001
  transition:     4'0101 7'-----1- ->     4'0101 10'0101000001
  transition:     4'0011 7'----0-- ->     4'0011 10'0011010000
  transition:     4'0011 7'--0-1-- ->     4'0011 10'0011010000
  transition:     4'0011 7'--1-1-- ->     4'0100 10'0100010000
Extracting FSM `\u_uart_core.u_rxfsm.error_ind' from module `\turbo8051'.
  found $adff cell for state register: $flatten\u_uart_core.\u_rxfsm.$procdff$18757
  root of input selection tree: $flatten\u_uart_core.\u_rxfsm.$0\error_ind[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$19584
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$procmux$6972_CMP
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$procmux$6995_CMP
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:151$3103_Y
  found ctrl input: \u_uart_core.u_si_sync.in_data_3s
  found state code: 2'01
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:165$3122_Y
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$ne$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:166$3124_Y
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$ne$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:168$3127_Y
  found state code: 2'10
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:125$3095_Y
  found state code: 2'11
  found ctrl output: \u_uart_core.u_frm_err.in_data
  found ctrl output: \u_uart_core.u_par_err.in_data
  found ctrl output: \u_uart_core.u_rxfifo_err.in_data
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$19584 \u_uart_core.u_si_sync.in_data_3s $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:151$3103_Y $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:165$3122_Y $flatten\u_uart_core.\u_rxfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:125$3095_Y $flatten\u_uart_core.\u_rxfsm.$ne$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:166$3124_Y $flatten\u_uart_core.\u_rxfsm.$ne$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:168$3127_Y $flatten\u_uart_core.\u_rxfsm.$procmux$6972_CMP $flatten\u_uart_core.\u_rxfsm.$procmux$6995_CMP }
  ctrl outputs: { $flatten\u_uart_core.\u_rxfsm.$0\error_ind[1:0] \u_uart_core.u_rxfifo_err.in_data \u_uart_core.u_par_err.in_data \u_uart_core.u_frm_err.in_data }
  transition:       2'00 9'0------00 ->       2'00 5'00000
  transition:       2'00 9'-0--0---1 ->       2'11 5'11000
  transition:       2'00 9'-0--1---1 ->       2'00 5'00000
  transition:       2'00 9'-1------1 ->       2'00 5'00000
  transition:       2'00 9'--0----1- ->       2'00 5'00000
  transition:       2'00 9'--10---1- ->       2'00 5'00000
  transition:       2'00 9'--11-001- ->       2'00 5'00000
  transition:       2'00 9'--11-011- ->       2'10 5'10000
  transition:       2'00 9'--11-1-1- ->       2'10 5'10000
  transition:       2'00 9'1-0------ ->       2'00 5'00000
  transition:       2'00 9'101------ ->       2'01 5'01000
  transition:       2'00 9'111------ ->       2'00 5'00000
  transition:       2'10 9'0------00 ->       2'10 5'10010
  transition:       2'10 9'-0--0---1 ->       2'11 5'11010
  transition:       2'10 9'-0--1---1 ->       2'00 5'00010
  transition:       2'10 9'-1------1 ->       2'00 5'00010
  transition:       2'10 9'--0----1- ->       2'10 5'10010
  transition:       2'10 9'--10---1- ->       2'10 5'10010
  transition:       2'10 9'--11-001- ->       2'10 5'10010
  transition:       2'10 9'--11-011- ->       2'10 5'10010
  transition:       2'10 9'--11-1-1- ->       2'10 5'10010
  transition:       2'10 9'1-0------ ->       2'10 5'10010
  transition:       2'10 9'101------ ->       2'01 5'01010
  transition:       2'10 9'111------ ->       2'10 5'10010
  transition:       2'01 9'0------00 ->       2'01 5'01001
  transition:       2'01 9'-0--0---1 ->       2'11 5'11001
  transition:       2'01 9'-0--1---1 ->       2'00 5'00001
  transition:       2'01 9'-1------1 ->       2'00 5'00001
  transition:       2'01 9'--0----1- ->       2'01 5'01001
  transition:       2'01 9'--10---1- ->       2'01 5'01001
  transition:       2'01 9'--11-001- ->       2'01 5'01001
  transition:       2'01 9'--11-011- ->       2'10 5'10001
  transition:       2'01 9'--11-1-1- ->       2'10 5'10001
  transition:       2'01 9'1-0------ ->       2'01 5'01001
  transition:       2'01 9'101------ ->       2'01 5'01001
  transition:       2'01 9'111------ ->       2'01 5'01001
  transition:       2'11 9'0------00 ->       2'11 5'11100
  transition:       2'11 9'-0--0---1 ->       2'11 5'11100
  transition:       2'11 9'-0--1---1 ->       2'00 5'00100
  transition:       2'11 9'-1------1 ->       2'00 5'00100
  transition:       2'11 9'--0----1- ->       2'11 5'11100
  transition:       2'11 9'--10---1- ->       2'11 5'11100
  transition:       2'11 9'--11-001- ->       2'11 5'11100
  transition:       2'11 9'--11-011- ->       2'10 5'10100
  transition:       2'11 9'--11-1-1- ->       2'10 5'10100
  transition:       2'11 9'1-0------ ->       2'11 5'11100
  transition:       2'11 9'101------ ->       2'01 5'01100
  transition:       2'11 9'111------ ->       2'11 5'11100
Extracting FSM `\u_uart_core.u_rxfsm.rxstate' from module `\turbo8051'.
  found $adff cell for state register: $flatten\u_uart_core.\u_rxfsm.$procdff$18763
  root of input selection tree: $flatten\u_uart_core.\u_rxfsm.$0\rxstate[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$procmux$6960_CMP
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$procmux$6969_CMP
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$procmux$6972_CMP
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$procmux$6902_CMP
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$procmux$6988_CMP
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$procmux$6995_CMP
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:151$3103_Y
  found ctrl input: \u_uart_core.u_si_sync.in_data_3s
  found ctrl input: \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out
  found state code: 3'101
  found state code: 3'100
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:143$3099_Y
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:156$3120_Y
  found state code: 3'011
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:140$3098_Y
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:143$3101_Y
  found state code: 3'010
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:125$3095_Y
  found state code: 3'001
  found ctrl output: $flatten\u_uart_core.\u_rxfsm.$procmux$6995_CMP
  found ctrl output: $flatten\u_uart_core.\u_rxfsm.$procmux$6988_CMP
  found ctrl output: $flatten\u_uart_core.\u_rxfsm.$procmux$6972_CMP
  found ctrl output: $flatten\u_uart_core.\u_rxfsm.$procmux$6969_CMP
  found ctrl output: $flatten\u_uart_core.\u_rxfsm.$procmux$6960_CMP
  found ctrl output: $flatten\u_uart_core.\u_rxfsm.$procmux$6902_CMP
  ctrl inputs: { \u_uart_core.u_si_sync.in_data_3s $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:143$3099_Y $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:151$3103_Y $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:156$3120_Y $flatten\u_uart_core.\u_rxfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:125$3095_Y $flatten\u_uart_core.\u_rxfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:140$3098_Y $flatten\u_uart_core.\u_rxfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:143$3101_Y \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out }
  ctrl outputs: { $flatten\u_uart_core.\u_rxfsm.$0\rxstate[2:0] $flatten\u_uart_core.\u_rxfsm.$procmux$6902_CMP $flatten\u_uart_core.\u_rxfsm.$procmux$6960_CMP $flatten\u_uart_core.\u_rxfsm.$procmux$6969_CMP $flatten\u_uart_core.\u_rxfsm.$procmux$6972_CMP $flatten\u_uart_core.\u_rxfsm.$procmux$6988_CMP $flatten\u_uart_core.\u_rxfsm.$procmux$6995_CMP }
  transition:      3'000 8'0---0--- ->      3'000 9'000000001
  transition:      3'000 8'0---1--- ->      3'001 9'001000001
  transition:      3'000 8'1------- ->      3'000 9'000000001
  transition:      3'100 8'--0----- ->      3'100 9'100001000
  transition:      3'100 8'0-1----- ->      3'000 9'000001000
  transition:      3'100 8'1-1----0 ->      3'000 9'000001000
  transition:      3'100 8'1-1----1 ->      3'101 9'101001000
  transition:      3'010 8'--0----- ->      3'010 9'010100000
  transition:      3'010 8'-01----- ->      3'010 9'010100000
  transition:      3'010 8'-110---- ->      3'011 9'011100000
  transition:      3'010 8'-111---- ->      3'100 9'100100000
  transition:      3'001 8'-----00- ->      3'001 9'001000010
  transition:      3'001 8'-----01- ->      3'010 9'010000010
  transition:      3'001 8'-----1-- ->      3'000 9'000000010
  transition:      3'101 8'--0----- ->      3'101 9'101010000
  transition:      3'101 8'--1----- ->      3'000 9'000010000
  transition:      3'011 8'--0----- ->      3'011 9'011000100
  transition:      3'011 8'--1----- ->      3'100 9'100000100
Extracting FSM `\u_uart_core.u_txfsm.txstate' from module `\turbo8051'.
  found $adff cell for state register: $flatten\u_uart_core.\u_txfsm.$procdff$18754
  root of input selection tree: $flatten\u_uart_core.\u_txfsm.$0\txstate[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\u_uart_core.\u_txfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:113$3133_Y
  found ctrl input: $flatten\u_uart_core.\u_txfsm.$procmux$6841_CMP
  found ctrl input: $flatten\u_uart_core.\u_txfsm.$procmux$6845_CMP
  found ctrl input: $flatten\u_uart_core.\u_txfsm.$procmux$6846_CMP
  found ctrl input: $flatten\u_uart_core.\u_txfsm.$procmux$6852_CMP
  found ctrl input: $flatten\u_uart_core.\u_txfsm.$procmux$6836_CMP
  found ctrl input: \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out
  found state code: 3'100
  found state code: 3'011
  found ctrl input: $flatten\u_uart_core.\u_txfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:129$3138_Y
  found ctrl input: $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:156$3120_Y
  found state code: 3'010
  found ctrl input: $flatten\u_uart_core.\u_txfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:116$3135_Y
  found state code: 3'001
  found ctrl output: $flatten\u_uart_core.\u_txfsm.$procmux$6852_CMP
  found ctrl output: $flatten\u_uart_core.\u_txfsm.$procmux$6846_CMP
  found ctrl output: $flatten\u_uart_core.\u_txfsm.$procmux$6845_CMP
  found ctrl output: $flatten\u_uart_core.\u_txfsm.$procmux$6841_CMP
  found ctrl output: $flatten\u_uart_core.\u_txfsm.$procmux$6836_CMP
  ctrl inputs: { $flatten\u_uart_core.\u_txfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:113$3133_Y $flatten\u_uart_core.\u_txfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:129$3138_Y $flatten\u_uart_core.\u_txfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:116$3135_Y $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:156$3120_Y \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out }
  ctrl outputs: { $flatten\u_uart_core.\u_txfsm.$0\txstate[2:0] $flatten\u_uart_core.\u_txfsm.$procmux$6836_CMP $flatten\u_uart_core.\u_txfsm.$procmux$6841_CMP $flatten\u_uart_core.\u_txfsm.$procmux$6845_CMP $flatten\u_uart_core.\u_txfsm.$procmux$6846_CMP $flatten\u_uart_core.\u_txfsm.$procmux$6852_CMP }
  transition:      3'000 5'0---- ->      3'000 8'00010000
  transition:      3'000 5'1-0-- ->      3'000 8'00010000
  transition:      3'000 5'1-1-- ->      3'001 8'00110000
  transition:      3'100 5'0---- ->      3'100 8'10001000
  transition:      3'100 5'1---- ->      3'000 8'00001000
  transition:      3'010 5'0---- ->      3'010 8'01000010
  transition:      3'010 5'1---- ->      3'011 8'01100010
  transition:      3'001 5'0---- ->      3'001 8'00100001
  transition:      3'001 5'10--- ->      3'001 8'00100001
  transition:      3'001 5'11-0- ->      3'010 8'01000001
  transition:      3'001 5'11-1- ->      3'011 8'01100001
  transition:      3'011 5'0---- ->      3'011 8'01100100
  transition:      3'011 5'1---0 ->      3'000 8'00000100
  transition:      3'011 5'1---1 ->      3'100 8'10000100
Extracting FSM `\u_wb_gmac_rx.state' from module `\turbo8051'.
  found $adff cell for state register: $flatten\u_wb_gmac_rx.$procdff$18738
  root of input selection tree: $flatten\u_wb_gmac_rx.$0\state[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\u_wb_gmac_rx.$procmux$6593_CMP
  found ctrl input: $flatten\u_wb_gmac_rx.$procmux$6578_CMP
  found ctrl input: $flatten\u_wb_gmac_rx.$procmux$6667_CMP
  found ctrl input: $flatten\u_wb_gmac_rx.$procmux$6579_CMP
  found ctrl input: $flatten\u_wb_gmac_rx.$procmux$6548_CMP
  found ctrl input: $flatten\u_wb_gmac_rx.$procmux$6557_CMP
  found ctrl input: $flatten\u_wb_gmac_rx.$procmux$6567_CMP
  found ctrl input: $flatten\u_wb_gmac_rx.$procmux$6570_CMP
  found ctrl input: \u_wb_gmac_rx.wbo_ack
  found ctrl input: \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req
  found ctrl input: \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_discard
  found state code: 3'111
  found ctrl input: \u_wb_gmac_rx.mem_eop_l
  found state code: 3'110
  found state code: 3'101
  found ctrl input: $flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:126$572_Y
  found ctrl input: $flatten\u_wb_gmac_rx.$logic_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:251$4248_Y
  found state code: 3'100
  found state code: 3'011
  found state code: 3'010
  found ctrl input: \u_wb_gmac_rx.mem_empty
  found state code: 3'001
  found ctrl output: $flatten\u_wb_gmac_rx.$procmux$6548_CMP
  found ctrl output: $flatten\u_wb_gmac_rx.$procmux$6557_CMP
  found ctrl output: $flatten\u_wb_gmac_rx.$procmux$6567_CMP
  found ctrl output: $flatten\u_wb_gmac_rx.$procmux$6570_CMP
  found ctrl output: $flatten\u_wb_gmac_rx.$procmux$6578_CMP
  found ctrl output: $flatten\u_wb_gmac_rx.$procmux$6579_CMP
  found ctrl output: $flatten\u_wb_gmac_rx.$procmux$6593_CMP
  found ctrl output: $flatten\u_wb_gmac_rx.$procmux$6667_CMP
  ctrl inputs: { $flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:126$572_Y \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_discard \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req \u_wb_gmac_rx.wbo_ack \u_wb_gmac_rx.mem_eop_l \u_wb_gmac_rx.mem_empty $flatten\u_wb_gmac_rx.$logic_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:251$4248_Y }
  ctrl outputs: { $flatten\u_wb_gmac_rx.$procmux$6667_CMP $flatten\u_wb_gmac_rx.$procmux$6593_CMP $flatten\u_wb_gmac_rx.$procmux$6579_CMP $flatten\u_wb_gmac_rx.$procmux$6578_CMP $flatten\u_wb_gmac_rx.$procmux$6570_CMP $flatten\u_wb_gmac_rx.$procmux$6567_CMP $flatten\u_wb_gmac_rx.$procmux$6557_CMP $flatten\u_wb_gmac_rx.$procmux$6548_CMP $flatten\u_wb_gmac_rx.$0\state[2:0] }
  transition:      3'000 7'-----0- ->      3'001 11'00001000001
  transition:      3'000 7'-----1- ->      3'000 11'00001000000
  transition:      3'100 7'------- ->      3'101 11'00100000101
  transition:      3'010 7'0-----0 ->      3'011 11'00000010011
  transition:      3'010 7'0-----1 ->      3'010 11'00000010010
  transition:      3'010 7'1------ ->      3'101 11'00000010101
  transition:      3'110 7'--0---- ->      3'110 11'00010000110
  transition:      3'110 7'-01---- ->      3'111 11'00010000111
  transition:      3'110 7'-11---- ->      3'000 11'00010000000
  transition:      3'001 7'0-----0 ->      3'010 11'00000100010
  transition:      3'001 7'0-----1 ->      3'001 11'00000100001
  transition:      3'001 7'1------ ->      3'101 11'00000100101
  transition:      3'101 7'---0--- ->      3'101 11'10000000101
  transition:      3'101 7'---10-- ->      3'000 11'10000000000
  transition:      3'101 7'---11-- ->      3'110 11'10000000110
  transition:      3'011 7'0-----0 ->      3'100 11'00000001100
  transition:      3'011 7'0-----1 ->      3'011 11'00000001011
  transition:      3'011 7'1------ ->      3'101 11'00000001101
  transition:      3'111 7'---0--- ->      3'111 11'01000000111
  transition:      3'111 7'---1--- ->      3'000 11'01000000000
Extracting FSM `\u_wb_gmac_tx.state' from module `\turbo8051'.
  found $adff cell for state register: $flatten\u_wb_gmac_tx.$procdff$18723
  root of input selection tree: $flatten\u_wb_gmac_tx.$0\state[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\u_wb_gmac_tx.$procmux$6336_CMP
  found ctrl input: $flatten\u_wb_gmac_tx.$procmux$6340_CMP
  found ctrl input: $flatten\u_wb_gmac_tx.$procmux$6344_CMP
  found ctrl input: $flatten\u_wb_gmac_tx.$procmux$6347_CMP
  found ctrl input: $flatten\u_wb_gmac_tx.$procmux$6393_CMP
  found ctrl input: $flatten\u_wb_gmac_tx.$procmux$6383_CMP
  found ctrl input: $flatten\u_wb_gmac_tx.$procmux$6373_CMP
  found ctrl input: $flatten\u_wb_gmac_tx.$logic_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:270$4263_Y
  found ctrl input: $flatten\u_wb_gmac_tx.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:287$4266_Y
  found state code: 3'010
  found state code: 3'110
  found state code: 3'101
  found ctrl input: \u_wb_gmac_tx.wbo_ack
  found state code: 3'100
  found state code: 3'011
  found ctrl input: \u_wb_gmac_tx.desc_q_empty
  found state code: 3'001
  found ctrl output: $flatten\u_wb_gmac_tx.$procmux$6336_CMP
  found ctrl output: $flatten\u_wb_gmac_tx.$procmux$6340_CMP
  found ctrl output: $flatten\u_wb_gmac_tx.$procmux$6344_CMP
  found ctrl output: $flatten\u_wb_gmac_tx.$procmux$6347_CMP
  found ctrl output: $flatten\u_wb_gmac_tx.$procmux$6373_CMP
  found ctrl output: $flatten\u_wb_gmac_tx.$procmux$6383_CMP
  found ctrl output: $flatten\u_wb_gmac_tx.$procmux$6393_CMP
  ctrl inputs: { \u_wb_gmac_tx.wbo_ack \u_wb_gmac_tx.desc_q_empty $flatten\u_wb_gmac_tx.$logic_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:270$4263_Y $flatten\u_wb_gmac_tx.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:287$4266_Y }
  ctrl outputs: { $flatten\u_wb_gmac_tx.$procmux$6393_CMP $flatten\u_wb_gmac_tx.$procmux$6383_CMP $flatten\u_wb_gmac_tx.$procmux$6373_CMP $flatten\u_wb_gmac_tx.$procmux$6347_CMP $flatten\u_wb_gmac_tx.$procmux$6344_CMP $flatten\u_wb_gmac_tx.$procmux$6340_CMP $flatten\u_wb_gmac_tx.$procmux$6336_CMP $flatten\u_wb_gmac_tx.$0\state[2:0] }
  transition:      3'000 4'-0-- ->      3'001 10'0010000001
  transition:      3'000 4'-1-- ->      3'000 10'0010000000
  transition:      3'100 4'--00 ->      3'101 10'0000100101
  transition:      3'100 4'--01 ->      3'000 10'0000100000
  transition:      3'100 4'--1- ->      3'100 10'0000100100
  transition:      3'010 4'--0- ->      3'011 10'1000000011
  transition:      3'010 4'--1- ->      3'010 10'1000000010
  transition:      3'110 4'--00 ->      3'010 10'0000001010
  transition:      3'110 4'--01 ->      3'000 10'0000001000
  transition:      3'110 4'--1- ->      3'110 10'0000001110
  transition:      3'001 4'0--- ->      3'001 10'0100000001
  transition:      3'001 4'1--- ->      3'010 10'0100000010
  transition:      3'101 4'--00 ->      3'110 10'0000010110
  transition:      3'101 4'--01 ->      3'000 10'0000010000
  transition:      3'101 4'--1- ->      3'101 10'0000010101
  transition:      3'011 4'0--- ->      3'011 10'0001000011
  transition:      3'011 4'1--0 ->      3'100 10'0001000100
  transition:      3'011 4'1--1 ->      3'000 10'0001000000

63.80.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_wb_gmac_tx.state$19710' from module `\turbo8051'.
Optimizing FSM `$fsm$\u_wb_gmac_rx.state$19700' from module `\turbo8051'.
Optimizing FSM `$fsm$\u_uart_core.u_txfsm.txstate$19693' from module `\turbo8051'.
Optimizing FSM `$fsm$\u_uart_core.u_rxfsm.rxstate$19685' from module `\turbo8051'.
Optimizing FSM `$fsm$\u_uart_core.u_rxfsm.error_ind$19680' from module `\turbo8051'.
  Merging pattern 9'--11-001- and 9'--11-011- from group (1 1 5'10010).
  Merging pattern 9'--11-011- and 9'--11-001- from group (1 1 5'10010).
  Merging pattern 9'--11-0-1- and 9'--11-1-1- from group (1 1 5'10010).
  Merging pattern 9'--11-1-1- and 9'--11-0-1- from group (1 1 5'10010).
  Merging pattern 9'--10---1- and 9'--11---1- from group (1 1 5'10010).
  Merging pattern 9'--11---1- and 9'--10---1- from group (1 1 5'10010).
  Merging pattern 9'--0----1- and 9'--1----1- from group (1 1 5'10010).
  Merging pattern 9'--1----1- and 9'--0----1- from group (1 1 5'10010).
  Merging pattern 9'101------ and 9'111------ from group (2 2 5'01001).
  Merging pattern 9'111------ and 9'101------ from group (2 2 5'01001).
  Merging pattern 9'1-0------ and 9'1-1------ from group (2 2 5'01001).
  Merging pattern 9'1-1------ and 9'1-0------ from group (2 2 5'01001).
Optimizing FSM `$fsm$\u_spi_core.u_spi_ctrl.spiif_cs$19672' from module `\turbo8051'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$19576.
Optimizing FSM `$fsm$\u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st$19662' from module `\turbo8051'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$19421.
Optimizing FSM `$fsm$\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st$19656' from module `\turbo8051'.
Optimizing FSM `$fsm$\u_clkgen.clkgen_ps$19649' from module `\turbo8051'.
Optimizing FSM `$fsm$\u_8051_core.oc8051_decoder1.src_sel2$19643' from module `\turbo8051'.
Optimizing FSM `$fsm$\u_8051_core.oc8051_decoder1.src_sel1$19634' from module `\turbo8051'.
Optimizing FSM `$fsm$\u_8051_core.oc8051_decoder1.mem_act$19627' from module `\turbo8051'.
Optimizing FSM `$fsm$\u_8051_core.oc8051_decoder1.cy_sel$19621' from module `\turbo8051'.

63.80.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 189 unused cells and 198 unused wires.
<suppressed ~201 debug messages>

63.80.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_8051_core.oc8051_decoder1.cy_sel$19621' from module `\turbo8051'.
  Removing unused output signal $flatten\u_8051_core.\oc8051_decoder1.$0\cy_sel[1:0] [0].
  Removing unused output signal $flatten\u_8051_core.\oc8051_decoder1.$0\cy_sel[1:0] [1].
Optimizing FSM `$fsm$\u_8051_core.oc8051_decoder1.mem_act$19627' from module `\turbo8051'.
  Removing unused output signal $flatten\u_8051_core.\oc8051_decoder1.$0\mem_act[2:0] [0].
  Removing unused output signal $flatten\u_8051_core.\oc8051_decoder1.$0\mem_act[2:0] [1].
  Removing unused output signal $flatten\u_8051_core.\oc8051_decoder1.$0\mem_act[2:0] [2].
Optimizing FSM `$fsm$\u_8051_core.oc8051_decoder1.src_sel1$19634' from module `\turbo8051'.
  Removing unused output signal $flatten\u_8051_core.\oc8051_decoder1.$0\src_sel1[2:0] [0].
  Removing unused output signal $flatten\u_8051_core.\oc8051_decoder1.$0\src_sel1[2:0] [1].
  Removing unused output signal $flatten\u_8051_core.\oc8051_decoder1.$0\src_sel1[2:0] [2].
Optimizing FSM `$fsm$\u_8051_core.oc8051_decoder1.src_sel2$19643' from module `\turbo8051'.
  Removing unused output signal $flatten\u_8051_core.\oc8051_decoder1.$0\src_sel2[1:0] [0].
  Removing unused output signal $flatten\u_8051_core.\oc8051_decoder1.$0\src_sel2[1:0] [1].
Optimizing FSM `$fsm$\u_clkgen.clkgen_ps$19649' from module `\turbo8051'.
  Removing unused output signal $flatten\u_clkgen.$0\clkgen_ps[2:0] [0].
  Removing unused output signal $flatten\u_clkgen.$0\clkgen_ps[2:0] [1].
  Removing unused output signal $flatten\u_clkgen.$0\clkgen_ps[2:0] [2].
  Removing unused output signal $flatten\u_clkgen.$procmux$18590_CMP.
Optimizing FSM `$fsm$\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st$19656' from module `\turbo8051'.
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\curr_dt_st[11:0] [0].
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\curr_dt_st[11:0] [1].
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\curr_dt_st[11:0] [2].
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\curr_dt_st[11:0] [3].
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\curr_dt_st[11:0] [4].
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\curr_dt_st[11:0] [5].
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\curr_dt_st[11:0] [6].
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\curr_dt_st[11:0] [7].
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\curr_dt_st[11:0] [8].
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\curr_dt_st[11:0] [9].
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\curr_dt_st[11:0] [10].
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\curr_dt_st[11:0] [11].
Optimizing FSM `$fsm$\u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st$19662' from module `\turbo8051'.
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\mii_tx_cur_st[3:0] [0].
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\mii_tx_cur_st[3:0] [1].
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\mii_tx_cur_st[3:0] [2].
  Removing unused output signal $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\mii_tx_cur_st[3:0] [3].
Optimizing FSM `$fsm$\u_spi_core.u_spi_ctrl.spiif_cs$19672' from module `\turbo8051'.
  Removing unused output signal $flatten\u_spi_core.\u_spi_ctrl.$procmux$7588_CMP.
  Removing unused output signal $flatten\u_spi_core.\u_spi_ctrl.$0\spiif_cs[3:0] [0].
  Removing unused output signal $flatten\u_spi_core.\u_spi_ctrl.$0\spiif_cs[3:0] [1].
  Removing unused output signal $flatten\u_spi_core.\u_spi_ctrl.$0\spiif_cs[3:0] [2].
  Removing unused output signal $flatten\u_spi_core.\u_spi_ctrl.$0\spiif_cs[3:0] [3].
Optimizing FSM `$fsm$\u_uart_core.u_rxfsm.error_ind$19680' from module `\turbo8051'.
  Removing unused output signal $flatten\u_uart_core.\u_rxfsm.$0\error_ind[1:0] [0].
  Removing unused output signal $flatten\u_uart_core.\u_rxfsm.$0\error_ind[1:0] [1].
Optimizing FSM `$fsm$\u_uart_core.u_rxfsm.rxstate$19685' from module `\turbo8051'.
  Removing unused output signal $flatten\u_uart_core.\u_rxfsm.$0\rxstate[2:0] [0].
  Removing unused output signal $flatten\u_uart_core.\u_rxfsm.$0\rxstate[2:0] [1].
  Removing unused output signal $flatten\u_uart_core.\u_rxfsm.$0\rxstate[2:0] [2].
Optimizing FSM `$fsm$\u_uart_core.u_txfsm.txstate$19693' from module `\turbo8051'.
  Removing unused output signal $flatten\u_uart_core.\u_txfsm.$0\txstate[2:0] [0].
  Removing unused output signal $flatten\u_uart_core.\u_txfsm.$0\txstate[2:0] [1].
  Removing unused output signal $flatten\u_uart_core.\u_txfsm.$0\txstate[2:0] [2].
Optimizing FSM `$fsm$\u_wb_gmac_rx.state$19700' from module `\turbo8051'.
  Removing unused output signal $flatten\u_wb_gmac_rx.$0\state[2:0] [0].
  Removing unused output signal $flatten\u_wb_gmac_rx.$0\state[2:0] [1].
  Removing unused output signal $flatten\u_wb_gmac_rx.$0\state[2:0] [2].
Optimizing FSM `$fsm$\u_wb_gmac_tx.state$19710' from module `\turbo8051'.
  Removing unused output signal $flatten\u_wb_gmac_tx.$0\state[2:0] [0].
  Removing unused output signal $flatten\u_wb_gmac_tx.$0\state[2:0] [1].
  Removing unused output signal $flatten\u_wb_gmac_tx.$0\state[2:0] [2].

63.80.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_8051_core.oc8051_decoder1.cy_sel$19621' from module `\turbo8051' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_8051_core.oc8051_decoder1.mem_act$19627' from module `\turbo8051' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1-
  100 -> ---1--
  010 -> --1---
  001 -> -1----
  011 -> 1-----
  111 -> -----1
Recoding FSM `$fsm$\u_8051_core.oc8051_decoder1.src_sel1$19634' from module `\turbo8051' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  001 -> ---1---
  101 -> --1----
  011 -> -1-----
  111 -> 1------
Recoding FSM `$fsm$\u_8051_core.oc8051_decoder1.src_sel2$19643' from module `\turbo8051' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_clkgen.clkgen_ps$19649' from module `\turbo8051' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st$19656' from module `\turbo8051' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000000000000 -> ---1
  000000000100 -> --1-
  000000000010 -> -1--
  000000000001 -> 1---
Recoding FSM `$fsm$\u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st$19662' from module `\turbo8051' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -------1
  1000 -> ------1-
  0010 -> -----1--
  0110 -> ----1---
  0001 -> ---1----
  0101 -> --1-----
  0011 -> -1------
  0111 -> 1-------
Recoding FSM `$fsm$\u_spi_core.u_spi_ctrl.spiif_cs$19672' from module `\turbo8051' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----1
  0100 -> ----1-
  0010 -> ---1--
  0001 -> --1---
  0101 -> -1----
  0011 -> 1-----
Recoding FSM `$fsm$\u_uart_core.u_rxfsm.error_ind$19680' from module `\turbo8051' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_uart_core.u_rxfsm.rxstate$19685' from module `\turbo8051' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----
Recoding FSM `$fsm$\u_uart_core.u_txfsm.txstate$19693' from module `\turbo8051' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_wb_gmac_rx.state$19700' from module `\turbo8051' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -------1
  100 -> ------1-
  010 -> -----1--
  110 -> ----1---
  001 -> ---1----
  101 -> --1-----
  011 -> -1------
  111 -> 1-------
Recoding FSM `$fsm$\u_wb_gmac_tx.state$19710' from module `\turbo8051' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------

63.80.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_8051_core.oc8051_decoder1.cy_sel$19621' from module `turbo8051':
-------------------------------------

  Information on FSM $fsm$\u_8051_core.oc8051_decoder1.cy_sel$19621 (\u_8051_core.oc8051_decoder1.cy_sel):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_pmux$19311
    1: $auto$opt_reduce.cc:134:opt_pmux$19413
    2: $auto$opt_reduce.cc:134:opt_pmux$19415
    3: \u_8051_core.oc8051_sfr1.wait_data
    4: $auto$opt_reduce.cc:134:opt_pmux$19417

  Output signals:
    0: $flatten\u_8051_core.\oc8051_cy_select1.$procmux$12665_CMP
    1: $flatten\u_8051_core.\oc8051_cy_select1.$procmux$12664_CMP
    2: $flatten\u_8051_core.\oc8051_cy_select1.$procmux$12663_CMP
    3: $flatten\u_8051_core.\oc8051_cy_select1.$procmux$12662_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'00000   ->     0 4'0001
      1:     0 5'-0--1   ->     0 4'0001
      2:     0 5'-1---   ->     0 4'0001
      3:     0 5'10--0   ->     1 4'0001
      4:     0 5'-01-0   ->     2 4'0001
      5:     0 5'-0-10   ->     3 4'0001
      6:     1 5'00000   ->     0 4'0100
      7:     1 5'-0--1   ->     0 4'0100
      8:     1 5'10--0   ->     1 4'0100
      9:     1 5'-1---   ->     1 4'0100
     10:     1 5'-01-0   ->     2 4'0100
     11:     1 5'-0-10   ->     3 4'0100
     12:     2 5'00000   ->     0 4'0010
     13:     2 5'-0--1   ->     0 4'0010
     14:     2 5'10--0   ->     1 4'0010
     15:     2 5'-01-0   ->     2 4'0010
     16:     2 5'-1---   ->     2 4'0010
     17:     2 5'-0-10   ->     3 4'0010
     18:     3 5'00000   ->     0 4'1000
     19:     3 5'-0--1   ->     0 4'1000
     20:     3 5'10--0   ->     1 4'1000
     21:     3 5'-01-0   ->     2 4'1000
     22:     3 5'-0-10   ->     3 4'1000
     23:     3 5'-1---   ->     3 4'1000

-------------------------------------

FSM `$fsm$\u_8051_core.oc8051_decoder1.mem_act$19627' from module `turbo8051':
-------------------------------------

  Information on FSM $fsm$\u_8051_core.oc8051_decoder1.mem_act$19627 (\u_8051_core.oc8051_decoder1.mem_act):

  Number of input signals:    6
  Number of output signals:   5
  Number of state bits:       6

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_pmux$19449
    1: $flatten\u_8051_core.\oc8051_decoder1.$procmux$11684_CMP
    2: $flatten\u_8051_core.\oc8051_decoder1.$procmux$11683_CMP
    3: $flatten\u_8051_core.\oc8051_decoder1.$procmux$11682_CMP
    4: $flatten\u_8051_core.\oc8051_decoder1.$procmux$11681_CMP
    5: \u_8051_core.oc8051_memory_interface1.rd

  Output signals:
    0: $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9392_CMP
    1: $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9391_CMP
    2: $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9390_CMP
    3: $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9389_CMP
    4: $flatten\u_8051_core.\oc8051_memory_interface1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:472$2243_Y

  State encoding:
    0:   6'----1-
    1:   6'---1--
    2:   6'--1---
    3:   6'-1----
    4:   6'1-----
    5:   6'-----1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'11----   ->     0 5'00001
      1:     0 6'1----1   ->     1 5'00001
      2:     0 6'1-1---   ->     2 5'00001
      3:     0 6'1--1--   ->     3 5'00001
      4:     0 6'1---1-   ->     4 5'00001
      5:     0 6'100000   ->     5 5'00001
      6:     0 6'0-----   ->     5 5'00001
      7:     1 6'11----   ->     0 5'10000
      8:     1 6'1----1   ->     1 5'10000
      9:     1 6'1-1---   ->     2 5'10000
     10:     1 6'1--1--   ->     3 5'10000
     11:     1 6'1---1-   ->     4 5'10000
     12:     1 6'100000   ->     5 5'10000
     13:     1 6'0-----   ->     5 5'10000
     14:     2 6'11----   ->     0 5'00100
     15:     2 6'1----1   ->     1 5'00100
     16:     2 6'1-1---   ->     2 5'00100
     17:     2 6'1--1--   ->     3 5'00100
     18:     2 6'1---1-   ->     4 5'00100
     19:     2 6'100000   ->     5 5'00100
     20:     2 6'0-----   ->     5 5'00100
     21:     3 6'11----   ->     0 5'00010
     22:     3 6'1----1   ->     1 5'00010
     23:     3 6'1-1---   ->     2 5'00010
     24:     3 6'1--1--   ->     3 5'00010
     25:     3 6'1---1-   ->     4 5'00010
     26:     3 6'100000   ->     5 5'00010
     27:     3 6'0-----   ->     5 5'00010
     28:     4 6'11----   ->     0 5'01000
     29:     4 6'1----1   ->     1 5'01000
     30:     4 6'1-1---   ->     2 5'01000
     31:     4 6'1--1--   ->     3 5'01000
     32:     4 6'1---1-   ->     4 5'01000
     33:     4 6'100000   ->     5 5'01000
     34:     4 6'0-----   ->     5 5'01000
     35:     5 6'11----   ->     0 5'00000
     36:     5 6'1----1   ->     1 5'00000
     37:     5 6'1-1---   ->     2 5'00000
     38:     5 6'1--1--   ->     3 5'00000
     39:     5 6'1---1-   ->     4 5'00000
     40:     5 6'100000   ->     5 5'00000
     41:     5 6'0-----   ->     5 5'00000

-------------------------------------

FSM `$fsm$\u_8051_core.oc8051_decoder1.src_sel1$19634' from module `turbo8051':
-------------------------------------

  Information on FSM $fsm$\u_8051_core.oc8051_decoder1.src_sel1$19634 (\u_8051_core.oc8051_decoder1.src_sel1):

  Number of input signals:   11
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_pmux$19275
    1: $auto$opt_reduce.cc:134:opt_pmux$19271
    2: $auto$opt_reduce.cc:134:opt_pmux$19459
    3: $auto$opt_reduce.cc:134:opt_pmux$19461
    4: $auto$opt_reduce.cc:134:opt_pmux$19463
    5: $auto$opt_reduce.cc:134:opt_pmux$19465
    6: $flatten\u_8051_core.\oc8051_decoder1.$procmux$11775_CMP
    7: $flatten\u_8051_core.\oc8051_decoder1.$procmux$11770_CMP
    8: $flatten\u_8051_core.\oc8051_decoder1.$procmux$11762_CMP
    9: \u_8051_core.oc8051_sfr1.wait_data
   10: $auto$opt_reduce.cc:134:opt_pmux$19243

  Output signals:
    0: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12940_CMP
    1: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12939_CMP
    2: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12938_CMP
    3: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12937_CMP
    4: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12936_CMP
    5: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12935_CMP
    6: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12934_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 11'00--1-----0   ->     0 7'0000001
      1:     0 11'00-1-----0-   ->     0 7'0000001
      2:     0 11'-00000000--   ->     0 7'0000001
      3:     0 11'001--------   ->     0 7'0000001
      4:     0 11'-1---------   ->     0 7'0000001
      5:     0 11'-0-1-----1-   ->     1 7'0000001
      6:     0 11'-0000---1--   ->     2 7'0000001
      7:     0 11'-0000--1---   ->     3 7'0000001
      8:     0 11'-00001-----   ->     4 7'0000001
      9:     0 11'-0000-1----   ->     5 7'0000001
     10:     0 11'10--1------   ->     5 7'0000001
     11:     0 11'10-1-------   ->     5 7'0000001
     12:     0 11'101--------   ->     5 7'0000001
     13:     0 11'-0--1-----1   ->     6 7'0000001
     14:     1 11'00--1-----0   ->     0 7'0100000
     15:     1 11'00-1-----0-   ->     0 7'0100000
     16:     1 11'-00000000--   ->     0 7'0100000
     17:     1 11'001--------   ->     0 7'0100000
     18:     1 11'-0-1-----1-   ->     1 7'0100000
     19:     1 11'-1---------   ->     1 7'0100000
     20:     1 11'-0000---1--   ->     2 7'0100000
     21:     1 11'-0000--1---   ->     3 7'0100000
     22:     1 11'-00001-----   ->     4 7'0100000
     23:     1 11'-0000-1----   ->     5 7'0100000
     24:     1 11'10--1------   ->     5 7'0100000
     25:     1 11'10-1-------   ->     5 7'0100000
     26:     1 11'101--------   ->     5 7'0100000
     27:     1 11'-0--1-----1   ->     6 7'0100000
     28:     2 11'00--1-----0   ->     0 7'0010000
     29:     2 11'00-1-----0-   ->     0 7'0010000
     30:     2 11'-00000000--   ->     0 7'0010000
     31:     2 11'001--------   ->     0 7'0010000
     32:     2 11'-0-1-----1-   ->     1 7'0010000
     33:     2 11'-0000---1--   ->     2 7'0010000
     34:     2 11'-1---------   ->     2 7'0010000
     35:     2 11'-0000--1---   ->     3 7'0010000
     36:     2 11'-00001-----   ->     4 7'0010000
     37:     2 11'-0000-1----   ->     5 7'0010000
     38:     2 11'10--1------   ->     5 7'0010000
     39:     2 11'10-1-------   ->     5 7'0010000
     40:     2 11'101--------   ->     5 7'0010000
     41:     2 11'-0--1-----1   ->     6 7'0010000
     42:     3 11'00--1-----0   ->     0 7'0001000
     43:     3 11'00-1-----0-   ->     0 7'0001000
     44:     3 11'-00000000--   ->     0 7'0001000
     45:     3 11'001--------   ->     0 7'0001000
     46:     3 11'-0-1-----1-   ->     1 7'0001000
     47:     3 11'-0000---1--   ->     2 7'0001000
     48:     3 11'-0000--1---   ->     3 7'0001000
     49:     3 11'-1---------   ->     3 7'0001000
     50:     3 11'-00001-----   ->     4 7'0001000
     51:     3 11'-0000-1----   ->     5 7'0001000
     52:     3 11'10--1------   ->     5 7'0001000
     53:     3 11'10-1-------   ->     5 7'0001000
     54:     3 11'101--------   ->     5 7'0001000
     55:     3 11'-0--1-----1   ->     6 7'0001000
     56:     4 11'00--1-----0   ->     0 7'1000000
     57:     4 11'00-1-----0-   ->     0 7'1000000
     58:     4 11'-00000000--   ->     0 7'1000000
     59:     4 11'001--------   ->     0 7'1000000
     60:     4 11'-0-1-----1-   ->     1 7'1000000
     61:     4 11'-0000---1--   ->     2 7'1000000
     62:     4 11'-0000--1---   ->     3 7'1000000
     63:     4 11'-00001-----   ->     4 7'1000000
     64:     4 11'-1---------   ->     4 7'1000000
     65:     4 11'-0000-1----   ->     5 7'1000000
     66:     4 11'10--1------   ->     5 7'1000000
     67:     4 11'10-1-------   ->     5 7'1000000
     68:     4 11'101--------   ->     5 7'1000000
     69:     4 11'-0--1-----1   ->     6 7'1000000
     70:     5 11'00--1-----0   ->     0 7'0000010
     71:     5 11'00-1-----0-   ->     0 7'0000010
     72:     5 11'-00000000--   ->     0 7'0000010
     73:     5 11'001--------   ->     0 7'0000010
     74:     5 11'-0-1-----1-   ->     1 7'0000010
     75:     5 11'-0000---1--   ->     2 7'0000010
     76:     5 11'-0000--1---   ->     3 7'0000010
     77:     5 11'-00001-----   ->     4 7'0000010
     78:     5 11'-0000-1----   ->     5 7'0000010
     79:     5 11'10--1------   ->     5 7'0000010
     80:     5 11'10-1-------   ->     5 7'0000010
     81:     5 11'101--------   ->     5 7'0000010
     82:     5 11'-1---------   ->     5 7'0000010
     83:     5 11'-0--1-----1   ->     6 7'0000010
     84:     6 11'00--1-----0   ->     0 7'0000100
     85:     6 11'00-1-----0-   ->     0 7'0000100
     86:     6 11'-00000000--   ->     0 7'0000100
     87:     6 11'001--------   ->     0 7'0000100
     88:     6 11'-0-1-----1-   ->     1 7'0000100
     89:     6 11'-0000---1--   ->     2 7'0000100
     90:     6 11'-0000--1---   ->     3 7'0000100
     91:     6 11'-00001-----   ->     4 7'0000100
     92:     6 11'-0000-1----   ->     5 7'0000100
     93:     6 11'10--1------   ->     5 7'0000100
     94:     6 11'10-1-------   ->     5 7'0000100
     95:     6 11'101--------   ->     5 7'0000100
     96:     6 11'-0--1-----1   ->     6 7'0000100
     97:     6 11'-1---------   ->     6 7'0000100

-------------------------------------

FSM `$fsm$\u_8051_core.oc8051_decoder1.src_sel2$19643' from module `turbo8051':
-------------------------------------

  Information on FSM $fsm$\u_8051_core.oc8051_decoder1.src_sel2$19643 (\u_8051_core.oc8051_decoder1.src_sel2):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_pmux$19311
    1: $auto$opt_reduce.cc:134:opt_pmux$19287
    2: $auto$opt_reduce.cc:134:opt_pmux$19285
    3: $auto$opt_reduce.cc:134:opt_pmux$19283
    4: \u_8051_core.oc8051_sfr1.wait_data

  Output signals:
    0: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12931_CMP
    1: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12930_CMP
    2: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12929_CMP
    3: $flatten\u_8051_core.\oc8051_alu_src_sel1.$procmux$12928_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'00000   ->     0 4'0100
      1:     0 5'0---1   ->     0 4'0100
      2:     0 5'1----   ->     0 4'0100
      3:     0 5'0--10   ->     1 4'0100
      4:     0 5'01--0   ->     2 4'0100
      5:     0 5'0-1-0   ->     3 4'0100
      6:     1 5'00000   ->     0 4'0010
      7:     1 5'0---1   ->     0 4'0010
      8:     1 5'0--10   ->     1 4'0010
      9:     1 5'1----   ->     1 4'0010
     10:     1 5'01--0   ->     2 4'0010
     11:     1 5'0-1-0   ->     3 4'0010
     12:     2 5'00000   ->     0 4'0001
     13:     2 5'0---1   ->     0 4'0001
     14:     2 5'0--10   ->     1 4'0001
     15:     2 5'01--0   ->     2 4'0001
     16:     2 5'1----   ->     2 4'0001
     17:     2 5'0-1-0   ->     3 4'0001
     18:     3 5'00000   ->     0 4'1000
     19:     3 5'0---1   ->     0 4'1000
     20:     3 5'0--10   ->     1 4'1000
     21:     3 5'01--0   ->     2 4'1000
     22:     3 5'0-1-0   ->     3 4'1000
     23:     3 5'1----   ->     3 4'1000

-------------------------------------

FSM `$fsm$\u_clkgen.clkgen_ps$19649' from module `turbo8051':
-------------------------------------

  Information on FSM $fsm$\u_clkgen.clkgen_ps$19649 (\u_clkgen.clkgen_ps):

  Number of input signals:    2
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \mastermode
    1: \u_clkgen.pll_done

  Output signals:
    0: \u_clkgen.configure_st
    1: \u_clkgen.run_st
    2: \u_clkgen.slave_run_st
    3: \u_clkgen.wait_pll_st

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'--   ->     3 4'0000
      1:     1 2'--   ->     1 4'0100
      2:     2 2'10   ->     1 4'1000
      3:     2 2'0-   ->     2 4'1000
      4:     2 2'11   ->     4 4'1000
      5:     3 2'--   ->     2 4'0001
      6:     4 2'--   ->     4 4'0010

-------------------------------------

FSM `$fsm$\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st$19656' from module `turbo8051':
-------------------------------------

  Information on FSM $fsm$\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st$19656 (\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st):

  Number of input signals:   11
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_eth_dut.u_mac_core.u_mii_intf.mi2tx_byte_ack
    1: \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out
    2: \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out
    3: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:403$1571_Y
    4: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:505$1581_Y
    5: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:496$1579_Y
    6: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:395$1570_Y
    7: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:389$1568_Y
    8: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:371$1567_Y
    9: \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out
   10: \u_eth_dut.u_mac_txfifo.empty_q

  Output signals:
    0: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13701_CMP
    1: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13148_CMP
    2: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13127_CMP
    3: $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$13108_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 11'-10--------   ->     0 4'0001
      1:     0 11'-0---------   ->     0 4'0001
      2:     0 11'-11--------   ->     3 4'0001
      3:     1 11'-1----1----   ->     0 4'1000
      4:     1 11'-0---------   ->     0 4'1000
      5:     1 11'-1----0----   ->     1 4'1000
      6:     2 11'-0---------   ->     0 4'0100
      7:     2 11'-1---1-----   ->     1 4'0100
      8:     2 11'-1---0-----   ->     2 4'0100
      9:     3 11'-1-10--100-   ->     0 4'0010
     10:     3 11'-1-10--0-0-   ->     0 4'0010
     11:     3 11'-0---------   ->     0 4'0010
     12:     3 11'11-0------1   ->     1 4'0010
     13:     3 11'-1-10--101-   ->     1 4'0010
     14:     3 11'-1-10--0-1-   ->     1 4'0010
     15:     3 11'-1-11------   ->     1 4'0010
     16:     3 11'-1-10--11--   ->     2 4'0010
     17:     3 11'-1-0------0   ->     3 4'0010
     18:     3 11'01-0------1   ->     3 4'0010

-------------------------------------

FSM `$fsm$\u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st$19662' from module `turbo8051':
-------------------------------------

  Information on FSM $fsm$\u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st$19662 (\u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st):

  Number of input signals:   10
  Number of output signals:   8
  Number of state bits:       8

  Input signals:
    0: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:382$623_Y
    1: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:459$626_Y
    2: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:337$611_Y
    3: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:345$616_Y
    4: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:354$620_Y
    5: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:376$621_Y
    6: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:453$625_Y
    7: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:494$628_Y
    8: \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.strt_preamble
    9: \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.U_dble_reg2.d_sync_out

  Output signals:
    0: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16909_CMP
    1: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16927_CMP
    2: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16947_CMP
    3: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16975_CMP
    4: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17034_CMP
    5: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17068_CMP
    6: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17145_CMP
    7: $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$17454_CMP

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'10--------   ->     0 8'10000000
      1:     0 10'0---------   ->     0 8'10000000
      2:     0 10'11--------   ->     4 8'10000000
      3:     1 10'10--------   ->     0 8'00000001
      4:     1 10'0---------   ->     0 8'00000001
      5:     1 10'11--------   ->     4 8'00000001
      6:     2 10'0---------   ->     0 8'00100000
      7:     2 10'1---0----0   ->     2 8'00100000
      8:     2 10'1---0----1   ->     5 8'00100000
      9:     2 10'1---1-----   ->     6 8'00100000
     10:     3 10'10--------   ->     0 8'00000100
     11:     3 10'0---------   ->     0 8'00000100
     12:     3 10'11--------   ->     4 8'00000100
     13:     4 10'0---------   ->     0 8'01000000
     14:     4 10'1------1--   ->     2 8'01000000
     15:     4 10'1----000--   ->     4 8'01000000
     16:     4 10'1-----10--   ->     5 8'01000000
     17:     4 10'1----100--   ->     7 8'01000000
     18:     5 10'0---------   ->     0 8'00001000
     19:     5 10'1--0----1-   ->     2 8'00001000
     20:     5 10'1--1------   ->     3 8'00001000
     21:     5 10'1--0----0-   ->     5 8'00001000
     22:     6 10'10--------   ->     0 8'00010000
     23:     6 10'0---------   ->     0 8'00010000
     24:     6 10'11--------   ->     4 8'00010000
     25:     7 10'0---------   ->     0 8'00000010
     26:     7 10'1-1-------   ->     1 8'00000010
     27:     7 10'1-0-------   ->     7 8'00000010

-------------------------------------

FSM `$fsm$\u_spi_core.u_spi_ctrl.spiif_cs$19672' from module `turbo8051':
-------------------------------------

  Information on FSM $fsm$\u_spi_core.u_spi_ctrl.spiif_cs$19672 (\u_spi_core.u_spi_ctrl.spiif_cs):

  Number of input signals:    6
  Number of output signals:   5
  Number of state bits:       6

  Input signals:
    0: \u_spi_core.u_cfg.u_spi_ctrl_req.data_out
    1: \u_spi_core.u_spi_ctrl.sck_ne
    2: $flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:288$2950_Y
    3: $flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:242$2940_Y
    4: $flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:223$2939_Y
    5: $flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:221$2938_Y

  Output signals:
    0: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7562_CMP
    1: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7535_CMP
    2: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7534_CMP
    3: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7527_CMP
    4: $flatten\u_spi_core.\u_spi_ctrl.$procmux$7518_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-----0   ->     0 5'00010
      1:     0 6'-----1   ->     3 5'00010
      2:     1 6'----0-   ->     1 5'10000
      3:     1 6'0---1-   ->     1 5'10000
      4:     1 6'1--01-   ->     3 5'10000
      5:     1 6'1--11-   ->     4 5'10000
      6:     2 6'--1-1-   ->     1 5'00100
      7:     2 6'----0-   ->     2 5'00100
      8:     2 6'--0-1-   ->     2 5'00100
      9:     3 6'11--1-   ->     2 5'00001
     10:     3 6'----0-   ->     3 5'00001
     11:     3 6'0---1-   ->     3 5'00001
     12:     3 6'10--1-   ->     5 5'00001
     13:     4 6'-----0   ->     0 5'00000
     14:     4 6'-----1   ->     4 5'00000
     15:     5 6'--1-1-   ->     1 5'01000
     16:     5 6'----0-   ->     5 5'01000
     17:     5 6'--0-1-   ->     5 5'01000

-------------------------------------

FSM `$fsm$\u_uart_core.u_rxfsm.error_ind$19680' from module `turbo8051':
-------------------------------------

  Information on FSM $fsm$\u_uart_core.u_rxfsm.error_ind$19680 (\u_uart_core.u_rxfsm.error_ind):

  Number of input signals:    9
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: $flatten\u_uart_core.\u_rxfsm.$procmux$6995_CMP
    1: $flatten\u_uart_core.\u_rxfsm.$procmux$6972_CMP
    2: $flatten\u_uart_core.\u_rxfsm.$ne$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:168$3127_Y
    3: $flatten\u_uart_core.\u_rxfsm.$ne$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:166$3124_Y
    4: $flatten\u_uart_core.\u_rxfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:125$3095_Y
    5: $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:165$3122_Y
    6: $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:151$3103_Y
    7: \u_uart_core.u_si_sync.in_data_3s
    8: $auto$opt_reduce.cc:134:opt_pmux$19584

  Output signals:
    0: \u_uart_core.u_frm_err.in_data
    1: \u_uart_core.u_par_err.in_data
    2: \u_uart_core.u_rxfifo_err.in_data

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'0------00   ->     0 3'000
      1:     0 9'-0--1---1   ->     0 3'000
      2:     0 9'-1------1   ->     0 3'000
      3:     0 9'--11-001-   ->     0 3'000
      4:     0 9'--10---1-   ->     0 3'000
      5:     0 9'--0----1-   ->     0 3'000
      6:     0 9'1-0------   ->     0 3'000
      7:     0 9'111------   ->     0 3'000
      8:     0 9'--11-011-   ->     1 3'000
      9:     0 9'--11-1-1-   ->     1 3'000
     10:     0 9'101------   ->     2 3'000
     11:     0 9'-0--0---1   ->     3 3'000
     12:     1 9'-0--1---1   ->     0 3'010
     13:     1 9'-1------1   ->     0 3'010
     14:     1 9'0------00   ->     1 3'010
     15:     1 9'-------1-   ->     1 3'010
     16:     1 9'1-0------   ->     1 3'010
     17:     1 9'111------   ->     1 3'010
     18:     1 9'101------   ->     2 3'010
     19:     1 9'-0--0---1   ->     3 3'010
     20:     2 9'-0--1---1   ->     0 3'001
     21:     2 9'-1------1   ->     0 3'001
     22:     2 9'--11-011-   ->     1 3'001
     23:     2 9'--11-1-1-   ->     1 3'001
     24:     2 9'0------00   ->     2 3'001
     25:     2 9'--11-001-   ->     2 3'001
     26:     2 9'--10---1-   ->     2 3'001
     27:     2 9'--0----1-   ->     2 3'001
     28:     2 9'1--------   ->     2 3'001
     29:     2 9'-0--0---1   ->     3 3'001
     30:     3 9'-0--1---1   ->     0 3'100
     31:     3 9'-1------1   ->     0 3'100
     32:     3 9'--11-011-   ->     1 3'100
     33:     3 9'--11-1-1-   ->     1 3'100
     34:     3 9'101------   ->     2 3'100
     35:     3 9'0------00   ->     3 3'100
     36:     3 9'-0--0---1   ->     3 3'100
     37:     3 9'--11-001-   ->     3 3'100
     38:     3 9'--10---1-   ->     3 3'100
     39:     3 9'--0----1-   ->     3 3'100
     40:     3 9'1-0------   ->     3 3'100
     41:     3 9'111------   ->     3 3'100

-------------------------------------

FSM `$fsm$\u_uart_core.u_rxfsm.rxstate$19685' from module `turbo8051':
-------------------------------------

  Information on FSM $fsm$\u_uart_core.u_rxfsm.rxstate$19685 (\u_uart_core.u_rxfsm.rxstate):

  Number of input signals:    8
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out
    1: $flatten\u_uart_core.\u_rxfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:143$3101_Y
    2: $flatten\u_uart_core.\u_rxfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:140$3098_Y
    3: $flatten\u_uart_core.\u_rxfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:125$3095_Y
    4: $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:156$3120_Y
    5: $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:151$3103_Y
    6: $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:143$3099_Y
    7: \u_uart_core.u_si_sync.in_data_3s

  Output signals:
    0: $flatten\u_uart_core.\u_rxfsm.$procmux$6995_CMP
    1: $flatten\u_uart_core.\u_rxfsm.$procmux$6988_CMP
    2: $flatten\u_uart_core.\u_rxfsm.$procmux$6972_CMP
    3: $flatten\u_uart_core.\u_rxfsm.$procmux$6969_CMP
    4: $flatten\u_uart_core.\u_rxfsm.$procmux$6960_CMP
    5: $flatten\u_uart_core.\u_rxfsm.$procmux$6902_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'0---0---   ->     0 6'000001
      1:     0 8'1-------   ->     0 6'000001
      2:     0 8'0---1---   ->     3 6'000001
      3:     1 8'1-1----0   ->     0 6'001000
      4:     1 8'0-1-----   ->     0 6'001000
      5:     1 8'--0-----   ->     1 6'001000
      6:     1 8'1-1----1   ->     4 6'001000
      7:     2 8'-111----   ->     1 6'100000
      8:     2 8'--0-----   ->     2 6'100000
      9:     2 8'-01-----   ->     2 6'100000
     10:     2 8'-110----   ->     5 6'100000
     11:     3 8'-----1--   ->     0 6'000010
     12:     3 8'-----01-   ->     2 6'000010
     13:     3 8'-----00-   ->     3 6'000010
     14:     4 8'--1-----   ->     0 6'010000
     15:     4 8'--0-----   ->     4 6'010000
     16:     5 8'--1-----   ->     1 6'000100
     17:     5 8'--0-----   ->     5 6'000100

-------------------------------------

FSM `$fsm$\u_uart_core.u_txfsm.txstate$19693' from module `turbo8051':
-------------------------------------

  Information on FSM $fsm$\u_uart_core.u_txfsm.txstate$19693 (\u_uart_core.u_txfsm.txstate):

  Number of input signals:    5
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out
    1: $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:156$3120_Y
    2: $flatten\u_uart_core.\u_txfsm.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:116$3135_Y
    3: $flatten\u_uart_core.\u_txfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:129$3138_Y
    4: $flatten\u_uart_core.\u_txfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:113$3133_Y

  Output signals:
    0: $flatten\u_uart_core.\u_txfsm.$procmux$6852_CMP
    1: $flatten\u_uart_core.\u_txfsm.$procmux$6846_CMP
    2: $flatten\u_uart_core.\u_txfsm.$procmux$6845_CMP
    3: $flatten\u_uart_core.\u_txfsm.$procmux$6841_CMP
    4: $flatten\u_uart_core.\u_txfsm.$procmux$6836_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'1-0--   ->     0 5'10000
      1:     0 5'0----   ->     0 5'10000
      2:     0 5'1-1--   ->     3 5'10000
      3:     1 5'1----   ->     0 5'01000
      4:     1 5'0----   ->     1 5'01000
      5:     2 5'0----   ->     2 5'00010
      6:     2 5'1----   ->     4 5'00010
      7:     3 5'11-0-   ->     2 5'00001
      8:     3 5'10---   ->     3 5'00001
      9:     3 5'0----   ->     3 5'00001
     10:     3 5'11-1-   ->     4 5'00001
     11:     4 5'1---0   ->     0 5'00100
     12:     4 5'1---1   ->     1 5'00100
     13:     4 5'0----   ->     4 5'00100

-------------------------------------

FSM `$fsm$\u_wb_gmac_rx.state$19700' from module `turbo8051':
-------------------------------------

  Information on FSM $fsm$\u_wb_gmac_rx.state$19700 (\u_wb_gmac_rx.state):

  Number of input signals:    7
  Number of output signals:   8
  Number of state bits:       8

  Input signals:
    0: $flatten\u_wb_gmac_rx.$logic_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:251$4248_Y
    1: \u_wb_gmac_rx.mem_empty
    2: \u_wb_gmac_rx.mem_eop_l
    3: \u_wb_gmac_rx.wbo_ack
    4: \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req
    5: \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_discard
    6: $flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:126$572_Y

  Output signals:
    0: $flatten\u_wb_gmac_rx.$procmux$6548_CMP
    1: $flatten\u_wb_gmac_rx.$procmux$6557_CMP
    2: $flatten\u_wb_gmac_rx.$procmux$6567_CMP
    3: $flatten\u_wb_gmac_rx.$procmux$6570_CMP
    4: $flatten\u_wb_gmac_rx.$procmux$6578_CMP
    5: $flatten\u_wb_gmac_rx.$procmux$6579_CMP
    6: $flatten\u_wb_gmac_rx.$procmux$6593_CMP
    7: $flatten\u_wb_gmac_rx.$procmux$6667_CMP

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'-----1-   ->     0 8'00001000
      1:     0 7'-----0-   ->     4 8'00001000
      2:     1 7'-------   ->     5 8'00100000
      3:     2 7'0-----1   ->     2 8'00000010
      4:     2 7'1------   ->     5 8'00000010
      5:     2 7'0-----0   ->     6 8'00000010
      6:     3 7'-11----   ->     0 8'00010000
      7:     3 7'--0----   ->     3 8'00010000
      8:     3 7'-01----   ->     7 8'00010000
      9:     4 7'0-----0   ->     2 8'00000100
     10:     4 7'0-----1   ->     4 8'00000100
     11:     4 7'1------   ->     5 8'00000100
     12:     5 7'---10--   ->     0 8'10000000
     13:     5 7'---11--   ->     3 8'10000000
     14:     5 7'---0---   ->     5 8'10000000
     15:     6 7'0-----0   ->     1 8'00000001
     16:     6 7'1------   ->     5 8'00000001
     17:     6 7'0-----1   ->     6 8'00000001
     18:     7 7'---1---   ->     0 8'01000000
     19:     7 7'---0---   ->     7 8'01000000

-------------------------------------

FSM `$fsm$\u_wb_gmac_tx.state$19710' from module `turbo8051':
-------------------------------------

  Information on FSM $fsm$\u_wb_gmac_tx.state$19710 (\u_wb_gmac_tx.state):

  Number of input signals:    4
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: $flatten\u_wb_gmac_tx.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:287$4266_Y
    1: $flatten\u_wb_gmac_tx.$logic_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:270$4263_Y
    2: \u_wb_gmac_tx.desc_q_empty
    3: \u_wb_gmac_tx.wbo_ack

  Output signals:
    0: $flatten\u_wb_gmac_tx.$procmux$6336_CMP
    1: $flatten\u_wb_gmac_tx.$procmux$6340_CMP
    2: $flatten\u_wb_gmac_tx.$procmux$6344_CMP
    3: $flatten\u_wb_gmac_tx.$procmux$6347_CMP
    4: $flatten\u_wb_gmac_tx.$procmux$6373_CMP
    5: $flatten\u_wb_gmac_tx.$procmux$6383_CMP
    6: $flatten\u_wb_gmac_tx.$procmux$6393_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'-1--   ->     0 7'0010000
      1:     0 4'-0--   ->     4 7'0010000
      2:     1 4'--01   ->     0 7'0000100
      3:     1 4'--1-   ->     1 7'0000100
      4:     1 4'--00   ->     5 7'0000100
      5:     2 4'--1-   ->     2 7'1000000
      6:     2 4'--0-   ->     6 7'1000000
      7:     3 4'--01   ->     0 7'0000001
      8:     3 4'--00   ->     2 7'0000001
      9:     3 4'--1-   ->     3 7'0000001
     10:     4 4'1---   ->     2 7'0100000
     11:     4 4'0---   ->     4 7'0100000
     12:     5 4'--01   ->     0 7'0000010
     13:     5 4'--00   ->     3 7'0000010
     14:     5 4'--1-   ->     5 7'0000010
     15:     6 4'1--1   ->     0 7'0001000
     16:     6 4'1--0   ->     1 7'0001000
     17:     6 4'0---   ->     6 7'0001000

-------------------------------------

63.80.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_8051_core.oc8051_decoder1.cy_sel$19621' from module `\turbo8051'.
Mapping FSM `$fsm$\u_8051_core.oc8051_decoder1.mem_act$19627' from module `\turbo8051'.
Mapping FSM `$fsm$\u_8051_core.oc8051_decoder1.src_sel1$19634' from module `\turbo8051'.
Mapping FSM `$fsm$\u_8051_core.oc8051_decoder1.src_sel2$19643' from module `\turbo8051'.
Mapping FSM `$fsm$\u_clkgen.clkgen_ps$19649' from module `\turbo8051'.
Mapping FSM `$fsm$\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.curr_dt_st$19656' from module `\turbo8051'.
Mapping FSM `$fsm$\u_eth_dut.u_mac_core.u_mii_intf.mii_tx_cur_st$19662' from module `\turbo8051'.
Mapping FSM `$fsm$\u_spi_core.u_spi_ctrl.spiif_cs$19672' from module `\turbo8051'.
Mapping FSM `$fsm$\u_uart_core.u_rxfsm.error_ind$19680' from module `\turbo8051'.
Mapping FSM `$fsm$\u_uart_core.u_rxfsm.rxstate$19685' from module `\turbo8051'.
Mapping FSM `$fsm$\u_uart_core.u_txfsm.txstate$19693' from module `\turbo8051'.
Mapping FSM `$fsm$\u_wb_gmac_rx.state$19700' from module `\turbo8051'.
Mapping FSM `$fsm$\u_wb_gmac_tx.state$19710' from module `\turbo8051'.

63.81. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 10) from port B of cell turbo8051.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:277$3580 ($eq).
Removed top 1 bits (of 10) from port B of cell turbo8051.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:279$3593 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:314$3607 ($eq).
Removed top 1 bits (of 4) from mux cell turbo8051.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:332$3621 ($mux).
Removed top 1 bits (of 4) from mux cell turbo8051.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:331$3622 ($mux).
Removed top 1 bits (of 4) from mux cell turbo8051.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:330$3623 ($mux).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_wb_gmac_tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:251$4262 ($add).
Removed top 28 bits (of 32) from port Y of cell turbo8051.$flatten\u_wb_gmac_tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:251$4262 ($add).
Removed top 29 bits (of 32) from port B of cell turbo8051.$flatten\u_wb_gmac_tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:284$4265 ($add).
Removed top 16 bits (of 32) from port Y of cell turbo8051.$flatten\u_wb_gmac_tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:284$4265 ($add).
Removed top 15 bits (of 16) from port B of cell turbo8051.$flatten\u_wb_gmac_tx.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:287$4266 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20100 ($eq).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_wb_gmac_tx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:289$4268 ($sub).
Removed top 16 bits (of 32) from port Y of cell turbo8051.$flatten\u_wb_gmac_tx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:289$4268 ($sub).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_wb_gmac_rx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:349$4258 ($add).
Removed top 28 bits (of 32) from port Y of cell turbo8051.$flatten\u_wb_gmac_rx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:349$4258 ($add).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20082 ($eq).
Removed top 27 bits (of 32) from port A of cell turbo8051.$flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4584 ($neg).
Converting cell turbo8051.$flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4584 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell turbo8051.$flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4584 ($neg).
Removed top 27 bits (of 32) from port A of cell turbo8051.$flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4623 ($neg).
Converting cell turbo8051.$flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4623 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell turbo8051.$flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4623 ($neg).
Removed top 27 bits (of 32) from port A of cell turbo8051.$flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4662 ($neg).
Converting cell turbo8051.$flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4662 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell turbo8051.$flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4662 ($neg).
Removed top 28 bits (of 32) from port A of cell turbo8051.$flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4701 ($neg).
Converting cell turbo8051.$flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4701 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell turbo8051.$flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4701 ($neg).
Removed top 4 bits (of 5) from port B of cell turbo8051.$flatten\u_wb_crossbar.$or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4747 ($or).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5081_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5092_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5104_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5283_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5294_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5306_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5485_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5496_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5508_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5687_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19740 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5698_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5710_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5866_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5867_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5868_CMP0 ($eq).
Removed top 9 bits (of 13) from mux cell turbo8051.$flatten\u_wb_crossbar.$procmux$5911 ($mux).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5932_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5933_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5934_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell turbo8051.$flatten\u_wb_crossbar.$procmux$5968 ($mux).
Removed top 9 bits (of 13) from mux cell turbo8051.$flatten\u_wb_crossbar.$procmux$5977 ($mux).
Removed top 27 bits (of 32) from mux cell turbo8051.$flatten\u_wb_crossbar.$procmux$5986 ($mux).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5998_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$5999_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6000_CMP0 ($eq).
Removed top 9 bits (of 13) from mux cell turbo8051.$flatten\u_wb_crossbar.$procmux$6043 ($mux).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6064_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6065_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6066_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6140_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6141_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6142_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6196_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6197_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6198_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6224_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6225_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6226_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6252_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6253_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6254_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6280_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6281_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6282_CMP0 ($eq).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4588 ($shift).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4601 ($shift).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4627 ($shift).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4640 ($shift).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4666 ($shift).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4679 ($shift).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4705 ($shift).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4718 ($shift).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_wb_crossbar.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4692 ($shiftx).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19865 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19858 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19851 ($eq).
Removed top 2 bits (of 4) from port B of cell turbo8051.$flatten\u_uart_core.\u_cfg.$procmux$7089_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell turbo8051.$flatten\u_uart_core.\u_cfg.$procmux$7088_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_uart_core.\u_cfg.$procmux$7087_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_uart_core.\u_cfg.$procmux$7086_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_uart_core.\u_cfg.$procmux$7085_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_uart_core.\u_cfg.$procmux$7084_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell turbo8051.$flatten\u_uart_core.\u_cfg.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:176$3004 ($eq).
Removed top 26 bits (of 32) from port A of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216 ($sub).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216 ($sub).
Removed top 5 bits (of 6) from port A of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216 ($sub).
Removed top 27 bits (of 32) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216 ($sub).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4215 ($sub).
Removed top 26 bits (of 32) from port A of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4180 ($sub).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4180 ($sub).
Removed top 5 bits (of 6) from port A of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4180 ($sub).
Removed top 27 bits (of 32) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4180 ($sub).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4179 ($sub).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$procmux$7408_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$procmux$7380_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$procmux$7366 ($pmux).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$procmux$7263_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$procmux$7235_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$procmux$7221 ($pmux).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$procmux$7195 ($pmux).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$procmux$7179_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$procmux$7160_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$procmux$7139 ($pmux).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$procmux$7123_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$procmux$7104_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:142$4098 ($lt).
Removed top 4 bits (of 5) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:203$4165 ($eq).
Removed top 1 bits (of 5) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfifo.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:137$4097 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20061 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20052 ($eq).
Removed top 28 bits (of 32) from port A of cell turbo8051.$flatten\u_uart_core.\u_rxfsm.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:0$3109 ($neg).
Converting cell turbo8051.$flatten\u_uart_core.\u_rxfsm.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:0$3109 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell turbo8051.$flatten\u_uart_core.\u_rxfsm.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:0$3109 ($neg).
Removed top 29 bits (of 32) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:140$3097 ($lt).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:147$3102 ($add).
Removed top 29 bits (of 32) from port Y of cell turbo8051.$flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:147$3102 ($add).
Removed top 28 bits (of 32) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:128$3096 ($add).
Removed top 28 bits (of 32) from port Y of cell turbo8051.$flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:128$3096 ($add).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:121$3089 ($add).
Removed top 28 bits (of 32) from port Y of cell turbo8051.$flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:121$3089 ($add).
Removed top 26 bits (of 32) from port A of cell turbo8051.$flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216 ($sub).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216 ($sub).
Removed top 5 bits (of 6) from port A of cell turbo8051.$flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216 ($sub).
Removed top 27 bits (of 32) from port B of cell turbo8051.$flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216 ($sub).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4215 ($sub).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_uart_core.\u_txfifo.$procmux$7408_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_uart_core.\u_txfifo.$procmux$7380_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_uart_core.\u_txfifo.$procmux$7366 ($pmux).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_uart_core.\u_txfifo.$procmux$7139 ($pmux).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_uart_core.\u_txfifo.$procmux$7123_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_uart_core.\u_txfifo.$procmux$7104_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell turbo8051.$flatten\u_uart_core.\u_txfifo.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:203$4165 ($eq).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_uart_core.\u_txfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:128$3137 ($add).
Removed top 29 bits (of 32) from port Y of cell turbo8051.$flatten\u_uart_core.\u_txfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:128$3137 ($add).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_uart_core.\u_txfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:112$3132 ($add).
Removed top 28 bits (of 32) from port Y of cell turbo8051.$flatten\u_uart_core.\u_txfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:112$3132 ($add).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19844 ($eq).
Removed top 4 bits (of 5) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19842 ($eq).
Removed top 2 bits (of 4) from port B of cell turbo8051.$flatten\u_spi_core.\u_cfg.$procmux$7745_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell turbo8051.$flatten\u_spi_core.\u_cfg.$procmux$7744_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_spi_core.\u_cfg.$procmux$7743_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_spi_core.\u_cfg.$procmux$7742_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_spi_core.\u_cfg.$procmux$7741_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_spi_core.\u_cfg.$procmux$7740_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell turbo8051.$flatten\u_spi_core.\u_cfg.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:182$2845 ($eq).
Removed top 26 bits (of 32) from mux cell turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:198$2937 ($mux).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:280$2945 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:278$2943 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:174$2921 ($eq).
Removed top 1 bits (of 6) from port B of cell turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:139$2916 ($eq).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:293$2951 ($add).
Removed top 29 bits (of 32) from port Y of cell turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:293$2951 ($add).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:198$2935 ($add).
Removed top 26 bits (of 32) from port Y of cell turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:198$2935 ($add).
Removed top 16 bits (of 32) from mux cell turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:282$2947 ($mux).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19831 ($eq).
Removed top 4 bits (of 5) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19804 ($eq).
Removed top 4 bits (of 5) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19797 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19747 ($eq).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\m_g_dpath_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:145$577 ($add).
Removed top 20 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\m_g_dpath_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:145$577 ($add).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\m_g_dpath_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:143$576 ($add).
Removed top 22 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\m_g_dpath_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:143$576 ($add).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:242$388 ($eq).
Removed top 7 bits (of 12) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:241$383 ($eq).
Removed top 5 bits (of 8) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:239$379 ($eq).
Removed top 8 bits (of 12) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:236$371 ($eq).
Removed top 4 bits (of 8) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:235$370 ($eq).
Removed top 8 bits (of 12) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:235$369 ($eq).
Removed top 8 bits (of 12) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:222$332 ($eq).
Removed top 8 bits (of 12) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:221$329 ($eq).
Removed top 8 bits (of 12) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:220$326 ($eq).
Removed top 8 bits (of 12) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:219$323 ($eq).
Removed top 9 bits (of 12) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:218$320 ($eq).
Removed top 9 bits (of 12) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:217$318 ($eq).
Removed top 9 bits (of 12) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:202$281 ($eq).
Removed top 9 bits (of 12) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:201$278 ($eq).
Removed top 10 bits (of 12) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:200$275 ($eq).
Removed top 10 bits (of 12) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:199$272 ($eq).
Removed top 11 bits (of 12) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:198$269 ($eq).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:150$262 ($add).
Removed top 20 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:150$262 ($add).
Removed top 1 bits (of 6) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18373 ($mux).
Removed top 1 bits (of 6) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18359_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18331_CMP0 ($eq).
Removed top 4 bits (of 6) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18328 ($mux).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:314$1124 ($sub).
Removed top 12 bits (of 19) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16245_CMP0 ($eq).
Removed top 18 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16128 ($mux).
Removed top 18 bits (of 19) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15940_CMP0 ($eq).
Removed top 17 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15931 ($mux).
Removed top 17 bits (of 19) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15776_CMP0 ($eq).
Removed top 16 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15767 ($mux).
Removed top 16 bits (of 19) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15577_CMP0 ($eq).
Removed top 15 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15568 ($mux).
Removed top 11 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15409 ($mux).
Removed top 15 bits (of 19) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15349_CMP0 ($eq).
Removed top 14 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15340 ($mux).
Removed top 11 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15073 ($mux).
Removed top 13 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15034 ($mux).
Removed top 14 bits (of 19) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15005_CMP0 ($eq).
Removed top 13 bits (of 19) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14843_CMP0 ($eq).
Removed top 7 bits (of 19) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14817_CMP0 ($eq).
Removed top 7 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14814 ($mux).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14533_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14397_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14268_CMP0 ($eq).
Removed top 11 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14141 ($mux).
Removed top 11 bits (of 19) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14009_CMP0 ($eq).
Removed top 11 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13994 ($mux).
Removed top 8 bits (of 15) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:991$1207 ($lt).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:784$1174 ($lt).
Removed top 12 bits (of 15) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:736$1163 ($lt).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:311$1121 ($lt).
Removed top 5 bits (of 16) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$le$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:995$1210 ($le).
Removed top 29 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:402$1127 ($gt).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:675$1154 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:659$1152 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:643$1150 ($eq).
Removed top 8 bits (of 15) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:580$1146 ($eq).
Removed top 11 bits (of 15) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:441$1130 ($eq).
Removed top 12 bits (of 15) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:407$1128 ($eq).
Removed top 8 bits (of 15) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:246$1112 ($eq).
Removed top 31 bits (of 32) from port A of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1059$1239 ($eq).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1059$1239 ($eq).
Removed top 15 bits (of 16) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:922$1201 ($add).
Removed top 14 bits (of 15) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:906$1194 ($add).
Removed top 15 bits (of 16) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:820$1183 ($add).
Removed top 15 bits (of 16) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:789$1177 ($add).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:751$1166 ($add).
Removed top 29 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:751$1166 ($add).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1025$1217 ($add).
Removed top 29 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1025$1217 ($add).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1014$1214 ($add).
Removed top 29 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1014$1214 ($add).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:181$568 ($sub).
Removed top 23 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:181$568 ($sub).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:591$670 ($add).
Removed top 30 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:591$670 ($add).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:667$698 ($add).
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:667$698 ($add).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:857$807 ($add).
Removed top 30 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:857$807 ($add).
Removed top 2 bits (of 5) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:337$610 ($eq).
Removed top 1 bits (of 5) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:345$612 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16483_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16524 ($mux).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19790 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16579_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16634 ($mux).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procmux$16793_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19781 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19783 ($eq).
Removed top 4 bits (of 5) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:500$594 ($add).
Removed top 2 bits (of 5) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:268$583 ($eq).
Removed top 1 bits (of 4) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17785 ($mux).
Removed top 3 bits (of 4) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17807 ($mux).
Removed top 2 bits (of 4) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17850 ($mux).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17876_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17921 ($mux).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17924_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17976_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$17991_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18064_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18081 ($mux).
Removed top 2 bits (of 4) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18097_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procmux$18098_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:330$3689 ($eq).
Removed top 2 bits (of 4) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:332$3693 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:334$3697 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:338$3705 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:340$3709 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$procmux$8182_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$procmux$8186_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:173$553 ($sub).
Removed top 24 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:173$553 ($sub).
Removed top 1 bits (of 6) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$procmux$18435 ($mux).
Removed top 1 bits (of 6) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$procmux$18423_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$12995_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procmux$12994_CMP0 ($eq).
Removed top 26 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:403$1571 ($lt).
Removed top 26 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:395$1569 ($ge).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:657$1602 ($eq).
Removed top 10 bits (of 16) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:496$1578 ($eq).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:683$1607 ($add).
Removed top 29 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:683$1607 ($add).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:545$1585 ($add).
Removed top 16 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:545$1585 ($add).
Removed top 25 bits (of 32) from port A of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987 ($sub).
Removed top 26 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987 ($sub).
Removed top 6 bits (of 7) from port A of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987 ($sub).
Removed top 26 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987 ($sub).
Removed top 26 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3986 ($sub).
Removed top 25 bits (of 32) from port A of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951 ($sub).
Removed top 26 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951 ($sub).
Removed top 6 bits (of 7) from port A of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951 ($sub).
Removed top 26 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951 ($sub).
Removed top 26 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3950 ($sub).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8076_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8048_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$procmux$8035_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7929_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7901_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7888_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7858_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7839_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7820_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7798_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7779_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$procmux$7760_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:142$3869 ($lt).
Removed top 5 bits (of 6) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:186$3884 ($eq).
Removed top 1 bits (of 6) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:137$3868 ($eq).
Removed top 25 bits (of 32) from port A of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987 ($sub).
Removed top 26 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987 ($sub).
Removed top 6 bits (of 7) from port A of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987 ($sub).
Removed top 26 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987 ($sub).
Removed top 26 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3986 ($sub).
Removed top 25 bits (of 32) from port A of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951 ($sub).
Removed top 26 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951 ($sub).
Removed top 6 bits (of 7) from port A of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951 ($sub).
Removed top 26 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951 ($sub).
Removed top 26 bits (of 32) from port Y of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3950 ($sub).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$procmux$8076_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$procmux$8048_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$procmux$8035_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$procmux$7929_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$procmux$7901_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$procmux$7888_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$procmux$7858_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$procmux$7839_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$procmux$7820_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$procmux$7798_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$procmux$7779_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$procmux$7760_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:142$3869 ($lt).
Removed top 5 bits (of 6) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:203$3936 ($eq).
Removed top 1 bits (of 6) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:120$3815 ($eq).
Removed top 28 bits (of 32) from port B of cell turbo8051.$flatten\u_eth_dut.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v:402$579 ($gt).
Removed top 4 bits (of 5) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19818 ($eq).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_clkgen.\u_appclk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:105$3640 ($sub).
Removed top 31 bits (of 32) from port Y of cell turbo8051.$flatten\u_clkgen.\u_appclk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:105$3640 ($sub).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:105$3631 ($sub).
Removed top 30 bits (of 32) from port Y of cell turbo8051.$flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:105$3631 ($sub).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_clkgen.\u_appclk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:110$3642 ($sub).
Removed top 31 bits (of 32) from port Y of cell turbo8051.$flatten\u_clkgen.\u_appclk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:110$3642 ($sub).
Removed top 31 bits (of 32) from port B of cell turbo8051.$flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:110$3633 ($sub).
Removed top 30 bits (of 32) from port Y of cell turbo8051.$flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:110$3633 ($sub).
Removed top 2 bits (of 3) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20142 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20129 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20117 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20113 ($eq).
Removed top 4 bits (of 5) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19724 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19726 ($eq).
Removed top 2 bits (of 4) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19779 ($eq).
Removed top 2 bits (of 4) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19777 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20500 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20482 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20469 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20445 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20436 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20427 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20423 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20403 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20389 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20385 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20381 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20272 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20268 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20263 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20255 ($eq).
Removed top 4 bits (of 5) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19811 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20229 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20225 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20200 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20190 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20186 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20175 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$20163 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:162$1651 ($sub).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:162$1650 ($sub).
Removed top 3 bits (of 4) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:157$1648 ($sub).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:157$1647 ($sub).
Removed top 4 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:152$1645 ($sub).
Removed top 1 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:152$1644 ($sub).
Removed top 3 bits (of 4) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$procmux$12767_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$procmux$12766_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$procmux$12765_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$procmux$12764_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$procmux$12763_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$procmux$12762_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$procmux$12761_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:227$1667 ($add).
Removed top 2 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:227$1666 ($add).
Removed top 1 bits (of 5) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:223$1662 ($add).
Removed top 2 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:223$1662 ($add).
Removed top 7 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:172$1653 ($add).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:146$1643 ($add).
Removed top 1 bits (of 2) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:146$1642 ($add).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:146$1642 ($add).
Removed top 3 bits (of 4) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:141$1641 ($add).
Removed top 1 bits (of 4) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:141$1640 ($add).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:141$1640 ($add).
Removed top 4 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:136$1639 ($add).
Removed top 1 bits (of 5) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:136$1638 ($add).
Removed top 1 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:136$1638 ($add).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:107$2329 ($add).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:91$2316 ($eq).
Removed top 2 bits (of 16) from FF cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$procdff$18948 ($adff).
Removed top 14 bits (of 16) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:91$2320 ($mux).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:118$1785 ($add).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:89$1766 ($add).
Removed top 1 bits (of 9) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:94$1773 ($sub).
Removed top 1 bits (of 9) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:94$1773 ($sub).
Removed top 1 bits (of 9) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:98$1778 ($sub).
Removed top 1 bits (of 9) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:98$1778 ($sub).
Removed top 1 bits (of 4) from port B of cell turbo8051.$auto$fsm_map.cc:77:implement_pattern_cache$19952 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_comp1.$procmux$12669_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$12509 ($mux).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$12455_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$12454_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$12410_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$12406_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$12082_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$12080_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$12079_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$12078_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$12077_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$12076_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11912_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11886_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11850 ($pmux).
Removed top 2 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11847_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11846_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11845_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11843_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11841_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11840_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11837_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11836_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11835_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11834_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11830_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11826_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11825_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11824_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11823_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11822_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11821_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11820_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11808_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11804_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11801_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11797_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11796_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11793_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11791_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11790_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11789_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11788_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11783_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11782_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11775_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11767_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11766 ($pmux).
Removed top 3 bits (of 7) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11757_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11756_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11752_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11749_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11748_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11745_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11743_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11742_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11739_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11737_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11736_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11731_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11730_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11718_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11713_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11710_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11703_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11702_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11700_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11699_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11698_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11697_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11696_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11695_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11694_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11693_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_indi_addr1.$procmux$11646_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_indi_addr1.$procmux$11635_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_indi_addr1.$procmux$11625_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_indi_addr1.$procmux$11616_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_indi_addr1.$procmux$11608_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_indi_addr1.$procmux$11601_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_indi_addr1.$procmux$11595_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_indi_addr1.$procmux$11591_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_indi_addr1.$procmux$11590_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_indi_addr1.$procmux$11589_CMP0 ($eq).
Removed top 3 bits (of 8) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_indi_addr1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_indi_addr.v:117$1800 ($eq).
Removed top 3 bits (of 16) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:462$2241 ($mux).
Removed top 12 bits (of 16) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:937$2304 ($sub).
Removed top 7 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:922$2299 ($sub).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9486_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9477_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9361_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9360_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9359_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9298_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9293_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9292_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9291_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9290_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9289_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9288_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9287_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9286_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9285_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9278_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9276_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9265_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9262_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9258_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9257_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9256_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9255_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9254_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9245_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9244_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9243_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9242_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9168_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9166_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9165_CMP0 ($eq).
Removed top 7 bits (of 8) from port A of cell turbo8051.$auto$opt_share.cc:196:merge_operators$19527 ($neg).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$ne$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:1155$2312 ($ne).
Removed top 2 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:662$2265 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:446$2239 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:446$2238 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:440$2235 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:440$2234 ($eq).
Removed top 13 bits (of 16) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:966$2308 ($add).
Removed top 14 bits (of 16) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:937$2306 ($add).
Removed top 13 bits (of 16) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:937$2305 ($add).
Removed top 8 bits (of 16) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:923$2300 ($add).
Removed top 1 bits (of 9) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:921$2297 ($add).
Removed top 1 bits (of 9) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:921$2297 ($add).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:866$2283 ($add).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:552$2546 ($eq).
Removed top 3 bits (of 4) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:717$2654 ($add).
Removed top 1 bits (of 17) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:174$2792 ($add).
Removed top 16 bits (of 17) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:174$2792 ($add).
Removed top 1 bits (of 14) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:149$2707 ($add).
Removed top 1 bits (of 17) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:154$2708 ($add).
Removed top 7 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:165$2710 ($add).
Removed top 1 bits (of 9) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:173$2711 ($add).
Removed top 1 bits (of 9) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:176$2713 ($add).
Removed top 1 bits (of 14) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:206$2723 ($add).
Removed top 1 bits (of 17) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:210$2724 ($add).
Removed top 7 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:220$2726 ($add).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procmux$8411_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procmux$8478_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_sp1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:102$2663 ($add).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8689_CMP0 ($eq).
Removed top 28 bits (of 32) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2509 ($sub).
Removed top 30 bits (of 32) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2509 ($sub).
Converting cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2509 ($sub) from signed to unsigned.
Removed top 27 bits (of 32) from port Y of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2509 ($sub).
Removed top 1 bits (of 4) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2509 ($sub).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2509 ($sub).
Removed top 1 bits (of 5) from port Y of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2509 ($sub).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:298$2105 ($add).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:232$1942 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:251$1959 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:272$1979 ($eq).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:292$2070 ($eq).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$9495 ($pmux).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:117$1833 ($sub).
Removed top 28 bits (of 32) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_b_register.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:0$1713 ($neg).
Converting cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_b_register.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:0$1713 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_b_register.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:0$1713 ($neg).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_acc1.$procmux$12947_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_acc1.$procmux$12948_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_acc1.$procmux$12949_CMP0 ($eq).
Removed top 9 bits (of 13) from mux cell turbo8051.$flatten\u_wb_crossbar.$procmux$5874 ($pmux).
Removed top 3 bits (of 4) from mux cell turbo8051.$flatten\u_wb_crossbar.$procmux$5930 ($pmux).
Removed top 9 bits (of 13) from mux cell turbo8051.$flatten\u_wb_crossbar.$procmux$5940 ($pmux).
Removed top 27 bits (of 32) from mux cell turbo8051.$flatten\u_wb_crossbar.$procmux$5950 ($pmux).
Removed top 9 bits (of 13) from mux cell turbo8051.$flatten\u_wb_crossbar.$procmux$6006 ($pmux).
Removed top 8 bits (of 32) from mux cell turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:280$2948 ($mux).
Removed top 14 bits (of 16) from wire turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:91$2320_Y.
Removed top 2 bits (of 3) from wire turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$3\pc_sel[2:0].
Removed top 1 bits (of 3) from wire turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11766_Y.
Removed top 1 bits (of 4) from wire turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11850_Y.
Removed top 2 bits (of 4) from wire turbo8051.$flatten\u_8051_core.\oc8051_decoder1.$procmux$11853_Y.
Removed top 31 bits (of 32) from wire turbo8051.$flatten\u_clkgen.\u_appclk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:105$3640_Y.
Removed top 30 bits (of 32) from wire turbo8051.$flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:105$3631_Y.
Removed top 22 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\m_g_dpath_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:143$576_Y.
Removed top 20 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\m_g_dpath_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:145$577_Y.
Removed top 1 bits (of 6) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$2\nxt_dfl_st[5:0].
Removed top 24 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:173$553_Y.
Removed top 16 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:545$1585_Y.
Removed top 29 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:683$1607_Y.
Removed top 3 bits (of 4) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$2\mdio_nxt_st[3:0].
Removed top 3 bits (of 4) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$5\mdio_nxt_st[3:0].
Removed top 2 bits (of 4) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$7\mdio_nxt_st[3:0].
Removed top 1 bits (of 4) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_md_intf.$9\mdio_nxt_st[3:0].
Removed top 2 bits (of 3) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$2\mii_rx_nxt_st[2:0].
Removed top 2 bits (of 3) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$9\mii_rx_nxt_st[2:0].
Removed top 30 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:591$670_Y.
Removed top 30 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:857$807_Y.
Removed top 11 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$11\rx_fsm_nxt_st[18:0].
Removed top 16 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$12\rx_fsm_nxt_st[18:0].
Removed top 15 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$16\rx_fsm_nxt_st[18:0].
Removed top 14 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$20\rx_fsm_nxt_st[18:0].
Removed top 11 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$25\rx_fsm_nxt_st[18:0].
Removed top 13 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$26\rx_fsm_nxt_st[18:0].
Removed top 7 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$32\rx_fsm_nxt_st[18:0].
Removed top 11 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$37\rx_fsm_nxt_st[18:0].
Removed top 11 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$46\rx_fsm_nxt_st[18:0].
Removed top 18 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$4\rx_fsm_nxt_st[18:0].
Removed top 17 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$8\rx_fsm_nxt_st[18:0].
Removed top 29 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1014$1214_Y.
Removed top 29 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1025$1217_Y.
Removed top 29 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:751$1166_Y.
Removed top 31 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1059$1238_Y.
Removed top 26 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3950_Y.
Removed top 26 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951_Y.
Removed top 26 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3986_Y.
Removed top 26 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987_Y.
Removed top 26 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3950_Y.
Removed top 26 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951_Y.
Removed top 26 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3986_Y.
Removed top 26 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987_Y.
Removed top 26 bits (of 32) from wire turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:198$2935_Y.
Removed top 29 bits (of 32) from wire turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:293$2951_Y.
Removed top 26 bits (of 32) from wire turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:198$2937_Y.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_uart_core.\u_rxfifo.$0\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$4031.$result[1:0]$4189.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_uart_core.\u_rxfifo.$0\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$4037.$result[1:0]$4225.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_uart_core.\u_rxfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4018.$result[1:0]$4091.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_uart_core.\u_rxfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4025.$result[1:0]$4159.
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4179_Y.
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4180_Y.
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4215_Y.
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216_Y.
Removed top 28 bits (of 32) from wire turbo8051.$flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:128$3096_Y.
Removed top 29 bits (of 32) from wire turbo8051.$flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:147$3102_Y.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_uart_core.\u_txfifo.$0\do_bin$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:261$4037.$result[1:0]$4225.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_uart_core.\u_txfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$4018.$result[1:0]$4091.
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4215_Y.
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216_Y.
Removed top 29 bits (of 32) from wire turbo8051.$flatten\u_uart_core.\u_txfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:128$3137_Y.
Removed top 9 bits (of 13) from wire turbo8051.$flatten\u_wb_crossbar.$2$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4330_DATA[12:0]$4453.
Removed top 9 bits (of 13) from wire turbo8051.$flatten\u_wb_crossbar.$2$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4333_DATA[12:0]$4466.
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_wb_crossbar.$2$mem2reg_rd$\wbd_din_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:319$4332_DATA[31:0]$4465.
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4588_Y.
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4627_Y.
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4666_Y.
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4679_Y.
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4718_Y.
Removed top 28 bits (of 32) from wire turbo8051.$flatten\u_wb_gmac_rx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:349$4258_Y.
Removed top 28 bits (of 32) from wire turbo8051.$flatten\u_wb_gmac_tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:251$4262_Y.
Removed top 16 bits (of 32) from wire turbo8051.$flatten\u_wb_gmac_tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:284$4265_Y.
Removed top 16 bits (of 32) from wire turbo8051.$flatten\u_wb_gmac_tx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:289$4268_Y.
Removed top 1 bits (of 4) from wire turbo8051.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:331$3622_Y.
Removed top 1 bits (of 4) from wire turbo8051.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:332$3621_Y.
Removed top 9 bits (of 15) from wire turbo8051.reg_mac_addr.
Removed top 9 bits (of 15) from wire turbo8051.reg_spi_addr.
Removed top 9 bits (of 15) from wire turbo8051.reg_uart_addr.
Removed top 3 bits (of 4) from wire turbo8051.reg_uart_be.
Removed top 1 bits (of 4) from wire turbo8051.wbd_tar_id.

63.82. Executing PEEPOPT pass (run peephole optimizers).

63.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 196 unused wires.
<suppressed ~1 debug messages>

63.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~76 debug messages>

63.85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~135 debug messages>
Removed a total of 45 cells.

63.86. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~902 debug messages>

63.87. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.88. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

63.89. Executing OPT_SHARE pass.

63.90. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_wb_gmac_tx.$procdff$18737 ($adff) from module turbo8051 (D = \u_wb_gmac_tx.wbo_dout [31:8], Q = \u_wb_gmac_tx.tWrData).
Adding EN signal on $flatten\u_wb_gmac_tx.$procdff$18736 ($adff) from module turbo8051 (D = $auto$wreduce.cc:455:run$20588 [3:0], Q = \u_wb_gmac_tx.desc_ptr).
Adding EN signal on $flatten\u_wb_gmac_tx.$procdff$18735 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_tx.$0\mem_addr[15:0], Q = \u_wb_gmac_tx.mem_addr).
Adding EN signal on $flatten\u_wb_gmac_tx.$procdff$18734 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_tx.$0\wbo_cyc[0:0], Q = \u_wb_gmac_tx.wbo_cyc).
Adding EN signal on $flatten\u_wb_gmac_tx.$procdff$18733 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_tx.$0\wbo_be[3:0], Q = \u_wb_gmac_tx.wbo_be).
Adding EN signal on $flatten\u_wb_gmac_tx.$procdff$18732 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_tx.$0\wbo_addr[12:0], Q = \u_wb_gmac_tx.wbo_addr).
Adding EN signal on $flatten\u_wb_gmac_tx.$procdff$18731 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_tx.$0\wbo_taddr[3:0], Q = \u_wb_gmac_tx.wbo_taddr).
Adding EN signal on $flatten\u_wb_gmac_tx.$procdff$18730 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_tx.$0\wbo_we[0:0], Q = \u_wb_gmac_tx.wbo_we).
Adding EN signal on $flatten\u_wb_gmac_tx.$procdff$18729 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_tx.$0\wbo_stb[0:0], Q = \u_wb_gmac_tx.wbo_stb).
Adding EN signal on $flatten\u_wb_gmac_tx.$procdff$18728 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_tx.$0\mem_din[8:0] [7:0], Q = \u_wb_gmac_tx.mem_din [7:0]).
Adding EN signal on $flatten\u_wb_gmac_tx.$procdff$18728 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_tx.$0\mem_din[8:0] [8], Q = \u_wb_gmac_tx.mem_din [8]).
Adding EN signal on $flatten\u_wb_gmac_tx.$procdff$18727 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_tx.$0\mem_wr[0:0], Q = \u_wb_gmac_tx.mem_wr).
Adding EN signal on $flatten\u_wb_gmac_tx.$procdff$18726 ($dff) from module turbo8051 (D = $flatten\u_wb_gmac_tx.$0\cnt[15:0], Q = \u_wb_gmac_tx.cnt).
Adding EN signal on $flatten\u_wb_gmac_rx.$procdff$18750 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_rx.$0\mem_eop_l[0:0], Q = \u_wb_gmac_rx.mem_eop_l).
Adding EN signal on $flatten\u_wb_gmac_rx.$procdff$18749 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_rx.$0\wbo_din[31:0], Q = \u_wb_gmac_rx.wbo_din).
Adding EN signal on $flatten\u_wb_gmac_rx.$procdff$18748 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_rx.$0\desc_ack[0:0], Q = \u_wb_gmac_rx.desc_ack).
Adding EN signal on $flatten\u_wb_gmac_rx.$procdff$18747 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_rx.$0\mem_rd[0:0], Q = \u_wb_gmac_rx.mem_rd).
Adding EN signal on $flatten\u_wb_gmac_rx.$procdff$18746 ($adff) from module turbo8051 (D = \u_eth_dut.app_rxfifo_rdata_o [7:0], Q = \u_wb_gmac_rx.tWrData [15:8]).
Adding EN signal on $flatten\u_wb_gmac_rx.$procdff$18746 ($adff) from module turbo8051 (D = \u_eth_dut.app_rxfifo_rdata_o [7:0], Q = \u_wb_gmac_rx.tWrData [23:16]).
Adding EN signal on $flatten\u_wb_gmac_rx.$procdff$18746 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_rx.$0\tWrData[23:0] [7:0], Q = \u_wb_gmac_rx.tWrData [7:0]).
Adding EN signal on $flatten\u_wb_gmac_rx.$procdff$18745 ($adff) from module turbo8051 (D = $auto$wreduce.cc:455:run$20587 [3:0], Q = \u_wb_gmac_rx.desc_ptr).
Adding EN signal on $flatten\u_wb_gmac_rx.$procdff$18744 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_rx.$0\wbo_cyc[0:0], Q = \u_wb_gmac_rx.wbo_cyc).
Adding EN signal on $flatten\u_wb_gmac_rx.$procdff$18743 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_rx.$0\wbo_be[3:0], Q = \u_wb_gmac_rx.wbo_be).
Adding EN signal on $flatten\u_wb_gmac_rx.$procdff$18742 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_rx.$0\wbo_addr[12:0], Q = \u_wb_gmac_rx.wbo_addr).
Adding EN signal on $flatten\u_wb_gmac_rx.$procdff$18741 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_rx.$0\wbo_taddr[3:0], Q = \u_wb_gmac_rx.wbo_taddr).
Adding EN signal on $flatten\u_wb_gmac_rx.$procdff$18740 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_rx.$0\wbo_we[0:0], Q = \u_wb_gmac_rx.wbo_we).
Adding EN signal on $flatten\u_wb_gmac_rx.$procdff$18739 ($adff) from module turbo8051 (D = $flatten\u_wb_gmac_rx.$0\wbo_stb[0:0], Q = \u_wb_gmac_rx.wbo_stb).
Adding EN signal on $flatten\u_wb_crossbar.$procdff$18712 ($dff) from module turbo8051 (D = $flatten\u_wb_crossbar.$0\slave_mx_id[4][3:0], Q = \u_wb_crossbar.slave_mx_id[4]).
Adding EN signal on $flatten\u_wb_crossbar.$procdff$18709 ($dff) from module turbo8051 (D = 4'0000, Q = \u_wb_crossbar.master_mx_id[4]).
Adding EN signal on $flatten\u_wb_crossbar.$procdff$18676 ($dff) from module turbo8051 (D = $flatten\u_wb_crossbar.$0\slave_mx_id[3][3:0], Q = \u_wb_crossbar.slave_mx_id[3]).
Adding EN signal on $flatten\u_wb_crossbar.$procdff$18673 ($dff) from module turbo8051 (D = $flatten\u_wb_crossbar.$0\slave_mx_id[2][3:0], Q = \u_wb_crossbar.slave_mx_id[2]).
Adding EN signal on $flatten\u_wb_crossbar.$procdff$18670 ($dff) from module turbo8051 (D = $flatten\u_wb_crossbar.$0\slave_mx_id[1][3:0], Q = \u_wb_crossbar.slave_mx_id[1]).
Adding EN signal on $flatten\u_wb_crossbar.$procdff$18667 ($dff) from module turbo8051 (D = $flatten\u_wb_crossbar.$0\slave_mx_id[0][3:0], Q = \u_wb_crossbar.slave_mx_id[0]).
Adding EN signal on $flatten\u_wb_crossbar.$procdff$18664 ($dff) from module turbo8051 (D = { 1'0 \wbd_tar_id }, Q = \u_wb_crossbar.master_mx_id[3]).
Adding EN signal on $flatten\u_wb_crossbar.$procdff$18661 ($dff) from module turbo8051 (D = \ext_reg_tid, Q = \u_wb_crossbar.master_mx_id[2]).
Adding EN signal on $flatten\u_wb_crossbar.$procdff$18658 ($dff) from module turbo8051 (D = \u_wb_gmac_tx.wbo_taddr, Q = \u_wb_crossbar.master_mx_id[1]).
Adding EN signal on $flatten\u_wb_crossbar.$procdff$18655 ($dff) from module turbo8051 (D = \u_wb_gmac_rx.wbo_taddr, Q = \u_wb_crossbar.master_mx_id[0]).
Adding EN signal on $flatten\u_uart_core.\u_txfsm.$procdff$18755 ($adff) from module turbo8051 (D = \u_uart_core.u_txfsm.fifo_data, Q = \u_uart_core.u_txfsm.txdata).
Adding EN signal on $flatten\u_uart_core.\u_txfsm.$procdff$18753 ($adff) from module turbo8051 (D = $flatten\u_uart_core.\u_txfsm.$procmux$6862_Y, Q = \u_uart_core.u_txfsm.cnt).
Adding EN signal on $flatten\u_uart_core.\u_txfsm.$procdff$18752 ($adff) from module turbo8051 (D = $flatten\u_uart_core.\u_txfsm.$0\fifo_rd[0:0], Q = \u_uart_core.u_txfsm.fifo_rd).
Adding EN signal on $flatten\u_uart_core.\u_txfsm.$procdff$18751 ($adff) from module turbo8051 (D = $flatten\u_uart_core.\u_txfsm.$procmux$6881_Y, Q = \u_uart_core.u_txfsm.so).
Adding EN signal on $flatten\u_uart_core.\u_txfifo.$procdff$18797 ($adff) from module turbo8051 (D = { $auto$wreduce.cc:455:run$20575 [0] $flatten\u_uart_core.\u_txfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4017.$result[1:0]$4088 $flatten\u_uart_core.\u_txfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4016.$result[1:0]$4085 }, Q = \u_uart_core.u_txfifo.grey_wr_ptr).
Adding EN signal on $flatten\u_uart_core.\u_txfifo.$procdff$18796 ($adff) from module turbo8051 (D = \u_uart_core.u_txfifo.wr_ptr_inc, Q = \u_uart_core.u_txfifo.wr_ptr).
Adding EN signal on $flatten\u_uart_core.\u_txfifo.$procdff$18778 ($adff) from module turbo8051 (D = $flatten\u_uart_core.\u_txfifo.$0\empty_q[0:0], Q = \u_uart_core.u_txfifo.empty_q).
Adding EN signal on $flatten\u_uart_core.\u_txfifo.$procdff$18777 ($adff) from module turbo8051 (D = \u_uart_core.u_txfifo.rd_ptr_inc, Q = \u_uart_core.u_txfifo.rd_ptr).
Adding EN signal on $flatten\u_uart_core.\u_rxfsm.$procdff$18762 ($adff) from module turbo8051 (D = $auto$wreduce.cc:455:run$20572 [3:0], Q = \u_uart_core.u_rxfsm.rxpos).
Adding EN signal on $flatten\u_uart_core.\u_rxfsm.$procdff$18760 ($adff) from module turbo8051 (D = $flatten\u_uart_core.\u_rxfsm.$0\cnt[2:0], Q = \u_uart_core.u_rxfsm.cnt).
Adding EN signal on $flatten\u_uart_core.\u_rxfsm.$procdff$18759 ($adff) from module turbo8051 (D = $flatten\u_uart_core.\u_rxfsm.$0\fifo_wr[0:0], Q = \u_uart_core.u_rxfsm.fifo_wr).
Adding EN signal on $flatten\u_uart_core.\u_rxfsm.$procdff$18758 ($adff) from module turbo8051 (D = $flatten\u_uart_core.\u_rxfsm.$or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:0$3117_Y, Q = \u_uart_core.u_rxfsm.fifo_data).
Adding EN signal on $flatten\u_uart_core.\u_rxfifo.$procdff$18798 ($adff) from module turbo8051 (D = $flatten\u_uart_core.\u_rxfifo.$0\full_q[0:0], Q = \u_uart_core.u_rxfifo.full_q).
Adding EN signal on $flatten\u_uart_core.\u_rxfifo.$procdff$18797 ($adff) from module turbo8051 (D = { $auto$wreduce.cc:455:run$20566 [0] $flatten\u_uart_core.\u_rxfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4017.$result[1:0]$4088 $flatten\u_uart_core.\u_rxfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4016.$result[1:0]$4085 }, Q = \u_uart_core.u_rxfifo.grey_wr_ptr).
Adding EN signal on $flatten\u_uart_core.\u_rxfifo.$procdff$18796 ($adff) from module turbo8051 (D = \u_uart_core.u_rxfifo.wr_ptr_inc, Q = \u_uart_core.u_rxfifo.wr_ptr).
Adding EN signal on $flatten\u_uart_core.\u_rxfifo.$procdff$18777 ($adff) from module turbo8051 (D = \u_uart_core.u_rxfifo.rd_ptr_inc, Q = \u_uart_core.u_rxfifo.rd_ptr).
Adding EN signal on $flatten\u_uart_core.\u_rxfifo.$procdff$18776 ($adff) from module turbo8051 (D = { $auto$wreduce.cc:455:run$20567 [0] $flatten\u_uart_core.\u_rxfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$4024.$result[1:0]$4156 $flatten\u_uart_core.\u_rxfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$4023.$result[1:0]$4153 }, Q = \u_uart_core.u_rxfifo.grey_rd_ptr).
Adding EN signal on $flatten\u_uart_core.\u_cfg.\u_uart_ctrl_be0.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_uart_core.u_cfg.u_uart_ctrl_be0.data_in [4], Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_uart_core.\u_cfg.\u_uart_ctrl_be0.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_uart_core.u_cfg.u_uart_ctrl_be0.data_in [3], Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_uart_core.\u_cfg.\u_uart_ctrl_be0.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_uart_core.u_cfg.u_uart_ctrl_be0.data_in [2], Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_uart_core.\u_cfg.\u_uart_ctrl_be0.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_uart_core.u_cfg.u_uart_ctrl_be0.data_in [1], Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_uart_core.\u_cfg.\u_uart_ctrl_be0.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_uart_core.u_cfg.u_uart_ctrl_be0.data_in [0], Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_uart_core.\u_cfg.\u_intr_bit2.$procdff$18873 ($adff) from module turbo8051 (D = $flatten\u_uart_core.\u_cfg.\u_intr_bit2.$0\data_out[0:0], Q = \u_uart_core.u_cfg.u_intr_bit2.data_out).
Adding EN signal on $flatten\u_uart_core.\u_cfg.\u_intr_bit1.$procdff$18873 ($adff) from module turbo8051 (D = $flatten\u_uart_core.\u_cfg.\u_intr_bit1.$0\data_out[0:0], Q = \u_uart_core.u_cfg.u_intr_bit1.data_out).
Adding EN signal on $flatten\u_uart_core.\u_cfg.\u_intr_bit0.$procdff$18873 ($adff) from module turbo8051 (D = $flatten\u_uart_core.\u_cfg.\u_intr_bit0.$0\data_out[0:0], Q = \u_uart_core.u_cfg.u_intr_bit0.data_out).
Adding EN signal on $flatten\u_uart_core.\u_cfg.$procdff$18768 ($adff) from module turbo8051 (D = \u_uart_core.u_cfg.reg_out, Q = \u_uart_core.u_cfg.reg_rdata).
Adding EN signal on $flatten\u_spi_core.\u_spi_if.$procdff$18813 ($adff) from module turbo8051 (D = $flatten\u_spi_core.\u_spi_if.$0\so_reg[7:0], Q = \u_spi_core.u_spi_if.so_reg).
Adding EN signal on $flatten\u_spi_core.\u_spi_if.$procdff$18812 ($adff) from module turbo8051 (D = \u_spi_core.u_spi_if.so_reg [7], Q = \u_spi_core.u_spi_if.so).
Adding EN signal on $flatten\u_spi_core.\u_spi_if.$procdff$18811 ($adff) from module turbo8051 (D = { \u_spi_core.u_spi_if.si_reg [6:0] \spi_si }, Q = \u_spi_core.u_spi_if.si_reg).
Adding EN signal on $flatten\u_spi_core.\u_spi_ctrl.$procdff$18828 ($adff) from module turbo8051 (D = $flatten\u_spi_core.\u_spi_ctrl.$procmux$7727_Y, Q = \u_spi_core.u_spi_ctrl.sck_int).
Adding EN signal on $flatten\u_spi_core.\u_spi_ctrl.$procdff$18826 ($adff) from module turbo8051 (D = $flatten\u_spi_core.\u_spi_ctrl.$procmux$7511_Y, Q = \u_spi_core.u_spi_ctrl.byte_cnt).
Adding EN signal on $flatten\u_spi_core.\u_spi_ctrl.$procdff$18825 ($adff) from module turbo8051 (D = $flatten\u_spi_core.\u_spi_ctrl.$0\sck_out_en[0:0], Q = \u_spi_core.u_spi_ctrl.sck_out_en).
Adding EN signal on $flatten\u_spi_core.\u_spi_ctrl.$procdff$18824 ($adff) from module turbo8051 (D = $flatten\u_spi_core.\u_spi_ctrl.$0\clr_sck_cnt[0:0], Q = \u_spi_core.u_spi_ctrl.clr_sck_cnt).
Adding EN signal on $flatten\u_spi_core.\u_spi_ctrl.$procdff$18823 ($adff) from module turbo8051 (D = $flatten\u_spi_core.\u_spi_ctrl.$0\shift_enb[0:0], Q = \u_spi_core.u_spi_ctrl.shift_enb).
Adding EN signal on $flatten\u_spi_core.\u_spi_ctrl.$procdff$18821 ($adff) from module turbo8051 (D = $auto$wreduce.cc:455:run$20563 [5:0], Q = \u_spi_core.u_spi_ctrl.sck_cnt).
Adding EN signal on $flatten\u_spi_core.\u_spi_ctrl.$procdff$18820 ($dff) from module turbo8051 (D = $flatten\u_spi_core.\u_spi_ctrl.$0\op_done[0:0], Q = \u_spi_core.u_spi_ctrl.op_done).
Adding EN signal on $flatten\u_spi_core.\u_spi_ctrl.$procdff$18817 ($adff) from module turbo8051 (D = $flatten\u_spi_core.\u_spi_ctrl.$0\shift_in[0:0], Q = \u_spi_core.u_spi_ctrl.shift_in).
Adding EN signal on $flatten\u_spi_core.\u_spi_ctrl.$procdff$18816 ($adff) from module turbo8051 (D = $flatten\u_spi_core.\u_spi_ctrl.$0\load_byte[0:0], Q = \u_spi_core.u_spi_ctrl.load_byte).
Adding EN signal on $flatten\u_spi_core.\u_spi_ctrl.$procdff$18815 ($adff) from module turbo8051 (D = $flatten\u_spi_core.\u_spi_ctrl.$0\cs_int_n[0:0], Q = \u_spi_core.u_spi_ctrl.cs_int_n).
Adding EN signal on $flatten\u_spi_core.\u_spi_ctrl.$procdff$18814 ($adff) from module turbo8051 (D = $flatten\u_spi_core.\u_spi_ctrl.$0\cfg_dataout[31:0] [15:8], Q = \u_spi_core.u_spi_ctrl.cfg_dataout [15:8]).
Adding EN signal on $flatten\u_spi_core.\u_spi_ctrl.$procdff$18814 ($adff) from module turbo8051 (D = $flatten\u_spi_core.\u_spi_ctrl.$0\cfg_dataout[31:0] [7:0], Q = \u_spi_core.u_spi_ctrl.cfg_dataout [7:0]).
Adding EN signal on $flatten\u_spi_core.\u_spi_ctrl.$procdff$18814 ($adff) from module turbo8051 (D = $flatten\u_spi_core.\u_spi_ctrl.$0\cfg_dataout[31:0] [23:16], Q = \u_spi_core.u_spi_ctrl.cfg_dataout [23:16]).
Adding EN signal on $flatten\u_spi_core.\u_spi_ctrl.$procdff$18814 ($adff) from module turbo8051 (D = $flatten\u_spi_core.\u_spi_ctrl.$0\cfg_dataout[31:0] [31:24], Q = \u_spi_core.u_spi_ctrl.cfg_dataout [31:24]).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be3.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [31], Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be3.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [30], Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be3.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [29], Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be3.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [28], Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be3.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [27], Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be3.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [26], Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be3.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [25], Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be3.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [24], Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be2.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [23], Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be2.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [22], Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be2.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [21], Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be2.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [20], Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be2.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [19], Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be2.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [18], Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be2.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [17], Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be2.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [16], Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be1.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [15], Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be1.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [14], Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be1.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [13], Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be1.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [12], Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be1.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [11], Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be1.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [10], Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be1.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [9], Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be1.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [8], Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be0.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [7], Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be0.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [6], Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be0.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [5], Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be0.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [4], Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be0.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [3], Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be0.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [2], Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be0.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [1], Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_din_be0.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [0], Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_req.$procdff$19224 ($adff) from module turbo8051 (D = $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_req.$0\data_out[0:0], Q = \u_spi_core.u_cfg.u_spi_ctrl_req.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be2.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [23], Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be2.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [22], Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be2.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [21], Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be2.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [20], Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be2.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [19], Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be2.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [18], Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be2.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [17], Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be2.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [16], Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be1.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [15], Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be1.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [14], Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be1.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [13], Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be1.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [12], Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be1.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [11], Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be1.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [10], Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be1.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [9], Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be1.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [8], Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be0.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [7], Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be0.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [6], Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be0.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [5], Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be0.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [4], Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be0.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [3], Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be0.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [2], Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be0.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [1], Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.\u_spi_ctrl_be0.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_spi_core.reg_wdata [0], Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_spi_core.\u_cfg.$procdff$18831 ($adff) from module turbo8051 (D = \u_spi_core.u_cfg.reg_out, Q = \u_spi_core.u_cfg.reg_rdata).
Adding EN signal on $flatten\u_eth_dut.\u_mac_txfifo.$procdff$18860 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_txfifo.$0\full_q[0:0], Q = \u_eth_dut.u_mac_txfifo.full_q).
Adding EN signal on $flatten\u_eth_dut.\u_mac_txfifo.$procdff$18859 ($adff) from module turbo8051 (D = { $flatten\u_eth_dut.\u_mac_txfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3789.$result[1:0]$3862 $flatten\u_eth_dut.\u_mac_txfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3788.$result[1:0]$3859 $flatten\u_eth_dut.\u_mac_txfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3787.$result[1:0]$3856 }, Q = \u_eth_dut.u_mac_txfifo.grey_wr_ptr).
Adding EN signal on $flatten\u_eth_dut.\u_mac_txfifo.$procdff$18858 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_txfifo.wr_ptr_inc, Q = \u_eth_dut.u_mac_txfifo.wr_ptr).
Adding EN signal on $flatten\u_eth_dut.\u_mac_txfifo.$procdff$18840 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_txfifo.$0\empty_q[0:0], Q = \u_eth_dut.u_mac_txfifo.empty_q).
Adding EN signal on $flatten\u_eth_dut.\u_mac_txfifo.$procdff$18839 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_txfifo.rd_ptr_inc, Q = \u_eth_dut.u_mac_txfifo.rd_ptr).
Adding EN signal on $flatten\u_eth_dut.\u_mac_txfifo.$procdff$18838 ($adff) from module turbo8051 (D = { $flatten\u_eth_dut.\u_mac_txfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3796.$result[1:0]$3930 $flatten\u_eth_dut.\u_mac_txfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3795.$result[1:0]$3927 $flatten\u_eth_dut.\u_mac_txfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3794.$result[1:0]$3924 }, Q = \u_eth_dut.u_mac_txfifo.grey_rd_ptr).
Adding EN signal on $flatten\u_eth_dut.\u_mac_rxfifo.$procdff$18860 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_rxfifo.$0\full_q[0:0], Q = \u_eth_dut.u_mac_rxfifo.full_q).
Adding EN signal on $flatten\u_eth_dut.\u_mac_rxfifo.$procdff$18859 ($adff) from module turbo8051 (D = { $flatten\u_eth_dut.\u_mac_rxfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3789.$result[1:0]$3862 $flatten\u_eth_dut.\u_mac_rxfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3788.$result[1:0]$3859 $flatten\u_eth_dut.\u_mac_rxfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3787.$result[1:0]$3856 }, Q = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr).
Adding EN signal on $flatten\u_eth_dut.\u_mac_rxfifo.$procdff$18858 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_rxfifo.wr_ptr_inc, Q = \u_eth_dut.u_mac_rxfifo.wr_ptr).
Adding EN signal on $flatten\u_eth_dut.\u_mac_rxfifo.$procdff$18840 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_rxfifo.$0\empty_q[0:0], Q = \u_eth_dut.u_mac_rxfifo.empty_q).
Adding EN signal on $flatten\u_eth_dut.\u_mac_rxfifo.$procdff$18839 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_rxfifo.rd_ptr_inc, Q = \u_eth_dut.u_mac_rxfifo.rd_ptr).
Adding EN signal on $flatten\u_eth_dut.\u_mac_rxfifo.$procdff$18838 ($adff) from module turbo8051 (D = { $flatten\u_eth_dut.\u_mac_rxfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:246$3796.$result[1:0]$3930 $flatten\u_eth_dut.\u_mac_rxfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:245$3795.$result[1:0]$3927 $flatten\u_eth_dut.\u_mac_rxfifo.$3\do_grey$func$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:244$3794.$result[1:0]$3924 }, Q = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_tx_sts_sync.$procdff$18773 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_tx_sts_sync.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:61$2977_Y, Q = \u_eth_dut.u_mac_core.u_tx_sts_sync.in_flag).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_tx_sts_sync.$procdff$18772 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_tx_sts_sync.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:67$2982_Y, Q = \u_eth_dut.u_mac_core.u_tx_sts_sync.out_flag).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19139 ($adff) from module turbo8051 (D = { \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_dt [31:16] 3'000 \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_sz_mismatch 1'0 \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.large_pkt_reg \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_dt [9:8] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.lengthfield_err_reg \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_stat_reg \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_runt_pkt_reg \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fifo_overrun_reg \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_dt [3] \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.frm_length_err_reg 2'00 }, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19137 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_nxt_st, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19134 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\crc_count[2:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19132 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\commit_write_done[0:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.commit_write_done).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19131 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\rcv_byte_count[15:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19130 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\dt_xfr_invalid[0:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.dt_xfr_invalid).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19129 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13959_Y, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19128 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13951_Y, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [7:0]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19128 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13938_Y, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [15:8]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19127 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\enable_channel[0:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.enable_channel).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19124 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\fifo_byte_count[14:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.fifo_byte_count).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19123 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\length_sz_mismatch[0:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_sz_mismatch).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19122 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\lengthfield_err_reg[0:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.lengthfield_err_reg).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19121 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\frm_length_err_reg[0:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.frm_length_err_reg).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19120 ($adff) from module turbo8051 (D = 1'0, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fifo_overrun_reg).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19119 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\large_pkt_reg[0:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.large_pkt_reg).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19118 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\rx_runt_pkt_reg[0:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_runt_pkt_reg).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19117 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\crc_stat_reg[0:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_stat_reg).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19116 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\shift_counter[2:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19115 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$0\bytes_to_fifo[2:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19110 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$13841_Y, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19109 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19108 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19107 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procdff$19106 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_crc32.$procdff$19141 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_crc32.$0\current_crc[31:0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_crc32.current_crc).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_sts_sync.$procdff$18773 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_sts_sync.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:61$2977_Y, Q = \u_eth_dut.u_mac_core.u_rx_sts_sync.in_flag).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_rx_sts_sync.$procdff$18772 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_rx_sts_sync.$not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/toggle_sync.v:67$2982_Y, Q = \u_eth_dut.u_mac_core.u_rx_sts_sync.out_flag).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19165 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:563$654_Y [7:4], Q = \u_eth_dut.u_mac_core.u_mii_intf.phy_txd [7:4]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19165 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\phy_txd[7:0] [1:0], Q = \u_eth_dut.u_mac_core.u_mii_intf.phy_txd [1:0]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19165 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\phy_txd[7:0] [3:2], Q = \u_eth_dut.u_mac_core.u_mii_intf.phy_txd [3:2]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19163 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\tx_xfr_cnt[1:0], Q = \u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19160 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\tx_dibit_in[1:0], Q = \u_eth_dut.u_mac_core.u_mii_intf.tx_dibit_in).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19159 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\tx_preamble_cnt_val[4:0], Q = \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19158 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\rx_dfl_dn_reg[0:0], Q = \u_eth_dut.u_mac_core.u_mii_intf.rx_dfl_dn_reg).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19157 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_nxt_st, Q = \u_eth_dut.u_mac_core.u_mii_intf.mii_rx_cur_st).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19156 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\rx_xfr_cnt[1:0], Q = \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19153 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\mi2rx_rx_byte_in[7:0] [7:6], Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [7:6]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19153 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\mi2rx_rx_byte_in[7:0] [5:4], Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5:4]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19153 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\mi2rx_rx_byte_in[7:0] [3:2], Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [3:2]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19153 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\mi2rx_rx_byte_in[7:0] [1:0], Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [1:0]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procdff$19182 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$0\mdio_stat[0:0], Q = \u_eth_dut.u_mac_core.u_md_intf.mdio_stat).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procdff$19181 ($adff) from module turbo8051 (D = { \u_eth_dut.u_mac_core.u_md_intf.receive_data [14:0] \u_eth_dut.u_mac_core.u_md_intf.mdio_in }, Q = \u_eth_dut.u_mac_core.u_md_intf.receive_data).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procdff$19180 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.data_out, Q = \u_eth_dut.u_mac_core.u_md_intf.transmit_data [0]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procdff$19180 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$0\transmit_data[15:0] [15:1], Q = \u_eth_dut.u_mac_core.u_md_intf.transmit_data [15:1]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procdff$19179 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.data_out, Q = \u_eth_dut.u_mac_core.u_md_intf.phy_addr [0]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procdff$19179 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$0\phy_addr[4:0] [4:1], Q = \u_eth_dut.u_mac_core.u_md_intf.phy_addr [4:1]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procdff$19178 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$0\operation[0:0], Q = \u_eth_dut.u_mac_core.u_md_intf.operation).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procdff$19177 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.data_out, Q = \u_eth_dut.u_mac_core.u_md_intf.reg_addr [0]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procdff$19177 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$0\reg_addr[4:0] [4:1], Q = \u_eth_dut.u_mac_core.u_md_intf.reg_addr [4:1]).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$procdff$19173 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$0\temp_count[4:0], Q = \u_eth_dut.u_mac_core.u_md_intf.temp_count).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_tx_qcnt.$procdff$18640 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_tx_qcnt.$0\reg_trig_cntr[3:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_tx_good_frm.$procdff$18639 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_tx_good_frm.$0\reg_trig_cntr[15:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_rx_good_frm.$procdff$18639 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_rx_good_frm.$0\reg_trig_cntr[15:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_rx_bad_frm.$procdff$18639 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_rx_bad_frm.$0\reg_trig_cntr[15:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_rx_qcnt.$procdff$18640 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_rx_qcnt.$0\reg_trig_cntr[3:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mdio_req.$procdff$19224 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mdio_req.$0\data_out[0:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mdio_req.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_3.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [31], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_3.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [30], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_3.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [29], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_3.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [28], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_3.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [27], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_3.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [26], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_3.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [25], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_3.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [24], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_2.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [23], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_2.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [22], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_2.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [21], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_2.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [20], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_2.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [19], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_2.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [18], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_2.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [17], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_2.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [16], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_1.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [15], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_1.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [14], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_1.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [13], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_1.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [12], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_1.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [11], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_1.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [10], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_1.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [9], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_1.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [8], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_0.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [7], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_0.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [6], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_0.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [5], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_0.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [4], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_0.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [3], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_0.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [2], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_0.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [1], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_filter_0.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_3.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [23], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_3.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [22], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_3.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [21], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_3.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [20], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_3.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [19], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_3.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [18], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_3.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [17], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_3.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [16], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_2.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [15], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_2.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [14], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_2.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [13], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_2.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [12], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_2.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [11], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_2.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [10], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_2.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [9], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_2.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [8], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_1.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [7], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_1.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [6], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_1.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [5], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_1.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [4], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_1.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [3], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_1.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [2], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_1.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [1], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_mac_cntrl_reg_1.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_3.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [31], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_3.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [30], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_3.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [29], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_3.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [28], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_3.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [27], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_3.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [26], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_3.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [25], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_3.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [24], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_2.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [23], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_2.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [22], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_2.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [21], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_2.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [20], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_2.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [19], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_2.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [18], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_2.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [17], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_2.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [16], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_1.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [15], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_1.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [14], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_1.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [13], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_1.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [12], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_1.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [11], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_1.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [10], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_1.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [9], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_1.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [8], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_0.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [7], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_0.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [6], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_0.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [5], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_0.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [4], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_0.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [3], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_0.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [2], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_0.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [1], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_ip_sa_0.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[8].u_bit_reg.$procdff$18878 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[8].u_bit_reg.$0\data_out[0:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[8].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[7].u_bit_reg.$procdff$18878 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[7].u_bit_reg.$0\data_out[0:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[6].u_bit_reg.$procdff$18878 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[6].u_bit_reg.$0\data_out[0:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[5].u_bit_reg.$procdff$18878 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[5].u_bit_reg.$0\data_out[0:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[4].u_bit_reg.$procdff$18878 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[4].u_bit_reg.$0\data_out[0:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[3].u_bit_reg.$procdff$18878 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[3].u_bit_reg.$0\data_out[0:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[2].u_bit_reg.$procdff$18878 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[2].u_bit_reg.$0\data_out[0:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[1].u_bit_reg.$procdff$18878 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[1].u_bit_reg.$0\data_out[0:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[0].u_bit_reg.$procdff$18878 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_intr_stat.\gen_bit_reg[0].u_bit_reg.$0\data_out[0:0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_4.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [30], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_4.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [29], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_4.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [28], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_4.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [27], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_4.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [26], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_4.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [25], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_4.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [24], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_3.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [23], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_3.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [22], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_3.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [21], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_3.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [20], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_3.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [19], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_3.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [18], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_3.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [17], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_3.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [16], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_2.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [15], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_2.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [14], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_2.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [13], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_2.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [12], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_2.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [11], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_2.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [10], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_2.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [9], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_2.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [8], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_1.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [7], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_1.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [6], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_1.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [5], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_1.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [4], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_1.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [3], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_1.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [2], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_1.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [1], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mdio_cmd_reg_1.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg1.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [15], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg1.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [14], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg1.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [13], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg1.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [12], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg1.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [11], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg1.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [10], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg1.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [9], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg1.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [8], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg0.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [7], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg0.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [6], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg0.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [5], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg0.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [4], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg0.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [3], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg0.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [2], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg0.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [1], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\max_pkt_sz_reg0.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_6.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [15], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_6.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [14], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_6.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [13], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_6.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [12], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_6.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [11], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_6.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [10], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_6.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [9], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_6.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [8], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_5.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [7], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_5.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [6], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_5.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [5], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_5.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [4], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_5.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [3], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_5.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [2], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_5.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [1], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_5.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_4.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [31], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_4.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [30], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_4.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [29], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_4.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [28], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_4.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [27], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_4.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [26], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_4.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [25], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_4.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [24], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_3.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [23], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_3.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [22], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_3.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [21], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_3.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [20], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_3.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [19], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_3.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [18], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_3.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [17], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_3.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [16], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_2.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [15], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_2.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [14], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_2.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [13], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_2.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [12], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_2.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [11], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_2.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [10], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_2.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [9], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_2.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [8], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_1.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [7], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_1.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [6], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_1.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [5], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_1.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [4], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_1.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [3], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_1.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [2], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_1.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [1], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_sa_reg_1.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_mode_reg.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [7], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_mode_reg.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [6], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_mode_reg.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [5], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_mode_reg.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [4], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_mode_reg.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [3], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_mode_reg.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [2], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_mode_reg.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [1], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\mac_mode_reg.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_tx_qbase_addr_2.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [31], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_tx_qbase_addr_2.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [30], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_tx_qbase_addr_2.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [29], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_tx_qbase_addr_2.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [28], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_tx_qbase_addr_2.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [27], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_tx_qbase_addr_2.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [26], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_tx_qbase_addr_2.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [25], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_tx_qbase_addr_2.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [24], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_tx_qbase_addr_1.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [23], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_tx_qbase_addr_1.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [22], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_rx_qbase_addr_2.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [15], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_rx_qbase_addr_2.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [14], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_rx_qbase_addr_2.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [13], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_rx_qbase_addr_2.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [12], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_rx_qbase_addr_2.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [11], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_rx_qbase_addr_2.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [10], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_rx_qbase_addr_2.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [9], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_rx_qbase_addr_2.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [8], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_rx_qbase_addr_1.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [7], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\m_rx_qbase_addr_1.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [6], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params_rx_en_reg.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [15], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params_rx_en_reg.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [14], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params_rx_en_reg.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [13], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params_rx_en_reg.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [12], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params_rx_en_reg.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [11], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params_rx_en_reg.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [10], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params_rx_en_reg.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [9], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params_rx_en_reg.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [8], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params1_en_reg.\gen_bit_reg[7].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [7], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params1_en_reg.\gen_bit_reg[6].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [6], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params1_en_reg.\gen_bit_reg[5].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [5], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params1_en_reg.\gen_bit_reg[4].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [4], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params1_en_reg.\gen_bit_reg[3].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [3], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params1_en_reg.\gen_bit_reg[2].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [2], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params1_en_reg.\gen_bit_reg[1].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [1], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\dfl_params1_en_reg.\gen_bit_reg[0].u_bit_reg.$procdff$19195 ($adff) from module turbo8051 (D = \u_eth_dut.reg_wdata [0], Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$procdff$18876 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_out, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$procdff$18875 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_md_intf.receive_data, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.int_mdio_stat_out).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$procdff$18874 ($adff) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_md_intf.mdio_stat, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.int_md2cf_status).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procdff$19103 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$logic_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:280$1560_Y, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_fifo_underrun).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procdff$19098 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\tx_byte_cntr[15:0], Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_byte_cntr).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procdff$19093 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\send_bad_fcs[0:0], Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.send_bad_fcs).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procdff$19092 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\fifo_undrn[0:0], Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fifo_undrn).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procdff$19088 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\fcs_mux_select[2:0], Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procdff$19086 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$0\tx_end_frame_reg[0:0], Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$procdff$19085 ($adff) from module turbo8051 (D = \u_eth_dut.tx_fifo_data [7:0], Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg).
Adding EN signal on $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_crc32.$procdff$19105 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_crc32.$0\current_crc[31:0], Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.current_crc).
Adding EN signal on $flatten\u_eth_dut.\u_eth_parser.$procdff$19212 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_eth_parser.$procmux$18572_Y, Q = \u_eth_dut.u_eth_parser.bcnt).
Adding EN signal on $flatten\u_eth_dut.\u_eth_parser.$procdff$19209 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_eth_parser.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:150$262_Y [11:0], Q = \u_eth_dut.u_eth_parser.pkt_len).
Adding EN signal on $flatten\u_eth_dut.\u_eth_parser.$procdff$19206 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_eth_parser.$procmux$18510_Y, Q = \u_eth_dut.u_eth_parser.udpf).
Adding EN signal on $flatten\u_eth_dut.\u_eth_parser.$procdff$19205 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_eth_parser.$procmux$18515_Y, Q = \u_eth_dut.u_eth_parser.tcpf).
Adding EN signal on $flatten\u_eth_dut.\u_eth_parser.$procdff$19204 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_eth_parser.$procmux$18520_Y, Q = \u_eth_dut.u_eth_parser.arpf).
Adding EN signal on $flatten\u_eth_dut.\u_eth_parser.$procdff$19203 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_eth_parser.$procmux$18525_Y, Q = \u_eth_dut.u_eth_parser.ipv4f).
Adding EN signal on $flatten\u_eth_dut.\u_eth_parser.$procdff$19202 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_eth_parser.$procmux$18530_Y, Q = \u_eth_dut.u_eth_parser.mac_sa_match).
Adding EN signal on $flatten\u_eth_dut.\u_eth_parser.$procdff$19201 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_eth_parser.$procmux$18535_Y, Q = \u_eth_dut.u_eth_parser.mac_sa_mc).
Adding EN signal on $flatten\u_eth_dut.\u_eth_parser.$procdff$19200 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_eth_parser.$procmux$18540_Y, Q = \u_eth_dut.u_eth_parser.mac_sa_bc).
Adding EN signal on $flatten\u_eth_dut.\u_eth_parser.$procdff$19199 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_eth_parser.$procmux$18545_Y, Q = \u_eth_dut.u_eth_parser.mac_da_match).
Adding EN signal on $flatten\u_eth_dut.\u_eth_parser.$procdff$19198 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_eth_parser.$procmux$18550_Y, Q = \u_eth_dut.u_eth_parser.mac_da_mc).
Adding EN signal on $flatten\u_eth_dut.\u_eth_parser.$procdff$19197 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\u_eth_parser.$procmux$18555_Y, Q = \u_eth_dut.u_eth_parser.mac_da_bc).
Adding EN signal on $flatten\u_eth_dut.\u_eth_parser.$procdff$19196 ($adff) from module turbo8051 (D = { $flatten\u_eth_dut.\u_eth_parser.$procmux$18469_Y $flatten\u_eth_dut.\u_eth_parser.$procmux$18483_Y $flatten\u_eth_dut.\u_eth_parser.$procmux$18497_Y }, Q = \u_eth_dut.u_eth_parser.pkt_status [6:0]).
Adding EN signal on $flatten\u_eth_dut.\u_eth_parser.$procdff$19196 ($adff) from module turbo8051 (D = \u_eth_dut.u_eth_parser.pkt_status [15:7], Q = \u_eth_dut.u_eth_parser.pkt_status [15:7]).
Handling D = Q on $auto$ff.cc:294:slice$21773 ($adffe) from module turbo8051 (removing D path).
Adding EN signal on $flatten\u_eth_dut.\m_g_dpath_ctrl.$procdff$19189 ($adff) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr).
Adding EN signal on $flatten\u_eth_dut.\m_g_dpath_ctrl.$procdff$19188 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\m_g_dpath_ctrl.$0\bStartFlag[0:0], Q = \u_eth_dut.m_g_dpath_ctrl.bStartFlag).
Adding EN signal on $flatten\u_eth_dut.\m_g_dpath_ctrl.$procdff$19187 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\m_g_dpath_ctrl.$0\g_rx_mem_addr_int[11:0], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int).
Adding EN signal on $flatten\u_eth_dut.\m_g_dpath_ctrl.$procdff$19186 ($adff) from module turbo8051 (D = { \u_eth_dut.u_eth_parser.pkt_status [5:0] \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [11:2] \u_eth_dut.u_eth_parser.pkt_len }, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data).
Adding EN signal on $flatten\u_eth_dut.\m_g_dpath_ctrl.$procdff$19185 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\m_g_dpath_ctrl.$0\g_rx_desc_discard[0:0], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_discard).
Adding EN signal on $flatten\u_eth_dut.\m_g_dpath_ctrl.$procdff$19184 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\m_g_dpath_ctrl.$0\g_rx_desc_req[0:0], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req).
Adding EN signal on $flatten\u_eth_dut.\m_g_dpath_ctrl.$procdff$19183 ($adff) from module turbo8051 (D = $flatten\u_eth_dut.\m_g_dpath_ctrl.$0\g_rx_block_rxrd[0:0], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_block_rxrd).
Adding EN signal on $flatten\u_clkgen.\u_uart_clk.$procdff$18645 ($adff) from module turbo8051 (D = $flatten\u_clkgen.\u_uart_clk.$procmux$4811_Y, Q = \u_clkgen.u_uart_clk.low_count).
Adding EN signal on $flatten\u_clkgen.\u_uart_clk.$procdff$18644 ($adff) from module turbo8051 (D = $flatten\u_clkgen.\u_uart_clk.$0\high_count[1:0], Q = \u_clkgen.u_uart_clk.high_count).
Adding EN signal on $flatten\u_clkgen.\u_appclk.$procdff$18642 ($adff) from module turbo8051 (D = $flatten\u_clkgen.\u_appclk.$procmux$4793_Y, Q = \u_clkgen.u_appclk.low_count).
Adding EN signal on $flatten\u_clkgen.$procdff$19223 ($adff) from module turbo8051 (D = $flatten\u_clkgen.$0\pll_count[11:0], Q = \u_clkgen.pll_count).
Adding EN signal on $flatten\u_clkgen.$procdff$19222 ($adff) from module turbo8051 (D = $flatten\u_clkgen.$0\pll_done[0:0], Q = \u_clkgen.pll_done).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procdff$18889 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$0$lookahead\t2con$2732[7:0]$2737 [5:0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.t2con [5:0]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procdff$18889 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$0$lookahead\t2con$2732[7:0]$2737 [6], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.t2con [6]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procdff$18889 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$0$lookahead\t2con$2732[7:0]$2737 [7], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.t2con [7]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procdff$18888 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8255_Y, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2_set).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procdff$18887 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$0\th2[7:0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procdff$18886 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8300_Y, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procdff$18884 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$0\rcap2h[7:0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procdff$18883 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procmux$8237_Y, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$procdff$18879 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$0\t2_r[0:0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.t2_r).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procdff$18903 ($adff) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procdff$18902 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$0\tf1_0[0:0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_0).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procdff$18901 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procmux$8538_Y, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procdff$18900 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$0\tl0[7:0] [7:5], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [7:5]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procdff$18900 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$0\tl0[7:0] [4:0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [4:0]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procdff$18899 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$0\tf0[0:0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tf0).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procdff$18898 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$0\tf1_1[0:0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_1).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procdff$18897 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procmux$8428_Y, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procdff$18896 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$0\tl1[7:0] [7:5], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [7:5]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$procdff$18896 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$0\tl1[7:0] [4:0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [4:0]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procdff$18922 ($adff) from module turbo8051 (D = { $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$0$lookahead\data$2484[6:0]$2489 [4:2] $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$0$lookahead\data$2484[6:0]$2489 [0] }, Q = { \u_8051_core.oc8051_sfr1.oc8051_psw1.data [4:2] \u_8051_core.oc8051_sfr1.oc8051_psw1.data [0] }).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procdff$18922 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$0$lookahead\data$2484[6:0]$2489 [1], Q = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [1]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procdff$18922 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$0$lookahead\data$2484[6:0]$2489 [5], Q = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [5]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procdff$18930 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$3$lookahead\p3_out$2349[7:0]$2415, Q = \u_8051_core.oc8051_sfr1.oc8051_ports1.p3_out).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procdff$18929 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$3$lookahead\p2_out$2348[7:0]$2414, Q = \u_8051_core.oc8051_sfr1.oc8051_ports1.p2_out).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procdff$18928 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$3$lookahead\p1_out$2347[7:0]$2413, Q = \u_8051_core.oc8051_sfr1.oc8051_ports1.p1_out).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procdff$18927 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$3$lookahead\p0_out$2346[7:0]$2412, Q = \u_8051_core.oc8051_sfr1.oc8051_ports1.p0_out).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$19036 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0$lookahead\ip$1842[7:0]$1847, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ip).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$19031 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0$lookahead\ie$1877[7:0]$1882, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ie).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$19030 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_s[3:0] [3], Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [3]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$19030 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_s[3:0] [2], Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [2]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$19030 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_s[3:0] [1], Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [1]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$19030 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_s[3:0] [0], Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [0]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$19029 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_tf1[0:0], Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf1).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$19028 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_tf0[0:0], Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_tf0).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$19027 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_ie0[0:0], Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie0).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$19026 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\tcon_ie1[0:0], Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_ie1).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$18997 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11189_Y, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[1]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$18996 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11204_Y, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[0]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$18995 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11273_Y, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$18994 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11354_Y, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0]).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$18993 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\int_proc[0:0], Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_proc).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$18992 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$0\int_dept[1:0], Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procdff$18991 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11419_Y, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_dptr1.$procdff$19051 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_dptr1.$0\data_lo[7:0], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_lo).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_dptr1.$procdff$19050 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_dptr1.$0\data_hi[7:0], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.\oc8051_b_register.$procdff$19068 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.\oc8051_b_register.$3$lookahead\data_out$1686[7:0]$1704, Q = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.$procdff$18910 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.$0\dat0[7:0], Q = \u_8051_core.oc8051_sfr1.dat0).
Adding EN signal on $flatten\u_8051_core.\oc8051_sfr1.$procdff$18908 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_sfr1.$0\bit_out[0:0], Q = \u_8051_core.oc8051_sfr1.bit_out).
Adding EN signal on $flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$procdff$18918 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$0\rd_data[7:0], Q = \u_8051_core.oc8051_ram_top1.oc8051_idata.rd_data).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18985 ($adff) from module turbo8051 (D = { \u_8051_core.oc8051_alu1.des2 \u_8051_core.oc8051_memory_interface1.des_acc }, Q = \u_8051_core.oc8051_memory_interface1.iadr_t).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18984 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_memory_interface1.$0\imem_wait[0:0], Q = \u_8051_core.oc8051_memory_interface1.imem_wait).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18983 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_memory_interface1.$0\istb_t[0:0], Q = \u_8051_core.oc8051_memory_interface1.istb_t).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18981 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_memory_interface1.$0\dmem_wait[0:0], Q = \u_8051_core.oc8051_memory_interface1.dmem_wait).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18980 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9397_Y, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18979 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_memory_interface1.$procmux$9406_Y, Q = \u_8051_core.oc8051_memory_interface1.ddat_o).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18978 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_memory_interface1.$0\dwe_o[0:0], Q = \u_8051_core.oc8051_memory_interface1.dwe_o).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18977 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_memory_interface1.$0\dstb_o[0:0], Q = \u_8051_core.oc8051_memory_interface1.dstb_o).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18976 ($adff) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur, Q = \u_8051_core.oc8051_memory_interface1.idat_old).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18975 ($adff) from module turbo8051 (D = \u_8051_core.idat_i, Q = \u_8051_core.oc8051_memory_interface1.idat_cur).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18973 ($adff) from module turbo8051 (D = \u_8051_core.idat_i [7:0], Q = \u_8051_core.oc8051_memory_interface1.cdata).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18969 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_memory_interface1.$0\op_pos[2:0], Q = \u_8051_core.oc8051_memory_interface1.op_pos).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18968 ($adff) from module turbo8051 (D = \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec, Q = \u_8051_core.oc8051_memory_interface1.int_vec_buff).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18967 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_memory_interface1.$0\int_ack_t[0:0], Q = \u_8051_core.oc8051_memory_interface1.int_ack_t).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18962 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_memory_interface1.$0\pc[15:0], Q = \u_8051_core.oc8051_memory_interface1.pc).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18961 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_memory_interface1.$0\pc_buf[15:0] [7:0], Q = \u_8051_core.oc8051_memory_interface1.pc_buf [7:0]).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18961 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_memory_interface1.$0\pc_buf[15:0] [10:8], Q = \u_8051_core.oc8051_memory_interface1.pc_buf [10:8]).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18961 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_memory_interface1.$0\pc_buf[15:0] [12:11], Q = \u_8051_core.oc8051_memory_interface1.pc_buf [12:11]).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18961 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_memory_interface1.$0\pc_buf[15:0] [15:13], Q = \u_8051_core.oc8051_memory_interface1.pc_buf [15:13]).
Adding EN signal on $flatten\u_8051_core.\oc8051_memory_interface1.$procdff$18960 ($adff) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.ddat_i, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir).
Adding EN signal on $flatten\u_8051_core.\oc8051_indi_addr1.$procdff$19049 ($adff) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1, Q = \u_8051_core.oc8051_indi_addr1.buff[7]).
Adding EN signal on $flatten\u_8051_core.\oc8051_indi_addr1.$procdff$19048 ($adff) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1, Q = \u_8051_core.oc8051_indi_addr1.buff[6]).
Adding EN signal on $flatten\u_8051_core.\oc8051_indi_addr1.$procdff$19047 ($adff) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1, Q = \u_8051_core.oc8051_indi_addr1.buff[5]).
Adding EN signal on $flatten\u_8051_core.\oc8051_indi_addr1.$procdff$19046 ($adff) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1, Q = \u_8051_core.oc8051_indi_addr1.buff[4]).
Adding EN signal on $flatten\u_8051_core.\oc8051_indi_addr1.$procdff$19045 ($adff) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1, Q = \u_8051_core.oc8051_indi_addr1.buff[3]).
Adding EN signal on $flatten\u_8051_core.\oc8051_indi_addr1.$procdff$19044 ($adff) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1, Q = \u_8051_core.oc8051_indi_addr1.buff[2]).
Adding EN signal on $flatten\u_8051_core.\oc8051_indi_addr1.$procdff$19043 ($adff) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1, Q = \u_8051_core.oc8051_indi_addr1.buff[1]).
Adding EN signal on $flatten\u_8051_core.\oc8051_indi_addr1.$procdff$19042 ($adff) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1, Q = \u_8051_core.oc8051_indi_addr1.buff[0]).
Adding EN signal on $flatten\u_8051_core.\oc8051_decoder1.$procdff$19067 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_decoder1.$procmux$11761_Y, Q = \u_8051_core.oc8051_decoder1.ram_wr_sel).
Adding EN signal on $flatten\u_8051_core.\oc8051_decoder1.$procdff$19066 ($adff) from module turbo8051 (D = $auto$wreduce.cc:455:run$20521, Q = \u_8051_core.oc8051_decoder1.alu_op).
Adding EN signal on $flatten\u_8051_core.\oc8051_decoder1.$procdff$19063 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_decoder1.$procmux$12048_Y, Q = \u_8051_core.oc8051_decoder1.psw_set).
Adding EN signal on $flatten\u_8051_core.\oc8051_decoder1.$procdff$19062 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_decoder1.$procmux$12087_Y, Q = \u_8051_core.oc8051_decoder1.src_sel3).
Adding EN signal on $flatten\u_8051_core.\oc8051_decoder1.$procdff$19060 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_decoder1.$procmux$12186_Y, Q = \u_8051_core.oc8051_decoder1.wr_sfr).
Adding EN signal on $flatten\u_8051_core.\oc8051_decoder1.$procdff$19059 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_decoder1.$procmux$12240_Y, Q = \u_8051_core.oc8051_decoder1.wr).
Adding EN signal on $flatten\u_8051_core.\oc8051_decoder1.$procdff$19058 ($adff) from module turbo8051 (D = \u_8051_core.oc8051_alu_src_sel1.op1, Q = \u_8051_core.oc8051_decoder1.op).
Adding EN signal on $flatten\u_8051_core.\oc8051_decoder1.$procdff$19057 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_decoder1.$procmux$11720_Y, Q = \u_8051_core.oc8051_decoder1.state).
Adding EN signal on $flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$procdff$18947 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:107$2329_Y, Q = \u_8051_core.oc8051_alu1.oc8051_mul1.cycle).
Adding EN signal on $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$procdff$19052 ($adff) from module turbo8051 (D = $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:118$1785_Y, Q = \u_8051_core.oc8051_alu1.oc8051_div1.cycle).
Setting constant 0-bit at position 0 on $auto$ff.cc:294:slice$21773 ($dlatch) from module turbo8051.
Setting constant 0-bit at position 1 on $auto$ff.cc:294:slice$21773 ($dlatch) from module turbo8051.
Setting constant 0-bit at position 2 on $auto$ff.cc:294:slice$21773 ($dlatch) from module turbo8051.
Setting constant 0-bit at position 3 on $auto$ff.cc:294:slice$21773 ($dlatch) from module turbo8051.
Setting constant 0-bit at position 4 on $auto$ff.cc:294:slice$21773 ($dlatch) from module turbo8051.
Setting constant 0-bit at position 5 on $auto$ff.cc:294:slice$21773 ($dlatch) from module turbo8051.
Setting constant 0-bit at position 6 on $auto$ff.cc:294:slice$21773 ($dlatch) from module turbo8051.
Setting constant 0-bit at position 7 on $auto$ff.cc:294:slice$21773 ($dlatch) from module turbo8051.
Setting constant 0-bit at position 8 on $auto$ff.cc:294:slice$21773 ($dlatch) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fifo_overrun_reg_21278 ($adffe) from module turbo8051.
Setting constant 0-bit at position 0 on $auto$ff.cc:294:slice$21222 ($adffe) from module turbo8051.
Setting constant 0-bit at position 1 on $auto$ff.cc:294:slice$21222 ($adffe) from module turbo8051.
Setting constant 0-bit at position 11 on $auto$ff.cc:294:slice$21222 ($adffe) from module turbo8051.
Setting constant 0-bit at position 13 on $auto$ff.cc:294:slice$21222 ($adffe) from module turbo8051.
Setting constant 0-bit at position 14 on $auto$ff.cc:294:slice$21222 ($adffe) from module turbo8051.
Setting constant 0-bit at position 15 on $auto$ff.cc:294:slice$21222 ($adffe) from module turbo8051.
Setting constant 0-bit at position 3 on $auto$ff.cc:294:slice$20853 ($dffe) from module turbo8051.
Setting constant 0-bit at position 0 on $auto$ff.cc:294:slice$20842 ($dffe) from module turbo8051.
Setting constant 0-bit at position 1 on $auto$ff.cc:294:slice$20842 ($dffe) from module turbo8051.
Setting constant 0-bit at position 2 on $auto$ff.cc:294:slice$20842 ($dffe) from module turbo8051.
Setting constant 0-bit at position 3 on $auto$ff.cc:294:slice$20842 ($dffe) from module turbo8051.
[#visit=742, #solve=0, #remove=21, time=0.08 sec.]

63.91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 473 unused cells and 533 unused wires.
<suppressed ~474 debug messages>

63.92. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~175 debug messages>

63.93. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/6 on $pmux $flatten\u_wb_crossbar.$procmux$6194.
    dead port 2/6 on $pmux $flatten\u_wb_crossbar.$procmux$6194.
    dead port 3/6 on $pmux $flatten\u_wb_crossbar.$procmux$6194.
    dead port 4/6 on $pmux $flatten\u_wb_crossbar.$procmux$6194.
    dead port 6/6 on $pmux $flatten\u_wb_crossbar.$procmux$6194.
Removed 5 multiplexer ports.
<suppressed ~555 debug messages>

63.94. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8774: $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8778_CMP
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8822: $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8775_CMP
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8834: $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8776_CMP
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8846: $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8777_CMP
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8967: $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8971_CMP
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8979: $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8968_CMP
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8991: $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8969_CMP
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$9003: $flatten\u_8051_core.\oc8051_sfr1.\oc8051_ports1.$procmux$8970_CMP
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8697: $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8687_CMP
    New ctrl vector for $pmux cell $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$procmux$8708: $auto$opt_reduce.cc:134:opt_pmux$19495
  Optimizing cells in module \turbo8051.
Performed a total of 10 changes.

63.95. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~570 debug messages>
Removed a total of 190 cells.

63.96. Executing OPT_SHARE pass.

63.97. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:294:slice$22248 ($adffe) from module turbo8051.
[#visit=712, #solve=0, #remove=1, time=0.09 sec.]

63.98. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

63.99. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~2 debug messages>

63.100. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~556 debug messages>

63.101. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.102. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.103. Executing OPT_SHARE pass.

63.104. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=712, #solve=0, #remove=0, time=0.09 sec.]

63.105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

63.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 3

63.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~556 debug messages>

63.110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.112. Executing OPT_SHARE pass.

63.113. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=712, #solve=0, #remove=0, time=0.07 sec.]

63.114. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 1

63.116. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~556 debug messages>

63.119. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.121. Executing OPT_SHARE pass.

63.122. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=712, #solve=0, #remove=0, time=0.08 sec.]

63.123. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:294:slice$20644 ($adffe) from module turbo8051.
Setting constant 0-bit at position 2 on $auto$ff.cc:294:slice$20644 ($adffe) from module turbo8051.
Setting constant 0-bit at position 3 on $auto$ff.cc:294:slice$20644 ($adffe) from module turbo8051.
Setting constant 0-bit at position 1 on $auto$ff.cc:294:slice$20810 ($adffe) from module turbo8051.
Setting constant 0-bit at position 2 on $auto$ff.cc:294:slice$20810 ($adffe) from module turbo8051.
Setting constant 0-bit at position 3 on $auto$ff.cc:294:slice$20810 ($adffe) from module turbo8051.
Setting constant 0-bit at position 1 on $auto$ff.cc:294:slice$21793 ($adffe) from module turbo8051.
Setting constant 0-bit at position 1 on $auto$ff.cc:294:slice$21794 ($adffe) from module turbo8051.
Setting constant 0-bit at position 0 on $flatten\u_clkgen.\u_appclk.$procdff$18641 ($adff) from module turbo8051.
Setting constant 0-bit at position 0 on $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$procdff$19194 ($adff) from module turbo8051.
Setting constant 0-bit at position 1 on $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$procdff$19194 ($adff) from module turbo8051.
Setting constant 0-bit at position 2 on $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$procdff$19194 ($adff) from module turbo8051.
Setting constant 0-bit at position 3 on $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$procdff$19194 ($adff) from module turbo8051.
Setting constant 0-bit at position 0 on $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$procdff$19145 ($adff) from module turbo8051.
Setting constant 0-bit at position 0 on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procdff$19191 ($adff) from module turbo8051.
Setting constant 0-bit at position 1 on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procdff$19191 ($adff) from module turbo8051.
Setting constant 0-bit at position 2 on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procdff$19191 ($adff) from module turbo8051.
Setting constant 0-bit at position 3 on $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procdff$19191 ($adff) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.m_g_dpath_ctrl.g_rx_desc_discard_21784 ($adffe) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[2].u_bit_reg.data_out_21553 ($adffe) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_wb_gmac_tx.wbo_we_20653 ($adffe) from module turbo8051.
[#visit=712, #solve=2166, #remove=21, time=4.48 sec.]

63.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 10 unused cells and 10 unused wires.
<suppressed ~12 debug messages>

63.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~42 debug messages>

RUN-OPT ITERATIONS DONE : 1

63.126. Executing WREDUCE pass (reducing word size of cells).
Removed top 16 bits (of 25) from FF cell turbo8051.$auto$ff.cc:294:slice$22250 ($adffe).
Removed top 3 bits (of 4) from mux cell turbo8051.$flatten\u_wb_gmac_tx.$procmux$6428 ($pmux).
Removed top 3 bits (of 4) from mux cell turbo8051.$flatten\u_wb_gmac_tx.$procmux$6430 ($mux).
Removed top 3 bits (of 4) from mux cell turbo8051.$flatten\u_wb_gmac_rx.$procmux$6726 ($pmux).
Removed top 2 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$20887 ($ne).
Removed top 3 bits (of 4) from port A of cell turbo8051.$flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4584 ($neg).
Removed top 3 bits (of 4) from port A of cell turbo8051.$flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4623 ($neg).
Removed top 3 bits (of 4) from FF cell turbo8051.$auto$ff.cc:294:slice$20868 ($dffe).
Removed top 3 bits (of 4) from FF cell turbo8051.$auto$ff.cc:294:slice$20863 ($dffe).
Removed top 2 bits (of 3) from port A of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6279_CMP0 ($eq).
Removed top 2 bits (of 3) from port A of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6280_CMP0 ($eq).
Removed top 2 bits (of 3) from port A of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6281_CMP0 ($eq).
Removed top 2 bits (of 3) from port A of cell turbo8051.$flatten\u_wb_crossbar.$procmux$6282_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell turbo8051.$flatten\u_wb_crossbar.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4388 ($shiftx).
Removed top 3 bits (of 4) from port B of cell turbo8051.$flatten\u_wb_crossbar.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4395 ($shiftx).
Removed top 1 bits (of 4) from port B of cell turbo8051.$flatten\u_wb_crossbar.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4409 ($shiftx).
Removed top 3 bits (of 4) from port B of cell turbo8051.$flatten\u_wb_crossbar.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4575 ($shiftx).
Removed top 3 bits (of 4) from port B of cell turbo8051.$flatten\u_wb_crossbar.$shiftx$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4614 ($shiftx).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21796 ($ne).
Removed top 6 bits (of 8) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22077 ($ne).
Removed top 6 bits (of 7) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22079 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22099 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22128 ($ne).
Removed top 2 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22135 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22137 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22145 ($ne).
Removed top 2 bits (of 5) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22195 ($ne).
Removed top 4 bits (of 6) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22198 ($ne).
Removed top 3 bits (of 5) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22201 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22057 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$20775 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22055 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22036 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22029 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22022 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22015 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$22002 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21993 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21979 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21938 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21936 ($ne).
Removed top 1 bits (of 4) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21929 ($ne).
Removed top 1 bits (of 4) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21927 ($ne).
Removed top 1 bits (of 4) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21925 ($ne).
Removed top 1 bits (of 4) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21903 ($ne).
Removed top 1 bits (of 4) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21888 ($ne).
Removed top 1 bits (of 4) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21886 ($ne).
Removed top 1 bits (of 4) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21884 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21875 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21873 ($ne).
Removed top 1 bits (of 7) from FF cell turbo8051.$auto$ff.cc:294:slice$21770 ($adffe).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18359_CMP0 ($eq).
Removed top 18 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16149 ($mux).
Removed top 11 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$16034 ($mux).
Removed top 11 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15843 ($mux).
Removed top 11 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15658 ($mux).
Removed top 11 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15442 ($mux).
Removed top 11 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$15117 ($mux).
Removed top 11 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14612 ($mux).
Removed top 11 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14472 ($mux).
Removed top 11 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14339 ($mux).
Removed top 11 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14213 ($mux).
Removed top 11 bits (of 19) from mux cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$procmux$14051 ($mux).
Removed cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:922$1201 ($add).
Removed top 1 bits (of 2) from port B of cell turbo8051.$flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$procmux$18423_CMP0 ($eq).
Removed top 1 bits (of 2) from port A of cell turbo8051.$flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:105$3631 ($sub).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_clkgen.\u_uart_clk.$procmux$4820 ($mux).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_clkgen.\u_uart_clk.$procmux$4817 ($mux).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_clkgen.\u_uart_clk.$procmux$4811 ($mux).
Removed top 1 bits (of 2) from port A of cell turbo8051.$flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:110$3633 ($sub).
Removed top 1 bits (of 2) from port Y of cell turbo8051.$flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:110$3633 ($sub).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$20610 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21000 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$20991 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$20984 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$20970 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21058 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21031 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21029 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21016 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21012 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21004 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21413 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21425 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21441 ($ne).
Removed top 2 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21404 ($ne).
Removed top 3 bits (of 5) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21377 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21381 ($ne).
Removed top 2 bits (of 4) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21388 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21295 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21338 ($ne).
Removed top 1 bits (of 5) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21341 ($ne).
Removed top 5 bits (of 7) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21349 ($ne).
Removed top 1 bits (of 6) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21351 ($ne).
Removed top 1 bits (of 5) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21353 ($ne).
Removed top 1 bits (of 4) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21355 ($ne).
Removed top 2 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21357 ($ne).
Removed top 4 bits (of 6) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21364 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21206 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21215 ($ne).
Removed top 2 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21247 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21249 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21267 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21281 ($ne).
Removed top 1 bits (of 3) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21288 ($ne).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$21188 ($ne).
Removed top 14 bits (of 16) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:90$2322 ($mux).
Removed top 3 bits (of 16) from FF cell turbo8051.$auto$ff.cc:294:slice$22146 ($adffe).
Removed top 28 bits (of 32) from port A of cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2510 ($neg).
Removed top 1 bits (of 2) from port B of cell turbo8051.$auto$opt_dff.cc:196:make_patterns_logic$20612 ($ne).
Removed top 1 bits (of 2) from FF cell turbo8051.$auto$ff.cc:294:slice$22062 ($adffe).
Removed top 1 bits (of 2) from FF cell turbo8051.$auto$ff.cc:294:slice$22051 ($adffe).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11189 ($mux).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11204 ($mux).
Removed top 3 bits (of 4) from mux cell turbo8051.$flatten\u_wb_gmac_tx.$procmux$6426 ($mux).
Removed top 1 bits (of 3) from mux cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$procmux$18469 ($mux).
Removed top 1 bits (of 2) from port Y of cell turbo8051.$flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:105$3631 ($sub).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11184 ($mux).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11187 ($mux).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11198 ($mux).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11202 ($mux).
Removed top 1 bits (of 3) from mux cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$procmux$18466 ($mux).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11182 ($mux).
Removed top 1 bits (of 2) from mux cell turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11196 ($mux).
Removed top 2 bits (of 3) from mux cell turbo8051.$flatten\u_eth_dut.\u_eth_parser.$procmux$18463 ($mux).
Removed top 14 bits (of 16) from wire turbo8051.$auto$wreduce.cc:455:run$20517.
Removed top 2 bits (of 3) from wire turbo8051.$auto$wreduce.cc:455:run$20518.
Removed top 1 bits (of 3) from wire turbo8051.$auto$wreduce.cc:455:run$20519.
Removed top 1 bits (of 4) from wire turbo8051.$auto$wreduce.cc:455:run$20520.
Removed top 31 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20523.
Removed top 26 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20524.
Removed top 30 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20527.
Removed top 16 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20528.
Removed top 3 bits (of 4) from wire turbo8051.$auto$wreduce.cc:455:run$20531.
Removed top 2 bits (of 4) from wire turbo8051.$auto$wreduce.cc:455:run$20532.
Removed top 2 bits (of 4) from wire turbo8051.$auto$wreduce.cc:455:run$20533.
Removed top 2 bits (of 3) from wire turbo8051.$auto$wreduce.cc:455:run$20534.
Removed top 2 bits (of 3) from wire turbo8051.$auto$wreduce.cc:455:run$20535.
Removed top 30 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20536.
Removed top 30 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20537.
Removed top 11 bits (of 19) from wire turbo8051.$auto$wreduce.cc:455:run$20538.
Removed top 17 bits (of 19) from wire turbo8051.$auto$wreduce.cc:455:run$20539.
Removed top 17 bits (of 19) from wire turbo8051.$auto$wreduce.cc:455:run$20540.
Removed top 14 bits (of 19) from wire turbo8051.$auto$wreduce.cc:455:run$20541.
Removed top 12 bits (of 19) from wire turbo8051.$auto$wreduce.cc:455:run$20542.
Removed top 14 bits (of 19) from wire turbo8051.$auto$wreduce.cc:455:run$20543.
Removed top 14 bits (of 19) from wire turbo8051.$auto$wreduce.cc:455:run$20545.
Removed top 14 bits (of 19) from wire turbo8051.$auto$wreduce.cc:455:run$20546.
Removed top 18 bits (of 19) from wire turbo8051.$auto$wreduce.cc:455:run$20548.
Removed top 29 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20549.
Removed top 30 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20550.
Removed top 30 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20551.
Removed top 31 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20552.
Removed top 26 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20553.
Removed top 28 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20554.
Removed top 26 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20555.
Removed top 26 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20556.
Removed top 26 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20557.
Removed top 28 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20558.
Removed top 26 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20559.
Removed top 26 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20560.
Removed top 26 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20561.
Removed top 30 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20562.
Removed top 28 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20563.
Removed top 1 bits (of 2) from wire turbo8051.$auto$wreduce.cc:455:run$20566.
Removed top 1 bits (of 2) from wire turbo8051.$auto$wreduce.cc:455:run$20567.
Removed top 27 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20568.
Removed top 27 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20569.
Removed top 27 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20570.
Removed top 27 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20571.
Removed top 28 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20572.
Removed top 29 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20573.
Removed top 1 bits (of 2) from wire turbo8051.$auto$wreduce.cc:455:run$20575.
Removed top 27 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20576.
Removed top 29 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20577.
Removed top 29 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20578.
Removed top 9 bits (of 13) from wire turbo8051.$auto$wreduce.cc:455:run$20579.
Removed top 9 bits (of 13) from wire turbo8051.$auto$wreduce.cc:455:run$20580.
Removed top 28 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20581.
Removed top 27 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20582.
Removed top 27 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20583.
Removed top 27 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20584.
Removed top 27 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20585.
Removed top 27 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20586.
Removed top 29 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20587.
Removed top 29 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20588.
Removed top 16 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20589.
Removed top 22 bits (of 32) from wire turbo8051.$auto$wreduce.cc:455:run$20590.
Removed top 2 bits (of 4) from wire turbo8051.$auto$wreduce.cc:455:run$20592.
Removed top 14 bits (of 16) from wire turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:90$2322_Y.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11182_Y.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11184_Y.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11187_Y.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11189_Y.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11196_Y.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11198_Y.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11202_Y.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$procmux$11204_Y.
Removed top 31 bits (of 32) from wire turbo8051.$flatten\u_clkgen.\u_appclk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:110$3642_Y.
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_clkgen.\u_uart_clk.$0\high_count[1:0].
Removed top 1 bits (of 2) from wire turbo8051.$flatten\u_clkgen.\u_uart_clk.$procmux$4811_Y.
Removed top 31 bits (of 32) from wire turbo8051.$flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:110$3633_Y.
Removed top 20 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_eth_parser.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:150$262_Y.
Removed top 2 bits (of 3) from wire turbo8051.$flatten\u_eth_dut.\u_eth_parser.$procmux$18463_Y.
Removed top 1 bits (of 3) from wire turbo8051.$flatten\u_eth_dut.\u_eth_parser.$procmux$18466_Y.
Removed top 1 bits (of 3) from wire turbo8051.$flatten\u_eth_dut.\u_eth_parser.$procmux$18469_Y.
Removed top 4 bits (of 8) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$0\phy_txd[7:0].
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:667$698_Y.
Removed top 1 bits (of 6) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$2\nxt_dfl_st[5:0].
Removed top 4 bits (of 6) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$5\nxt_dfl_st[5:0].
Removed top 23 bits (of 32) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:181$568_Y.
Removed top 11 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$10\rx_fsm_nxt_st[18:0].
Removed top 11 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$13\rx_fsm_nxt_st[18:0].
Removed top 11 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$17\rx_fsm_nxt_st[18:0].
Removed top 11 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$24\rx_fsm_nxt_st[18:0].
Removed top 18 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$2\rx_fsm_nxt_st[18:0].
Removed top 11 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$36\rx_fsm_nxt_st[18:0].
Removed top 11 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$38\rx_fsm_nxt_st[18:0].
Removed top 11 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$40\rx_fsm_nxt_st[18:0].
Removed top 11 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$42\rx_fsm_nxt_st[18:0].
Removed top 11 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$45\rx_fsm_nxt_st[18:0].
Removed top 11 bits (of 19) from wire turbo8051.$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$5\rx_fsm_nxt_st[18:0].
Removed top 9 bits (of 13) from wire turbo8051.$flatten\u_wb_crossbar.$2$mem2reg_rd$\wbd_adr_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:320$4336_DATA[12:0]$4479.
Removed top 3 bits (of 4) from wire turbo8051.$flatten\u_wb_crossbar.$2$mem2reg_rd$\wbd_be_master_t$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:321$4334_DATA[3:0]$4467.
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4601_Y.
Removed top 27 bits (of 32) from wire turbo8051.$flatten\u_wb_crossbar.$shift$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4640_Y.
Removed top 16 bits (of 24) from wire turbo8051.$flatten\u_wb_gmac_rx.$0\tWrData[23:0].
Removed top 3 bits (of 4) from wire turbo8051.$flatten\u_wb_gmac_rx.$0\wbo_taddr[3:0].
Removed top 3 bits (of 4) from wire turbo8051.$flatten\u_wb_gmac_tx.$0\wbo_taddr[3:0].
Removed top 3 bits (of 4) from wire turbo8051.$flatten\u_wb_gmac_tx.$procmux$6426_Y.

63.127. Executing PEEPOPT pass (run peephole optimizers).

63.128. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 6 unused cells and 134 unused wires.
<suppressed ~12 debug messages>

63.129. Executing DEMUXMAP pass.

63.130. Printing statistics.

=== turbo8051 ===

   Number of wires:               7748
   Number of wire bits:          24659
   Number of public wires:        3959
   Number of public wire bits:   15507
   Number of memories:               5
   Number of memory bits:         2888
   Number of processes:              0
   Number of cells:               5017
     $add                           72
     $adff                         171
     $adffe                        524
     $and                          410
     $dffe                          11
     $eq                           754
     $ge                             8
     $gt                             5
     $le                             1
     $logic_and                    142
     $logic_not                    208
     $logic_or                      27
     $lt                             9
     $memrd_v2                       5
     $memwr_v2                       5
     $mul                            1
     $mux                         1098
     $ne                           129
     $neg                            8
     $not                           59
     $or                            55
     $pmux                         229
     $reduce_and                   122
     $reduce_bool                  138
     $reduce_or                    199
     $reduce_xor                     3
     $shift                         14
     $shiftx                        22
     $shl                            2
     $sub                           44
     $xor                          542

63.131. Executing RS_DSP_MULTADD pass.

63.132. Executing WREDUCE pass (reducing word size of cells).
Removed top 14 bits (of 16) from port B of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:90$2323 ($mul).
Removed top 6 bits (of 16) from port Y of cell turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:90$2323 ($mul).

63.133. Executing RS_DSP_MACC pass.

63.134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.135. Executing TECHMAP pass (map to technology primitives).

63.135.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

63.135.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~58 debug messages>

63.136. Printing statistics.

=== turbo8051 ===

   Number of wires:               7751
   Number of wire bits:          24679
   Number of public wires:        3959
   Number of public wire bits:   15507
   Number of memories:               5
   Number of memory bits:         2888
   Number of processes:              0
   Number of cells:               5017
     $__soft_mul                     1
     $add                           72
     $adff                         171
     $adffe                        524
     $and                          410
     $dffe                          11
     $eq                           754
     $ge                             8
     $gt                             5
     $le                             1
     $logic_and                    142
     $logic_not                    208
     $logic_or                      27
     $lt                             9
     $memrd_v2                       5
     $memwr_v2                       5
     $mux                         1098
     $ne                           129
     $neg                            8
     $not                           59
     $or                            55
     $pmux                         229
     $reduce_and                   122
     $reduce_bool                  138
     $reduce_or                    199
     $reduce_xor                     3
     $shift                         14
     $shiftx                        22
     $shl                            2
     $sub                           44
     $xor                          542

63.137. Executing TECHMAP pass (map to technology primitives).

63.137.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

63.137.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~58 debug messages>

63.138. Printing statistics.

=== turbo8051 ===

   Number of wires:               7754
   Number of wire bits:          24699
   Number of public wires:        3959
   Number of public wire bits:   15507
   Number of memories:               5
   Number of memory bits:         2888
   Number of processes:              0
   Number of cells:               5017
     $__soft_mul                     1
     $add                           72
     $adff                         171
     $adffe                        524
     $and                          410
     $dffe                          11
     $eq                           754
     $ge                             8
     $gt                             5
     $le                             1
     $logic_and                    142
     $logic_not                    208
     $logic_or                      27
     $lt                             9
     $memrd_v2                       5
     $memwr_v2                       5
     $mux                         1098
     $ne                           129
     $neg                            8
     $not                           59
     $or                            55
     $pmux                         229
     $reduce_and                   122
     $reduce_bool                  138
     $reduce_or                    199
     $reduce_xor                     3
     $shift                         14
     $shiftx                        22
     $shl                            2
     $sub                           44
     $xor                          542

63.139. Executing TECHMAP pass (map to technology primitives).

63.139.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

63.139.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~58 debug messages>

63.140. Executing TECHMAP pass (map to technology primitives).

63.140.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

63.140.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~58 debug messages>

63.141. Executing TECHMAP pass (map to technology primitives).

63.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

63.141.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

63.142. Executing RS_DSP_SIMD pass.

63.143. Executing TECHMAP pass (map to technology primitives).

63.143.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

63.143.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

63.144. Executing TECHMAP pass (map to technology primitives).

63.144.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

63.144.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

63.145. Executing rs_pack_dsp_regs pass.

63.146. Executing RS_DSP_IO_REGS pass.

63.147. Executing TECHMAP pass (map to technology primitives).

63.147.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

63.147.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

63.148. Executing TECHMAP pass (map to technology primitives).

63.148.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

63.148.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

63.149. Printing statistics.

=== turbo8051 ===

   Number of wires:               7760
   Number of wire bits:          24739
   Number of public wires:        3959
   Number of public wire bits:   15507
   Number of memories:               5
   Number of memory bits:         2888
   Number of processes:              0
   Number of cells:               5017
     $add                           72
     $adff                         171
     $adffe                        524
     $and                          410
     $dffe                          11
     $eq                           754
     $ge                             8
     $gt                             5
     $le                             1
     $logic_and                    142
     $logic_not                    208
     $logic_or                      27
     $lt                             9
     $memrd_v2                       5
     $memwr_v2                       5
     $mul                            1
     $mux                         1098
     $ne                           129
     $neg                            8
     $not                           59
     $or                            55
     $pmux                         229
     $reduce_and                   122
     $reduce_bool                  138
     $reduce_or                    199
     $reduce_xor                     3
     $shift                         14
     $shiftx                        22
     $shl                            2
     $sub                           44
     $xor                          542

63.150. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module turbo8051:
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:90$2323 ($mul).
  creating $macc model for $auto$opt_share.cc:196:merge_operators$19527 ($neg).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:136$1638 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:136$1639 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:141$1640 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:141$1641 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:146$1642 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:146$1643 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:172$1653 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:223$1662 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:227$1666 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:227$1667 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:152$1644 ($sub).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:152$1645 ($sub).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:157$1647 ($sub).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:157$1648 ($sub).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:162$1650 ($sub).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:162$1651 ($sub).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:118$1785 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:89$1766 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:89$1765 ($sub).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:94$1773 ($sub).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:98$1778 ($sub).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:107$2329 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:96$2326 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:862$2282 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:866$2283 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:921$2297 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:923$2300 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:937$2305 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:937$2306 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:966$2308 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_memory_interface1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:922$2299 ($sub).
  creating $macc model for $flatten\u_8051_core.\oc8051_memory_interface1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:937$2304 ($sub).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:717$2654 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_b_register.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:0$1713 ($neg).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:298$2105 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:117$1833 ($sub).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2510 ($neg).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2509 ($sub).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_sp1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:102$2663 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_sp1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:113$2666 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:149$2707 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:154$2708 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:165$2710 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:173$2711 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:176$2713 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:206$2723 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:210$2724 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:220$2726 ($add).
  creating $macc model for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:174$2792 ($add).
  creating $macc model for $flatten\u_clkgen.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:114$242 ($sub).
  creating $macc model for $flatten\u_clkgen.\u_appclk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:110$3642 ($sub).
  creating $macc model for $flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:105$3631 ($sub).
  creating $macc model for $flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:110$3633 ($sub).
  creating $macc model for $flatten\u_eth_dut.\m_g_dpath_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:143$576 ($add).
  creating $macc model for $flatten\u_eth_dut.\m_g_dpath_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:145$577 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_eth_parser.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:150$262 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:173$553 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:545$1585 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:683$1607 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_rx_qcnt.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3650 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_rx_qcnt.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:113$3651 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_rx_bad_frm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3659 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_rx_good_frm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3659 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_tx_good_frm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3659 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_tx_qcnt.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3650 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_tx_qcnt.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:113$3651 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:500$594 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:591$670 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:667$698 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:857$807 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:181$568 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1014$1214 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1025$1217 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:751$1166 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:789$1177 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:820$1183 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:314$1124 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_rxfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116$3812 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_rxfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181$3880 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3949 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3985 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3950 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3986 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_txfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116$3812 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_txfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181$3880 ($add).
  creating $macc model for $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3949 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3985 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3950 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3986 ($sub).
  creating $macc model for $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987 ($sub).
  creating $macc model for $flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:144$2917 ($add).
  creating $macc model for $flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:198$2935 ($add).
  creating $macc model for $flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:293$2951 ($add).
  creating $macc model for $flatten\u_uart_core.\u_rxfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116$4041 ($add).
  creating $macc model for $flatten\u_uart_core.\u_rxfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181$4109 ($add).
  creating $macc model for $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$4178 ($sub).
  creating $macc model for $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$4214 ($sub).
  creating $macc model for $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4179 ($sub).
  creating $macc model for $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4180 ($sub).
  creating $macc model for $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4215 ($sub).
  creating $macc model for $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216 ($sub).
  creating $macc model for $flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:121$3089 ($add).
  creating $macc model for $flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:128$3096 ($add).
  creating $macc model for $flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:147$3102 ($add).
  creating $macc model for $flatten\u_uart_core.\u_rxfsm.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:0$3109 ($neg).
  creating $macc model for $flatten\u_uart_core.\u_txfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116$4041 ($add).
  creating $macc model for $flatten\u_uart_core.\u_txfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181$4109 ($add).
  creating $macc model for $flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$4214 ($sub).
  creating $macc model for $flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4215 ($sub).
  creating $macc model for $flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216 ($sub).
  creating $macc model for $flatten\u_uart_core.\u_txfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:112$3132 ($add).
  creating $macc model for $flatten\u_uart_core.\u_txfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:128$3137 ($add).
  creating $macc model for $flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4584 ($neg).
  creating $macc model for $flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4623 ($neg).
  creating $macc model for $flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4662 ($neg).
  creating $macc model for $flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4701 ($neg).
  creating $macc model for $flatten\u_wb_gmac_rx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:349$4258 ($add).
  creating $macc model for $flatten\u_wb_gmac_tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:251$4262 ($add).
  creating $macc model for $flatten\u_wb_gmac_tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:284$4265 ($add).
  creating $macc model for $flatten\u_wb_gmac_tx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:289$4268 ($sub).
  merging $macc model for $flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4215 into $flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216.
  merging $macc model for $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4215 into $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216.
  merging $macc model for $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4179 into $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4180.
  merging $macc model for $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3986 into $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987.
  merging $macc model for $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3950 into $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951.
  merging $macc model for $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3986 into $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987.
  merging $macc model for $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3950 into $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951.
  merging $macc model for $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:937$2305 into $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:937$2306.
  merging $macc model for $flatten\u_8051_core.\oc8051_memory_interface1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:937$2304 into $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:937$2306.
  merging $macc model for $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:162$1650 into $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:162$1651.
  merging $macc model for $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:157$1647 into $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:157$1648.
  merging $macc model for $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:152$1644 into $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:152$1645.
  merging $macc model for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:146$1642 into $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:146$1643.
  merging $macc model for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:141$1640 into $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:141$1641.
  merging $macc model for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:136$1638 into $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:136$1639.
  creating $alu model for $macc $flatten\u_uart_core.\u_rxfsm.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:0$3109.
  creating $alu model for $macc $flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:147$3102.
  creating $alu model for $macc $flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:128$3096.
  creating $alu model for $macc $flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:121$3089.
  creating $alu model for $macc $flatten\u_uart_core.\u_txfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181$4109.
  creating $alu model for $macc $flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$4214.
  creating $alu model for $macc $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$4214.
  creating $alu model for $macc $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$4178.
  creating $alu model for $macc $flatten\u_uart_core.\u_rxfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181$4109.
  creating $alu model for $macc $flatten\u_uart_core.\u_rxfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116$4041.
  creating $alu model for $macc $flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:293$2951.
  creating $alu model for $macc $flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:198$2935.
  creating $alu model for $macc $flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:144$2917.
  creating $alu model for $macc $flatten\u_uart_core.\u_txfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116$4041.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3985.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3949.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_txfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181$3880.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_txfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116$3812.
  creating $alu model for $macc $flatten\u_uart_core.\u_txfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:112$3132.
  creating $alu model for $macc $flatten\u_uart_core.\u_txfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:128$3137.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3985.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3949.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_rxfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181$3880.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_rxfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116$3812.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:314$1124.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:820$1183.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:789$1177.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:751$1166.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1025$1217.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1014$1214.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:181$568.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:857$807.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:667$698.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:591$670.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:500$594.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_tx_qcnt.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:113$3651.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_tx_qcnt.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3650.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_tx_good_frm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3659.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_rx_good_frm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3659.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_rx_bad_frm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3659.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_rx_qcnt.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:113$3651.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_rx_qcnt.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3650.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:683$1607.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:545$1585.
  creating $alu model for $macc $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:173$553.
  creating $alu model for $macc $flatten\u_eth_dut.\u_eth_parser.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:150$262.
  creating $alu model for $macc $flatten\u_eth_dut.\m_g_dpath_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:145$577.
  creating $alu model for $macc $flatten\u_eth_dut.\m_g_dpath_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:143$576.
  creating $alu model for $macc $flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:110$3633.
  creating $alu model for $macc $flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:105$3631.
  creating $alu model for $macc $flatten\u_clkgen.\u_appclk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:110$3642.
  creating $alu model for $macc $flatten\u_clkgen.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:114$242.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:174$2792.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:220$2726.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:210$2724.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:206$2723.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:176$2713.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:173$2711.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:165$2710.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:154$2708.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:149$2707.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_sp1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:113$2666.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_sp1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:102$2663.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2509.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:117$1833.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:298$2105.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.\oc8051_b_register.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:0$1713.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_sfr1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:717$2654.
  creating $alu model for $macc $flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4623.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_memory_interface1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:922$2299.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:966$2308.
  creating $alu model for $macc $flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4584.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:923$2300.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:921$2297.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:866$2283.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:862$2282.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:96$2326.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:107$2329.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:98$1778.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:94$1773.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:89$1765.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:89$1766.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:118$1785.
  creating $alu model for $macc $flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4662.
  creating $alu model for $macc $flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4701.
  creating $alu model for $macc $flatten\u_wb_gmac_rx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:349$4258.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:227$1667.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:227$1666.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:223$1662.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:172$1653.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:146$1643.
  creating $alu model for $macc $flatten\u_wb_gmac_tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:251$4262.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:141$1641.
  creating $alu model for $macc $flatten\u_wb_gmac_tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:284$4265.
  creating $alu model for $macc $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:136$1639.
  creating $alu model for $macc $flatten\u_wb_gmac_tx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:289$4268.
  creating $alu model for $macc $auto$opt_share.cc:196:merge_operators$19527.
  creating $macc cell for $flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216: $auto$alumacc.cc:365:replace_macc$22366
  creating $macc cell for $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951: $auto$alumacc.cc:365:replace_macc$22367
  creating $macc cell for $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:937$2306: $auto$alumacc.cc:365:replace_macc$22368
  creating $macc cell for $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987: $auto$alumacc.cc:365:replace_macc$22369
  creating $macc cell for $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3951: $auto$alumacc.cc:365:replace_macc$22370
  creating $macc cell for $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4180: $auto$alumacc.cc:365:replace_macc$22371
  creating $macc cell for $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:162$1651: $auto$alumacc.cc:365:replace_macc$22372
  creating $macc cell for $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$4216: $auto$alumacc.cc:365:replace_macc$22373
  creating $macc cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2510: $auto$alumacc.cc:365:replace_macc$22374
  creating $macc cell for $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:157$1648: $auto$alumacc.cc:365:replace_macc$22375
  creating $macc cell for $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:320$3987: $auto$alumacc.cc:365:replace_macc$22376
  creating $macc cell for $flatten\u_8051_core.\oc8051_alu1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:152$1645: $auto$alumacc.cc:365:replace_macc$22377
  creating $macc cell for $flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:90$2323: $auto$alumacc.cc:365:replace_macc$22378
  creating $alu model for $flatten\u_8051_core.\oc8051_alu1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:223$1660 ($gt): new $alu
  creating $alu model for $flatten\u_8051_core.\oc8051_alu1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:226$1664 ($gt): new $alu
  creating $alu model for $flatten\u_eth_dut.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v:402$579 ($gt): new $alu
  creating $alu model for $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:395$1569 ($ge): new $alu
  creating $alu model for $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:403$1571 ($lt): merged with $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:395$1569.
  creating $alu model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:402$1127 ($gt): new $alu
  creating $alu model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:993$1208 ($gt): new $alu
  creating $alu model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$le$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:995$1210 ($le): new $alu
  creating $alu model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:311$1121 ($lt): new $alu
  creating $alu model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:736$1163 ($lt): new $alu
  creating $alu model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:784$1174 ($lt): new $alu
  creating $alu model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:991$1207 ($lt): new $alu
  creating $alu model for $flatten\u_eth_dut.\u_mac_rxfifo.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:316$3947 ($ge): merged with $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3949.
  creating $alu model for $flatten\u_eth_dut.\u_mac_rxfifo.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:316$3983 ($ge): merged with $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3985.
  creating $alu model for $flatten\u_eth_dut.\u_mac_rxfifo.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:142$3869 ($lt): new $alu
  creating $alu model for $flatten\u_eth_dut.\u_mac_txfifo.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:316$3947 ($ge): merged with $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3949.
  creating $alu model for $flatten\u_eth_dut.\u_mac_txfifo.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:316$3983 ($ge): merged with $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3985.
  creating $alu model for $flatten\u_eth_dut.\u_mac_txfifo.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:142$3869 ($lt): new $alu
  creating $alu model for $flatten\u_uart_core.\u_rxfifo.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:316$4176 ($ge): merged with $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$4178.
  creating $alu model for $flatten\u_uart_core.\u_rxfifo.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:316$4212 ($ge): new $alu
  creating $alu model for $flatten\u_uart_core.\u_rxfifo.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:142$4098 ($lt): new $alu
  creating $alu model for $flatten\u_uart_core.\u_rxfsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:140$3097 ($lt): new $alu
  creating $alu model for $flatten\u_uart_core.\u_txfifo.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:316$4212 ($ge): merged with $flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$4214.
  creating $alu model for $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:496$1578 ($eq): merged with $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:395$1569.
  creating $alu model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:407$1128 ($eq): merged with $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:736$1163.
  creating $alu model for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:580$1146 ($eq): merged with $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:991$1207.
  creating $alu model for $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:143$3099 ($eq): merged with $flatten\u_uart_core.\u_rxfsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:140$3097.
  creating $alu cell for $flatten\u_uart_core.\u_rxfsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:140$3097, $flatten\u_uart_core.\u_rxfsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:143$3099: $auto$alumacc.cc:485:replace_alu$22395
  creating $alu cell for $flatten\u_uart_core.\u_rxfifo.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:142$4098: $auto$alumacc.cc:485:replace_alu$22406
  creating $alu cell for $flatten\u_uart_core.\u_rxfifo.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:316$4212: $auto$alumacc.cc:485:replace_alu$22417
  creating $alu cell for $flatten\u_eth_dut.\u_mac_txfifo.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:142$3869: $auto$alumacc.cc:485:replace_alu$22426
  creating $alu cell for $flatten\u_eth_dut.\u_mac_rxfifo.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:142$3869: $auto$alumacc.cc:485:replace_alu$22437
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:991$1207, $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:580$1146: $auto$alumacc.cc:485:replace_alu$22448
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:784$1174: $auto$alumacc.cc:485:replace_alu$22459
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:736$1163, $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:407$1128: $auto$alumacc.cc:485:replace_alu$22470
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:311$1121: $auto$alumacc.cc:485:replace_alu$22481
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$le$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:995$1210: $auto$alumacc.cc:485:replace_alu$22492
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:993$1208: $auto$alumacc.cc:485:replace_alu$22505
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:402$1127: $auto$alumacc.cc:485:replace_alu$22516
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:395$1569, $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:403$1571, $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:496$1578: $auto$alumacc.cc:485:replace_alu$22521
  creating $alu cell for $flatten\u_eth_dut.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/top/g_mac_top.v:402$579: $auto$alumacc.cc:485:replace_alu$22534
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:226$1664: $auto$alumacc.cc:485:replace_alu$22539
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:223$1660: $auto$alumacc.cc:485:replace_alu$22550
  creating $alu cell for $auto$opt_share.cc:196:merge_operators$19527: $auto$alumacc.cc:485:replace_alu$22561
  creating $alu cell for $flatten\u_wb_gmac_tx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:289$4268: $auto$alumacc.cc:485:replace_alu$22564
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:136$1639: $auto$alumacc.cc:485:replace_alu$22567
  creating $alu cell for $flatten\u_wb_gmac_tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:284$4265: $auto$alumacc.cc:485:replace_alu$22570
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:141$1641: $auto$alumacc.cc:485:replace_alu$22573
  creating $alu cell for $flatten\u_wb_gmac_tx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_rd_mem2mem.v:251$4262: $auto$alumacc.cc:485:replace_alu$22576
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:146$1643: $auto$alumacc.cc:485:replace_alu$22579
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:172$1653: $auto$alumacc.cc:485:replace_alu$22582
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:223$1662: $auto$alumacc.cc:485:replace_alu$22585
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:227$1666: $auto$alumacc.cc:485:replace_alu$22588
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_alu_test.v:227$1667: $auto$alumacc.cc:485:replace_alu$22591
  creating $alu cell for $flatten\u_wb_gmac_rx.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_wr_mem2mem.v:349$4258: $auto$alumacc.cc:485:replace_alu$22594
  creating $alu cell for $flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4701: $auto$alumacc.cc:485:replace_alu$22597
  creating $alu cell for $flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4662: $auto$alumacc.cc:485:replace_alu$22600
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:118$1785: $auto$alumacc.cc:485:replace_alu$22603
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:89$1766: $auto$alumacc.cc:485:replace_alu$22606
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:89$1765: $auto$alumacc.cc:485:replace_alu$22609
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:94$1773: $auto$alumacc.cc:485:replace_alu$22612
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.\oc8051_div1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_divide.v:98$1778: $auto$alumacc.cc:485:replace_alu$22615
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:107$2329: $auto$alumacc.cc:485:replace_alu$22618
  creating $alu cell for $flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:96$2326: $auto$alumacc.cc:485:replace_alu$22621
  creating $alu cell for $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:862$2282: $auto$alumacc.cc:485:replace_alu$22624
  creating $alu cell for $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:866$2283: $auto$alumacc.cc:485:replace_alu$22627
  creating $alu cell for $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:921$2297: $auto$alumacc.cc:485:replace_alu$22630
  creating $alu cell for $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:923$2300: $auto$alumacc.cc:485:replace_alu$22633
  creating $alu cell for $flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4584: $auto$alumacc.cc:485:replace_alu$22636
  creating $alu cell for $flatten\u_8051_core.\oc8051_memory_interface1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:966$2308: $auto$alumacc.cc:485:replace_alu$22639
  creating $alu cell for $flatten\u_8051_core.\oc8051_memory_interface1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:922$2299: $auto$alumacc.cc:485:replace_alu$22642
  creating $alu cell for $flatten\u_wb_crossbar.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/wb_crossbar.v:0$4623: $auto$alumacc.cc:485:replace_alu$22645
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sfr.v:717$2654: $auto$alumacc.cc:485:replace_alu$22648
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_b_register.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_b_register.v:0$1713: $auto$alumacc.cc:485:replace_alu$22651
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:298$2105: $auto$alumacc.cc:485:replace_alu$22654
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_int1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_int.v:117$1833: $auto$alumacc.cc:485:replace_alu$22657
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2509: $auto$alumacc.cc:485:replace_alu$22660
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_sp1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:102$2663: $auto$alumacc.cc:485:replace_alu$22663
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_sp1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_sp.v:113$2666: $auto$alumacc.cc:485:replace_alu$22666
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:149$2707: $auto$alumacc.cc:485:replace_alu$22669
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:154$2708: $auto$alumacc.cc:485:replace_alu$22672
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:165$2710: $auto$alumacc.cc:485:replace_alu$22675
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:173$2711: $auto$alumacc.cc:485:replace_alu$22678
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:176$2713: $auto$alumacc.cc:485:replace_alu$22681
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:206$2723: $auto$alumacc.cc:485:replace_alu$22684
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:210$2724: $auto$alumacc.cc:485:replace_alu$22687
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:220$2726: $auto$alumacc.cc:485:replace_alu$22690
  creating $alu cell for $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc21.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc2.v:174$2792: $auto$alumacc.cc:485:replace_alu$22693
  creating $alu cell for $flatten\u_clkgen.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/clkgen/clkgen.v:114$242: $auto$alumacc.cc:485:replace_alu$22696
  creating $alu cell for $flatten\u_clkgen.\u_appclk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:110$3642: $auto$alumacc.cc:485:replace_alu$22699
  creating $alu cell for $flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:105$3631: $auto$alumacc.cc:485:replace_alu$22702
  creating $alu cell for $flatten\u_clkgen.\u_uart_clk.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/clk_ctl.v:110$3633: $auto$alumacc.cc:485:replace_alu$22705
  creating $alu cell for $flatten\u_eth_dut.\m_g_dpath_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:143$576: $auto$alumacc.cc:485:replace_alu$22708
  creating $alu cell for $flatten\u_eth_dut.\m_g_dpath_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:145$577: $auto$alumacc.cc:485:replace_alu$22711
  creating $alu cell for $flatten\u_eth_dut.\u_eth_parser.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:150$262: $auto$alumacc.cc:485:replace_alu$22714
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_deferral.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral.v:173$553: $auto$alumacc.cc:485:replace_alu$22717
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:545$1585: $auto$alumacc.cc:485:replace_alu$22720
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\U_tx_top.\U_tx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_tx_fsm.v:683$1607: $auto$alumacc.cc:485:replace_alu$22723
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_rx_qcnt.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3650: $auto$alumacc.cc:485:replace_alu$22726
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_rx_qcnt.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:113$3651: $auto$alumacc.cc:485:replace_alu$22729
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_rx_bad_frm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3659: $auto$alumacc.cc:485:replace_alu$22732
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_rx_good_frm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3659: $auto$alumacc.cc:485:replace_alu$22735
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_stat_tx_good_frm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3659: $auto$alumacc.cc:485:replace_alu$22738
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_tx_qcnt.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:111$3650: $auto$alumacc.cc:485:replace_alu$22741
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.\u_tx_qcnt.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/stat_counter.v:113$3651: $auto$alumacc.cc:485:replace_alu$22744
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_md_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_md_intf.v:500$594: $auto$alumacc.cc:485:replace_alu$22747
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:591$670: $auto$alumacc.cc:485:replace_alu$22750
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:667$698: $auto$alumacc.cc:485:replace_alu$22753
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_mii_intf.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_mii_intf.v:857$807: $auto$alumacc.cc:485:replace_alu$22756
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_deferral_rx.v:181$568: $auto$alumacc.cc:485:replace_alu$22759
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1014$1214: $auto$alumacc.cc:485:replace_alu$22762
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1025$1217: $auto$alumacc.cc:485:replace_alu$22765
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:751$1166: $auto$alumacc.cc:485:replace_alu$22768
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:789$1177: $auto$alumacc.cc:485:replace_alu$22771
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:820$1183: $auto$alumacc.cc:485:replace_alu$22774
  creating $alu cell for $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:314$1124: $auto$alumacc.cc:485:replace_alu$22777
  creating $alu cell for $flatten\u_eth_dut.\u_mac_rxfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116$3812: $auto$alumacc.cc:485:replace_alu$22780
  creating $alu cell for $flatten\u_eth_dut.\u_mac_rxfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181$3880: $auto$alumacc.cc:485:replace_alu$22783
  creating $alu cell for $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3949, $flatten\u_eth_dut.\u_mac_rxfifo.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:316$3947: $auto$alumacc.cc:485:replace_alu$22786
  creating $alu cell for $flatten\u_eth_dut.\u_mac_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3985, $flatten\u_eth_dut.\u_mac_rxfifo.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:316$3983: $auto$alumacc.cc:485:replace_alu$22799
  creating $alu cell for $flatten\u_uart_core.\u_txfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:128$3137: $auto$alumacc.cc:485:replace_alu$22812
  creating $alu cell for $flatten\u_uart_core.\u_txfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:112$3132: $auto$alumacc.cc:485:replace_alu$22815
  creating $alu cell for $flatten\u_eth_dut.\u_mac_txfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116$3812: $auto$alumacc.cc:485:replace_alu$22818
  creating $alu cell for $flatten\u_eth_dut.\u_mac_txfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181$3880: $auto$alumacc.cc:485:replace_alu$22821
  creating $alu cell for $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3949, $flatten\u_eth_dut.\u_mac_txfifo.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:316$3947: $auto$alumacc.cc:485:replace_alu$22824
  creating $alu cell for $flatten\u_eth_dut.\u_mac_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$3985, $flatten\u_eth_dut.\u_mac_txfifo.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:316$3983: $auto$alumacc.cc:485:replace_alu$22837
  creating $alu cell for $flatten\u_uart_core.\u_txfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116$4041: $auto$alumacc.cc:485:replace_alu$22850
  creating $alu cell for $flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:144$2917: $auto$alumacc.cc:485:replace_alu$22853
  creating $alu cell for $flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:198$2935: $auto$alumacc.cc:485:replace_alu$22856
  creating $alu cell for $flatten\u_spi_core.\u_spi_ctrl.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:293$2951: $auto$alumacc.cc:485:replace_alu$22859
  creating $alu cell for $flatten\u_uart_core.\u_rxfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:116$4041: $auto$alumacc.cc:485:replace_alu$22862
  creating $alu cell for $flatten\u_uart_core.\u_rxfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181$4109: $auto$alumacc.cc:485:replace_alu$22865
  creating $alu cell for $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$4178, $flatten\u_uart_core.\u_rxfifo.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:316$4176: $auto$alumacc.cc:485:replace_alu$22868
  creating $alu cell for $flatten\u_uart_core.\u_rxfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$4214: $auto$alumacc.cc:485:replace_alu$22881
  creating $alu cell for $flatten\u_uart_core.\u_txfifo.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:317$4214, $flatten\u_uart_core.\u_txfifo.$ge$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:316$4212: $auto$alumacc.cc:485:replace_alu$22884
  creating $alu cell for $flatten\u_uart_core.\u_txfifo.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:181$4109: $auto$alumacc.cc:485:replace_alu$22897
  creating $alu cell for $flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:121$3089: $auto$alumacc.cc:485:replace_alu$22900
  creating $alu cell for $flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:128$3096: $auto$alumacc.cc:485:replace_alu$22903
  creating $alu cell for $flatten\u_uart_core.\u_rxfsm.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:147$3102: $auto$alumacc.cc:485:replace_alu$22906
  creating $alu cell for $flatten\u_uart_core.\u_rxfsm.$neg$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_rxfsm.v:0$3109: $auto$alumacc.cc:485:replace_alu$22909
  created 113 $alu and 13 $macc cells.

63.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~12 debug messages>

63.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18328.
    dead port 2/2 on $mux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18328.
    dead port 1/5 on $pmux $flatten\u_eth_dut.\u_mac_core.\u_rx_top.\U_deferral_rx.$procmux$18392.
    dead port 1/6 on $pmux $flatten\u_wb_crossbar.$procmux$6278.
    dead port 2/6 on $pmux $flatten\u_wb_crossbar.$procmux$6278.
    dead port 3/6 on $pmux $flatten\u_wb_crossbar.$procmux$6278.
Removed 6 multiplexer ports.
<suppressed ~543 debug messages>

63.154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$20379: { $auto$fsm_map.cc:118:implement_pattern_cache$20365 $auto$fsm_map.cc:118:implement_pattern_cache$20369 $auto$fsm_map.cc:118:implement_pattern_cache$20373 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:221:make_patterns_logic$20809: { $auto$opt_dff.cc:195:make_patterns_logic$20723 $auto$opt_dff.cc:195:make_patterns_logic$20806 $auto$opt_dff.cc:195:make_patterns_logic$20716 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:221:make_patterns_logic$20783: { $auto$opt_dff.cc:195:make_patterns_logic$20723 $auto$opt_dff.cc:195:make_patterns_logic$20772 $auto$opt_dff.cc:195:make_patterns_logic$20774 $auto$opt_dff.cc:195:make_patterns_logic$20716 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:221:make_patterns_logic$20770: { \u_wb_gmac_rx.state [3] \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_req }
    New input vector for $reduce_and cell $auto$opt_dff.cc:221:make_patterns_logic$20736: { $auto$opt_dff.cc:195:make_patterns_logic$20733 $auto$opt_dff.cc:195:make_patterns_logic$20727 $auto$opt_dff.cc:195:make_patterns_logic$20723 $auto$opt_dff.cc:195:make_patterns_logic$20729 $auto$opt_dff.cc:195:make_patterns_logic$20731 }
  Optimizing cells in module \turbo8051.
Performed a total of 5 changes.

63.155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

63.156. Executing OPT_SHARE pass.

63.157. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on turbo8051:u_clkgen.u_appclk.low_count_21797 ($adffe) from module turbo8051.
[#visit=706, #solve=0, #remove=0, time=0.08 sec.]

63.158. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 17 unused cells and 65 unused wires.
<suppressed ~18 debug messages>

63.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~545 debug messages>

63.161. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.163. Executing OPT_SHARE pass.

63.164. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=706, #solve=0, #remove=0, time=0.08 sec.]

63.165. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 2

63.167. Printing statistics.

=== turbo8051 ===

   Number of wires:               8026
   Number of wire bits:          26723
   Number of public wires:        3959
   Number of public wire bits:   15507
   Number of memories:               5
   Number of memory bits:         2888
   Number of processes:              0
   Number of cells:               5069
     $adff                         172
     $adffe                        523
     $alu                          113
     $and                          410
     $dffe                          11
     $eq                           746
     $logic_and                    142
     $logic_not                    207
     $logic_or                      27
     $macc                          13
     $memrd_v2                       5
     $memwr_v2                       5
     $mux                         1094
     $ne                           129
     $not                           98
     $or                            74
     $pmux                         229
     $reduce_and                   142
     $reduce_bool                  138
     $reduce_or                    208
     $reduce_xor                     3
     $shift                         14
     $shiftx                        22
     $shl                            2
     $xor                          542

63.168. Executing MEMORY pass.

63.168.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

63.168.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

63.168.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing turbo8051.u_8051_core.oc8051_ram_top1.oc8051_idata.buff write port 0.
  Analyzing turbo8051.u_eth_dut.u_mac_rxfifo.mem write port 0.
  Analyzing turbo8051.u_eth_dut.u_mac_txfifo.mem write port 0.
  Analyzing turbo8051.u_uart_core.u_rxfifo.mem write port 0.
  Analyzing turbo8051.u_uart_core.u_txfifo.mem write port 0.

63.168.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

63.168.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_8051_core.oc8051_ram_top1.oc8051_idata.buff'[0] in module `\turbo8051': merging output FF to cell.
    Write port 0: transparent.
Checking read port `\u_eth_dut.u_mac_rxfifo.mem'[0] in module `\turbo8051': no output FF found.
Checking read port `\u_eth_dut.u_mac_txfifo.mem'[0] in module `\turbo8051': no output FF found.
Checking read port `\u_uart_core.u_rxfifo.mem'[0] in module `\turbo8051': no output FF found.
Checking read port `\u_uart_core.u_txfifo.mem'[0] in module `\turbo8051': merging output FF to cell.
Checking read port address `\u_eth_dut.u_mac_rxfifo.mem'[0] in module `\turbo8051': address FF has async set and/or reset, not supported.
Checking read port address `\u_eth_dut.u_mac_txfifo.mem'[0] in module `\turbo8051': address FF has async set and/or reset, not supported.
Checking read port address `\u_uart_core.u_rxfifo.mem'[0] in module `\turbo8051': address FF has async set and/or reset, not supported.

63.168.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 2 unused cells and 122599 unused wires.
<suppressed ~6 debug messages>

63.168.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

63.168.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

63.168.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.168.10. Executing MEMORY_COLLECT pass (generating $mem cells).

63.169. Printing statistics.

=== turbo8051 ===

   Number of wires:               8028
   Number of wire bits:          26718
   Number of public wires:        3956
   Number of public wire bits:   15483
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5068
     $adff                         172
     $adffe                        521
     $alu                          113
     $and                          410
     $dff                            4
     $dffe                          11
     $eq                           746
     $logic_and                    142
     $logic_not                    208
     $logic_or                      27
     $macc                          13
     $mem_v2                         5
     $mux                         1095
     $ne                           129
     $not                           98
     $or                            74
     $pmux                         229
     $reduce_and                   142
     $reduce_bool                  138
     $reduce_or                    208
     $reduce_xor                     3
     $shift                         14
     $shiftx                        22
     $shl                            2
     $xor                          542

63.170. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:92$2318 ... turbo8051.$flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:90$2322 to a pmux with 3 cases.
Converting turbo8051.$flatten\u_eth_dut.\u_eth_parser.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:212$312 ... turbo8051.$flatten\u_eth_dut.\u_eth_parser.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:207$317 to a pmux with 6 cases.
Converting turbo8051.$flatten\u_eth_dut.\u_eth_parser.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:231$363 ... turbo8051.$flatten\u_eth_dut.\u_eth_parser.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:226$368 to a pmux with 6 cases.
Converting turbo8051.$flatten\u_eth_dut.\u_eth_parser.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:236$374 ... turbo8051.$flatten\u_eth_dut.\u_eth_parser.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:235$375 to a pmux with 2 cases.
Converting turbo8051.$flatten\u_eth_dut.\u_eth_parser.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:239$381 ... turbo8051.$flatten\u_eth_dut.\u_eth_parser.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:238$382 to a pmux with 2 cases.
Converting turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:175$2923 ... turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:173$2925 to a pmux with 3 cases.
Converting turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:179$2929 ... turbo8051.$flatten\u_spi_core.\u_spi_ctrl.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_ctl.v:177$2931 to a pmux with 3 cases.
Converting turbo8051.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:319$3615 ... turbo8051.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/core/core.v:317$3617 to a pmux with 3 cases.
Converted 28 (p)mux cells into 8 pmux cells.
<suppressed ~848 debug messages>

63.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

63.172. Executing MEMORY_LIBMAP pass (mapping memories to cells).

63.173. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory turbo8051.u_8051_core.oc8051_ram_top1.oc8051_idata.buff via $__RS_FACTOR_BRAM18_SDP
using FF mapping for memory turbo8051.u_eth_dut.u_mac_rxfifo.mem
using FF mapping for memory turbo8051.u_eth_dut.u_mac_txfifo.mem
using FF mapping for memory turbo8051.u_uart_core.u_rxfifo.mem
using FF mapping for memory turbo8051.u_uart_core.u_txfifo.mem
<suppressed ~307 debug messages>

63.174. Executing Rs_BRAM_Split pass.

63.175. Executing TECHMAP pass (map to technology primitives).

63.175.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

63.175.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

63.176. Executing TECHMAP pass (map to technology primitives).

63.176.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

63.176.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~32 debug messages>

63.177. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

63.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~1 debug messages>

63.179. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$procmux$8683.
    dead port 2/2 on $mux $flatten\u_8051_core.\oc8051_ram_top1.\oc8051_idata.$procmux$8683.
Removed 2 multiplexer ports.
<suppressed ~543 debug messages>

63.181. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.183. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_eth_dut.\u_eth_parser.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:212$312 in front of them:
        $flatten\u_eth_dut.\u_eth_parser.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:212$311
        $flatten\u_eth_dut.\u_eth_parser.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:211$308
        $flatten\u_eth_dut.\u_eth_parser.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:210$305
        $flatten\u_eth_dut.\u_eth_parser.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:209$302
        $flatten\u_eth_dut.\u_eth_parser.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:208$299

    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_eth_dut.\u_eth_parser.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:231$363 in front of them:
        $flatten\u_eth_dut.\u_eth_parser.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:231$362
        $flatten\u_eth_dut.\u_eth_parser.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:230$359
        $flatten\u_eth_dut.\u_eth_parser.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:229$356
        $flatten\u_eth_dut.\u_eth_parser.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:228$353
        $flatten\u_eth_dut.\u_eth_parser.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:227$350

63.184. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=708, #solve=0, #remove=0, time=0.09 sec.]

63.185. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 65 unused wires.
<suppressed ~1 debug messages>

63.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~545 debug messages>

63.188. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_eth_parser.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:212$312: { $flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:197$267_Y $auto$opt_reduce.cc:134:opt_pmux$145555 }
    New ctrl vector for $pmux cell $flatten\u_eth_dut.\u_eth_parser.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:231$363: { $flatten\u_eth_dut.\u_eth_parser.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/ctrl/eth_parser.v:217$318_Y $auto$opt_reduce.cc:134:opt_pmux$145557 }
  Optimizing cells in module \turbo8051.
Performed a total of 2 changes.

63.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.190. Executing OPT_SHARE pass.

63.191. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=708, #solve=0, #remove=0, time=0.09 sec.]

63.192. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~545 debug messages>

63.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.197. Executing OPT_SHARE pass.

63.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=708, #solve=0, #remove=0, time=0.07 sec.]

63.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 3

63.201. Executing PMUXTREE pass.

63.202. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$147578 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$147580 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$147558 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$147560 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$147548 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$147550 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$147518 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$147520 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$147498 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$147500 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$147478 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$147480 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$147458 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$147460 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146716 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146718 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146678 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146680 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146586 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146588 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146578 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146580 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146562 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146564 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146494 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146496 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146300 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146302 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146296 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146298 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146288 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146290 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146284 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146286 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146272 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146274 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146268 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146270 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146260 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146262 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146254 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146256 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146250 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146252 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146238 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146240 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146200 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146202 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146196 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146198 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146182 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146184 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146178 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146180 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146166 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146168 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146150 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146152 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146118 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$146120 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145948 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145950 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145730 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145732 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145726 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145728 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145718 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145720 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145704 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145706 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145690 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145692 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145668 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145670 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145652 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145654 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145628 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145630 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145612 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145614 to a pmux with 2 cases.
Converting turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145570 ... turbo8051.$auto$pmuxtree.cc:65:recursive_mux_generator$145572 to a pmux with 2 cases.
Converted 82 (p)mux cells into 41 pmux cells.
<suppressed ~1333 debug messages>

63.203. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \u_eth_dut.u_mac_rxfifo.mem in module \turbo8051:
  created 32 $dff cells and 0 static cells of width 9.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 32 write mux blocks.
Mapping memory \u_eth_dut.u_mac_txfifo.mem in module \turbo8051:
  created 32 $dff cells and 0 static cells of width 9.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 32 write mux blocks.
Mapping memory \u_uart_core.u_rxfifo.mem in module \turbo8051:
  created 16 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \u_uart_core.u_txfifo.mem in module \turbo8051:
  created 16 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of turbo8051.u_uart_core.u_txfifo.mem: $\u_uart_core.u_txfifo.mem$rdreg[0]
  read interface: 1 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.

63.204. Executing TECHMAP pass (map to technology primitives).

63.204.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

63.204.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

63.204.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper maccmap for cells of type $macc.
  sub \u_uart_core.u_txfifo.rd_ptr (5 bits, unsigned)
  add \u_uart_core.u_txfifo.sync_wr_ptr (5 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:c06b78f242d4c980d3420fa8f50e670e387ca382$paramod$6a768ea13f857082fd895e0a8fcaa27296322f95\_90_shift_shiftx'.

63.204.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c06b78f242d4c980d3420fa8f50e670e387ca382$paramod$6a768ea13f857082fd895e0a8fcaa27296322f95\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$152248.
    dead port 2/2 on $mux $procmux$152242.
    dead port 2/2 on $mux $procmux$152236.
    dead port 2/2 on $mux $procmux$152230.
Removed 4 multiplexer ports.
<suppressed ~1157 debug messages>

63.204.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c06b78f242d4c980d3420fa8f50e670e387ca382$paramod$6a768ea13f857082fd895e0a8fcaa27296322f95\_90_shift_shiftx.
<suppressed ~35 debug messages>
Removed 53 unused cells and 69 unused wires.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 4 of port A: 1'1
Creating constmapped module `$paramod$constmap:ca067ab68dbd878dbb350815472212f55769e462$paramod$4dd55e2b2502656f23d49834c81b3b40bc65f386\_90_shift_shiftx'.

63.204.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ca067ab68dbd878dbb350815472212f55769e462$paramod$4dd55e2b2502656f23d49834c81b3b40bc65f386\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$152379.
    dead port 2/2 on $mux $procmux$152373.
    dead port 2/2 on $mux $procmux$152367.
Removed 3 multiplexer ports.
<suppressed ~404 debug messages>

63.204.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ca067ab68dbd878dbb350815472212f55769e462$paramod$4dd55e2b2502656f23d49834c81b3b40bc65f386\_90_shift_shiftx.
<suppressed ~4 debug messages>
Removed 0 unused cells and 11 unused wires.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
Creating constmapped module `$paramod$constmap:85c0e5b01b3c34d6a2282b08047ae8c4538325a4$paramod$4dd55e2b2502656f23d49834c81b3b40bc65f386\_90_shift_shiftx'.

63.204.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:85c0e5b01b3c34d6a2282b08047ae8c4538325a4$paramod$4dd55e2b2502656f23d49834c81b3b40bc65f386\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$152379.
    dead port 2/2 on $mux $procmux$152373.
    dead port 2/2 on $mux $procmux$152367.
Removed 3 multiplexer ports.
<suppressed ~5 debug messages>

63.204.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:85c0e5b01b3c34d6a2282b08047ae8c4538325a4$paramod$4dd55e2b2502656f23d49834c81b3b40bc65f386\_90_shift_shiftx.
<suppressed ~4 debug messages>
Removed 0 unused cells and 11 unused wires.
  sub { $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2509_Y [31] $flatten\u_8051_core.\oc8051_sfr1.\oc8051_psw1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_psw.v:0$2509_Y [2:0] } (4 bits, signed)
  add { 1'1 \u_8051_core.oc8051_alu1.oc8051_div1.src1 [7] } (2 bits, unsigned)
  sub \u_8051_core.oc8051_alu1.subb [0] (1 bits, unsigned)
  sub \u_8051_core.oc8051_alu1.oc8051_div1.src2 [7] (1 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
Creating constmapped module `$paramod$constmap:53f81d327ce76cbf6a8a98434119a90a4847620f$paramod$21dee603dc19e4530a14795556c80eafcc4f26b8\_90_shift_shiftx'.

63.204.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53f81d327ce76cbf6a8a98434119a90a4847620f$paramod$21dee603dc19e4530a14795556c80eafcc4f26b8\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$153464.
    dead port 2/2 on $mux $procmux$153458.
    dead port 2/2 on $mux $procmux$153452.
    dead port 2/2 on $mux $procmux$153446.
Removed 4 multiplexer ports.
<suppressed ~586 debug messages>

63.204.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53f81d327ce76cbf6a8a98434119a90a4847620f$paramod$21dee603dc19e4530a14795556c80eafcc4f26b8\_90_shift_shiftx.
<suppressed ~29 debug messages>
Removed 0 unused cells and 9 unused wires.
Using extmapper simplemap for cells of type $reduce_xor.
  sub \u_eth_dut.u_mac_txfifo.sync_rd_ptr (6 bits, unsigned)
  add \u_eth_dut.u_mac_txfifo.wr_ptr (6 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
  add { 1'1 \u_8051_core.oc8051_alu1.oc8051_div1.src1 [3:0] } (5 bits, unsigned)
  sub \u_8051_core.oc8051_alu1.srcCy (1 bits, unsigned)
  sub \u_8051_core.oc8051_alu1.oc8051_div1.src2 [3:0] (4 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  sub \u_uart_core.u_rxfifo.sync_rd_ptr (5 bits, unsigned)
  add \u_uart_core.u_rxfifo.wr_ptr (5 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  sub \u_eth_dut.u_mac_rxfifo.sync_rd_ptr (6 bits, unsigned)
  add \u_eth_dut.u_mac_rxfifo.wr_ptr (6 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \u_8051_core.oc8051_memory_interface1.pc_buf (16 bits, unsigned)
  add \u_8051_core.oc8051_memory_interface1.op_length (2 bits, unsigned)
  add \u_8051_core.oc8051_memory_interface1.op_pos (3 bits, unsigned)
  add 16'1111111111111000 (16 bits, unsigned)
/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:80: Warning: Range [-1:-1] select out of bounds on signal `\C': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\Y': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $xor$/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88$163947_Y
    new assignment: { } = { }.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\AA': Setting 1 LSB bits to undef.
  sub \u_uart_core.u_rxfifo.rd_ptr (5 bits, unsigned)
  add \u_uart_core.u_rxfifo.sync_wr_ptr (5 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  sub \u_eth_dut.u_mac_rxfifo.rd_ptr (6 bits, unsigned)
  add \u_eth_dut.u_mac_rxfifo.sync_wr_ptr (6 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \u_8051_core.oc8051_alu1.oc8051_div1.src1 * $techmap22362$flatten\u_8051_core.\oc8051_alu1.\oc8051_mul1.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_multiply.v:90$2323.B (8x2 bits, unsigned)
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'0
Creating constmapped module `$paramod$constmap:f5fc1fe71e69e012e455b0ec413420f8f0722a70$paramod$1ac3b6c9c5e451f54470bb18f7a36118f839d4ec\_90_shift_ops_shr_shl_sshl_sshr'.

63.204.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f5fc1fe71e69e012e455b0ec413420f8f0722a70$paramod$1ac3b6c9c5e451f54470bb18f7a36118f839d4ec\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5169 debug messages>

63.204.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f5fc1fe71e69e012e455b0ec413420f8f0722a70$paramod$1ac3b6c9c5e451f54470bb18f7a36118f839d4ec\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~72 debug messages>
Removed 0 unused cells and 9 unused wires.
  sub \u_eth_dut.u_mac_txfifo.rd_ptr (6 bits, unsigned)
  add \u_eth_dut.u_mac_txfifo.sync_wr_ptr (6 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add { 1'1 \u_8051_core.oc8051_alu1.oc8051_div1.src1 [6:4] } (4 bits, unsigned)
  sub \u_8051_core.oc8051_alu1.sub7 [0] (1 bits, unsigned)
  sub \u_8051_core.oc8051_alu1.oc8051_div1.src2 [6:4] (3 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:13d07fc0f50cc3448162360ac03395b8375923ad$paramod$a48304ff463b3ed70ba362de60d6e30ca43778be\_90_shift_shiftx'.

63.204.217. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:13d07fc0f50cc3448162360ac03395b8375923ad$paramod$a48304ff463b3ed70ba362de60d6e30ca43778be\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$175125.
    dead port 2/2 on $mux $procmux$175119.
    dead port 2/2 on $mux $procmux$175113.
    dead port 2/2 on $mux $procmux$175107.
Removed 4 multiplexer ports.
<suppressed ~1684 debug messages>

63.204.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:13d07fc0f50cc3448162360ac03395b8375923ad$paramod$a48304ff463b3ed70ba362de60d6e30ca43778be\_90_shift_shiftx.
<suppressed ~29 debug messages>
Removed 0 unused cells and 9 unused wires.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~9188 debug messages>

63.205. Printing statistics.

=== turbo8051 ===

   Number of wires:              22591
   Number of wire bits:         285621
   Number of public wires:        4052
   Number of public wire bits:   16315
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              38096
     $_AND_                       4650
     $_DFFE_PN0N_                   21
     $_DFFE_PN0P_                 1105
     $_DFFE_PN1P_                   78
     $_DFFE_PP0N_                   13
     $_DFFE_PP0P_                  416
     $_DFFE_PP1P_                   34
     $_DFFE_PP_                     46
     $_DFF_NN0_                      2
     $_DFF_PN0_                    262
     $_DFF_PN1_                     24
     $_DFF_PP0_                    156
     $_DFF_PP1_                      7
     $_DFF_P_                      850
     $_MUX_                      13267
     $_NOT_                       2375
     $_OR_                        7338
     $_XOR_                       7259
     CARRY                         192
     TDP_RAM18KX2                    1

63.206. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~14322 debug messages>

63.207. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~15417 debug messages>
Removed a total of 5139 cells.

63.208. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.209. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.210. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.211. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$163656 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188842
        $auto$simplemap.cc:86:simplemap_bitop$193921

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$163655 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188841
        $auto$simplemap.cc:86:simplemap_bitop$193920

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$163654 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188840
        $auto$simplemap.cc:86:simplemap_bitop$193919

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$163653 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188839
        $auto$simplemap.cc:86:simplemap_bitop$193918

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$163533 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188811
        $auto$simplemap.cc:86:simplemap_bitop$196644

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$163532 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188810
        $auto$simplemap.cc:86:simplemap_bitop$196643

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$163531 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188809
        $auto$simplemap.cc:86:simplemap_bitop$196642

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$163530 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188808
        $auto$simplemap.cc:86:simplemap_bitop$196641

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$162913 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188999
        $auto$simplemap.cc:86:simplemap_bitop$194482

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$162912 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188998
        $auto$simplemap.cc:86:simplemap_bitop$194481

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$162911 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188997
        $auto$simplemap.cc:86:simplemap_bitop$194480

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$162910 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188996
        $auto$simplemap.cc:86:simplemap_bitop$194479

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$162758 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188968
        $auto$simplemap.cc:86:simplemap_bitop$194775

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$162757 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188967
        $auto$simplemap.cc:86:simplemap_bitop$194774

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$162756 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188966
        $auto$simplemap.cc:86:simplemap_bitop$194773

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$162755 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188965
        $auto$simplemap.cc:86:simplemap_bitop$194772

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$153884 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$191879
        $auto$simplemap.cc:86:simplemap_bitop$197249

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$153883 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$191878
        $auto$simplemap.cc:86:simplemap_bitop$197248

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$153882 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$191877
        $auto$simplemap.cc:86:simplemap_bitop$197247

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$153181 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$191796
        $auto$simplemap.cc:86:simplemap_bitop$194508

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$153180 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$191795
        $auto$simplemap.cc:86:simplemap_bitop$194507

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$153179 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$191794
        $auto$simplemap.cc:86:simplemap_bitop$194506

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$153086 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$191770
        $auto$simplemap.cc:86:simplemap_bitop$194897

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$153085 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$191769
        $auto$simplemap.cc:86:simplemap_bitop$194896

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$153084 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$191768
        $auto$simplemap.cc:86:simplemap_bitop$194895

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$162914 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$189000
        $auto$simplemap.cc:86:simplemap_bitop$194483

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$162759 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188969
        $auto$simplemap.cc:86:simplemap_bitop$194776

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$163657 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188843
        $auto$simplemap.cc:86:simplemap_bitop$193922

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$163534 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$188812
        $auto$simplemap.cc:86:simplemap_bitop$196645

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$153182 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$191797
        $auto$simplemap.cc:86:simplemap_bitop$194509

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$153087 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$191771
        $auto$simplemap.cc:86:simplemap_bitop$194898

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$153885 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$191880
        $auto$simplemap.cc:86:simplemap_bitop$197250

63.212. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2992, #solve=0, #remove=0, time=0.36 sec.]

63.213. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 1338 unused cells and 12649 unused wires.
<suppressed ~1344 debug messages>

63.214. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~78 debug messages>

63.215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

63.216. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.218. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$201913 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194615
        $auto$simplemap.cc:86:simplemap_bitop$197376

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$201925 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194597
        $auto$simplemap.cc:86:simplemap_bitop$197567

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$201937 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194812
        $auto$simplemap.cc:86:simplemap_bitop$197429

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$201949 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194794
        $auto$simplemap.cc:86:simplemap_bitop$197525

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$201958 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$196878
        $auto$simplemap.cc:86:simplemap_bitop$197739

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$201967 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$196703
        $auto$simplemap.cc:86:simplemap_bitop$197442

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$201976 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$196690
        $auto$simplemap.cc:86:simplemap_bitop$197538

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$201985 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194813
        $auto$simplemap.cc:86:simplemap_bitop$197430

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$201988 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194795
        $auto$simplemap.cc:86:simplemap_bitop$197526

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$201991 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194616
        $auto$simplemap.cc:86:simplemap_bitop$197377

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$201994 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194598
        $auto$simplemap.cc:86:simplemap_bitop$197568

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$201997 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$196702
        $auto$simplemap.cc:86:simplemap_bitop$197441

63.219. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on turbo8051:$auto$memory_dff.cc:546:handle_rd_port$27786_171063 ($_DFF_P_) from module turbo8051.
[#visit=2973, #solve=0, #remove=1, time=0.30 sec.]

63.220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 41 unused wires.
<suppressed ~1 debug messages>

63.221. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~20 debug messages>

63.222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

63.223. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.224. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.225. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$202006 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194607
        $auto$simplemap.cc:86:simplemap_bitop$197368

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$202009 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194589
        $auto$simplemap.cc:86:simplemap_bitop$197559

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$202012 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194804
        $auto$simplemap.cc:86:simplemap_bitop$197421

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$202015 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194786
        $auto$simplemap.cc:86:simplemap_bitop$197517

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$202018 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$196872
        $auto$simplemap.cc:86:simplemap_bitop$197733

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$202021 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$196697
        $auto$simplemap.cc:86:simplemap_bitop$197436

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$202024 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$196684
        $auto$simplemap.cc:86:simplemap_bitop$197532

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$202027 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194805
        $auto$simplemap.cc:86:simplemap_bitop$197422

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$202030 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194787
        $auto$simplemap.cc:86:simplemap_bitop$197518

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$202033 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194608
        $auto$simplemap.cc:86:simplemap_bitop$197369

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$202036 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$194590
        $auto$simplemap.cc:86:simplemap_bitop$197560

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$202039 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$196695
        $auto$simplemap.cc:86:simplemap_bitop$197434

63.226. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2972, #solve=0, #remove=0, time=0.31 sec.]

63.227. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 8 unused cells and 38 unused wires.
<suppressed ~9 debug messages>

63.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~12 debug messages>

63.229. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

63.230. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.231. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

63.232. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$201970 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$196700
        $auto$simplemap.cc:86:simplemap_bitop$197439

63.233. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2964, #solve=0, #remove=0, time=0.33 sec.]

63.234. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

63.235. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~1 debug messages>

63.236. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

63.237. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.238. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.239. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$202078 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$196693
        $auto$simplemap.cc:86:simplemap_bitop$197432

63.240. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2964, #solve=0, #remove=0, time=0.34 sec.]

63.241. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

63.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~1 debug messages>

63.243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

63.244. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.245. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

63.246. Executing OPT_SHARE pass.

63.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2964, #solve=0, #remove=0, time=0.32 sec.]

63.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

63.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.250. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

63.251. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.252. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.253. Executing OPT_SHARE pass.

63.254. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2964, #solve=0, #remove=0, time=0.27 sec.]

63.255. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.256. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 7

63.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~4539 debug messages>

63.258. Executing TECHMAP pass (map to technology primitives).

63.258.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

63.258.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~90 debug messages>

63.259. Printing statistics.

=== turbo8051 ===

   Number of wires:              12034
   Number of wire bits:          39114
   Number of public wires:        4047
   Number of public wire bits:   16310
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              19497
     $_AND_                       3431
     $_DFFE_PN0N_                   41
     $_DFFE_PN0P_                 1069
     $_DFFE_PN1P_                   78
     $_DFFE_PP0N_                   25
     $_DFFE_PP0P_                  390
     $_DFFE_PP1P_                   34
     $_DFFE_PP_                     40
     $_DFF_NN0_                      2
     $_DFF_PN0_                    262
     $_DFF_PN1_                     23
     $_DFF_PP0_                    155
     $_DFF_PP1_                      4
     $_DFF_P_                      841
     $_MUX_                       5517
     $_NOT_                       1793
     $_OR_                        4041
     $_XOR_                       1558
     CARRY                         192
     TDP_RAM18KX2                    1

63.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~345 debug messages>
Removed a total of 115 cells.

63.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.263. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.265. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on turbo8051:u_eth_dut.u_mac_core.u_mii_intf.rx_dfl_dn_reg_159837 ($_DFFE_PN0P_) from module turbo8051.
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165575 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165574 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165573 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165572 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165571 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165570 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165569 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165568 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165567 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165566 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165565 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165564 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165563 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165562 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165561 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[0]_160406 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.temp_count[0]_160402 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.temp_count[0]_160401 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.temp_count[0]_160400 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.temp_count[0]_160399 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.temp_count[0]_160398 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.reg_addr[1]_165507 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.reg_addr[1]_165506 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.reg_addr[1]_165505 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.reg_addr[1]_165504 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.reg_addr[0]_160403 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160422 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160421 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160420 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160419 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160418 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160417 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160416 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160415 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160414 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160413 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160412 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160411 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160410 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160409 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160408 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160407 ($_DFFE_PN0N_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.phy_addr[1]_165593 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.phy_addr[1]_165592 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.phy_addr[1]_165591 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.phy_addr[1]_165590 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.phy_addr[0]_160405 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.operation_160404 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.mdio_stat_159819 ($_DFFE_PN0P_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.mdio_outen_reg_160392 ($_DFF_NN0_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.mdio_out_reg_160393 ($_DFF_NN0_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.mdio_cur_st[0]_160397 ($_DFF_PN0_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.mdio_cur_st[0]_160396 ($_DFF_PN0_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.mdio_cur_st[0]_160395 ($_DFF_PN0_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.mdio_cur_st[0]_160394 ($_DFF_PN0_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.U_dble_reg1.s2_sync_out_157437 ($_DFF_PN0_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.U_dble_reg1.s1_sync_out_160318 ($_DFF_PN0_) from module turbo8051 (removing D path).
Handling const CLK on turbo8051:u_eth_dut.u_mac_core.u_md_intf.U_dble_reg1.d_sync_out_160317 ($_DFF_PN0_) from module turbo8051 (removing D path).
Removing always-active EN on turbo8051:u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[0].u_bit_reg.data_out_160944 ($_DFFE_PN0P_) from module turbo8051.
Removing always-active EN on turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc21.t2_r_174228 ($_DFFE_PP0P_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc21.t2_r_174228 ($_DFF_PP0_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_8051_core.oc8051_memory_interface1.iadr_t[0]_172907 ($_DFFE_PP0P_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_8051_core.oc8051_sfr1.oc8051_dptr1.data_lo[0]_176014 ($_DFFE_PP0P_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_8051_core.oc8051_sfr1.oc8051_int1.ie0_buff_176012 ($_DFF_PP0_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_8051_core.oc8051_sfr1.oc8051_int1.int_vec[0]_176028 ($_DFFE_PP0P_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_cfg_mgmt.u_intr_stat.gen_bit_reg[0].u_bit_reg.data_out_160944 ($_DFF_PN0_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc21.tc2_event_174225 ($_DFF_PP0_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.U_dble_reg1.d_sync_out_160317 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.U_dble_reg1.s1_sync_out_160318 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.U_dble_reg1.s2_sync_out_157437 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.mdio_cur_st[0]_160394 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.mdio_cur_st[0]_160395 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.mdio_cur_st[0]_160396 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.mdio_cur_st[0]_160397 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.mdio_out_reg_160393 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.mdio_outen_reg_160392 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.mdio_stat_159819 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.operation_160404 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.phy_addr[0]_160405 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.phy_addr[1]_165590 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.phy_addr[1]_165591 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.phy_addr[1]_165592 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.phy_addr[1]_165593 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160407 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160408 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160409 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160410 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160411 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160412 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160413 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160414 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160415 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160416 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160417 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160418 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160419 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160420 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160421 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.receive_data[0]_160422 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.reg_addr[0]_160403 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.reg_addr[1]_165504 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.reg_addr[1]_165505 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.reg_addr[1]_165506 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.reg_addr[1]_165507 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.temp_count[0]_160398 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.temp_count[0]_160399 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.temp_count[0]_160400 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.temp_count[0]_160401 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.temp_count[0]_160402 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[0]_160406 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165561 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165562 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165563 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165564 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165565 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165566 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165567 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165568 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165569 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165570 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165571 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165572 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165573 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165574 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_md_intf.transmit_data[1]_165575 ($_DLATCH_N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_rx_top.U_deferral_rx.curr_dfl_st[4]_159814 ($_DFF_PN0_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_fsm_cur_st[0]_159090 ($_DFFE_PN0P_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_uart_core.u_cfg.reg_rdata[0]_152797 ($_DFFE_PN0P_) from module turbo8051.
[#visit=2920, #solve=0, #remove=68, time=0.25 sec.]

63.266. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 331 unused cells and 771 unused wires.
<suppressed ~344 debug messages>

63.267. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~35 debug messages>

63.268. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.269. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.270. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

63.271. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on turbo8051:u_8051_core.oc8051_memory_interface1.int_vec_buff[0]_172424 ($_DFFE_PP0P_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_8051_core.oc8051_sfr1.oc8051_tc21.neg_trans_174226 ($_DFF_PP0_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_cfg_mgmt.U1_s2f_sync.sync1_out_160745 ($_DFF_PN0_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_cfg_mgmt.int_md2cf_status_161489 ($_DFFE_PN0P_) from module turbo8051.
[#visit=2836, #solve=0, #remove=4, time=0.36 sec.]

63.272. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 1 unused cells and 26 unused wires.
<suppressed ~2 debug messages>

63.273. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~25 debug messages>

63.274. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.275. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.276. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

63.277. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_cfg_mgmt.U1_s2f_sync.sync2_out_160744 ($_DFF_PN0_) from module turbo8051.
[#visit=2832, #solve=0, #remove=1, time=0.37 sec.]

63.278. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 6 unused cells and 17 unused wires.
<suppressed ~7 debug messages>

63.279. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~2 debug messages>

63.280. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.281. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.282. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.283. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_cfg_mgmt.U1_s2f_sync.sync3_out_161539 ($_DFF_PN0_) from module turbo8051.
[#visit=2831, #solve=0, #remove=1, time=0.42 sec.]

63.284. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

63.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.286. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.287. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.288. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.289. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2830, #solve=0, #remove=0, time=0.35 sec.]

63.290. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 5

63.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.293. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.294. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.295. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.296. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.297. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2830, #solve=0, #remove=0, time=0.34 sec.]

63.298. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 1

63.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.303. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.304. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.305. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2830, #solve=0, #remove=0, time=0.37 sec.]

63.306. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on turbo8051:u_clkgen.u_uart_clk.high_count[0]_156530 ($_DFFE_PN0P_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_rx_top.U_deferral_rx.curr_dfl_st[4]_159815 ($_DFF_PN0_) from module turbo8051.
[#visit=2830, #solve=2774, #remove=2, time=0.71 sec.]

63.307. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 4 unused cells and 3 unused wires.
<suppressed ~5 debug messages>

63.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~2 debug messages>

RUN-OPT ITERATIONS DONE : 1

63.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.310. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.311. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.312. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.313. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.314. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on turbo8051:u_clkgen.u_uart_clk.low_count[0]_149746 ($_DFFE_PN0N_) from module turbo8051.
Setting constant 0-bit at position 0 on turbo8051:u_eth_dut.u_mac_core.u_mii_intf.rx_dfl_dn_reg_159837 ($_DFF_PN0_) from module turbo8051.
[#visit=2828, #solve=0, #remove=1, time=0.31 sec.]

63.315. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 61 unused cells and 29 unused wires.
<suppressed ~63 debug messages>

63.316. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~2 debug messages>

63.317. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.318. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.319. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.320. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2818, #solve=0, #remove=0, time=0.30 sec.]

63.321. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

63.322. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 2

63.323. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.324. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.325. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.326. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.327. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.328. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2818, #solve=0, #remove=0, time=0.27 sec.]

63.329. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2818, #solve=2762, #remove=0, time=0.68 sec.]

63.330. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.331. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 1

63.332. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.333. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.334. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.335. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.336. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.337. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2818, #solve=0, #remove=0, time=0.29 sec.]

63.338. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.339. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 1

63.340. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.341. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.342. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.343. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.344. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.345. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2818, #solve=0, #remove=0, time=0.30 sec.]

63.346. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2818, #solve=2762, #remove=0, time=0.74 sec.]

63.347. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 1

63.349. Printing statistics.

=== turbo8051 ===

   Number of wires:              11184
   Number of wire bits:          35791
   Number of public wires:        4034
   Number of public wire bits:   16282
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              18819
     $_AND_                       3376
     $_DFFE_PN0N_                   24
     $_DFFE_PN0P_                  988
     $_DFFE_PN1P_                   78
     $_DFFE_PP0N_                   25
     $_DFFE_PP0P_                  371
     $_DFFE_PP1P_                   34
     $_DFFE_PP_                     40
     $_DFF_PN0_                    242
     $_DFF_PN1_                     23
     $_DFF_PP0_                    148
     $_DFF_PP1_                      4
     $_DFF_P_                      841
     $_MUX_                       5390
     $_NOT_                       1683
     $_OR_                        3813
     $_XOR_                       1546
     CARRY                         192
     TDP_RAM18KX2                    1

   Number of Generic REGs:          2818

ABC-DFF iteration : 1

63.350. Executing ABC pass (technology mapping using ABC).

63.350.1. Summary of detected clock domains:
  32 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20624, arst=!\u_clkgen.gen_resetn, srst={ }
  89 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20633, arst=!\u_clkgen.gen_resetn, srst={ }
  65 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20599, arst=!\u_clkgen.gen_resetn, srst={ }
  74 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20700, arst=!\u_clkgen.gen_resetn, srst={ }
  45 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20693, arst=!\u_clkgen.gen_resetn, srst={ }
  280 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20684, arst=!\u_clkgen.gen_resetn, srst={ }
  47 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20613, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$fsm_map.cc:118:implement_pattern_cache$20492, arst=!\u_clkgen.gen_resetn, srst={ }
  127 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20711, arst={ }, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20815, arst=!\u_clkgen.gen_resetn, srst={ }
  16 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20782, arst=!\u_clkgen.gen_resetn, srst={ }
  268 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20735, arst=!\u_clkgen.gen_resetn, srst={ }
  89 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20808, arst=!\u_clkgen.gen_resetn, srst={ }
  33 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20752, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20755, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20764, arst=!\u_clkgen.gen_resetn, srst={ }
  46 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20749, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20720, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$fsm_map.cc:118:implement_pattern_cache$20437, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20742, arst=!\u_clkgen.gen_resetn, srst={ }
  196 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_clkgen.gen_resetn, arst={ }, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20856, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20861, arst={ }, srst={ }
  36 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20866, arst={ }, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20871, arst={ }, srst={ }
  25 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20874, arst=!\u_clkgen.gen_resetn, srst={ }
  12 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20895, arst=!\u_clkgen.gen_resetn, srst={ }
  6 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20888, arst=!\u_clkgen.gen_resetn, srst={ }
  15 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20881, arst=!\u_clkgen.gen_resetn, srst={ }
  130 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=\u_uart_core.u_txfsm.fifo_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  69 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20904, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20910, arst=!\u_clkgen.gen_resetn, srst={ }
  41 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20932, arst=!\u_clkgen.gen_resetn, srst={ }
  222 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20935, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20923, arst=!\u_clkgen.gen_resetn, srst={ }
  395 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  128 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en={ }, arst={ }, srst={ }
  75 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=\u_uart_core.u_rxfsm.fifo_wr, arst=!\u_clkgen.gen_resetn, srst={ }
  238 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!\u_uart_core.u_rxfifo.empty_q, arst=!\u_clkgen.gen_resetn, srst={ }
  56 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20942, arst=!\u_clkgen.gen_resetn, srst={ }
  32 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  1 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$20954, arst=!\u_clkgen.gen_resetn, srst={ }
  1 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$20957, arst=!\u_clkgen.gen_resetn, srst={ }
  1 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$20960, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$flatten\u_uart_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:157$2997_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$20964, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.shift_out, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21032, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21005, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20985, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20975, arst=!\u_clkgen.gen_resetn, srst={ }
  33 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_spi_ctrl.sck_ne, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21017, arst={ }, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21043, arst=!\u_clkgen.gen_resetn, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21052, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20994, arst=!\u_clkgen.gen_resetn, srst={ }
  31 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21071, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21122, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21107, arst=!\u_clkgen.gen_resetn, srst={ }
  35 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21090, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20978, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  24 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21157, arst=!\u_clkgen.gen_resetn, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  132 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  118 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_wb_gmac_tx.mem_wr, arst=!\u_clkgen.gen_resetn, srst={ }
  65 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21189, arst=!\u_clkgen.gen_resetn, srst={ }
  101 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21198, arst=!\u_clkgen.gen_resetn, srst={ }
  576 cells in clk=\phy_rx_clk, en={ }, arst={ }, srst={ }
  118 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt, arst=!\u_clkgen.gen_resetn, srst={ }
  65 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21207, arst=!\u_clkgen.gen_resetn, srst={ }
  92 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21216, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21301, arst=!\u_clkgen.gen_resetn, srst={ }
  23 cells in clk=\phy_rx_clk, en=!$auto$simplemap.cc:128:simplemap_reduce$158052, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21291, arst=!\u_clkgen.gen_resetn, srst={ }
  128 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21224, arst=!\u_clkgen.gen_resetn, srst={ }
  45 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21257, arst=!\u_clkgen.gen_resetn, srst={ }
  64 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21250, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21273, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21270, arst=!\u_clkgen.gen_resetn, srst={ }
  71 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21241, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21284, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21276, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21260, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21236, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21298, arst=!\u_clkgen.gen_resetn, srst={ }
  16 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21227, arst=!\u_clkgen.gen_resetn, srst={ }
  13 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21230, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21304, arst=!\u_clkgen.gen_resetn, srst={ }
  45 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21309, arst=!\u_clkgen.gen_resetn, srst={ }
  414 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21233, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21328, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21334, arst=!\u_clkgen.gen_resetn, srst={ }
  20 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21331, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21343, arst=!\u_clkgen.gen_resetn, srst={ }
  15 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out, arst=!\u_clkgen.gen_resetn, srst={ }
  13 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21325, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21322, arst=!\u_clkgen.gen_resetn, srst={ }
  42 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21340, arst=!\u_clkgen.gen_resetn, srst={ }
  38 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21358, arst=!\u_clkgen.gen_resetn, srst={ }
  32 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21371, arst=!\u_clkgen.gen_resetn, srst={ }
  31 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21382, arst=!\u_clkgen.gen_resetn, srst={ }
  57 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21391, arst=!\u_clkgen.gen_resetn, srst={ }
  578 cells in clk=\phy_rx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  61 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21426, arst=!\u_clkgen.gen_resetn, srst={ }
  89 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21429, arst=!\u_clkgen.gen_resetn, srst={ }
  76 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21432, arst=!\u_clkgen.gen_resetn, srst={ }
  90 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21435, arst=!\u_clkgen.gen_resetn, srst={ }
  55 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21442, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21445, arst=!\u_clkgen.gen_resetn, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  53 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  43 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  6 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21536, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21539, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21542, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21545, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21548, arst=!\u_clkgen.gen_resetn, srst={ }
  1 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21551, arst=!\u_clkgen.gen_resetn, srst={ }
  1 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21557, arst=!\u_clkgen.gen_resetn, srst={ }
  294 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  15 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  26 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  62 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  33 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  358 cells in clk=\phy_tx_clk, en=\u_eth_dut.tx_fifo_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  5 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21718, arst=!\u_clkgen.gen_resetn, srst={ }
  70 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21706, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21709, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21712, arst=!\u_clkgen.gen_resetn, srst={ }
  19 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21715, arst=!\u_clkgen.gen_resetn, srst={ }
  364 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21722, arst=!\u_clkgen.gen_resetn, srst={ }
  390 cells in clk=\phy_tx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21731, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$fsm_map.cc:74:implement_pattern_cache$20415, arst=!\u_clkgen.gen_resetn, srst={ }
  1818 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  54 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21751, arst=!\u_clkgen.gen_resetn, srst={ }
  78 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21762, arst=!\u_clkgen.gen_resetn, srst={ }
  405 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_wb_gmac_rx.mem_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  42 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21741, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  69 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21781, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21785, arst=!\u_clkgen.gen_resetn, srst={ }
  32 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_eth_parser.pkt_done, arst=!\u_clkgen.gen_resetn, srst={ }
  1 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21791, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21778, arst=!\u_clkgen.gen_resetn, srst={ }
  111 cells in clk=\xtal_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\xtal_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21806, arst=!\reset_n, srst={ }
  91 cells in clk=\xtal_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21803, arst=!\reset_n, srst={ }
  28 cells in clk=\xtal_clk, en={ }, arst=!\reset_n, srst={ }
  73 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21840, arst=\u_clkgen.risc_reset, srst={ }
  76 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21833, arst=\u_clkgen.risc_reset, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21826, arst=\u_clkgen.risc_reset, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21812, arst=\u_clkgen.risc_reset, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21816, arst=\u_clkgen.risc_reset, srst={ }
  60 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21809, arst=\u_clkgen.risc_reset, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21854, arst=\u_clkgen.risc_reset, srst={ }
  40 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21847, arst=\u_clkgen.risc_reset, srst={ }
  39 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y, arst=\u_clkgen.risc_reset, srst={ }
  35 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21952, arst=\u_clkgen.risc_reset, srst={ }
  46 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21965, arst=\u_clkgen.risc_reset, srst={ }
  37 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21891, arst=\u_clkgen.risc_reset, srst={ }
  58 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21906, arst=\u_clkgen.risc_reset, srst={ }
  108 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21941, arst=\u_clkgen.risc_reset, srst={ }
  128 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21878, arst=\u_clkgen.risc_reset, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21930, arst=\u_clkgen.risc_reset, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21865, arst=\u_clkgen.risc_reset, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21919, arst=\u_clkgen.risc_reset, srst={ }
  50 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21974, arst=\u_clkgen.risc_reset, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21971, arst=\u_clkgen.risc_reset, srst={ }
  74 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21968, arst=\u_clkgen.risc_reset, srst={ }
  64 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21982, arst=\u_clkgen.risc_reset, srst={ }
  61 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21989, arst=\u_clkgen.risc_reset, srst={ }
  57 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21996, arst=\u_clkgen.risc_reset, srst={ }
  63 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22003, arst=\u_clkgen.risc_reset, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22040, arst=\u_clkgen.risc_reset, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22043, arst=\u_clkgen.risc_reset, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22016, arst=\u_clkgen.risc_reset, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22023, arst=\u_clkgen.risc_reset, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22030, arst=\u_clkgen.risc_reset, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22037, arst=\u_clkgen.risc_reset, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22049, arst=\u_clkgen.risc_reset, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22046, arst=\u_clkgen.risc_reset, srst={ }
  70 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22082, arst=\u_clkgen.risc_reset, srst={ }
  83 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22006, arst=\u_clkgen.risc_reset, srst={ }
  43 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22112, arst=\u_clkgen.risc_reset, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22100, arst=\u_clkgen.risc_reset, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22060, arst=\u_clkgen.risc_reset, srst={ }
  6 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22071, arst=\u_clkgen.risc_reset, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22096, arst=\u_clkgen.risc_reset, srst={ }
  77 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22009, arst=\u_clkgen.risc_reset, srst={ }
  46 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22122, arst=\u_clkgen.risc_reset, srst={ }
  108 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22129, arst=\u_clkgen.risc_reset, srst={ }
  166 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22138, arst=\u_clkgen.risc_reset, srst={ }
  48 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22141, arst=\u_clkgen.risc_reset, srst={ }
  46 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22197, arst=\u_clkgen.risc_reset, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22207, arst=\u_clkgen.risc_reset, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22200, arst=\u_clkgen.risc_reset, srst={ }
  155 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22194, arst=\u_clkgen.risc_reset, srst={ }
  130 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22191, arst=\u_clkgen.risc_reset, srst={ }
  237 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22184, arst=\u_clkgen.risc_reset, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22155, arst=\u_clkgen.risc_reset, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.intr, arst=\u_clkgen.risc_reset, srst={ }
  6 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22188, arst=\u_clkgen.risc_reset, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22152, arst=\u_clkgen.risc_reset, srst={ }
  232 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y, arst=\u_clkgen.risc_reset, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_decoder1.mem_act [2], arst=\u_clkgen.risc_reset, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22158, arst=\u_clkgen.risc_reset, srst={ }
  47 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22172, arst=\u_clkgen.risc_reset, srst={ }
  43 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_memory_interface1.dack_i, arst=\u_clkgen.risc_reset, srst={ }
  79 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22165, arst=\u_clkgen.risc_reset, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_memory_interface1.istb_t, arst=\u_clkgen.risc_reset, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22211, arst=\u_clkgen.risc_reset, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22214, arst=\u_clkgen.risc_reset, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22217, arst=\u_clkgen.risc_reset, srst={ }
  15 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22220, arst=\u_clkgen.risc_reset, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22223, arst=\u_clkgen.risc_reset, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22226, arst=\u_clkgen.risc_reset, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22229, arst=\u_clkgen.risc_reset, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22232, arst=\u_clkgen.risc_reset, srst={ }
  107 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22244, arst=\u_clkgen.risc_reset, srst={ }
  16 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$auto$rtlil.cc:2574:NotGate$201814, arst=\u_clkgen.risc_reset, srst={ }
  457 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!\u_8051_core.oc8051_sfr1.wait_data, arst=\u_clkgen.risc_reset, srst={ }
  13 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$auto$simplemap.cc:257:simplemap_eqne$166121, arst=\u_clkgen.risc_reset, srst={ }
  41 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$auto$simplemap.cc:257:simplemap_eqne$166136, arst=\u_clkgen.risc_reset, srst={ }
  2490 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=\u_clkgen.risc_reset, srst={ }
  595 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst={ }, srst={ }

  #logic partitions = 259

63.350.2. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by \u_clkgen.risc_reset
Extracted 2463 gates and 3013 wires to a netlist network with 548 inputs and 536 outputs (dfl=1).

63.350.2.1. Executing ABC.
[Time = 2.38 sec.]

63.350.3. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 1690 gates and 2523 wires to a netlist network with 831 inputs and 604 outputs (dfl=1).

63.350.3.1. Executing ABC.
[Time = 0.39 sec.]

63.350.4. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div
Extracted 595 gates and 912 wires to a netlist network with 317 inputs and 433 outputs (dfl=1).

63.350.4.1. Executing ABC.
[Time = 0.27 sec.]

63.350.5. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 578 gates and 820 wires to a netlist network with 241 inputs and 192 outputs (dfl=1).

63.350.5.1. Executing ABC.
[Time = 0.27 sec.]

63.350.6. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk
Extracted 576 gates and 617 wires to a netlist network with 41 inputs and 288 outputs (dfl=1).

63.350.6.1. Executing ABC.
[Time = 0.30 sec.]

63.350.7. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by !$abc$202179$lo151, asynchronously reset by \u_clkgen.risc_reset
Extracted 457 gates and 543 wires to a netlist network with 84 inputs and 129 outputs (dfl=1).

63.350.7.1. Executing ABC.
[Time = 0.52 sec.]

63.350.8. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21233, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 414 gates and 546 wires to a netlist network with 131 inputs and 272 outputs (dfl=1).

63.350.8.1. Executing ABC.
[Time = 0.17 sec.]

63.350.9. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by \u_wb_gmac_rx.mem_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 405 gates and 712 wires to a netlist network with 306 inputs and 79 outputs (dfl=1).

63.350.9.1. Executing ABC.
[Time = 0.21 sec.]

63.350.10. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_uart_clk.mclk_div, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 368 gates and 432 wires to a netlist network with 63 inputs and 96 outputs (dfl=1).

63.350.10.1. Executing ABC.
[Time = 0.15 sec.]

63.350.11. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 390 gates and 509 wires to a netlist network with 118 inputs and 132 outputs (dfl=1).

63.350.11.1. Executing ABC.
[Time = 0.14 sec.]

63.350.12. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 364 gates and 373 wires to a netlist network with 9 inputs and 64 outputs (dfl=1).

63.350.12.1. Executing ABC.
[Time = 0.09 sec.]

63.350.13. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by \u_eth_dut.tx_fifo_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 358 gates and 659 wires to a netlist network with 301 inputs and 36 outputs (dfl=1).

63.350.13.1. Executing ABC.
[Time = 0.12 sec.]

63.350.14. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 294 gates and 517 wires to a netlist network with 222 inputs and 89 outputs (dfl=1).

63.350.14.1. Executing ABC.
[Time = 0.11 sec.]

63.350.15. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20684, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 280 gates and 592 wires to a netlist network with 312 inputs and 265 outputs (dfl=1).

63.350.15.1. Executing ABC.
[Time = 0.10 sec.]

63.350.16. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20735, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 268 gates and 382 wires to a netlist network with 112 inputs and 177 outputs (dfl=1).

63.350.16.1. Executing ABC.
[Time = 0.10 sec.]

63.350.17. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by !$abc$204592$u_uart_core.u_rxfifo.empty_q, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 238 gates and 374 wires to a netlist network with 136 inputs and 55 outputs (dfl=1).

63.350.17.1. Executing ABC.
[Time = 0.15 sec.]

63.350.18. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22184, asynchronously reset by \u_clkgen.risc_reset
Extracted 237 gates and 278 wires to a netlist network with 41 inputs and 40 outputs (dfl=1).

63.350.18.1. Executing ABC.
[Time = 0.09 sec.]

63.350.19. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y, asynchronously reset by \u_clkgen.risc_reset
Extracted 232 gates and 271 wires to a netlist network with 39 inputs and 115 outputs (dfl=1).

63.350.19.1. Executing ABC.
[Time = 0.13 sec.]

63.350.20. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_uart_clk.mclk_div, enabled by $abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 217 gates and 369 wires to a netlist network with 151 inputs and 140 outputs (dfl=1).

63.350.20.1. Executing ABC.
[Time = 0.14 sec.]

63.350.21. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by \u_clkgen.gen_resetn
Extracted 196 gates and 238 wires to a netlist network with 40 inputs and 64 outputs (dfl=1).

63.350.21.1. Executing ABC.
[Time = 0.11 sec.]

63.350.22. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22138, asynchronously reset by \u_clkgen.risc_reset
Extracted 166 gates and 300 wires to a netlist network with 133 inputs and 17 outputs (dfl=1).

63.350.22.1. Executing ABC.
[Time = 0.17 sec.]

63.350.23. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22194, asynchronously reset by \u_clkgen.risc_reset
Extracted 155 gates and 245 wires to a netlist network with 88 inputs and 44 outputs (dfl=1).

63.350.23.1. Executing ABC.
[Time = 0.16 sec.]

63.350.24. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 132 gates and 234 wires to a netlist network with 102 inputs and 98 outputs (dfl=1).

63.350.24.1. Executing ABC.
[Time = 0.11 sec.]

63.350.25. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191, asynchronously reset by \u_clkgen.risc_reset
Extracted 130 gates and 188 wires to a netlist network with 57 inputs and 69 outputs (dfl=1).

63.350.25.1. Executing ABC.
[Time = 0.12 sec.]

63.350.26. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_uart_clk.mclk_div, enabled by \u_uart_core.u_txfsm.fifo_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 130 gates and 258 wires to a netlist network with 128 inputs and 26 outputs (dfl=1).

63.350.26.1. Executing ABC.
[Time = 0.13 sec.]

63.350.27. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21224, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 128 gates and 163 wires to a netlist network with 34 inputs and 26 outputs (dfl=1).

63.350.27.1. Executing ABC.
[Time = 0.11 sec.]

63.350.28. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_uart_clk.mclk_div
Extracted 128 gates and 256 wires to a netlist network with 128 inputs and 128 outputs (dfl=1).

63.350.28.1. Executing ABC.
[Time = 0.10 sec.]

63.350.29. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21878, asynchronously reset by \u_clkgen.risc_reset
Extracted 128 gates and 170 wires to a netlist network with 42 inputs and 34 outputs (dfl=1).

63.350.29.1. Executing ABC.
[Time = 0.11 sec.]

63.350.30. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20711
Extracted 127 gates and 148 wires to a netlist network with 21 inputs and 41 outputs (dfl=1).

63.350.30.1. Executing ABC.
[Time = 0.10 sec.]

63.350.31. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$lo55, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 118 gates and 132 wires to a netlist network with 14 inputs and 40 outputs (dfl=1).

63.350.31.1. Executing ABC.
[Time = 0.12 sec.]

63.350.32. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by \u_wb_gmac_tx.mem_wr, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 118 gates and 132 wires to a netlist network with 14 inputs and 40 outputs (dfl=1).

63.350.32.1. Executing ABC.
[Time = 0.09 sec.]

63.350.33. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 110 gates and 175 wires to a netlist network with 63 inputs and 33 outputs (dfl=1).

63.350.33.1. Executing ABC.
[Time = 0.10 sec.]

63.350.34. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22129, asynchronously reset by \u_clkgen.risc_reset
Extracted 103 gates and 121 wires to a netlist network with 17 inputs and 35 outputs (dfl=1).

63.350.34.1. Executing ABC.
[Time = 0.09 sec.]

63.350.35. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21941, asynchronously reset by \u_clkgen.risc_reset
Extracted 108 gates and 149 wires to a netlist network with 41 inputs and 37 outputs (dfl=1).

63.350.35.1. Executing ABC.
[Time = 0.09 sec.]

63.350.36. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22244, asynchronously reset by \u_clkgen.risc_reset
Extracted 107 gates and 139 wires to a netlist network with 31 inputs and 35 outputs (dfl=1).

63.350.36.1. Executing ABC.
[Time = 0.13 sec.]

63.350.37. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21198, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 101 gates and 124 wires to a netlist network with 23 inputs and 11 outputs (dfl=1).

63.350.37.1. Executing ABC.
[Time = 0.09 sec.]

63.350.38. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21216, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 92 gates and 117 wires to a netlist network with 25 inputs and 8 outputs (dfl=1).

63.350.38.1. Executing ABC.
[Time = 0.09 sec.]

63.350.39. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21803, asynchronously reset by !\reset_n
Extracted 91 gates and 97 wires to a netlist network with 5 inputs and 19 outputs (dfl=1).

63.350.39.1. Executing ABC.
[Time = 0.11 sec.]

63.350.40. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 90 gates and 111 wires to a netlist network with 21 inputs and 36 outputs (dfl=1).

63.350.40.1. Executing ABC.
[Time = 0.09 sec.]

63.350.41. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 89 gates and 124 wires to a netlist network with 35 inputs and 34 outputs (dfl=1).

63.350.41.1. Executing ABC.
[Time = 0.11 sec.]

63.350.42. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20633, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 89 gates and 148 wires to a netlist network with 57 inputs and 75 outputs (dfl=1).

63.350.42.1. Executing ABC.
[Time = 0.09 sec.]

63.350.43. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20808, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 89 gates and 156 wires to a netlist network with 65 inputs and 38 outputs (dfl=1).

63.350.43.1. Executing ABC.
[Time = 0.10 sec.]

63.350.44. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22006, asynchronously reset by \u_clkgen.risc_reset
Extracted 83 gates and 153 wires to a netlist network with 70 inputs and 39 outputs (dfl=1).

63.350.44.1. Executing ABC.
[Time = 0.09 sec.]

63.350.45. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22165, asynchronously reset by \u_clkgen.risc_reset
Extracted 79 gates and 120 wires to a netlist network with 39 inputs and 66 outputs (dfl=1).

63.350.45.1. Executing ABC.
[Time = 0.09 sec.]

63.350.46. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21762, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 78 gates and 133 wires to a netlist network with 54 inputs and 14 outputs (dfl=1).

63.350.46.1. Executing ABC.
[Time = 0.11 sec.]

63.350.47. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22009, asynchronously reset by \u_clkgen.risc_reset
Extracted 77 gates and 132 wires to a netlist network with 55 inputs and 43 outputs (dfl=1).

63.350.47.1. Executing ABC.
[Time = 0.10 sec.]

63.350.48. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21432, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 76 gates and 98 wires to a netlist network with 22 inputs and 20 outputs (dfl=1).

63.350.48.1. Executing ABC.
[Time = 0.16 sec.]

63.350.49. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21833, asynchronously reset by \u_clkgen.risc_reset
Extracted 76 gates and 115 wires to a netlist network with 39 inputs and 42 outputs (dfl=1).

63.350.49.1. Executing ABC.
[Time = 0.09 sec.]

63.350.50. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_uart_core.u_rxfsm.fifo_wr, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 75 gates and 83 wires to a netlist network with 8 inputs and 32 outputs (dfl=1).

63.350.50.1. Executing ABC.
[Time = 0.08 sec.]

63.350.51. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21968, asynchronously reset by \u_clkgen.risc_reset
Extracted 74 gates and 103 wires to a netlist network with 28 inputs and 23 outputs (dfl=1).

63.350.51.1. Executing ABC.
[Time = 0.09 sec.]

63.350.52. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20700, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 74 gates and 93 wires to a netlist network with 19 inputs and 36 outputs (dfl=1).

63.350.52.1. Executing ABC.
[Time = 0.08 sec.]

63.350.53. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21840, asynchronously reset by \u_clkgen.risc_reset
Extracted 73 gates and 122 wires to a netlist network with 49 inputs and 48 outputs (dfl=1).

63.350.53.1. Executing ABC.
[Time = 0.09 sec.]

63.350.54. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21241, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 71 gates and 75 wires to a netlist network with 3 inputs and 33 outputs (dfl=1).

63.350.54.1. Executing ABC.
[Time = 0.10 sec.]

63.350.55. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 70 gates and 86 wires to a netlist network with 16 inputs and 48 outputs (dfl=1).

63.350.55.1. Executing ABC.
[Time = 0.07 sec.]

63.350.56. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22082, asynchronously reset by \u_clkgen.risc_reset
Extracted 70 gates and 85 wires to a netlist network with 13 inputs and 11 outputs (dfl=1).

63.350.56.1. Executing ABC.
[Time = 0.09 sec.]

63.350.57. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20904, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 69 gates and 85 wires to a netlist network with 16 inputs and 4 outputs (dfl=1).

63.350.57.1. Executing ABC.
[Time = 0.10 sec.]

63.350.58. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21781, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 69 gates and 71 wires to a netlist network with 1 inputs and 12 outputs (dfl=1).

63.350.58.1. Executing ABC.
[Time = 0.09 sec.]

63.350.59. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21189, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 65 gates and 83 wires to a netlist network with 18 inputs and 4 outputs (dfl=1).

63.350.59.1. Executing ABC.
[Time = 0.11 sec.]

63.350.60. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20599, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 65 gates and 102 wires to a netlist network with 37 inputs and 58 outputs (dfl=1).

63.350.60.1. Executing ABC.
[Time = 0.10 sec.]

63.350.61. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21207, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 65 gates and 85 wires to a netlist network with 19 inputs and 4 outputs (dfl=1).

63.350.61.1. Executing ABC.
[Time = 0.09 sec.]

63.350.62. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21250, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 64 gates and 92 wires to a netlist network with 27 inputs and 30 outputs (dfl=1).

63.350.62.1. Executing ABC.
[Time = 0.09 sec.]

63.350.63. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21982, asynchronously reset by \u_clkgen.risc_reset
Extracted 64 gates and 112 wires to a netlist network with 48 inputs and 31 outputs (dfl=1).

63.350.63.1. Executing ABC.
[Time = 0.09 sec.]

63.350.64. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22003, asynchronously reset by \u_clkgen.risc_reset
Extracted 63 gates and 111 wires to a netlist network with 48 inputs and 31 outputs (dfl=1).

63.350.64.1. Executing ABC.
[Time = 0.09 sec.]

63.350.65. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 62 gates and 102 wires to a netlist network with 39 inputs and 44 outputs (dfl=1).

63.350.65.1. Executing ABC.
[Time = 0.10 sec.]

63.350.66. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21426, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 61 gates and 84 wires to a netlist network with 23 inputs and 14 outputs (dfl=1).

63.350.66.1. Executing ABC.
[Time = 0.13 sec.]

63.350.67. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21989, asynchronously reset by \u_clkgen.risc_reset
Extracted 61 gates and 107 wires to a netlist network with 46 inputs and 28 outputs (dfl=1).

63.350.67.1. Executing ABC.
[Time = 0.09 sec.]

63.350.68. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21809, asynchronously reset by \u_clkgen.risc_reset
Extracted 60 gates and 127 wires to a netlist network with 67 inputs and 36 outputs (dfl=1).

63.350.68.1. Executing ABC.
[Time = 0.10 sec.]

63.350.69. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21906, asynchronously reset by \u_clkgen.risc_reset
Extracted 58 gates and 93 wires to a netlist network with 35 inputs and 30 outputs (dfl=1).

63.350.69.1. Executing ABC.
[Time = 0.12 sec.]

63.350.70. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21391, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 57 gates and 115 wires to a netlist network with 58 inputs and 55 outputs (dfl=1).

63.350.70.1. Executing ABC.
[Time = 0.08 sec.]

63.350.71. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21996, asynchronously reset by \u_clkgen.risc_reset
Extracted 57 gates and 107 wires to a netlist network with 50 inputs and 19 outputs (dfl=1).

63.350.71.1. Executing ABC.
[Time = 0.13 sec.]

63.350.72. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20942, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 56 gates and 72 wires to a netlist network with 16 inputs and 4 outputs (dfl=1).

63.350.72.1. Executing ABC.
[Time = 0.12 sec.]

63.350.73. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21442, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 55 gates and 79 wires to a netlist network with 23 inputs and 9 outputs (dfl=1).

63.350.73.1. Executing ABC.
[Time = 0.13 sec.]

63.350.74. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21751, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 54 gates and 88 wires to a netlist network with 33 inputs and 9 outputs (dfl=1).

63.350.74.1. Executing ABC.
[Time = 0.11 sec.]

63.350.75. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 53 gates and 86 wires to a netlist network with 32 inputs and 31 outputs (dfl=1).

63.350.75.1. Executing ABC.
[Time = 0.11 sec.]

63.350.76. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21974, asynchronously reset by \u_clkgen.risc_reset
Extracted 50 gates and 87 wires to a netlist network with 36 inputs and 16 outputs (dfl=1).

63.350.76.1. Executing ABC.
[Time = 0.13 sec.]

63.350.77. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22141, asynchronously reset by \u_clkgen.risc_reset
Extracted 48 gates and 80 wires to a netlist network with 32 inputs and 11 outputs (dfl=1).

63.350.77.1. Executing ABC.
[Time = 0.09 sec.]

63.350.78. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20613, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 47 gates and 64 wires to a netlist network with 17 inputs and 28 outputs (dfl=1).

63.350.78.1. Executing ABC.
[Time = 0.09 sec.]

63.350.79. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22172, asynchronously reset by \u_clkgen.risc_reset
Extracted 47 gates and 61 wires to a netlist network with 13 inputs and 47 outputs (dfl=1).

63.350.79.1. Executing ABC.
[Time = 0.09 sec.]

63.350.80. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20749, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 46 gates and 77 wires to a netlist network with 31 inputs and 19 outputs (dfl=1).

63.350.80.1. Executing ABC.
[Time = 0.09 sec.]

63.350.81. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22122, asynchronously reset by \u_clkgen.risc_reset
Extracted 46 gates and 77 wires to a netlist network with 30 inputs and 38 outputs (dfl=1).

63.350.81.1. Executing ABC.
[Time = 0.09 sec.]

63.350.82. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22197, asynchronously reset by \u_clkgen.risc_reset
Extracted 46 gates and 74 wires to a netlist network with 28 inputs and 20 outputs (dfl=1).

63.350.82.1. Executing ABC.
[Time = 0.09 sec.]

63.350.83. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21965, asynchronously reset by \u_clkgen.risc_reset
Extracted 46 gates and 68 wires to a netlist network with 22 inputs and 30 outputs (dfl=1).

63.350.83.1. Executing ABC.
[Time = 0.08 sec.]

63.350.84. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 45 gates and 68 wires to a netlist network with 22 inputs and 34 outputs (dfl=1).

63.350.84.1. Executing ABC.
[Time = 0.09 sec.]

63.350.85. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20693, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 45 gates and 121 wires to a netlist network with 76 inputs and 37 outputs (dfl=1).

63.350.85.1. Executing ABC.
[Time = 0.10 sec.]

63.350.86. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21257, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 45 gates and 66 wires to a netlist network with 20 inputs and 45 outputs (dfl=1).

63.350.86.1. Executing ABC.
[Time = 0.09 sec.]

63.350.87. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 43 gates and 66 wires to a netlist network with 22 inputs and 33 outputs (dfl=1).

63.350.87.1. Executing ABC.
[Time = 0.09 sec.]

63.350.88. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $abc$204592$u_8051_core.oc8051_memory_interface1.dack_i, asynchronously reset by \u_clkgen.risc_reset
Extracted 43 gates and 87 wires to a netlist network with 44 inputs and 18 outputs (dfl=1).

63.350.88.1. Executing ABC.
[Time = 0.09 sec.]

63.350.89. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22112, asynchronously reset by \u_clkgen.risc_reset
Extracted 43 gates and 61 wires to a netlist network with 16 inputs and 10 outputs (dfl=1).

63.350.89.1. Executing ABC.
[Time = 0.11 sec.]

63.350.90. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21340, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 42 gates and 57 wires to a netlist network with 14 inputs and 12 outputs (dfl=1).

63.350.90.1. Executing ABC.
[Time = 0.13 sec.]

63.350.91. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21741, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 42 gates and 59 wires to a netlist network with 16 inputs and 11 outputs (dfl=1).

63.350.91.1. Executing ABC.
[Time = 0.12 sec.]

63.350.92. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by !$auto$simplemap.cc:257:simplemap_eqne$166136, asynchronously reset by \u_clkgen.risc_reset
Extracted 41 gates and 63 wires to a netlist network with 21 inputs and 29 outputs (dfl=1).

63.350.92.1. Executing ABC.
[Time = 0.12 sec.]

63.350.93. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20932, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 41 gates and 58 wires to a netlist network with 17 inputs and 21 outputs (dfl=1).

63.350.93.1. Executing ABC.
[Time = 0.08 sec.]

63.350.94. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21847, asynchronously reset by \u_clkgen.risc_reset
Extracted 40 gates and 80 wires to a netlist network with 40 inputs and 26 outputs (dfl=1).

63.350.94.1. Executing ABC.
[Time = 0.08 sec.]

63.350.95. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y, asynchronously reset by \u_clkgen.risc_reset
Extracted 39 gates and 58 wires to a netlist network with 19 inputs and 34 outputs (dfl=1).

63.350.95.1. Executing ABC.
[Time = 0.06 sec.]

63.350.96. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21358, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 38 gates and 76 wires to a netlist network with 38 inputs and 33 outputs (dfl=1).

63.350.96.1. Executing ABC.
[Time = 0.06 sec.]

63.350.97. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21891, asynchronously reset by \u_clkgen.risc_reset
Extracted 37 gates and 63 wires to a netlist network with 26 inputs and 19 outputs (dfl=1).

63.350.97.1. Executing ABC.
[Time = 0.08 sec.]

63.350.98. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20866
Extracted 36 gates and 106 wires to a netlist network with 70 inputs and 35 outputs (dfl=1).

63.350.98.1. Executing ABC.
[Time = 0.09 sec.]

63.350.99. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21090, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 35 gates and 66 wires to a netlist network with 31 inputs and 19 outputs (dfl=1).

63.350.99.1. Executing ABC.
[Time = 0.08 sec.]

63.350.100. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21952, asynchronously reset by \u_clkgen.risc_reset
Extracted 35 gates and 51 wires to a netlist network with 16 inputs and 21 outputs (dfl=1).

63.350.100.1. Executing ABC.
[Time = 0.09 sec.]

63.350.101. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20764, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 34 gates and 56 wires to a netlist network with 22 inputs and 25 outputs (dfl=1).

63.350.101.1. Executing ABC.
[Time = 0.08 sec.]

63.350.102. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21854, asynchronously reset by \u_clkgen.risc_reset
Extracted 34 gates and 60 wires to a netlist network with 26 inputs and 30 outputs (dfl=1).

63.350.102.1. Executing ABC.
[Time = 0.13 sec.]

63.350.103. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $abc$219314$auto$fsm_map.cc:74:implement_pattern_cache$20415, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 34 gates and 64 wires to a netlist network with 30 inputs and 30 outputs (dfl=1).

63.350.103.1. Executing ABC.
[Time = 0.08 sec.]

63.350.104. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21334, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 34 gates and 40 wires to a netlist network with 5 inputs and 10 outputs (dfl=1).

63.350.104.1. Executing ABC.
[Time = 0.11 sec.]

63.350.105. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20752, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 33 gates and 70 wires to a netlist network with 37 inputs and 33 outputs (dfl=1).

63.350.105.1. Executing ABC.
[Time = 0.08 sec.]

63.350.106. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $abc$204592$lo37, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 33 gates and 40 wires to a netlist network with 6 inputs and 15 outputs (dfl=1).

63.350.106.1. Executing ABC.
[Time = 0.12 sec.]

63.350.107. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 33 gates and 62 wires to a netlist network with 28 inputs and 21 outputs (dfl=1).

63.350.107.1. Executing ABC.
[Time = 0.09 sec.]

63.350.108. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21371, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 29 outputs (dfl=1).

63.350.108.1. Executing ABC.
[Time = 0.07 sec.]

63.350.109. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20624, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 32 gates and 57 wires to a netlist network with 25 inputs and 21 outputs (dfl=1).

63.350.109.1. Executing ABC.
[Time = 0.09 sec.]

63.350.110. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $abc$204592$lo00, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

63.350.110.1. Executing ABC.
[Time = 0.06 sec.]

63.350.111. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 32 gates and 55 wires to a netlist network with 23 inputs and 22 outputs (dfl=1).

63.350.111.1. Executing ABC.
[Time = 0.09 sec.]

63.350.112. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21382, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 29 outputs (dfl=1).

63.350.112.1. Executing ABC.
[Time = 0.07 sec.]

63.350.113. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21071, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 31 gates and 61 wires to a netlist network with 30 inputs and 21 outputs (dfl=1).

63.350.113.1. Executing ABC.
[Time = 0.08 sec.]

63.350.114. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20856
Extracted 28 gates and 41 wires to a netlist network with 12 inputs and 13 outputs (dfl=1).

63.350.114.1. Executing ABC.
[Time = 0.08 sec.]

63.350.115. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$20964, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 28 gates and 49 wires to a netlist network with 20 inputs and 10 outputs (dfl=1).

63.350.115.1. Executing ABC.
[Time = 0.09 sec.]

63.350.116. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !\reset_n
Extracted 28 gates and 36 wires to a netlist network with 7 inputs and 14 outputs (dfl=1).

63.350.116.1. Executing ABC.
[Time = 0.06 sec.]

63.350.117. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 28 gates and 43 wires to a netlist network with 15 inputs and 27 outputs (dfl=1).

63.350.117.1. Executing ABC.
[Time = 0.08 sec.]

63.350.118. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21122, asynchronously reset by !$abc$221058$lo5
Extracted 27 gates and 52 wires to a netlist network with 25 inputs and 20 outputs (dfl=1).

63.350.118.1. Executing ABC.
[Time = 0.11 sec.]

63.350.119. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20978, asynchronously reset by !$abc$221058$lo5
Extracted 27 gates and 35 wires to a netlist network with 8 inputs and 13 outputs (dfl=1).

63.350.119.1. Executing ABC.
[Time = 0.07 sec.]

63.350.120. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 27 gates and 54 wires to a netlist network with 27 inputs and 27 outputs (dfl=1).

63.350.120.1. Executing ABC.
[Time = 0.08 sec.]

63.350.121. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21301, asynchronously reset by !$abc$221058$lo5
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 9 outputs (dfl=1).

63.350.121.1. Executing ABC.
[Time = 0.12 sec.]

63.350.122. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 26 outputs (dfl=1).

63.350.122.1. Executing ABC.
[Time = 0.06 sec.]

63.350.123. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 25 gates and 44 wires to a netlist network with 19 inputs and 25 outputs (dfl=1).

63.350.123.1. Executing ABC.
[Time = 0.06 sec.]

63.350.124. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 25 outputs (dfl=1).

63.350.124.1. Executing ABC.
[Time = 0.10 sec.]

63.350.125. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 25 gates and 44 wires to a netlist network with 19 inputs and 25 outputs (dfl=1).

63.350.125.1. Executing ABC.
[Time = 0.09 sec.]

63.350.126. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 25 gates and 44 wires to a netlist network with 18 inputs and 24 outputs (dfl=1).

63.350.126.1. Executing ABC.
[Time = 0.08 sec.]

63.350.127. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20874, asynchronously reset by !$abc$221058$lo5
Extracted 25 gates and 45 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

63.350.127.1. Executing ABC.
[Time = 0.08 sec.]

63.350.128. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21107, asynchronously reset by !$abc$221058$lo5
Extracted 25 gates and 50 wires to a netlist network with 25 inputs and 20 outputs (dfl=1).

63.350.128.1. Executing ABC.
[Time = 0.08 sec.]

63.350.129. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 25 gates and 47 wires to a netlist network with 21 inputs and 25 outputs (dfl=1).

63.350.129.1. Executing ABC.
[Time = 0.08 sec.]

63.350.130. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 25 outputs (dfl=1).

63.350.130.1. Executing ABC.
[Time = 0.13 sec.]

63.350.131. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 24 gates and 47 wires to a netlist network with 23 inputs and 22 outputs (dfl=1).

63.350.131.1. Executing ABC.
[Time = 0.11 sec.]

63.350.132. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by !$auto$simplemap.cc:128:simplemap_reduce$158052, asynchronously reset by !$abc$221058$lo5
Extracted 23 gates and 42 wires to a netlist network with 19 inputs and 14 outputs (dfl=1).

63.350.132.1. Executing ABC.
[Time = 0.07 sec.]

63.350.133. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22223, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 23 gates and 46 wires to a netlist network with 23 inputs and 21 outputs (dfl=1).

63.350.133.1. Executing ABC.
[Time = 0.10 sec.]

63.350.134. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 23 gates and 38 wires to a netlist network with 14 inputs and 22 outputs (dfl=1).

63.350.134.1. Executing ABC.
[Time = 0.08 sec.]

63.350.135. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22211, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 23 gates and 45 wires to a netlist network with 22 inputs and 21 outputs (dfl=1).

63.350.135.1. Executing ABC.
[Time = 0.09 sec.]

63.350.136. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22229, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 19 outputs (dfl=1).

63.350.136.1. Executing ABC.
[Time = 0.08 sec.]

63.350.137. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 22 gates and 43 wires to a netlist network with 21 inputs and 20 outputs (dfl=1).

63.350.137.1. Executing ABC.
[Time = 0.08 sec.]

63.350.138. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22217, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 22 gates and 44 wires to a netlist network with 22 inputs and 20 outputs (dfl=1).

63.350.138.1. Executing ABC.
[Time = 0.08 sec.]

63.350.139. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22096, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 22 gates and 31 wires to a netlist network with 7 inputs and 11 outputs (dfl=1).

63.350.139.1. Executing ABC.
[Time = 0.08 sec.]

63.350.140. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22200, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 13 outputs (dfl=1).

63.350.140.1. Executing ABC.
[Time = 0.11 sec.]

63.350.141. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21328, asynchronously reset by !$abc$221058$lo5
Extracted 21 gates and 37 wires to a netlist network with 15 inputs and 17 outputs (dfl=1).

63.350.141.1. Executing ABC.
[Time = 0.09 sec.]

63.350.142. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21331, asynchronously reset by !$abc$221058$lo5
Extracted 20 gates and 39 wires to a netlist network with 18 inputs and 6 outputs (dfl=1).

63.350.142.1. Executing ABC.
[Time = 0.09 sec.]

63.350.143. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22207, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 20 gates and 29 wires to a netlist network with 9 inputs and 8 outputs (dfl=1).

63.350.143.1. Executing ABC.
[Time = 0.10 sec.]

63.350.144. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 20 gates and 40 wires to a netlist network with 20 inputs and 19 outputs (dfl=1).

63.350.144.1. Executing ABC.
[Time = 0.07 sec.]

63.350.145. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 20 gates and 37 wires to a netlist network with 17 inputs and 19 outputs (dfl=1).

63.350.145.1. Executing ABC.
[Time = 0.09 sec.]

63.350.146. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21715, asynchronously reset by !$abc$221058$lo5
Extracted 19 gates and 21 wires to a netlist network with 1 inputs and 7 outputs (dfl=1).

63.350.146.1. Executing ABC.
[Time = 0.08 sec.]

63.350.147. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20861
Extracted 19 gates and 30 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

63.350.147.1. Executing ABC.
[Time = 0.09 sec.]

63.350.148. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21930, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 19 gates and 38 wires to a netlist network with 18 inputs and 7 outputs (dfl=1).

63.350.148.1. Executing ABC.
[Time = 0.08 sec.]

63.350.149. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21919, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 19 gates and 36 wires to a netlist network with 16 inputs and 6 outputs (dfl=1).

63.350.149.1. Executing ABC.
[Time = 0.08 sec.]

63.350.150. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21322, asynchronously reset by !$abc$221058$lo5
Extracted 18 gates and 30 wires to a netlist network with 11 inputs and 4 outputs (dfl=1).

63.350.150.1. Executing ABC.
[Time = 0.08 sec.]

63.350.151. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20923, asynchronously reset by !$abc$221058$lo5
Extracted 18 gates and 28 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

63.350.151.1. Executing ABC.
[Time = 0.07 sec.]

63.350.152. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 18 outputs (dfl=1).

63.350.152.1. Executing ABC.
[Time = 0.07 sec.]

63.350.153. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $flatten\u_uart_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:157$2997_Y, asynchronously reset by !$abc$221058$lo5
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 16 outputs (dfl=1).

63.350.153.1. Executing ABC.
[Time = 0.10 sec.]

63.350.154. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_8051_core.intr, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 11 outputs (dfl=1).

63.350.154.1. Executing ABC.
[Time = 0.09 sec.]

63.350.155. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20755, asynchronously reset by !$abc$221058$lo5
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=1).

63.350.155.1. Executing ABC.
[Time = 0.24 sec.]

63.350.156. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21865, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 17 gates and 28 wires to a netlist network with 10 inputs and 7 outputs (dfl=1).

63.350.156.1. Executing ABC.
[Time = 0.31 sec.]

63.350.157. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 17 outputs (dfl=1).

63.350.157.1. Executing ABC.
[Time = 0.25 sec.]

63.350.158. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 14 outputs (dfl=1).

63.350.158.1. Executing ABC.
[Time = 0.22 sec.]

63.350.159. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=1).

63.350.159.1. Executing ABC.
[Time = 0.18 sec.]

63.350.160. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 17 outputs (dfl=1).

63.350.160.1. Executing ABC.
[Time = 0.16 sec.]

63.350.161. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21343, asynchronously reset by !$abc$221058$lo5
Extracted 17 gates and 23 wires to a netlist network with 5 inputs and 13 outputs (dfl=1).

63.350.161.1. Executing ABC.
[Time = 0.15 sec.]

63.350.162. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 17 outputs (dfl=1).

63.350.162.1. Executing ABC.
[Time = 0.14 sec.]

63.350.163. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 17 outputs (dfl=1).

63.350.163.1. Executing ABC.
[Time = 0.13 sec.]

63.350.164. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 17 gates and 29 wires to a netlist network with 11 inputs and 17 outputs (dfl=1).

63.350.164.1. Executing ABC.
[Time = 0.16 sec.]

63.350.165. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 17 outputs (dfl=1).

63.350.165.1. Executing ABC.
[Time = 0.15 sec.]

63.350.166. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 17 gates and 34 wires to a netlist network with 17 inputs and 16 outputs (dfl=1).

63.350.166.1. Executing ABC.
[Time = 0.08 sec.]

63.350.167. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y, asynchronously reset by !$abc$221058$lo5
Extracted 17 gates and 22 wires to a netlist network with 4 inputs and 17 outputs (dfl=1).

63.350.167.1. Executing ABC.
[Time = 0.09 sec.]

63.350.168. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by !$abc$216076$auto$rtlil.cc:2574:NotGate$201814, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 16 gates and 25 wires to a netlist network with 9 inputs and 16 outputs (dfl=1).

63.350.168.1. Executing ABC.
[Time = 0.12 sec.]

63.350.169. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21227, asynchronously reset by !$abc$221058$lo5
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 8 outputs (dfl=1).

63.350.169.1. Executing ABC.
[Time = 0.08 sec.]

63.350.170. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20782, asynchronously reset by !$abc$221058$lo5
Extracted 16 gates and 36 wires to a netlist network with 19 inputs and 9 outputs (dfl=1).

63.350.170.1. Executing ABC.
[Time = 0.08 sec.]

63.350.171. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 15 outputs (dfl=1).

63.350.171.1. Executing ABC.
[Time = 0.06 sec.]

63.350.172. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20881, asynchronously reset by !$abc$221058$lo5
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 11 outputs (dfl=1).

63.350.172.1. Executing ABC.
[Time = 0.08 sec.]

63.350.173. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$218419$lo0, asynchronously reset by !$abc$221058$lo5
Extracted 15 gates and 26 wires to a netlist network with 10 inputs and 6 outputs (dfl=1).

63.350.173.1. Executing ABC.
[Time = 0.09 sec.]

63.350.174. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22220, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 13 outputs (dfl=1).

63.350.174.1. Executing ABC.
[Time = 0.07 sec.]

63.350.175. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22155, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 14 gates and 33 wires to a netlist network with 18 inputs and 14 outputs (dfl=1).

63.350.175.1. Executing ABC.
[Time = 0.08 sec.]

63.350.176. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22037, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 7 outputs (dfl=1).

63.350.176.1. Executing ABC.
[Time = 0.08 sec.]

63.350.177. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22232, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 12 outputs (dfl=1).

63.350.177.1. Executing ABC.
[Time = 0.06 sec.]

63.350.178. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21325, asynchronously reset by !$abc$221058$lo5
Extracted 13 gates and 22 wires to a netlist network with 8 inputs and 3 outputs (dfl=1).

63.350.178.1. Executing ABC.
[Time = 0.10 sec.]

63.350.179. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21230, asynchronously reset by !$abc$221058$lo5
Extracted 13 gates and 26 wires to a netlist network with 12 inputs and 5 outputs (dfl=1).

63.350.179.1. Executing ABC.
[Time = 0.08 sec.]

63.350.180. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by !$auto$simplemap.cc:257:simplemap_eqne$166121, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 13 gates and 17 wires to a netlist network with 4 inputs and 10 outputs (dfl=1).

63.350.180.1. Executing ABC.
[Time = 0.06 sec.]

63.350.181. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22046, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 7 outputs (dfl=1).

63.350.181.1. Executing ABC.
[Time = 0.08 sec.]

63.350.182. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22226, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 10 outputs (dfl=1).

63.350.182.1. Executing ABC.
[Time = 0.11 sec.]

63.350.183. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22158, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 6 outputs (dfl=1).

63.350.183.1. Executing ABC.
[Time = 0.14 sec.]

63.350.184. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20895, asynchronously reset by !$abc$221058$lo5
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 3 outputs (dfl=1).

63.350.184.1. Executing ABC.
[Time = 0.10 sec.]

63.350.185. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 11 outputs (dfl=1).

63.350.185.1. Executing ABC.
[Time = 0.12 sec.]

63.350.186. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20815, asynchronously reset by !$abc$221058$lo5
Extracted 12 gates and 25 wires to a netlist network with 11 inputs and 11 outputs (dfl=1).

63.350.186.1. Executing ABC.
[Time = 1.25 sec.]

63.350.187. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22060, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 6 outputs (dfl=1).

63.350.187.1. Executing ABC.
[Time = 0.09 sec.]

63.350.188. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22016, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 7 outputs (dfl=1).

63.350.188.1. Executing ABC.
[Time = 0.09 sec.]

63.350.189. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21032, asynchronously reset by !$abc$221058$lo5
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 3 outputs (dfl=1).

63.350.189.1. Executing ABC.
[Time = 0.06 sec.]

63.350.190. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21304, asynchronously reset by !$abc$221058$lo5
Extracted 11 gates and 14 wires to a netlist network with 2 inputs and 4 outputs (dfl=1).

63.350.190.1. Executing ABC.
[Time = 0.11 sec.]

63.350.191. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22214, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

63.350.191.1. Executing ABC.
[Time = 0.07 sec.]

63.350.192. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22100, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 8 outputs (dfl=1).

63.350.192.1. Executing ABC.
[Time = 0.06 sec.]

63.350.193. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$221058$lo5
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

63.350.193.1. Executing ABC.
[Time = 0.07 sec.]

63.350.194. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20492, asynchronously reset by !$abc$221058$lo5
Extracted 10 gates and 10 wires to a netlist network with 0 inputs and 4 outputs (dfl=1).

63.350.194.1. Executing ABC.
[Time = 0.07 sec.]

63.350.195. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20437, asynchronously reset by !$abc$221058$lo5
Extracted 10 gates and 10 wires to a netlist network with 0 inputs and 4 outputs (dfl=1).

63.350.195.1. Executing ABC.
[Time = 0.07 sec.]

63.350.196. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y, asynchronously reset by !$abc$221058$lo5
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

63.350.196.1. Executing ABC.
[Time = 0.07 sec.]

63.350.197. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20985, asynchronously reset by !$abc$221058$lo5
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 5 outputs (dfl=1).

63.350.197.1. Executing ABC.
[Time = 0.09 sec.]

63.350.198. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21236, asynchronously reset by !$abc$221058$lo5
Extracted 10 gates and 19 wires to a netlist network with 8 inputs and 6 outputs (dfl=1).

63.350.198.1. Executing ABC.
[Time = 0.08 sec.]

63.350.199. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21309, asynchronously reset by !$abc$221058$lo5
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs (dfl=1).

63.350.199.1. Executing ABC.
[Time = 0.08 sec.]

63.350.200. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21806, asynchronously reset by !\reset_n
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 3 outputs (dfl=1).

63.350.200.1. Executing ABC.
[Time = 0.06 sec.]

63.350.201. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20910, asynchronously reset by !$abc$221058$lo5
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 8 outputs (dfl=1).

63.350.201.1. Executing ABC.
[Time = 0.07 sec.]

63.350.202. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$215748$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21971, asynchronously reset by $abc$221058$u_clkgen.risc_reset
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 5 outputs (dfl=1).

63.350.202.1. Executing ABC.
[Time = 0.07 sec.]

63.351. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~879 debug messages>

63.352. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~621 debug messages>
Removed a total of 207 cells.

63.353. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.354. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.355. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.356. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$204592$auto$blifparse.cc:381:parse_blif$206085 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$206084
        $abc$204592$auto$blifparse.cc:381:parse_blif$206083

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$204592$auto$blifparse.cc:381:parse_blif$206112 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$206108
        $abc$204592$auto$blifparse.cc:381:parse_blif$206111

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$215957$auto$blifparse.cc:381:parse_blif$216055 in front of them:
        $abc$215957$auto$blifparse.cc:381:parse_blif$216054
        $abc$215957$auto$blifparse.cc:381:parse_blif$216052

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$215957$auto$blifparse.cc:381:parse_blif$216032 in front of them:
        $abc$215957$auto$blifparse.cc:381:parse_blif$216031
        $abc$215957$auto$blifparse.cc:381:parse_blif$216029

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$218491$auto$blifparse.cc:381:parse_blif$218533 in front of them:
        $abc$218491$auto$blifparse.cc:381:parse_blif$218532
        $abc$218491$auto$blifparse.cc:381:parse_blif$218531

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219827 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205617
        $abc$204592$auto$blifparse.cc:381:parse_blif$205665

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219828 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205649
        $abc$204592$auto$blifparse.cc:381:parse_blif$205633

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$218922$auto$blifparse.cc:381:parse_blif$218969 in front of them:
        $abc$218922$auto$blifparse.cc:381:parse_blif$218968
        $abc$218922$auto$blifparse.cc:381:parse_blif$218966

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$215957$auto$blifparse.cc:381:parse_blif$216026 in front of them:
        $abc$215957$auto$blifparse.cc:381:parse_blif$216025
        $abc$215957$auto$blifparse.cc:381:parse_blif$216024

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$217914$auto$blifparse.cc:381:parse_blif$217985 in front of them:
        $abc$217914$auto$blifparse.cc:381:parse_blif$217984
        $abc$217914$auto$blifparse.cc:381:parse_blif$217982

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$217914$auto$blifparse.cc:381:parse_blif$217980 in front of them:
        $abc$217914$auto$blifparse.cc:381:parse_blif$217979
        $abc$217914$auto$blifparse.cc:381:parse_blif$217976

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219808 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205629
        $abc$204592$auto$blifparse.cc:381:parse_blif$205677

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219821 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205621
        $abc$204592$auto$blifparse.cc:381:parse_blif$205669

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219831 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205647
        $abc$204592$auto$blifparse.cc:381:parse_blif$205631

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219818 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205623
        $abc$204592$auto$blifparse.cc:381:parse_blif$205671

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219812 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205627
        $abc$204592$auto$blifparse.cc:381:parse_blif$205675

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219810 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205661
        $abc$204592$auto$blifparse.cc:381:parse_blif$205645

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219830 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205615
        $abc$204592$auto$blifparse.cc:381:parse_blif$205663

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219816 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205657
        $abc$204592$auto$blifparse.cc:381:parse_blif$205641

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219819 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205655
        $abc$204592$auto$blifparse.cc:381:parse_blif$205639

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219815 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205625
        $abc$204592$auto$blifparse.cc:381:parse_blif$205673

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219813 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205659
        $abc$204592$auto$blifparse.cc:381:parse_blif$205643

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$223014$auto$blifparse.cc:381:parse_blif$223022 in front of them:
        $abc$223014$auto$blifparse.cc:381:parse_blif$223021
        $abc$223014$auto$blifparse.cc:381:parse_blif$223019

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219512$auto$blifparse.cc:381:parse_blif$219551 in front of them:
        $abc$219512$auto$blifparse.cc:381:parse_blif$219550
        $abc$219512$auto$blifparse.cc:381:parse_blif$219549

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219824 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205619
        $abc$204592$auto$blifparse.cc:381:parse_blif$205667

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219822 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205653
        $abc$204592$auto$blifparse.cc:381:parse_blif$205637

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219825 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205651
        $abc$204592$auto$blifparse.cc:381:parse_blif$205635

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$222236$auto$blifparse.cc:381:parse_blif$222251 in front of them:
        $abc$222236$auto$blifparse.cc:381:parse_blif$222250
        $abc$222236$auto$blifparse.cc:381:parse_blif$222248

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$218922$auto$blifparse.cc:381:parse_blif$218964 in front of them:
        $abc$218922$auto$blifparse.cc:381:parse_blif$218963
        $abc$218922$auto$blifparse.cc:381:parse_blif$218962

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$218491$auto$blifparse.cc:381:parse_blif$218538 in front of them:
        $abc$218491$auto$blifparse.cc:381:parse_blif$218537
        $abc$218491$auto$blifparse.cc:381:parse_blif$218535

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$217914$auto$blifparse.cc:381:parse_blif$217950 in front of them:
        $abc$217914$auto$blifparse.cc:381:parse_blif$217949
        $abc$217914$auto$blifparse.cc:381:parse_blif$217947

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$215325$auto$blifparse.cc:381:parse_blif$215403 in front of them:
        $abc$215325$auto$blifparse.cc:381:parse_blif$215402
        $abc$215325$auto$blifparse.cc:381:parse_blif$215400

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$217914$auto$blifparse.cc:381:parse_blif$217945 in front of them:
        $abc$217914$auto$blifparse.cc:381:parse_blif$217944
        $abc$217914$auto$blifparse.cc:381:parse_blif$217943

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$215325$auto$blifparse.cc:381:parse_blif$215436 in front of them:
        $abc$215325$auto$blifparse.cc:381:parse_blif$215435
        $abc$215325$auto$blifparse.cc:381:parse_blif$215433

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$217914$auto$blifparse.cc:381:parse_blif$217973 in front of them:
        $abc$217914$auto$blifparse.cc:381:parse_blif$217972
        $abc$217914$auto$blifparse.cc:381:parse_blif$217970

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$217914$auto$blifparse.cc:381:parse_blif$217961 in front of them:
        $abc$217914$auto$blifparse.cc:381:parse_blif$217960
        $abc$217914$auto$blifparse.cc:381:parse_blif$217958

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$222236$auto$blifparse.cc:381:parse_blif$222244 in front of them:
        $abc$222236$auto$blifparse.cc:381:parse_blif$222243
        $abc$222236$auto$blifparse.cc:381:parse_blif$222241

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$207647$auto$blifparse.cc:381:parse_blif$207759 in front of them:
        $abc$207647$auto$blifparse.cc:381:parse_blif$207758
        $abc$207647$auto$blifparse.cc:381:parse_blif$207757

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$214824$auto$blifparse.cc:381:parse_blif$214923 in front of them:
        $abc$214824$auto$blifparse.cc:381:parse_blif$214922
        $abc$214824$auto$blifparse.cc:381:parse_blif$214921

63.357. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$202179$auto$blifparse.cc:362:parse_blif$202270 ($_DFF_PN0_) from module turbo8051 (D = $abc$202179$new_n3548_, Q = $abc$202179$lo090).
Adding EN signal on $abc$202179$auto$blifparse.cc:362:parse_blif$202269 ($_DFF_PN0_) from module turbo8051 (D = $abc$202179$new_n3546_, Q = $abc$202179$lo089).
Adding EN signal on $abc$202179$auto$blifparse.cc:362:parse_blif$202265 ($_DFF_PN0_) from module turbo8051 (D = $abc$202179$new_n3473_, Q = $abc$202179$lo085).
Adding EN signal on $abc$202179$auto$blifparse.cc:362:parse_blif$202264 ($_DFF_PN0_) from module turbo8051 (D = $abc$202179$new_n3469_, Q = $abc$202179$lo084).
Adding EN signal on $abc$202179$auto$blifparse.cc:362:parse_blif$202263 ($_DFF_PN0_) from module turbo8051 (D = $abc$202179$new_n3459_, Q = $abc$202179$lo083).
Adding EN signal on $abc$202179$auto$blifparse.cc:362:parse_blif$202253 ($_DFF_PN0_) from module turbo8051 (D = $abc$202179$new_n3441_, Q = $abc$202179$lo073).
Adding EN signal on $abc$202179$auto$blifparse.cc:362:parse_blif$202252 ($_DFF_PN0_) from module turbo8051 (D = $abc$202179$new_n3430_, Q = $abc$202179$lo072).
Adding EN signal on $abc$217792$auto$blifparse.cc:362:parse_blif$217793 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$217792$li0_li0, Q = $abc$217792$lo0).
Adding EN signal on $abc$214188$auto$blifparse.cc:362:parse_blif$214190 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$214188$new_n256_, Q = $abc$214188$lo1).
Adding EN signal on $abc$214188$auto$blifparse.cc:362:parse_blif$214189 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$214188$new_n252_, Q = $abc$214188$lo0).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208300 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo012).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208299 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo011).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208298 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo010).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208297 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo009).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208296 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo008).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208295 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo007).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208294 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo006).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208293 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo005).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208292 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo004).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208291 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo003).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208290 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo002).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208289 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo001).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208288 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo000).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206732 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo401).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208488 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo200).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206689 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo358).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208493 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo205).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208569 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo281).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208456 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo168).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206660 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo329).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208319 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo031).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206631 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo300).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206694 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo363).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208559 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo271).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208539 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo251).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206713 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo382).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206661 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo330).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206695 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo364).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208558 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo270).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208538 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo250).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208429 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo141).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208411 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo123).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208448 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo160).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208509 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo221).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208443 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo155).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206677 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo346).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206663 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo332).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206716 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo385).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208440 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo152).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208335 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo047).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206658 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo327).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206655 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo324).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206701 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo370).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206699 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo368).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206698 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo367).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206704 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo373).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206703 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo372).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206702 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo371).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206724 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo393).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206653 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo322).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208483 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo195).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206718 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo387).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206723 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo392).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206648 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo317).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206717 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo386).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208499 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo211).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208500 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo212).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206714 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo383).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208487 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo199).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206666 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo335).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208449 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo161).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208514 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo226).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206731 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo400).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206710 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo379).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206712 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo381).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206727 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo396).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206709 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo378).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206711 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo380).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206657 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo326).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206635 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo304).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208428 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo140).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208412 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo124).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206670 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo339).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208408 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo120).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208515 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo227).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208438 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo150).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208352 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo064).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208437 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo149).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208351 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo063).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208434 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo146).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206720 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo389).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206637 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo306).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208435 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo147).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208439 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo151).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206739 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo408).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206651 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo320).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206646 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo315).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206636 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo305).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206656 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo325).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208349 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo061).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206641 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo310).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208507 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo219).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206705 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo374).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206708 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo377).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206654 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo323).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206707 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo376).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208341 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo053).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208339 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo051).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208529 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo241).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206688 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo357).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206719 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo388).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206697 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo366).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208459 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo171).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206686 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo355).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206662 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo331).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208517 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo229).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208518 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo230).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208475 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo187).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208460 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo172).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208420 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo132).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208418 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo130).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208548 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo260).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208547 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo259).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208345 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo057).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208451 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo163).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208502 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo214).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208530 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo242).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208453 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo165).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206733 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo402).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206721 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo390).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208405 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo117).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206735 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo404).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208407 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo119).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206665 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo334).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206664 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo333).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206700 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo369).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206746 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo415).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206745 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo414).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206748 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo417).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206747 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo416).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206750 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo419).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206749 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo418).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206741 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo410).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206740 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo409).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206743 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo412).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206742 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo411).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206744 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo413).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208474 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo186).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206628 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo297).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206685 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo354).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206690 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo359).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206687 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo356).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206647 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo316).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208301 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo013).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208302 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo014).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206630 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo299).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208491 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo203).
Adding EN signal on $abc$217792$auto$blifparse.cc:362:parse_blif$217798 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$217792$li5_li5, Q = $abc$217792$lo5).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208403 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo115).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208404 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo116).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208402 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo114).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208353 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo065).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208354 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo066).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208356 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo068).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208332 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo044).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208330 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo042).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208334 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo046).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208333 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo045).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208331 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo043).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208305 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo017).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208306 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo018).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208307 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo019).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208355 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo067).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208357 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo069).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208462 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo174).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208391 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo103).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208388 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo100).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208382 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo094).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208378 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo090).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208461 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo173).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208468 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo180).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208383 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo095).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208379 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo091).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208364 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo076).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208366 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo078).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208369 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo081).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208371 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo083).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208320 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo032).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208390 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo102).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208386 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo098).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208380 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo092).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208470 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo182).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208387 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo099).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208381 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo093).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208376 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo088).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208365 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo077).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208367 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo079).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208370 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo082).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208372 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo084).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208325 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo037).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208324 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo036).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208322 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo034).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208321 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo033).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208361 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo073).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208323 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo035).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208328 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo040).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208344 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo056).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208342 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo054).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208340 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo052).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208348 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo060).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208336 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo048).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208337 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo049).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208303 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo015).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206753 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo422).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208560 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo272).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208557 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo269).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206754 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo423).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208561 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo273).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206692 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo361).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208397 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo109).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208446 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo158).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208447 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo159).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208362 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo074).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208394 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo106).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208395 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo107).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208496 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo208).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208554 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo266).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206715 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo384).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206671 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo340).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206675 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo344).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206672 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo341).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208311 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo023).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208479 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo191).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208566 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo278).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206726 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo395).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206650 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo319).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206691 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo360).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208315 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo027).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208316 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo028).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208317 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo029).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208318 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo030).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208308 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo020).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208312 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo024).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208304 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo016).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206693 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo362).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208477 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo189).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208478 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo190).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206696 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo365).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206632 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo301).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206669 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo338).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206679 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo348).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206678 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo347).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206676 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo345).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206643 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo312).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206667 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo336).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206634 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo303).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206642 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo311).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208471 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo183).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206644 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo313).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206668 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo337).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206629 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo298).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206674 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo343).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206673 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo342).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206683 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo352).
Adding EN signal on $abc$217792$auto$blifparse.cc:362:parse_blif$217795 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$217792$li2_li2, Q = $abc$217792$lo2).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208441 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo153).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208498 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo210).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208454 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo166).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206633 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo302).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206755 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo424).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208452 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo164).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208436 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo148).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208536 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo248).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208537 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo249).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208430 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo142).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208572 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo284).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208419 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo131).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208513 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo225).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208409 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo121).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206649 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo318).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206639 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo308).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208551 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo263).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208552 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo264).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208432 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo144).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208359 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo071).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208358 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo070).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208346 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo058).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208425 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo137).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208563 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo275).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208489 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo201).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208506 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo218).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208485 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo197).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208490 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo202).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208494 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo206).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208495 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo207).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208416 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo128).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208525 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo237).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208486 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo198).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208504 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo216).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208505 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo217).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208550 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo262).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208417 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo129).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208526 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo238).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208521 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo233).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208522 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo234).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208519 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo231).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208520 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo232).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208523 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo235).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206730 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo399).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206738 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo407).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206684 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo353).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206640 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo309).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206645 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo314).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206682 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo351).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206681 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo350).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206680 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo349).
Adding EN signal on $abc$217792$auto$blifparse.cc:362:parse_blif$217796 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$217792$li3_li3, Q = $abc$217792$lo3).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208314 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo026).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208373 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo085).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208398 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo110).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208360 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo072).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208469 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo181).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208472 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo184).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208363 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo075).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208392 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo104).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208393 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo105).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208568 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo280).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208497 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo209).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208413 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo125).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208427 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo139).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208444 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo156).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208400 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo112).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208510 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo222).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208464 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo176).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208480 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo192).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208481 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo193).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206736 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo405).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208482 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo194).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206729 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo398).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208350 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo062).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208410 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo122).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208534 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo246).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208309 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo021).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208313 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo025).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208310 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo022).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206752 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo421).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208541 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo253).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208544 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo256).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208426 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo138).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208542 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo254).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208501 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo213).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206728 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[4], Q = $abc$206330$lo397).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206725 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[1], Q = $abc$206330$lo394).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208492 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo204).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206652 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[0], Q = $abc$206330$lo321).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208347 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo059).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206751 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[3], Q = $abc$206330$lo420).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208556 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo268).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208543 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo255).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208414 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo126).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208423 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo135).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208415 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo127).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208424 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo136).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208524 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo236).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208450 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo162).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208545 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo257).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208466 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo178).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208503 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo215).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208533 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo245).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208553 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo265).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208546 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo258).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208512 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo224).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208565 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo277).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208535 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo247).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208532 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo244).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208431 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo143).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208567 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo279).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208570 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo282).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208564 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo276).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208571 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo283).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208401 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo113).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208329 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo041).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208531 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo243).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208562 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo274).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208527 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo239).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208574 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo286).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208549 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo261).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208516 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo228).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208465 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo177).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208476 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo188).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208442 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo154).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208433 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo145).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208445 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo157).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208511 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo223).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208458 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo170).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208455 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo167).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208528 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo240).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208573 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo285).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208374 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo086).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208377 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo089).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208463 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo175).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208375 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo087).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208389 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo101).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208457 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo169).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208399 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo111).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208368 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo080).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208384 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo096).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208385 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo097).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208396 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo108).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208327 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo49, Q = $abc$208287$lo039).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208540 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo46, Q = $abc$208287$lo252).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208484 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo196).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208422 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo134).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208467 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo179).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208326 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo48, Q = $abc$208287$lo038).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208421 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo53, Q = $abc$208287$lo133).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208343 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo055).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208575 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo54, Q = $abc$208287$lo287).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208508 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo50, Q = $abc$208287$lo220).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206659 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[7], Q = $abc$206330$lo328).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208338 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo050).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208555 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo52, Q = $abc$208287$lo267).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208473 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo51, Q = $abc$208287$lo185).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206722 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo391).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206638 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo307).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206737 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[5], Q = $abc$206330$lo406).
Adding EN signal on $abc$208287$auto$blifparse.cc:362:parse_blif$208406 ($_DFF_P_) from module turbo8051 (D = $abc$208287$abc$207647$lo47, Q = $abc$208287$lo118).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206734 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[2], Q = $abc$206330$lo403).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206706 ($_DFF_P_) from module turbo8051 (D = $abc$206330$u_uart_core.u_txfifo.wr_data[6], Q = $abc$206330$lo375).
[#visit=2785, #solve=0, #remove=0, time=0.29 sec.]

63.358. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 434 unused cells and 24514 unused wires.
<suppressed ~569 debug messages>

63.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~74 debug messages>

63.360. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

63.361. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.362. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~87 debug messages>
Removed a total of 29 cells.

63.363. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$215325$auto$blifparse.cc:381:parse_blif$215437 in front of them:
        $abc$215325$auto$blifparse.cc:381:parse_blif$215435
        $abc$215325$auto$blifparse.cc:381:parse_blif$215431

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219811 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205661
        $abc$204592$auto$blifparse.cc:381:parse_blif$205629

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219814 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205659
        $abc$204592$auto$blifparse.cc:381:parse_blif$205627

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219817 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205657
        $abc$204592$auto$blifparse.cc:381:parse_blif$205625

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219820 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205655
        $abc$204592$auto$blifparse.cc:381:parse_blif$205623

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219823 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205653
        $abc$204592$auto$blifparse.cc:381:parse_blif$205621

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219826 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205651
        $abc$204592$auto$blifparse.cc:381:parse_blif$205619

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219829 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205649
        $abc$204592$auto$blifparse.cc:381:parse_blif$205617

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$219789$auto$blifparse.cc:381:parse_blif$219832 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$205647
        $abc$204592$auto$blifparse.cc:381:parse_blif$205615

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$222236$auto$blifparse.cc:381:parse_blif$222247 in front of them:
        $abc$222236$auto$blifparse.cc:381:parse_blif$222246
        $abc$222236$auto$blifparse.cc:381:parse_blif$222243

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$222236$auto$blifparse.cc:381:parse_blif$222254 in front of them:
        $abc$222236$auto$blifparse.cc:381:parse_blif$222253
        $abc$222236$auto$blifparse.cc:381:parse_blif$222250

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$223446 in front of them:
        $abc$204592$auto$blifparse.cc:381:parse_blif$206099
        $abc$204592$auto$blifparse.cc:381:parse_blif$206110

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$223470 in front of them:
        $abc$217914$auto$blifparse.cc:381:parse_blif$217983
        $abc$217914$auto$blifparse.cc:381:parse_blif$217981

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$223509 in front of them:
        $abc$223014$auto$blifparse.cc:381:parse_blif$223020
        $abc$223014$auto$blifparse.cc:381:parse_blif$223018

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$223533 in front of them:
        $abc$217914$auto$blifparse.cc:381:parse_blif$217948
        $abc$217914$auto$blifparse.cc:381:parse_blif$217946

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$223551 in front of them:
        $abc$222236$auto$blifparse.cc:381:parse_blif$222242
        $abc$222033$auto$blifparse.cc:381:parse_blif$222046

63.364. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215068 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[9] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215067 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[9] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215066 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[9] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215065 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[9] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215064 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[9] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215063 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[9] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215062 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[9] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215061 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[9] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215060 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[8] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215059 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[8] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215058 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[8] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215057 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[8] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215056 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[8] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215055 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[8] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215054 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[8] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215053 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[8] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215052 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[7] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215051 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[7] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215050 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[7] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215049 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[7] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215048 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[7] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215047 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[7] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215046 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[7] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215045 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[7] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215044 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[6] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215043 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[6] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215042 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[6] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215041 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[6] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215040 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[6] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215039 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[6] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215038 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[6] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215037 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[6] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215036 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[5] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215035 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[5] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215034 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[5] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215033 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[5] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215032 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[5] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215031 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[5] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215030 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[5] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215029 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[5] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215028 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[4] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215027 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[4] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215026 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[4] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215025 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[4] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215024 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[4] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215023 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[4] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215022 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[4] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215021 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[4] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215020 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[3] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215019 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[3] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215018 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[3] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215017 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[3] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215016 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[3] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215015 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[3] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215014 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[3] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215013 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[3] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215012 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[2] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215011 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[2] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215010 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[2] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215009 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[2] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215008 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[2] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215007 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[2] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215006 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[2] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215005 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[2] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215004 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[1] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215003 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[1] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215002 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[1] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215001 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[1] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$215000 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[1] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214999 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[1] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214998 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[1] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214997 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[1] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214996 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[15] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214995 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[15] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214994 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[15] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214993 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[15] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214992 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[15] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214991 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[15] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214990 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[15] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214989 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[15] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214988 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[14] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214987 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[14] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214986 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[14] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214985 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[14] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214984 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[14] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214983 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[14] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214982 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[14] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214981 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[14] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214980 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[13] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214979 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[13] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214978 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[13] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214977 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[13] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214976 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[13] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214975 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[13] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214974 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[13] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214973 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[13] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214972 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[12] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214971 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[12] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214970 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[12] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214969 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[12] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214968 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[12] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214967 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[12] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214966 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[12] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214965 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[12] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214964 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[11] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214963 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[11] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214962 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[11] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214961 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[11] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214960 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[11] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214959 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[11] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214958 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[11] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214957 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[11] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214956 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[10] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214955 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[10] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214954 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[10] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214953 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[10] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214952 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[10] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214951 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[10] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214950 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[10] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214949 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[10] [0]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214948 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[0] [7]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214947 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[0] [6]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214946 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[0] [5]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214945 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[0] [4]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214944 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[0] [3]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214943 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[0] [2]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214942 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[0] [1]).
Adding EN signal on $abc$214940$auto$blifparse.cc:362:parse_blif$214941 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[0] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206627 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[9] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206626 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[9] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206625 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[9] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206624 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[9] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206623 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[9] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206622 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[9] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206621 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[9] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206620 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[9] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206619 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[9] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206618 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[8] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206617 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[8] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206616 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[8] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206615 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[8] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206614 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[8] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206613 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[8] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206612 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[8] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206611 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[8] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206610 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[8] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206609 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[7] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206608 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[7] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206607 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[7] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206606 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[7] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206605 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[7] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206604 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[7] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206603 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[7] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206602 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[7] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206601 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[7] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206600 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[6] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206599 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[6] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206598 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[6] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206597 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[6] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206596 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[6] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206595 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[6] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206594 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[6] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206593 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[6] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206592 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[6] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206591 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[5] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206590 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[5] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206589 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[5] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206588 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[5] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206587 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[5] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206586 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[5] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206585 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[5] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206584 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[5] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206583 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[5] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206582 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[4] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206581 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[4] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206580 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[4] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206579 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[4] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206578 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[4] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206577 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[4] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206576 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[4] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206575 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[4] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206574 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[4] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206573 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[3] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206572 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[3] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206571 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[3] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206570 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[3] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206569 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[3] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206568 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[3] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206567 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[3] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206566 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[3] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206565 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[3] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206564 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[31] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206563 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[31] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206562 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[31] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206561 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[31] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206560 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[31] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206559 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[31] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206558 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[31] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206557 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[31] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206556 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[31] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206555 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[30] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206554 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[30] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206553 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[30] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206552 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[30] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206551 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[30] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206550 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[30] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206549 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[30] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206548 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[30] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206547 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[30] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206546 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[2] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206545 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[2] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206544 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[2] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206543 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[2] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206542 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[2] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206541 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[2] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206540 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[2] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206539 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[2] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206538 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[2] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206537 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[29] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206536 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[29] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206535 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[29] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206534 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[29] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206533 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[29] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206532 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[29] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206531 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[29] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206530 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[29] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206529 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[29] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206528 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[28] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206527 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[28] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206526 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[28] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206525 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[28] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206524 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[28] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206523 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[28] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206522 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[28] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206521 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[28] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206520 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[28] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206519 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[27] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206518 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[27] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206517 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[27] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206516 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[27] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206515 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[27] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206514 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[27] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206513 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[27] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206512 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[27] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206511 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[27] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206510 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[26] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206509 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[26] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206508 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[26] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206507 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[26] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206506 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[26] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206505 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[26] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206504 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[26] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206503 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[26] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206502 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[26] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206501 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[25] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206500 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[25] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206499 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[25] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206498 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[25] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206497 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[25] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206496 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[25] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206495 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[25] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206494 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[25] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206493 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[25] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206492 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[24] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206491 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[24] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206490 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[24] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206489 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[24] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206488 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[24] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206487 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[24] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206486 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[24] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206485 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[24] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206484 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[24] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206483 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[23] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206482 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[23] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206481 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[23] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206480 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[23] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206479 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[23] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206478 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[23] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206477 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[23] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206476 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[23] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206475 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[23] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206474 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[22] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206473 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[22] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206472 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[22] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206471 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[22] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206470 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[22] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206469 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[22] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206468 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[22] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206467 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[22] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206466 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[22] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206465 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[21] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206464 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[21] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206463 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[21] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206462 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[21] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206461 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[21] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206460 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[21] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206459 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[21] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206458 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[21] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206457 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[21] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206456 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[20] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206455 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[20] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206454 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[20] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206453 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[20] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206452 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[20] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206451 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[20] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206450 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[20] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206449 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[20] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206448 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[20] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206447 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[1] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206446 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[1] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206445 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[1] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206444 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[1] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206443 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[1] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206442 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[1] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206441 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[1] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206440 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[1] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206439 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[1] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206438 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[19] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206437 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[19] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206436 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[19] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206435 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[19] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206434 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[19] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206433 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[19] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206432 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[19] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206431 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[19] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206430 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[19] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206429 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[18] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206428 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[18] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206427 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[18] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206426 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[18] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206425 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[18] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206424 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[18] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206423 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[18] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206422 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[18] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206421 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[18] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206420 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[17] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206419 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[17] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206418 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[17] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206417 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[17] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206416 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[17] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206415 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[17] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206414 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[17] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206413 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[17] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206412 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[17] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206411 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[16] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206410 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[16] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206409 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[16] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206408 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[16] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206407 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[16] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206406 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[16] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206405 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[16] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206404 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[16] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206403 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[16] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206402 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[15] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206401 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[15] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206400 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[15] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206399 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[15] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206398 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[15] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206397 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[15] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206396 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[15] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206395 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[15] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206394 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[15] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206393 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[14] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206392 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[14] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206391 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[14] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206390 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[14] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206389 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[14] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206388 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[14] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206387 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[14] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206386 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[14] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206385 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[14] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206384 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[13] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206383 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[13] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206382 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[13] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206381 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[13] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206380 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[13] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206379 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[13] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206378 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[13] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206377 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[13] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206376 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[13] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206375 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[12] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206374 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[12] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206373 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[12] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206372 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[12] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206371 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[12] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206370 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[12] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206369 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[12] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206368 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[12] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206367 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[12] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206366 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[11] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206365 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[11] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206364 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[11] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206363 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[11] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206362 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[11] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206361 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[11] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206360 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[11] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206359 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[11] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206358 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[11] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206357 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[10] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206356 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[10] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206355 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[10] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206354 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[10] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206353 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[10] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206352 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[10] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206351 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[10] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206350 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[10] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206349 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[10] [0]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206348 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[0] [8]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206347 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[0] [7]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206346 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[0] [6]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206345 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[0] [5]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206344 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[0] [4]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206343 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[0] [3]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206342 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[0] [2]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206341 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[0] [1]).
Adding EN signal on $abc$206330$auto$blifparse.cc:362:parse_blif$206340 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[0] [0]).
[#visit=2785, #solve=0, #remove=0, time=0.36 sec.]

63.365. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 416 unused cells and 521 unused wires.
<suppressed ~417 debug messages>

63.366. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~16 debug messages>

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

63.367. Executing ABC pass (technology mapping using ABC).

63.367.1. Summary of detected clock domains:
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20720, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20742, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20871, arst={ }, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20888, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[9][0][0]$y$148646, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[8][0][0]$y$148640, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[7][0][0]$y$148630, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[6][0][0]$y$148624, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[5][0][0]$y$148618, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[4][0][0]$y$148612, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[3][0][0]$y$148602, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[2][0][0]$y$148594, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[1][0][0]$y$148584, arst={ }, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[15][0][0]$y$148684, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[14][0][0]$y$148678, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[13][0][0]$y$148672, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[12][0][0]$y$148666, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[11][0][0]$y$148658, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[10][0][0]$y$148652, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[0][0][0]$y$148574, arst={ }, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20954, arst=!\u_clkgen.gen_resetn, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20957, arst=!\u_clkgen.gen_resetn, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20960, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.shift_out, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21005, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20975, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21017, arst={ }, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21043, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21052, arst=!\u_clkgen.gen_resetn, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20994, arst=!\u_clkgen.gen_resetn, srst={ }
  32 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21157, arst=!\u_clkgen.gen_resetn, srst={ }
  35 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[9][0][0]$y$148331, arst={ }, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[7][0][0]$y$148313, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[5][0][0]$y$148301, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295, arst={ }, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[3][0][0]$y$148285, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[31][0][0]$y$148479, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[29][0][0]$y$148467, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461, arst={ }, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[27][0][0]$y$148453, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[25][0][0]$y$148441, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[23][0][0]$y$148425, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[21][0][0]$y$148413, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[1][0][0]$y$148267, arst={ }, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[19][0][0]$y$148399, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[17][0][0]$y$148387, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[15][0][0]$y$148369, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[13][0][0]$y$148357, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[11][0][0]$y$148343, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257, arst={ }, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21291, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21273, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21270, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21284, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21276, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21260, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21298, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21445, arst=!\u_clkgen.gen_resetn, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21536, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21539, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21542, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21545, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21548, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21551, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21557, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21718, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21709, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21712, arst=!\u_clkgen.gen_resetn, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21731, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21785, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21791, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21778, arst=!\u_clkgen.gen_resetn, srst={ }
  6 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21826, arst=!$abc$221058$lo6, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21812, arst=!$abc$221058$lo6, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21816, arst=!$abc$221058$lo6, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22040, arst=!$abc$221058$lo6, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22043, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22023, arst=!$abc$221058$lo6, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22030, arst=!$abc$221058$lo6, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22049, arst=!$abc$221058$lo6, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22071, arst=!$abc$221058$lo6, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22188, arst=!$abc$221058$lo6, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22152, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_decoder1.mem_act [2], arst=!$abc$221058$lo6, srst={ }
  73 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_memory_interface1.istb_t, arst=!$abc$221058$lo6, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$223787, arst=!$abc$221058$lo6, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$223595, arst=!$abc$221058$lo6, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$223602, arst=!$abc$221058$lo6, srst={ }
  21 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[9][0][0]$y$147930, arst={ }, srst={ }
  12 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[7][0][0]$y$147912, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[5][0][0]$y$147900, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894, arst={ }, srst={ }
  21 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[3][0][0]$y$147884, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[31][0][0]$y$148078, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[29][0][0]$y$148066, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060, arst={ }, srst={ }
  21 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[27][0][0]$y$148052, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[25][0][0]$y$148040, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[23][0][0]$y$148024, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[21][0][0]$y$148012, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[1][0][0]$y$147866, arst={ }, srst={ }
  21 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[19][0][0]$y$147998, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[17][0][0]$y$147986, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[15][0][0]$y$147968, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[13][0][0]$y$147956, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[11][0][0]$y$147942, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856, arst={ }, srst={ }
  26 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2187_, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2177_, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2167_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2157_, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2147_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2137_, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2127_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2117_, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2107_, arst={ }, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2097_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2088_, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2078_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2068_, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2058_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2048_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2038_, arst={ }, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223432$auto$opt_dff.cc:195:make_patterns_logic$21971, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20910, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\xtal_clk, en=$abc$223405$auto$opt_dff.cc:195:make_patterns_logic$21806, arst=!\reset_n, srst={ }
  17 cells in clk=\phy_rx_clk, en=$abc$223379$auto$opt_dff.cc:220:make_patterns_logic$21309, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$223366$auto$opt_dff.cc:195:make_patterns_logic$21236, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223354$auto$opt_dff.cc:220:make_patterns_logic$20985, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  15 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20437, arst=!\u_clkgen.gen_resetn, srst={ }
  16 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20492, arst=!\u_clkgen.gen_resetn, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223252$auto$opt_dff.cc:220:make_patterns_logic$22100, arst=!$abc$221058$lo6, srst={ }
  24 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214, arst=!$abc$221058$lo6, srst={ }
  13 cells in clk=\phy_rx_clk, en=$abc$223211$auto$opt_dff.cc:195:make_patterns_logic$21304, arst=!\u_clkgen.gen_resetn, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223197$auto$opt_dff.cc:220:make_patterns_logic$21032, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223186$auto$opt_dff.cc:220:make_patterns_logic$22016, arst=!$abc$221058$lo6, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223171$auto$opt_dff.cc:220:make_patterns_logic$22060, arst=!$abc$221058$lo6, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223157$auto$opt_dff.cc:220:make_patterns_logic$20815, arst=!\u_clkgen.gen_resetn, srst={ }
  35 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223115$auto$opt_dff.cc:220:make_patterns_logic$20895, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223100$auto$opt_dff.cc:195:make_patterns_logic$22158, arst=!$abc$221058$lo6, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226, arst=!$abc$221058$lo6, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223060$auto$opt_dff.cc:195:make_patterns_logic$22046, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$202179$auto$simplemap.cc:257:simplemap_eqne$166121, arst=!$abc$221058$lo6, srst={ }
  27 cells in clk=\phy_rx_clk, en=$abc$223030$auto$opt_dff.cc:195:make_patterns_logic$21230, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\phy_tx_clk, en=$abc$223014$auto$opt_dff.cc:195:make_patterns_logic$21325, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232, arst=!$abc$221058$lo6, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222970$auto$opt_dff.cc:220:make_patterns_logic$22037, arst=!$abc$221058$lo6, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222953$auto$opt_dff.cc:195:make_patterns_logic$22155, arst=!$abc$221058$lo6, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220, arst=!$abc$221058$lo6, srst={ }
  12 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222880$auto$opt_dff.cc:220:make_patterns_logic$20881, arst=!\u_clkgen.gen_resetn, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222834$auto$opt_dff.cc:220:make_patterns_logic$20782, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\phy_rx_clk, en=$abc$222815$auto$opt_dff.cc:195:make_patterns_logic$21227, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$202179$auto$rtlil.cc:2574:NotGate$201814, arst=!$abc$221058$lo6, srst={ }
  16 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222748$flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  40 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  16 cells in clk=\phy_rx_clk, en=$abc$222558$auto$opt_dff.cc:195:make_patterns_logic$21343, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  35 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222404$auto$opt_dff.cc:220:make_patterns_logic$21865, arst=!$abc$221058$lo6, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755, arst=!\u_clkgen.gen_resetn, srst={ }
  29 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.intr, arst=!$abc$221058$lo6, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$flatten\u_uart_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:157$2997_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222257$auto$opt_dff.cc:220:make_patterns_logic$20923, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\phy_tx_clk, en=$abc$218751$auto$opt_dff.cc:195:make_patterns_logic$21322, arst=!\u_clkgen.gen_resetn, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222216$auto$opt_dff.cc:220:make_patterns_logic$21919, arst=!$abc$221058$lo6, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222196$auto$opt_dff.cc:220:make_patterns_logic$21930, arst=!$abc$221058$lo6, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222172$auto$opt_dff.cc:220:make_patterns_logic$20861, arst={ }, srst={ }
  17 cells in clk=\phy_tx_clk, en=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21715, arst=!\u_clkgen.gen_resetn, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222057$auto$opt_dff.cc:220:make_patterns_logic$22207, arst=!$abc$221058$lo6, srst={ }
  18 cells in clk=\phy_tx_clk, en=$abc$222033$auto$opt_dff.cc:195:make_patterns_logic$21331, arst=!\u_clkgen.gen_resetn, srst={ }
  22 cells in clk=\phy_tx_clk, en=$abc$222009$auto$opt_dff.cc:195:make_patterns_logic$21328, arst=!\u_clkgen.gen_resetn, srst={ }
  36 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221986$auto$opt_dff.cc:195:make_patterns_logic$22200, arst=!$abc$221058$lo6, srst={ }
  37 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221963$auto$opt_dff.cc:195:make_patterns_logic$22096, arst=!$abc$221058$lo6, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221924$auto$opt_dff.cc:220:make_patterns_logic$22217, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221848$auto$opt_dff.cc:220:make_patterns_logic$22229, arst=!$abc$221058$lo6, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221808$auto$opt_dff.cc:220:make_patterns_logic$22211, arst=!$abc$221058$lo6, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221729$auto$opt_dff.cc:220:make_patterns_logic$22223, arst=!$abc$221058$lo6, srst={ }
  11 cells in clk=\phy_rx_clk, en=!$abc$207647$auto$simplemap.cc:128:simplemap_reduce$158052, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  26 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  29 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  24 cells in clk=\phy_rx_clk, en=$abc$221253$auto$opt_dff.cc:195:make_patterns_logic$21301, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221179$auto$opt_dff.cc:220:make_patterns_logic$20978, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122, arst=!\u_clkgen.gen_resetn, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  44 cells in clk=\xtal_clk, en={ }, arst=!\reset_n, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221023$auto$opt_dff.cc:195:make_patterns_logic$20964, arst=!\u_clkgen.gen_resetn, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220995$auto$opt_dff.cc:220:make_patterns_logic$20856, arst={ }, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071, arst=!\u_clkgen.gen_resetn, srst={ }
  43 cells in clk=\phy_rx_clk, en=$abc$220912$auto$opt_dff.cc:220:make_patterns_logic$21382, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  56 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_eth_parser.pkt_done, arst=!\u_clkgen.gen_resetn, srst={ }
  123 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220747$auto$opt_dff.cc:220:make_patterns_logic$20624, arst=!\u_clkgen.gen_resetn, srst={ }
  38 cells in clk=\phy_rx_clk, en=$abc$220710$auto$opt_dff.cc:220:make_patterns_logic$21371, arst=!\u_clkgen.gen_resetn, srst={ }
  36 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_spi_ctrl.sck_ne, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220572$auto$opt_dff.cc:220:make_patterns_logic$20752, arst=!\u_clkgen.gen_resetn, srst={ }
  32 cells in clk=\phy_tx_clk, en=$abc$220538$auto$opt_dff.cc:195:make_patterns_logic$21334, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415, arst=!\u_clkgen.gen_resetn, srst={ }
  42 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854, arst=!$abc$221058$lo6, srst={ }
  26 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220335$auto$opt_dff.cc:220:make_patterns_logic$21952, arst=!$abc$221058$lo6, srst={ }
  33 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220247$auto$opt_dff.cc:220:make_patterns_logic$20866, arst={ }, srst={ }
  36 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220207$auto$opt_dff.cc:220:make_patterns_logic$21891, arst=!$abc$221058$lo6, srst={ }
  43 cells in clk=\phy_rx_clk, en=$abc$220164$auto$opt_dff.cc:220:make_patterns_logic$21358, arst=!\u_clkgen.gen_resetn, srst={ }
  32 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y, arst=!$abc$221058$lo6, srst={ }
  52 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$217225$new_n129_, arst=!$abc$221058$lo6, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220015$auto$opt_dff.cc:220:make_patterns_logic$20932, arst=!\u_clkgen.gen_resetn, srst={ }
  37 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$202179$auto$simplemap.cc:257:simplemap_eqne$166136, arst=!$abc$221058$lo6, srst={ }
  41 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21741, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\phy_rx_clk, en=$abc$219885$auto$opt_dff.cc:195:make_patterns_logic$21340, arst=!\u_clkgen.gen_resetn, srst={ }
  29 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219841$auto$opt_dff.cc:220:make_patterns_logic$22112, arst=!$abc$221058$lo6, srst={ }
  76 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_memory_interface1.dack_i, arst=!$abc$221058$lo6, srst={ }
  31 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  37 cells in clk=\phy_rx_clk, en=$abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257, arst=!\u_clkgen.gen_resetn, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219622$auto$opt_dff.cc:220:make_patterns_logic$20693, arst=!\u_clkgen.gen_resetn, srst={ }
  43 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf, arst=!\u_clkgen.gen_resetn, srst={ }
  42 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219461$auto$opt_dff.cc:220:make_patterns_logic$21965, arst=!$abc$221058$lo6, srst={ }
  71 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219414$auto$opt_dff.cc:195:make_patterns_logic$22197, arst=!$abc$221058$lo6, srst={ }
  42 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122, arst=!$abc$221058$lo6, srst={ }
  84 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$20749, arst=!\u_clkgen.gen_resetn, srst={ }
  113 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219250$auto$opt_dff.cc:220:make_patterns_logic$22172, arst=!$abc$221058$lo6, srst={ }
  60 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613, arst=!\u_clkgen.gen_resetn, srst={ }
  46 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219135$auto$opt_dff.cc:195:make_patterns_logic$22141, arst=!$abc$221058$lo6, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219090$auto$opt_dff.cc:195:make_patterns_logic$21974, arst=!$abc$221058$lo6, srst={ }
  51 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  52 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21751, arst=!\u_clkgen.gen_resetn, srst={ }
  46 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218922$auto$opt_dff.cc:220:make_patterns_logic$21442, arst=!\u_clkgen.gen_resetn, srst={ }
  33 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218885$auto$opt_dff.cc:220:make_patterns_logic$20942, arst=!\u_clkgen.gen_resetn, srst={ }
  51 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996, arst=!$abc$221058$lo6, srst={ }
  88 cells in clk=\phy_rx_clk, en=$abc$218751$auto$opt_dff.cc:220:make_patterns_logic$21391, arst=!\u_clkgen.gen_resetn, srst={ }
  54 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218687$auto$opt_dff.cc:220:make_patterns_logic$21906, arst=!$abc$221058$lo6, srst={ }
  59 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809, arst=!$abc$221058$lo6, srst={ }
  51 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989, arst=!$abc$221058$lo6, srst={ }
  44 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218491$auto$opt_dff.cc:220:make_patterns_logic$21426, arst=!\u_clkgen.gen_resetn, srst={ }
  42 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  50 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003, arst=!$abc$221058$lo6, srst={ }
  51 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982, arst=!$abc$221058$lo6, srst={ }
  54 cells in clk=\phy_rx_clk, en=$abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250, arst=!\u_clkgen.gen_resetn, srst={ }
  40 cells in clk=\phy_rx_clk, en=$abc$218149$auto$opt_dff.cc:220:make_patterns_logic$21207, arst=!\u_clkgen.gen_resetn, srst={ }
  65 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599, arst=!\u_clkgen.gen_resetn, srst={ }
  40 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217998$auto$opt_dff.cc:220:make_patterns_logic$21189, arst=!\u_clkgen.gen_resetn, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217869$auto$opt_dff.cc:220:make_patterns_logic$20904, arst=!\u_clkgen.gen_resetn, srst={ }
  31 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217792$auto$opt_dff.cc:220:make_patterns_logic$22082, arst=!$abc$221058$lo6, srst={ }
  85 cells in clk=\phy_tx_clk, en=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706, arst=!\u_clkgen.gen_resetn, srst={ }
  71 cells in clk=\phy_rx_clk, en=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241, arst=!\u_clkgen.gen_resetn, srst={ }
  45 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840, arst=!$abc$221058$lo6, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217443$auto$opt_dff.cc:220:make_patterns_logic$20700, arst=!\u_clkgen.gen_resetn, srst={ }
  55 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968, arst=!$abc$221058$lo6, srst={ }
  48 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_uart_core.u_rxfsm.fifo_wr, arst=!\u_clkgen.gen_resetn, srst={ }
  65 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833, arst=!$abc$221058$lo6, srst={ }
  94 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$217129$new_n99_, arst=!\u_clkgen.gen_resetn, srst={ }
  79 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009, arst=!$abc$221058$lo6, srst={ }
  73 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21762, arst=!\u_clkgen.gen_resetn, srst={ }
  73 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165, arst=!$abc$221058$lo6, srst={ }
  76 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006, arst=!$abc$221058$lo6, srst={ }
  86 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216689$auto$opt_dff.cc:220:make_patterns_logic$20808, arst=!\u_clkgen.gen_resetn, srst={ }
  40 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633, arst=!\u_clkgen.gen_resetn, srst={ }
  77 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429, arst=!\u_clkgen.gen_resetn, srst={ }
  92 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435, arst=!\u_clkgen.gen_resetn, srst={ }
  41 cells in clk=\xtal_clk, en=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803, arst=!\reset_n, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216236$auto$opt_dff.cc:220:make_patterns_logic$21216, arst=!\u_clkgen.gen_resetn, srst={ }
  66 cells in clk=\phy_tx_clk, en=$abc$216169$auto$opt_dff.cc:220:make_patterns_logic$21198, arst=!\u_clkgen.gen_resetn, srst={ }
  87 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216076$auto$opt_dff.cc:220:make_patterns_logic$22244, arst=!$abc$221058$lo6, srst={ }
  111 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941, arst=!$abc$221058$lo6, srst={ }
  102 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129, arst=!$abc$221058$lo6, srst={ }
  101 cells in clk=\xtal_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  74 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_wb_gmac_tx.mem_wr, arst=!\u_clkgen.gen_resetn, srst={ }
  74 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt, arst=!\u_clkgen.gen_resetn, srst={ }
  78 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711, arst={ }, srst={ }
  132 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878, arst=!$abc$221058$lo6, srst={ }
  94 cells in clk=\phy_rx_clk, en=$abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224, arst=!\u_clkgen.gen_resetn, srst={ }
  66 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_uart_core.u_txfsm.fifo_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  144 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191, arst=!$abc$221058$lo6, srst={ }
  131 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  88 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$214188$auto$opt_dff.cc:195:make_patterns_logic$22194, arst=!$abc$221058$lo6, srst={ }
  208 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138, arst=!$abc$221058$lo6, srst={ }
  136 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_clkgen.gen_resetn, arst={ }, srst={ }
  165 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935, arst=!\u_clkgen.gen_resetn, srst={ }
  224 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y, arst=!$abc$221058$lo6, srst={ }
  185 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213055$auto$opt_dff.cc:195:make_patterns_logic$22184, arst=!$abc$221058$lo6, srst={ }
  97 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7], arst=!\u_clkgen.gen_resetn, srst={ }
  275 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735, arst=!\u_clkgen.gen_resetn, srst={ }
  24 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684, arst=!\u_clkgen.gen_resetn, srst={ }
  301 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  186 cells in clk=\phy_tx_clk, en=\u_eth_dut.tx_fifo_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  373 cells in clk=\phy_tx_clk, en=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722, arst=!\u_clkgen.gen_resetn, srst={ }
  280 cells in clk=\phy_tx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  286 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_wb_gmac_rx.mem_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  360 cells in clk=\phy_rx_clk, en=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233, arst=!\u_clkgen.gen_resetn, srst={ }
  558 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!\u_8051_core.oc8051_sfr1.wait_data, arst=!$abc$221058$lo6, srst={ }
  419 cells in clk=\phy_rx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst={ }, srst={ }
  1491 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  2083 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=!$abc$221058$lo6, srst={ }

  #logic partitions = 354

63.367.2. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by !$abc$221058$lo6
Extracted 2056 gates and 2561 wires to a netlist network with 505 inputs and 422 outputs (dfl=1).

63.367.2.1. Executing ABC.
[Time = 0.30 sec.]

63.367.3. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 1393 gates and 2022 wires to a netlist network with 629 inputs and 521 outputs (dfl=1).

63.367.3.1. Executing ABC.
[Time = 0.23 sec.]

63.367.4. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by !$abc$224612$lo144, asynchronously reset by !$abc$221058$lo6
Extracted 558 gates and 680 wires to a netlist network with 122 inputs and 172 outputs (dfl=1).

63.367.4.1. Executing ABC.
[Time = 0.13 sec.]

63.367.5. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 418 gates and 618 wires to a netlist network with 200 inputs and 155 outputs (dfl=1).

63.367.5.1. Executing ABC.
[Time = 0.12 sec.]

63.367.6. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 373 gates and 386 wires to a netlist network with 13 inputs and 81 outputs (dfl=1).

63.367.6.1. Executing ABC.
[Time = 0.11 sec.]

63.367.7. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 360 gates and 484 wires to a netlist network with 124 inputs and 285 outputs (dfl=1).

63.367.7.1. Executing ABC.
[Time = 0.13 sec.]

63.367.8. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 301 gates and 523 wires to a netlist network with 222 inputs and 89 outputs (dfl=1).

63.367.8.1. Executing ABC.
[Time = 0.11 sec.]

63.367.9. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by \u_wb_gmac_rx.mem_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 280 gates and 448 wires to a netlist network with 168 inputs and 94 outputs (dfl=1).

63.367.9.1. Executing ABC.
[Time = 0.11 sec.]

63.367.10. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 280 gates and 365 wires to a netlist network with 85 inputs and 113 outputs (dfl=1).

63.367.10.1. Executing ABC.
[Time = 0.13 sec.]

63.367.11. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 275 gates and 390 wires to a netlist network with 113 inputs and 187 outputs (dfl=1).

63.367.11.1. Executing ABC.
[Time = 0.13 sec.]

63.367.12. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y, asynchronously reset by !$abc$221058$lo6
Extracted 224 gates and 266 wires to a netlist network with 42 inputs and 180 outputs (dfl=1).

63.367.12.1. Executing ABC.
[Time = 0.11 sec.]

63.367.13. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138, asynchronously reset by !$abc$221058$lo6
Extracted 208 gates and 359 wires to a netlist network with 151 inputs and 19 outputs (dfl=1).

63.367.13.1. Executing ABC.
[Time = 0.13 sec.]

63.367.14. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by \u_eth_dut.tx_fifo_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 186 gates and 343 wires to a netlist network with 157 inputs and 35 outputs (dfl=1).

63.367.14.1. Executing ABC.
[Time = 0.11 sec.]

63.367.15. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$213055$auto$opt_dff.cc:195:make_patterns_logic$22184, asynchronously reset by !$abc$221058$lo6
Extracted 185 gates and 222 wires to a netlist network with 37 inputs and 33 outputs (dfl=1).

63.367.15.1. Executing ABC.
[Time = 0.10 sec.]

63.367.16. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 133 gates and 167 wires to a netlist network with 34 inputs and 13 outputs (dfl=1).

63.367.16.1. Executing ABC.
[Time = 0.08 sec.]

63.367.17. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191, asynchronously reset by !$abc$221058$lo6
Extracted 144 gates and 219 wires to a netlist network with 75 inputs and 74 outputs (dfl=1).

63.367.17.1. Executing ABC.
[Time = 0.09 sec.]

63.367.18. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by \u_clkgen.gen_resetn
Extracted 136 gates and 194 wires to a netlist network with 57 inputs and 58 outputs (dfl=1).

63.367.18.1. Executing ABC.
[Time = 0.12 sec.]

63.367.19. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878, asynchronously reset by !$abc$221058$lo6
Extracted 129 gates and 175 wires to a netlist network with 46 inputs and 47 outputs (dfl=1).

63.367.19.1. Executing ABC.
[Time = 0.14 sec.]

63.367.20. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 131 gates and 234 wires to a netlist network with 103 inputs and 98 outputs (dfl=1).

63.367.20.1. Executing ABC.
[Time = 0.11 sec.]

63.367.21. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$220747$auto$opt_dff.cc:220:make_patterns_logic$20624, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 91 gates and 135 wires to a netlist network with 44 inputs and 20 outputs (dfl=1).

63.367.21.1. Executing ABC.
[Time = 0.13 sec.]

63.367.22. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$219250$auto$opt_dff.cc:220:make_patterns_logic$22172, asynchronously reset by !$abc$221058$lo6
Extracted 113 gates and 204 wires to a netlist network with 91 inputs and 95 outputs (dfl=1).

63.367.22.1. Executing ABC.
[Time = 0.11 sec.]

63.367.23. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941, asynchronously reset by !$abc$221058$lo6
Extracted 108 gates and 148 wires to a netlist network with 40 inputs and 46 outputs (dfl=1).

63.367.23.1. Executing ABC.
[Time = 0.10 sec.]

63.367.24. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129, asynchronously reset by !$abc$221058$lo6
Extracted 97 gates and 117 wires to a netlist network with 20 inputs and 40 outputs (dfl=1).

63.367.24.1. Executing ABC.
[Time = 0.08 sec.]

63.367.25. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 100 gates and 157 wires to a netlist network with 57 inputs and 27 outputs (dfl=1).

63.367.25.1. Executing ABC.
[Time = 0.13 sec.]

63.367.26. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$226843$lo052, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 97 gates and 169 wires to a netlist network with 72 inputs and 49 outputs (dfl=1).

63.367.26.1. Executing ABC.
[Time = 0.10 sec.]

63.367.27. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 94 gates and 133 wires to a netlist network with 39 inputs and 28 outputs (dfl=1).

63.367.27.1. Executing ABC.
[Time = 0.10 sec.]

63.367.28. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by !$abc$217129$new_n99_, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 94 gates and 132 wires to a netlist network with 38 inputs and 35 outputs (dfl=1).

63.367.28.1. Executing ABC.
[Time = 0.11 sec.]

63.367.29. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 92 gates and 112 wires to a netlist network with 20 inputs and 34 outputs (dfl=1).

63.367.29.1. Executing ABC.
[Time = 0.09 sec.]

63.367.30. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$218751$auto$opt_dff.cc:220:make_patterns_logic$21391, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 88 gates and 150 wires to a netlist network with 62 inputs and 57 outputs (dfl=1).

63.367.30.1. Executing ABC.
[Time = 0.07 sec.]

63.367.31. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$214188$auto$opt_dff.cc:195:make_patterns_logic$22194, asynchronously reset by !$abc$221058$lo6
Extracted 88 gates and 136 wires to a netlist network with 48 inputs and 34 outputs (dfl=1).

63.367.31.1. Executing ABC.
[Time = 0.10 sec.]

63.367.32. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$216076$auto$opt_dff.cc:220:make_patterns_logic$22244, asynchronously reset by !$abc$221058$lo6
Extracted 87 gates and 118 wires to a netlist network with 31 inputs and 30 outputs (dfl=1).

63.367.32.1. Executing ABC.
[Time = 0.10 sec.]

63.367.33. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$216689$auto$opt_dff.cc:220:make_patterns_logic$20808, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 86 gates and 154 wires to a netlist network with 67 inputs and 58 outputs (dfl=1).

63.367.33.1. Executing ABC.
[Time = 0.10 sec.]

63.367.34. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 85 gates and 87 wires to a netlist network with 2 inputs and 33 outputs (dfl=1).

63.367.34.1. Executing ABC.
[Time = 0.14 sec.]

63.367.35. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$219314$auto$opt_dff.cc:220:make_patterns_logic$20749, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 84 gates and 125 wires to a netlist network with 41 inputs and 14 outputs (dfl=1).

63.367.35.1. Executing ABC.
[Time = 0.14 sec.]

63.367.36. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009, asynchronously reset by !$abc$221058$lo6
Extracted 79 gates and 139 wires to a netlist network with 60 inputs and 49 outputs (dfl=1).

63.367.36.1. Executing ABC.
[Time = 0.15 sec.]

63.367.37. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711
Extracted 78 gates and 105 wires to a netlist network with 27 inputs and 47 outputs (dfl=1).

63.367.37.1. Executing ABC.
[Time = 0.11 sec.]

63.367.38. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 77 gates and 97 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

63.367.38.1. Executing ABC.
[Time = 0.13 sec.]

63.367.39. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006, asynchronously reset by !$abc$221058$lo6
Extracted 76 gates and 142 wires to a netlist network with 66 inputs and 34 outputs (dfl=1).

63.367.39.1. Executing ABC.
[Time = 0.16 sec.]

63.367.40. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_8051_core.oc8051_memory_interface1.dack_i, asynchronously reset by !$abc$221058$lo6
Extracted 52 gates and 130 wires to a netlist network with 78 inputs and 42 outputs (dfl=1).

63.367.40.1. Executing ABC.
[Time = 0.15 sec.]

63.367.41. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_wb_gmac_tx.mem_wr, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 74 gates and 88 wires to a netlist network with 14 inputs and 38 outputs (dfl=1).

63.367.41.1. Executing ABC.
[Time = 0.13 sec.]

63.367.42. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$228992$lo55, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 74 gates and 88 wires to a netlist network with 14 inputs and 38 outputs (dfl=1).

63.367.42.1. Executing ABC.
[Time = 0.12 sec.]

63.367.43. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165, asynchronously reset by !$abc$221058$lo6
Extracted 73 gates and 125 wires to a netlist network with 51 inputs and 64 outputs (dfl=1).

63.367.43.1. Executing ABC.
[Time = 0.12 sec.]

63.367.44. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$234898$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21762, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 73 gates and 129 wires to a netlist network with 56 inputs and 16 outputs (dfl=1).

63.367.44.1. Executing ABC.
[Time = 0.10 sec.]

63.367.45. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_8051_core.oc8051_memory_interface1.istb_t, asynchronously reset by !$abc$221058$lo6
Extracted 73 gates and 133 wires to a netlist network with 60 inputs and 33 outputs (dfl=1).

63.367.45.1. Executing ABC.
[Time = 0.13 sec.]

63.367.46. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$219414$auto$opt_dff.cc:195:make_patterns_logic$22197, asynchronously reset by !$abc$221058$lo6
Extracted 71 gates and 113 wires to a netlist network with 42 inputs and 23 outputs (dfl=1).

63.367.46.1. Executing ABC.
[Time = 0.09 sec.]

63.367.47. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 71 gates and 75 wires to a netlist network with 4 inputs and 33 outputs (dfl=1).

63.367.47.1. Executing ABC.
[Time = 0.12 sec.]

63.367.48. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$216169$auto$opt_dff.cc:220:make_patterns_logic$21198, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 66 gates and 90 wires to a netlist network with 24 inputs and 11 outputs (dfl=1).

63.367.48.1. Executing ABC.
[Time = 0.08 sec.]

63.367.49. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_uart_core.u_txfsm.fifo_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 66 gates and 130 wires to a netlist network with 64 inputs and 26 outputs (dfl=1).

63.367.49.1. Executing ABC.
[Time = 0.16 sec.]

63.367.50. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833, asynchronously reset by !$abc$221058$lo6
Extracted 65 gates and 102 wires to a netlist network with 37 inputs and 33 outputs (dfl=1).

63.367.50.1. Executing ABC.
[Time = 0.67 sec.]

63.367.51. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 65 gates and 102 wires to a netlist network with 37 inputs and 58 outputs (dfl=1).

63.367.51.1. Executing ABC.
[Time = 0.33 sec.]

63.367.52. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 60 gates and 78 wires to a netlist network with 18 inputs and 15 outputs (dfl=1).

63.367.52.1. Executing ABC.
[Time = 0.21 sec.]

63.367.53. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809, asynchronously reset by !$abc$221058$lo6
Extracted 59 gates and 127 wires to a netlist network with 68 inputs and 37 outputs (dfl=1).

63.367.53.1. Executing ABC.
[Time = 0.25 sec.]

63.367.54. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$226843$lo000, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 56 gates and 113 wires to a netlist network with 57 inputs and 56 outputs (dfl=1).

63.367.54.1. Executing ABC.
[Time = 0.18 sec.]

63.367.55. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968, asynchronously reset by !$abc$221058$lo6
Extracted 55 gates and 80 wires to a netlist network with 25 inputs and 17 outputs (dfl=1).

63.367.55.1. Executing ABC.
[Time = 0.15 sec.]

63.367.56. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 54 gates and 85 wires to a netlist network with 31 inputs and 31 outputs (dfl=1).

63.367.56.1. Executing ABC.
[Time = 0.13 sec.]

63.367.57. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$218687$auto$opt_dff.cc:220:make_patterns_logic$21906, asynchronously reset by !$abc$221058$lo6
Extracted 54 gates and 91 wires to a netlist network with 37 inputs and 29 outputs (dfl=1).

63.367.57.1. Executing ABC.
[Time = 0.10 sec.]

63.367.58. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$234898$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21751, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 52 gates and 89 wires to a netlist network with 37 inputs and 13 outputs (dfl=1).

63.367.58.1. Executing ABC.
[Time = 0.09 sec.]

63.367.59. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by !$abc$217225$new_n129_, asynchronously reset by !$abc$221058$lo6
Extracted 52 gates and 106 wires to a netlist network with 54 inputs and 32 outputs (dfl=1).

63.367.59.1. Executing ABC.
[Time = 0.10 sec.]

63.367.60. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 51 gates and 86 wires to a netlist network with 35 inputs and 35 outputs (dfl=1).

63.367.60.1. Executing ABC.
[Time = 0.07 sec.]

63.367.61. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982, asynchronously reset by !$abc$221058$lo6
Extracted 51 gates and 87 wires to a netlist network with 36 inputs and 19 outputs (dfl=1).

63.367.61.1. Executing ABC.
[Time = 0.09 sec.]

63.367.62. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996, asynchronously reset by !$abc$221058$lo6
Extracted 51 gates and 87 wires to a netlist network with 36 inputs and 21 outputs (dfl=1).

63.367.62.1. Executing ABC.
[Time = 0.09 sec.]

63.367.63. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989, asynchronously reset by !$abc$221058$lo6
Extracted 51 gates and 87 wires to a netlist network with 36 inputs and 19 outputs (dfl=1).

63.367.63.1. Executing ABC.
[Time = 0.11 sec.]

63.367.64. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003, asynchronously reset by !$abc$221058$lo6
Extracted 50 gates and 85 wires to a netlist network with 35 inputs and 19 outputs (dfl=1).

63.367.64.1. Executing ABC.
[Time = 0.09 sec.]

63.367.65. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_uart_core.u_rxfsm.fifo_wr, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 48 gates and 56 wires to a netlist network with 8 inputs and 34 outputs (dfl=1).

63.367.65.1. Executing ABC.
[Time = 0.09 sec.]

63.367.66. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$218922$auto$opt_dff.cc:220:make_patterns_logic$21442, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 44 gates and 69 wires to a netlist network with 25 inputs and 14 outputs (dfl=1).

63.367.66.1. Executing ABC.
[Time = 0.12 sec.]

63.367.67. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$219135$auto$opt_dff.cc:195:make_patterns_logic$22141, asynchronously reset by !$abc$221058$lo6
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 11 outputs (dfl=1).

63.367.67.1. Executing ABC.
[Time = 0.12 sec.]

63.367.68. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840, asynchronously reset by !$abc$221058$lo6
Extracted 45 gates and 75 wires to a netlist network with 30 inputs and 21 outputs (dfl=1).

63.367.68.1. Executing ABC.
[Time = 0.10 sec.]

63.367.69. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !\reset_n
Extracted 44 gates and 72 wires to a netlist network with 27 inputs and 29 outputs (dfl=1).

63.367.69.1. Executing ABC.
[Time = 0.09 sec.]

63.367.70. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$218491$auto$opt_dff.cc:220:make_patterns_logic$21426, asynchronously reset by !$abc$237400$lo5
Extracted 42 gates and 65 wires to a netlist network with 23 inputs and 16 outputs (dfl=1).

63.367.70.1. Executing ABC.
[Time = 0.09 sec.]

63.367.71. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$220164$auto$opt_dff.cc:220:make_patterns_logic$21358, asynchronously reset by !$abc$237400$lo5
Extracted 43 gates and 87 wires to a netlist network with 44 inputs and 33 outputs (dfl=1).

63.367.71.1. Executing ABC.
[Time = 0.10 sec.]

63.367.72. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$220912$auto$opt_dff.cc:220:make_patterns_logic$21382, asynchronously reset by !$abc$237400$lo5
Extracted 43 gates and 85 wires to a netlist network with 42 inputs and 33 outputs (dfl=1).

63.367.72.1. Executing ABC.
[Time = 0.10 sec.]

63.367.73. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf, asynchronously reset by !$abc$237400$lo5
Extracted 43 gates and 63 wires to a netlist network with 20 inputs and 34 outputs (dfl=1).

63.367.73.1. Executing ABC.
[Time = 0.08 sec.]

63.367.74. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122, asynchronously reset by !$abc$237400$lo6
Extracted 42 gates and 71 wires to a netlist network with 29 inputs and 36 outputs (dfl=1).

63.367.74.1. Executing ABC.
[Time = 0.08 sec.]

63.367.75. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$219461$auto$opt_dff.cc:220:make_patterns_logic$21965, asynchronously reset by !$abc$237400$lo6
Extracted 42 gates and 69 wires to a netlist network with 27 inputs and 28 outputs (dfl=1).

63.367.75.1. Executing ABC.
[Time = 0.09 sec.]

63.367.76. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854, asynchronously reset by !$abc$237400$lo6
Extracted 42 gates and 77 wires to a netlist network with 35 inputs and 30 outputs (dfl=1).

63.367.76.1. Executing ABC.
[Time = 0.09 sec.]

63.367.77. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 38 gates and 71 wires to a netlist network with 33 inputs and 31 outputs (dfl=1).

63.367.77.1. Executing ABC.
[Time = 0.09 sec.]

63.367.78. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, enabled by $abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803, asynchronously reset by !\reset_n
Extracted 41 gates and 56 wires to a netlist network with 15 inputs and 35 outputs (dfl=1).

63.367.78.1. Executing ABC.
[Time = 0.08 sec.]

63.367.79. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21741, asynchronously reset by !$abc$237400$lo5
Extracted 41 gates and 57 wires to a netlist network with 16 inputs and 6 outputs (dfl=1).

63.367.79.1. Executing ABC.
[Time = 0.11 sec.]

63.367.80. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 40 gates and 75 wires to a netlist network with 35 inputs and 39 outputs (dfl=1).

63.367.80.1. Executing ABC.
[Time = 0.09 sec.]

63.367.81. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$217998$auto$opt_dff.cc:220:make_patterns_logic$21189, asynchronously reset by !$abc$237400$lo5
Extracted 40 gates and 57 wires to a netlist network with 17 inputs and 4 outputs (dfl=1).

63.367.81.1. Executing ABC.
[Time = 0.09 sec.]

63.367.82. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633, asynchronously reset by !$abc$237400$lo5
Extracted 40 gates and 69 wires to a netlist network with 28 inputs and 39 outputs (dfl=1).

63.367.82.1. Executing ABC.
[Time = 0.09 sec.]

63.367.83. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$218149$auto$opt_dff.cc:220:make_patterns_logic$21207, asynchronously reset by !$abc$237400$lo5
Extracted 40 gates and 58 wires to a netlist network with 18 inputs and 4 outputs (dfl=1).

63.367.83.1. Executing ABC.
[Time = 0.11 sec.]

63.367.84. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$220710$auto$opt_dff.cc:220:make_patterns_logic$21371, asynchronously reset by !$abc$237400$lo5
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 30 outputs (dfl=1).

63.367.84.1. Executing ABC.
[Time = 0.09 sec.]

63.367.85. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$221963$auto$opt_dff.cc:195:make_patterns_logic$22096, asynchronously reset by !$abc$237400$lo6
Extracted 37 gates and 51 wires to a netlist network with 13 inputs and 26 outputs (dfl=1).

63.367.85.1. Executing ABC.
[Time = 0.09 sec.]

63.367.86. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257, asynchronously reset by !$abc$237400$lo5
Extracted 37 gates and 56 wires to a netlist network with 19 inputs and 37 outputs (dfl=1).

63.367.86.1. Executing ABC.
[Time = 0.06 sec.]

63.367.87. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by !$abc$202179$auto$simplemap.cc:257:simplemap_eqne$166136, asynchronously reset by !$abc$237400$lo6
Extracted 37 gates and 58 wires to a netlist network with 21 inputs and 29 outputs (dfl=1).

63.367.87.1. Executing ABC.
[Time = 0.08 sec.]

63.367.88. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$220207$auto$opt_dff.cc:220:make_patterns_logic$21891, asynchronously reset by !$abc$237400$lo6
Extracted 36 gates and 64 wires to a netlist network with 28 inputs and 20 outputs (dfl=1).

63.367.88.1. Executing ABC.
[Time = 0.09 sec.]

63.367.89. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$221986$auto$opt_dff.cc:195:make_patterns_logic$22200, asynchronously reset by !$abc$237400$lo6
Extracted 36 gates and 58 wires to a netlist network with 22 inputs and 16 outputs (dfl=1).

63.367.89.1. Executing ABC.
[Time = 0.09 sec.]

63.367.90. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 36 gates and 74 wires to a netlist network with 38 inputs and 29 outputs (dfl=1).

63.367.90.1. Executing ABC.
[Time = 0.08 sec.]

63.367.91. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 35 gates and 61 wires to a netlist network with 26 inputs and 35 outputs (dfl=1).

63.367.91.1. Executing ABC.
[Time = 0.08 sec.]

63.367.92. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 35 gates and 60 wires to a netlist network with 25 inputs and 32 outputs (dfl=1).

63.367.92.1. Executing ABC.
[Time = 0.09 sec.]

63.367.93. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 35 gates and 63 wires to a netlist network with 28 inputs and 35 outputs (dfl=1).

63.367.93.1. Executing ABC.
[Time = 0.09 sec.]

63.367.94. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$237400$abc$220247$auto$opt_dff.cc:220:make_patterns_logic$20866
Extracted 34 gates and 101 wires to a netlist network with 67 inputs and 34 outputs (dfl=1).

63.367.94.1. Executing ABC.
[Time = 0.08 sec.]

63.367.95. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$219885$auto$opt_dff.cc:195:make_patterns_logic$21340, asynchronously reset by !$abc$237400$lo5
Extracted 34 gates and 50 wires to a netlist network with 16 inputs and 10 outputs (dfl=1).

63.367.95.1. Executing ABC.
[Time = 0.13 sec.]

63.367.96. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$222057$auto$opt_dff.cc:220:make_patterns_logic$22207, asynchronously reset by !$abc$237400$lo6
Extracted 34 gates and 49 wires to a netlist network with 15 inputs and 8 outputs (dfl=1).

63.367.96.1. Executing ABC.
[Time = 0.09 sec.]

63.367.97. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415, asynchronously reset by !$abc$237400$lo5
Extracted 34 gates and 64 wires to a netlist network with 30 inputs and 30 outputs (dfl=1).

63.367.97.1. Executing ABC.
[Time = 0.08 sec.]

63.367.98. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 34 gates and 60 wires to a netlist network with 26 inputs and 33 outputs (dfl=1).

63.367.98.1. Executing ABC.
[Time = 0.15 sec.]

63.367.99. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$218885$auto$opt_dff.cc:220:make_patterns_logic$20942, asynchronously reset by !$abc$237400$lo5
Extracted 33 gates and 48 wires to a netlist network with 15 inputs and 4 outputs (dfl=1).

63.367.99.1. Executing ABC.
[Time = 0.10 sec.]

63.367.100. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090, asynchronously reset by !$abc$237400$lo5
Extracted 33 gates and 63 wires to a netlist network with 30 inputs and 19 outputs (dfl=1).

63.367.100.1. Executing ABC.
[Time = 0.14 sec.]

63.367.101. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21157, asynchronously reset by !$abc$237400$lo5
Extracted 32 gates and 48 wires to a netlist network with 16 inputs and 17 outputs (dfl=1).

63.367.101.1. Executing ABC.
[Time = 0.14 sec.]

63.367.102. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$220538$auto$opt_dff.cc:195:make_patterns_logic$21334, asynchronously reset by !$abc$237400$lo5
Extracted 32 gates and 40 wires to a netlist network with 8 inputs and 11 outputs (dfl=1).

63.367.102.1. Executing ABC.
[Time = 0.10 sec.]

63.367.103. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y, asynchronously reset by !$abc$237400$lo6
Extracted 32 gates and 48 wires to a netlist network with 16 inputs and 31 outputs (dfl=1).

63.367.103.1. Executing ABC.
[Time = 0.11 sec.]

63.367.104. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$217792$auto$opt_dff.cc:220:make_patterns_logic$22082, asynchronously reset by !$abc$237400$lo6
Extracted 31 gates and 52 wires to a netlist network with 21 inputs and 4 outputs (dfl=1).

63.367.104.1. Executing ABC.
[Time = 0.14 sec.]

63.367.105. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 31 gates and 50 wires to a netlist network with 19 inputs and 25 outputs (dfl=1).

63.367.105.1. Executing ABC.
[Time = 0.14 sec.]

63.367.106. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_8051_core.intr, asynchronously reset by !$abc$237400$lo6
Extracted 29 gates and 58 wires to a netlist network with 29 inputs and 10 outputs (dfl=1).

63.367.106.1. Executing ABC.
[Time = 0.13 sec.]

63.367.107. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107, asynchronously reset by !$abc$237400$lo5
Extracted 29 gates and 56 wires to a netlist network with 27 inputs and 21 outputs (dfl=1).

63.367.107.1. Executing ABC.
[Time = 0.08 sec.]

63.367.108. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$219841$auto$opt_dff.cc:220:make_patterns_logic$22112, asynchronously reset by !$abc$237400$lo6
Extracted 29 gates and 41 wires to a netlist network with 12 inputs and 9 outputs (dfl=1).

63.367.108.1. Executing ABC.
[Time = 0.08 sec.]

63.367.109. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 28 gates and 42 wires to a netlist network with 14 inputs and 27 outputs (dfl=1).

63.367.109.1. Executing ABC.
[Time = 0.06 sec.]

63.367.110. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 28 gates and 49 wires to a netlist network with 21 inputs and 28 outputs (dfl=1).

63.367.110.1. Executing ABC.
[Time = 0.07 sec.]

63.367.111. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$217869$auto$opt_dff.cc:220:make_patterns_logic$20904, asynchronously reset by !$abc$237400$lo5
Extracted 28 gates and 46 wires to a netlist network with 18 inputs and 4 outputs (dfl=1).

63.367.111.1. Executing ABC.
[Time = 0.08 sec.]

63.367.112. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 26 outputs (dfl=1).

63.367.112.1. Executing ABC.
[Time = 0.08 sec.]

63.367.113. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$220335$auto$opt_dff.cc:220:make_patterns_logic$21952, asynchronously reset by !$abc$237400$lo6
Extracted 27 gates and 45 wires to a netlist network with 18 inputs and 19 outputs (dfl=1).

63.367.113.1. Executing ABC.
[Time = 0.08 sec.]

63.367.114. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by !$abc$202179$auto$rtlil.cc:2574:NotGate$201814, asynchronously reset by !$abc$237400$lo6
Extracted 27 gates and 48 wires to a netlist network with 21 inputs and 25 outputs (dfl=1).

63.367.114.1. Executing ABC.
[Time = 0.09 sec.]

63.367.115. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122, asynchronously reset by !$abc$237400$lo5
Extracted 27 gates and 52 wires to a netlist network with 25 inputs and 21 outputs (dfl=1).

63.367.115.1. Executing ABC.
[Time = 0.11 sec.]

63.367.116. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$223030$auto$opt_dff.cc:195:make_patterns_logic$21230, asynchronously reset by !$abc$237400$lo5
Extracted 27 gates and 50 wires to a netlist network with 23 inputs and 9 outputs (dfl=1).

63.367.116.1. Executing ABC.
[Time = 0.08 sec.]

63.367.117. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by !$abc$206330$new_n2187_
Extracted 26 gates and 55 wires to a netlist network with 29 inputs and 25 outputs (dfl=1).

63.367.117.1. Executing ABC.
[Time = 0.08 sec.]

63.367.118. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 26 gates and 38 wires to a netlist network with 12 inputs and 18 outputs (dfl=1).

63.367.118.1. Executing ABC.
[Time = 0.06 sec.]

63.367.119. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764, asynchronously reset by !$abc$237400$lo5
Extracted 26 gates and 39 wires to a netlist network with 13 inputs and 17 outputs (dfl=1).

63.367.119.1. Executing ABC.
[Time = 0.08 sec.]

63.367.120. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 25 gates and 44 wires to a netlist network with 19 inputs and 25 outputs (dfl=1).

63.367.120.1. Executing ABC.
[Time = 0.06 sec.]

63.367.121. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 25 outputs (dfl=1).

63.367.121.1. Executing ABC.
[Time = 0.08 sec.]

63.367.122. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755, asynchronously reset by !$abc$237400$lo5
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 25 outputs (dfl=1).

63.367.122.1. Executing ABC.
[Time = 0.08 sec.]

63.367.123. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 25 outputs (dfl=1).

63.367.123.1. Executing ABC.
[Time = 0.11 sec.]

63.367.124. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071, asynchronously reset by !$abc$237400$lo5
Extracted 25 gates and 51 wires to a netlist network with 26 inputs and 19 outputs (dfl=1).

63.367.124.1. Executing ABC.
[Time = 0.12 sec.]

63.367.125. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$221253$auto$opt_dff.cc:195:make_patterns_logic$21301, asynchronously reset by !$abc$237400$lo5
Extracted 24 gates and 31 wires to a netlist network with 7 inputs and 9 outputs (dfl=1).

63.367.125.1. Executing ABC.
[Time = 0.08 sec.]

63.367.126. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214, asynchronously reset by !$abc$237400$lo6
Extracted 24 gates and 49 wires to a netlist network with 25 inputs and 23 outputs (dfl=1).

63.367.126.1. Executing ABC.
[Time = 0.12 sec.]

63.367.127. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684, asynchronously reset by !$abc$237400$lo5
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 9 outputs (dfl=1).

63.367.127.1. Executing ABC.
[Time = 0.09 sec.]

63.367.128. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21043, asynchronously reset by !$abc$237400$lo5
Extracted 23 gates and 54 wires to a netlist network with 31 inputs and 12 outputs (dfl=1).

63.367.128.1. Executing ABC.
[Time = 0.08 sec.]

63.367.129. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$223595, asynchronously reset by !$abc$237400$lo6
Extracted 23 gates and 36 wires to a netlist network with 13 inputs and 5 outputs (dfl=1).

63.367.129.1. Executing ABC.
[Time = 0.08 sec.]

63.367.130. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 23 gates and 35 wires to a netlist network with 12 inputs and 23 outputs (dfl=1).

63.367.130.1. Executing ABC.
[Time = 0.07 sec.]

63.367.131. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 22 outputs (dfl=1).

63.367.131.1. Executing ABC.
[Time = 0.09 sec.]

63.367.132. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 22 gates and 33 wires to a netlist network with 11 inputs and 22 outputs (dfl=1).

63.367.132.1. Executing ABC.
[Time = 0.09 sec.]

63.367.133. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$204592$flatten\u_uart_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:157$2997_Y, asynchronously reset by !$abc$237400$lo5
Extracted 22 gates and 41 wires to a netlist network with 19 inputs and 18 outputs (dfl=1).

63.367.133.1. Executing ABC.
[Time = 0.10 sec.]

63.367.134. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$223602, asynchronously reset by !$abc$237400$lo6
Extracted 22 gates and 40 wires to a netlist network with 18 inputs and 12 outputs (dfl=1).

63.367.134.1. Executing ABC.
[Time = 0.10 sec.]

63.367.135. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$222009$auto$opt_dff.cc:195:make_patterns_logic$21328, asynchronously reset by !$abc$237400$lo5
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 17 outputs (dfl=1).

63.367.135.1. Executing ABC.
[Time = 0.09 sec.]

63.367.136. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 21 gates and 36 wires to a netlist network with 15 inputs and 16 outputs (dfl=1).

63.367.136.1. Executing ABC.
[Time = 0.08 sec.]

63.367.137. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$222880$auto$opt_dff.cc:220:make_patterns_logic$20881, asynchronously reset by !$abc$237400$lo5
Extracted 21 gates and 33 wires to a netlist network with 12 inputs and 8 outputs (dfl=1).

63.367.137.1. Executing ABC.
[Time = 0.10 sec.]

63.367.138. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$222970$auto$opt_dff.cc:220:make_patterns_logic$22037, asynchronously reset by !$abc$237400$lo6
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 14 outputs (dfl=1).

63.367.138.1. Executing ABC.
[Time = 0.08 sec.]

63.367.139. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232, asynchronously reset by !$abc$237400$lo6
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 19 outputs (dfl=1).

63.367.139.1. Executing ABC.
[Time = 0.09 sec.]

63.367.140. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$223100$auto$opt_dff.cc:195:make_patterns_logic$22158, asynchronously reset by !$abc$237400$lo6
Extracted 21 gates and 39 wires to a netlist network with 18 inputs and 16 outputs (dfl=1).

63.367.140.1. Executing ABC.
[Time = 0.08 sec.]

63.367.141. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$226843$lo037, asynchronously reset by !$abc$237400$lo5
Extracted 21 gates and 28 wires to a netlist network with 7 inputs and 16 outputs (dfl=1).

63.367.141.1. Executing ABC.
[Time = 0.06 sec.]

63.367.142. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874, asynchronously reset by !$abc$237400$lo5
Extracted 21 gates and 40 wires to a netlist network with 19 inputs and 13 outputs (dfl=1).

63.367.142.1. Executing ABC.
[Time = 0.09 sec.]

63.367.143. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226, asynchronously reset by !$abc$237400$lo6
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=1).

63.367.143.1. Executing ABC.
[Time = 0.09 sec.]

63.367.144. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[3][0][0]$y$148285
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=1).

63.367.144.1. Executing ABC.
[Time = 0.09 sec.]

63.367.145. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[19][0][0]$y$147998
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=1).

63.367.145.1. Executing ABC.
[Time = 0.09 sec.]

63.367.146. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[27][0][0]$y$148052
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=1).

63.367.146.1. Executing ABC.
[Time = 0.12 sec.]

63.367.147. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[3][0][0]$y$147884
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=1).

63.367.147.1. Executing ABC.
[Time = 0.09 sec.]

63.367.148. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[9][0][0]$y$147930
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=1).

63.367.148.1. Executing ABC.
[Time = 0.09 sec.]

63.367.149. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$223787, asynchronously reset by !$abc$237400$lo6
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 5 outputs (dfl=1).

63.367.149.1. Executing ABC.
[Time = 0.09 sec.]

63.367.150. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[9][0][0]$y$148331
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=1).

63.367.150.1. Executing ABC.
[Time = 0.09 sec.]

63.367.151. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[19][0][0]$y$148399
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=1).

63.367.151.1. Executing ABC.
[Time = 0.09 sec.]

63.367.152. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[27][0][0]$y$148453
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=1).

63.367.152.1. Executing ABC.
[Time = 0.09 sec.]

63.367.153. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[25][0][0]$y$148040
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.153.1. Executing ABC.
[Time = 0.09 sec.]

63.367.154. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[7][0][0]$y$147912
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.154.1. Executing ABC.
[Time = 0.08 sec.]

63.367.155. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[21][0][0]$y$148413
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.155.1. Executing ABC.
[Time = 0.11 sec.]

63.367.156. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[11][0][0]$y$147942
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.156.1. Executing ABC.
[Time = 0.09 sec.]

63.367.157. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[29][0][0]$y$148467
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.157.1. Executing ABC.
[Time = 0.09 sec.]

63.367.158. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[31][0][0]$y$148078
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.158.1. Executing ABC.
[Time = 0.08 sec.]

63.367.159. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[29][0][0]$y$148066
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.159.1. Executing ABC.
[Time = 0.09 sec.]

63.367.160. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[31][0][0]$y$148479
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.160.1. Executing ABC.
[Time = 0.12 sec.]

63.367.161. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[13][0][0]$y$147956
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.161.1. Executing ABC.
[Time = 0.09 sec.]

63.367.162. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[5][0][0]$y$147900
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.162.1. Executing ABC.
[Time = 0.09 sec.]

63.367.163. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 20 gates and 37 wires to a netlist network with 17 inputs and 19 outputs (dfl=1).

63.367.163.1. Executing ABC.
[Time = 0.08 sec.]

63.367.164. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[15][0][0]$y$147968
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.164.1. Executing ABC.
[Time = 0.08 sec.]

63.367.165. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$222196$auto$opt_dff.cc:220:make_patterns_logic$21930, asynchronously reset by !$abc$237400$lo6
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 6 outputs (dfl=1).

63.367.165.1. Executing ABC.
[Time = 0.09 sec.]

63.367.166. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220, asynchronously reset by !$abc$237400$lo6
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 19 outputs (dfl=1).

63.367.166.1. Executing ABC.
[Time = 0.09 sec.]

63.367.167. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[17][0][0]$y$147986
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.167.1. Executing ABC.
[Time = 0.12 sec.]

63.367.168. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[23][0][0]$y$148024
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.168.1. Executing ABC.
[Time = 0.09 sec.]

63.367.169. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[1][0][0]$y$147866
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.169.1. Executing ABC.
[Time = 0.09 sec.]

63.367.170. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[21][0][0]$y$148012
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.170.1. Executing ABC.
[Time = 0.09 sec.]

63.367.171. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[7][0][0]$y$148313
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.171.1. Executing ABC.
[Time = 0.11 sec.]

63.367.172. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[1][0][0]$y$148267
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.172.1. Executing ABC.
[Time = 0.09 sec.]

63.367.173. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[23][0][0]$y$148425
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.173.1. Executing ABC.
[Time = 0.09 sec.]

63.367.174. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[17][0][0]$y$148387
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.174.1. Executing ABC.
[Time = 0.08 sec.]

63.367.175. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[15][0][0]$y$148369
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.175.1. Executing ABC.
[Time = 0.08 sec.]

63.367.176. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[13][0][0]$y$148357
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.176.1. Executing ABC.
[Time = 0.09 sec.]

63.367.177. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[11][0][0]$y$148343
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.177.1. Executing ABC.
[Time = 0.09 sec.]

63.367.178. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[5][0][0]$y$148301
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.178.1. Executing ABC.
[Time = 0.08 sec.]

63.367.179. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[25][0][0]$y$148441
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=1).

63.367.179.1. Executing ABC.
[Time = 0.08 sec.]

63.367.180. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$222257$auto$opt_dff.cc:220:make_patterns_logic$20923, asynchronously reset by !$abc$237400$lo5
Extracted 19 gates and 29 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

63.367.180.1. Executing ABC.
[Time = 0.09 sec.]

63.367.181. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$221179$auto$opt_dff.cc:220:make_patterns_logic$20978, asynchronously reset by !$abc$237400$lo5
Extracted 19 gates and 23 wires to a netlist network with 4 inputs and 11 outputs (dfl=1).

63.367.181.1. Executing ABC.
[Time = 0.06 sec.]

63.367.182. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$237400$abc$220995$auto$opt_dff.cc:220:make_patterns_logic$20856
Extracted 19 gates and 28 wires to a netlist network with 9 inputs and 12 outputs (dfl=1).

63.367.182.1. Executing ABC.
[Time = 0.08 sec.]

63.367.183. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$222834$auto$opt_dff.cc:220:make_patterns_logic$20782, asynchronously reset by !$abc$237400$lo5
Extracted 19 gates and 44 wires to a netlist network with 25 inputs and 14 outputs (dfl=1).

63.367.183.1. Executing ABC.
[Time = 0.08 sec.]

63.367.184. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$222216$auto$opt_dff.cc:220:make_patterns_logic$21919, asynchronously reset by !$abc$237400$lo6
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 6 outputs (dfl=1).

63.367.184.1. Executing ABC.
[Time = 0.08 sec.]

63.367.185. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[3][0][0]$y$148602
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 18 outputs (dfl=1).

63.367.185.1. Executing ABC.
[Time = 0.10 sec.]

63.367.186. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by !$abc$206330$new_n2127_
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 18 outputs (dfl=1).

63.367.186.1. Executing ABC.
[Time = 0.08 sec.]

63.367.187. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[5][0][0]$y$148618
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

63.367.187.1. Executing ABC.
[Time = 0.08 sec.]

63.367.188. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[7][0][0]$y$148630
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

63.367.188.1. Executing ABC.
[Time = 0.09 sec.]

63.367.189. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[13][0][0]$y$148672
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

63.367.189.1. Executing ABC.
[Time = 0.09 sec.]

63.367.190. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[9][0][0]$y$148646
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

63.367.190.1. Executing ABC.
[Time = 0.08 sec.]

63.367.191. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[1][0][0]$y$148584
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

63.367.191.1. Executing ABC.
[Time = 0.08 sec.]

63.367.192. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[11][0][0]$y$148658
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

63.367.192.1. Executing ABC.
[Time = 0.10 sec.]

63.367.193. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by $abc$222404$auto$opt_dff.cc:220:make_patterns_logic$21865, asynchronously reset by !$abc$237400$lo6
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 7 outputs (dfl=1).

63.367.193.1. Executing ABC.
[Time = 0.07 sec.]

63.367.194. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 18 outputs (dfl=1).

63.367.194.1. Executing ABC.
[Time = 0.07 sec.]

63.367.195. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by !$abc$206330$new_n2167_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

63.367.195.1. Executing ABC.
[Time = 0.09 sec.]

63.367.196. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$237400$lo5
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 18 outputs (dfl=1).

63.367.196.1. Executing ABC.
[Time = 0.09 sec.]

63.367.197. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$222033$auto$opt_dff.cc:195:make_patterns_logic$21331, asynchronously reset by !$abc$237400$lo5
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 4 outputs (dfl=1).

63.367.197.1. Executing ABC.
[Time = 0.13 sec.]

63.367.198. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by !$abc$206330$new_n2147_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

63.367.198.1. Executing ABC.
[Time = 0.13 sec.]

63.367.199. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0
Extracted 18 gates and 27 wires to a netlist network with 9 inputs and 17 outputs (dfl=1).

63.367.199.1. Executing ABC.
[Time = 0.12 sec.]

63.367.200. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by !$abc$206330$new_n2078_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

63.367.200.1. Executing ABC.
[Time = 0.10 sec.]

63.367.201. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by !$abc$206330$new_n2107_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

63.367.201.1. Executing ABC.
[Time = 0.11 sec.]

63.367.202. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$233878$lo0, enabled by !$abc$206330$new_n2058_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

63.367.202.1. Executing ABC.
[Time = 0.12 sec.]

63.368. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~141 debug messages>

63.369. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~615 debug messages>
Removed a total of 205 cells.

63.370. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

63.371. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.372. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

63.373. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$230688$auto$blifparse.cc:381:parse_blif$230956 in front of them:
        $abc$230688$auto$blifparse.cc:381:parse_blif$230955
        $abc$230688$auto$blifparse.cc:381:parse_blif$230954

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$228992$auto$blifparse.cc:381:parse_blif$229118 in front of them:
        $abc$228992$auto$blifparse.cc:381:parse_blif$229117
        $abc$228992$auto$blifparse.cc:381:parse_blif$229114

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$230688$auto$blifparse.cc:381:parse_blif$230960 in front of them:
        $abc$230688$auto$blifparse.cc:381:parse_blif$230959
        $abc$230688$auto$blifparse.cc:381:parse_blif$230958

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$223545 in front of them:
        $abc$230688$auto$blifparse.cc:381:parse_blif$230906
        $abc$230688$auto$blifparse.cc:381:parse_blif$230745

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$223548 in front of them:
        $abc$230688$auto$blifparse.cc:381:parse_blif$230747
        $abc$230688$auto$blifparse.cc:381:parse_blif$230908

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$224176 in front of them:
        $abc$237857$auto$blifparse.cc:381:parse_blif$237892
        $abc$237857$auto$blifparse.cc:381:parse_blif$237893

63.374. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2785, #solve=0, #remove=0, time=0.30 sec.]

63.375. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 5 unused cells and 25476 unused wires.
<suppressed ~24 debug messages>

63.376. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~6 debug messages>

63.377. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

63.378. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.379. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

63.380. Executing OPT_SHARE pass.

63.381. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2785, #solve=0, #remove=0, time=0.29 sec.]

63.382. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

63.383. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 3

63.384. Executing ABC pass (technology mapping using ABC).

63.384.1. Summary of detected clock domains:
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20720, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20742, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20871, arst={ }, srst={ }
  16 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20888, arst=!\u_clkgen.gen_resetn, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[8][0][0]$y$148640, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[6][0][0]$y$148624, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[4][0][0]$y$148612, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[2][0][0]$y$148594, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[15][0][0]$y$148684, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[14][0][0]$y$148678, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[12][0][0]$y$148666, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[10][0][0]$y$148652, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[0][0][0]$y$148574, arst={ }, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20954, arst=!\u_clkgen.gen_resetn, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20957, arst=!\u_clkgen.gen_resetn, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20960, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.shift_out, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21005, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20975, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21017, arst={ }, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21052, arst=!\u_clkgen.gen_resetn, srst={ }
  15 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20994, arst=!\u_clkgen.gen_resetn, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473, arst={ }, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461, arst={ }, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407, arst={ }, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257, arst={ }, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21291, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21273, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21270, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21284, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21276, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21260, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21298, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21445, arst=!\u_clkgen.gen_resetn, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21536, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21539, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21542, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21545, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21548, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21551, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21557, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21718, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21709, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21712, arst=!\u_clkgen.gen_resetn, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21731, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21785, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21791, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21778, arst=!\u_clkgen.gen_resetn, srst={ }
  6 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21826, arst=!$abc$221058$lo6, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21812, arst=!$abc$221058$lo6, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21816, arst=!$abc$221058$lo6, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22040, arst=!$abc$221058$lo6, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22043, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22023, arst=!$abc$221058$lo6, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22030, arst=!$abc$221058$lo6, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22049, arst=!$abc$221058$lo6, srst={ }
  15 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22071, arst=!$abc$221058$lo6, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22188, arst=!$abc$221058$lo6, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22152, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_decoder1.mem_act [2], arst=!$abc$221058$lo6, srst={ }
  22 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072, arst={ }, srst={ }
  21 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060, arst={ }, srst={ }
  21 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006, arst={ }, srst={ }
  21 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856, arst={ }, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2177_, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2157_, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2137_, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2117_, arst={ }, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2097_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2088_, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2068_, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2048_, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2038_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2058_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2107_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2078_, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2147_, arst={ }, srst={ }
  17 cells in clk=\phy_tx_clk, en=$abc$222033$auto$opt_dff.cc:195:make_patterns_logic$21331, arst=!\u_clkgen.gen_resetn, srst={ }
  31 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2167_, arst={ }, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222404$auto$opt_dff.cc:220:make_patterns_logic$21865, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[11][0][0]$y$148658, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[1][0][0]$y$148584, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[9][0][0]$y$148646, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[13][0][0]$y$148672, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[7][0][0]$y$148630, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[5][0][0]$y$148618, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2127_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[3][0][0]$y$148602, arst={ }, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222216$auto$opt_dff.cc:220:make_patterns_logic$21919, arst=!$abc$221058$lo6, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222834$auto$opt_dff.cc:220:make_patterns_logic$20782, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220995$auto$opt_dff.cc:220:make_patterns_logic$20856, arst={ }, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221179$auto$opt_dff.cc:220:make_patterns_logic$20978, arst=!\u_clkgen.gen_resetn, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222257$auto$opt_dff.cc:220:make_patterns_logic$20923, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[25][0][0]$y$148441, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[5][0][0]$y$148301, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[11][0][0]$y$148343, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[13][0][0]$y$148357, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[15][0][0]$y$148369, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[17][0][0]$y$148387, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[23][0][0]$y$148425, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[1][0][0]$y$148267, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[7][0][0]$y$148313, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[21][0][0]$y$148012, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[1][0][0]$y$147866, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[23][0][0]$y$148024, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[17][0][0]$y$147986, arst={ }, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220, arst=!$abc$221058$lo6, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222196$auto$opt_dff.cc:220:make_patterns_logic$21930, arst=!$abc$221058$lo6, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[15][0][0]$y$147968, arst={ }, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[5][0][0]$y$147900, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[13][0][0]$y$147956, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[31][0][0]$y$148479, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[29][0][0]$y$148066, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[31][0][0]$y$148078, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[29][0][0]$y$148467, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[11][0][0]$y$147942, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[21][0][0]$y$148413, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[7][0][0]$y$147912, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[25][0][0]$y$148040, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[27][0][0]$y$148453, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[19][0][0]$y$148399, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[9][0][0]$y$148331, arst={ }, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$240765$auto$opt_dff.cc:220:make_patterns_logic$223787, arst=!$abc$221058$lo6, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[9][0][0]$y$147930, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[3][0][0]$y$147884, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[27][0][0]$y$148052, arst={ }, srst={ }
  11 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[19][0][0]$y$147998, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[3][0][0]$y$148285, arst={ }, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226, arst=!$abc$221058$lo6, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874, arst=!\u_clkgen.gen_resetn, srst={ }
  26 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_spi_ctrl.sck_ne, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223100$auto$opt_dff.cc:195:make_patterns_logic$22158, arst=!$abc$221058$lo6, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232, arst=!$abc$221058$lo6, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222970$auto$opt_dff.cc:220:make_patterns_logic$22037, arst=!$abc$221058$lo6, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222880$auto$opt_dff.cc:220:make_patterns_logic$20881, arst=!\u_clkgen.gen_resetn, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\phy_tx_clk, en=$abc$222009$auto$opt_dff.cc:195:make_patterns_logic$21328, arst=!\u_clkgen.gen_resetn, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$240271$auto$opt_dff.cc:220:make_patterns_logic$223602, arst=!$abc$221058$lo6, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$flatten\u_uart_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:157$2997_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  15 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$240098$auto$opt_dff.cc:220:make_patterns_logic$223595, arst=!$abc$221058$lo6, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$240073$auto$opt_dff.cc:220:make_patterns_logic$21043, arst=!\u_clkgen.gen_resetn, srst={ }
  24 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684, arst=!\u_clkgen.gen_resetn, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214, arst=!$abc$221058$lo6, srst={ }
  25 cells in clk=\phy_rx_clk, en=$abc$221253$auto$opt_dff.cc:195:make_patterns_logic$21301, arst=!\u_clkgen.gen_resetn, srst={ }
  37 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2187_, arst={ }, srst={ }
  24 cells in clk=\phy_rx_clk, en=$abc$223030$auto$opt_dff.cc:195:make_patterns_logic$21230, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$202179$auto$rtlil.cc:2574:NotGate$201814, arst=!$abc$221058$lo6, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220335$auto$opt_dff.cc:220:make_patterns_logic$21952, arst=!$abc$221058$lo6, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  26 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217869$auto$opt_dff.cc:220:make_patterns_logic$20904, arst=!\u_clkgen.gen_resetn, srst={ }
  30 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219841$auto$opt_dff.cc:220:make_patterns_logic$22112, arst=!$abc$221058$lo6, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.intr, arst=!$abc$221058$lo6, srst={ }
  31 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  37 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217792$auto$opt_dff.cc:220:make_patterns_logic$22082, arst=!$abc$221058$lo6, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y, arst=!$abc$221058$lo6, srst={ }
  32 cells in clk=\phy_tx_clk, en=$abc$220538$auto$opt_dff.cc:195:make_patterns_logic$21334, arst=!\u_clkgen.gen_resetn, srst={ }
  31 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21157, arst=!\u_clkgen.gen_resetn, srst={ }
  31 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090, arst=!\u_clkgen.gen_resetn, srst={ }
  33 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218885$auto$opt_dff.cc:220:make_patterns_logic$20942, arst=!\u_clkgen.gen_resetn, srst={ }
  32 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222057$auto$opt_dff.cc:220:make_patterns_logic$22207, arst=!$abc$221058$lo6, srst={ }
  32 cells in clk=\phy_rx_clk, en=$abc$219885$auto$opt_dff.cc:195:make_patterns_logic$21340, arst=!\u_clkgen.gen_resetn, srst={ }
  36 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220247$auto$opt_dff.cc:220:make_patterns_logic$20866, arst={ }, srst={ }
  30 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  29 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  40 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  36 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  36 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221986$auto$opt_dff.cc:195:make_patterns_logic$22200, arst=!$abc$221058$lo6, srst={ }
  36 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220207$auto$opt_dff.cc:220:make_patterns_logic$21891, arst=!$abc$221058$lo6, srst={ }
  37 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$202179$auto$simplemap.cc:257:simplemap_eqne$166136, arst=!$abc$221058$lo6, srst={ }
  46 cells in clk=\phy_rx_clk, en=$abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257, arst=!\u_clkgen.gen_resetn, srst={ }
  29 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221963$auto$opt_dff.cc:195:make_patterns_logic$22096, arst=!$abc$221058$lo6, srst={ }
  40 cells in clk=\phy_rx_clk, en=$abc$220710$auto$opt_dff.cc:220:make_patterns_logic$21371, arst=!\u_clkgen.gen_resetn, srst={ }
  40 cells in clk=\phy_rx_clk, en=$abc$218149$auto$opt_dff.cc:220:make_patterns_logic$21207, arst=!\u_clkgen.gen_resetn, srst={ }
  58 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633, arst=!\u_clkgen.gen_resetn, srst={ }
  40 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217998$auto$opt_dff.cc:220:make_patterns_logic$21189, arst=!\u_clkgen.gen_resetn, srst={ }
  36 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  40 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21741, arst=!\u_clkgen.gen_resetn, srst={ }
  57 cells in clk=\xtal_clk, en=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803, arst=!\reset_n, srst={ }
  53 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  40 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854, arst=!$abc$221058$lo6, srst={ }
  41 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219461$auto$opt_dff.cc:220:make_patterns_logic$21965, arst=!$abc$221058$lo6, srst={ }
  41 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122, arst=!$abc$221058$lo6, srst={ }
  35 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf, arst=!\u_clkgen.gen_resetn, srst={ }
  39 cells in clk=\phy_rx_clk, en=$abc$220912$auto$opt_dff.cc:220:make_patterns_logic$21382, arst=!\u_clkgen.gen_resetn, srst={ }
  41 cells in clk=\phy_rx_clk, en=$abc$220164$auto$opt_dff.cc:220:make_patterns_logic$21358, arst=!\u_clkgen.gen_resetn, srst={ }
  45 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218491$auto$opt_dff.cc:220:make_patterns_logic$21426, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\xtal_clk, en={ }, arst=!\reset_n, srst={ }
  54 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840, arst=!$abc$221058$lo6, srst={ }
  42 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219135$auto$opt_dff.cc:195:make_patterns_logic$22141, arst=!$abc$221058$lo6, srst={ }
  45 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218922$auto$opt_dff.cc:220:make_patterns_logic$21442, arst=!\u_clkgen.gen_resetn, srst={ }
  49 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_uart_core.u_rxfsm.fifo_wr, arst=!\u_clkgen.gen_resetn, srst={ }
  41 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003, arst=!$abc$221058$lo6, srst={ }
  41 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989, arst=!$abc$221058$lo6, srst={ }
  41 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996, arst=!$abc$221058$lo6, srst={ }
  41 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982, arst=!$abc$221058$lo6, srst={ }
  50 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  53 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$217225$new_n129_, arst=!$abc$221058$lo6, srst={ }
  60 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21751, arst=!\u_clkgen.gen_resetn, srst={ }
  53 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218687$auto$opt_dff.cc:220:make_patterns_logic$21906, arst=!$abc$221058$lo6, srst={ }
  49 cells in clk=\phy_rx_clk, en=$abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250, arst=!\u_clkgen.gen_resetn, srst={ }
  58 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968, arst=!$abc$221058$lo6, srst={ }
  48 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_eth_parser.pkt_done, arst=!\u_clkgen.gen_resetn, srst={ }
  54 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809, arst=!$abc$221058$lo6, srst={ }
  62 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613, arst=!\u_clkgen.gen_resetn, srst={ }
  65 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599, arst=!\u_clkgen.gen_resetn, srst={ }
  63 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833, arst=!$abc$221058$lo6, srst={ }
  66 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_uart_core.u_txfsm.fifo_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  66 cells in clk=\phy_tx_clk, en=$abc$216169$auto$opt_dff.cc:220:make_patterns_logic$21198, arst=!\u_clkgen.gen_resetn, srst={ }
  71 cells in clk=\phy_rx_clk, en=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241, arst=!\u_clkgen.gen_resetn, srst={ }
  71 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219414$auto$opt_dff.cc:195:make_patterns_logic$22197, arst=!$abc$221058$lo6, srst={ }
  73 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_memory_interface1.istb_t, arst=!$abc$221058$lo6, srst={ }
  79 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21762, arst=!\u_clkgen.gen_resetn, srst={ }
  70 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165, arst=!$abc$221058$lo6, srst={ }
  73 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt, arst=!\u_clkgen.gen_resetn, srst={ }
  73 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_wb_gmac_tx.mem_wr, arst=!\u_clkgen.gen_resetn, srst={ }
  75 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_memory_interface1.dack_i, arst=!$abc$221058$lo6, srst={ }
  85 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006, arst=!$abc$221058$lo6, srst={ }
  92 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429, arst=!\u_clkgen.gen_resetn, srst={ }
  78 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711, arst={ }, srst={ }
  71 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009, arst=!$abc$221058$lo6, srst={ }
  62 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$20749, arst=!\u_clkgen.gen_resetn, srst={ }
  84 cells in clk=\phy_tx_clk, en=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706, arst=!\u_clkgen.gen_resetn, srst={ }
  77 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216689$auto$opt_dff.cc:220:make_patterns_logic$20808, arst=!\u_clkgen.gen_resetn, srst={ }
  85 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216076$auto$opt_dff.cc:220:make_patterns_logic$22244, arst=!$abc$221058$lo6, srst={ }
  135 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$214188$auto$opt_dff.cc:195:make_patterns_logic$22194, arst=!$abc$221058$lo6, srst={ }
  87 cells in clk=\phy_rx_clk, en=$abc$218751$auto$opt_dff.cc:220:make_patterns_logic$21391, arst=!\u_clkgen.gen_resetn, srst={ }
  91 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435, arst=!\u_clkgen.gen_resetn, srst={ }
  76 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$217129$new_n99_, arst=!\u_clkgen.gen_resetn, srst={ }
  100 cells in clk=\phy_rx_clk, en=$abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224, arst=!\u_clkgen.gen_resetn, srst={ }
  97 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7], arst=!\u_clkgen.gen_resetn, srst={ }
  92 cells in clk=\xtal_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  100 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129, arst=!$abc$221058$lo6, srst={ }
  108 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941, arst=!$abc$221058$lo6, srst={ }
  115 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219250$auto$opt_dff.cc:220:make_patterns_logic$22172, arst=!$abc$221058$lo6, srst={ }
  122 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220747$auto$opt_dff.cc:220:make_patterns_logic$20624, arst=!\u_clkgen.gen_resetn, srst={ }
  131 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  132 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878, arst=!$abc$221058$lo6, srst={ }
  137 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_clkgen.gen_resetn, arst={ }, srst={ }
  117 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191, arst=!$abc$221058$lo6, srst={ }
  166 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935, arst=!\u_clkgen.gen_resetn, srst={ }
  174 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213055$auto$opt_dff.cc:195:make_patterns_logic$22184, arst=!$abc$221058$lo6, srst={ }
  185 cells in clk=\phy_tx_clk, en=\u_eth_dut.tx_fifo_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  223 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138, arst=!$abc$221058$lo6, srst={ }
  225 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y, arst=!$abc$221058$lo6, srst={ }
  239 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735, arst=!\u_clkgen.gen_resetn, srst={ }
  274 cells in clk=\phy_tx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  274 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_wb_gmac_rx.mem_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  299 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  364 cells in clk=\phy_rx_clk, en=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233, arst=!\u_clkgen.gen_resetn, srst={ }
  373 cells in clk=\phy_tx_clk, en=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722, arst=!\u_clkgen.gen_resetn, srst={ }
  430 cells in clk=\phy_rx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  523 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!\u_8051_core.oc8051_sfr1.wait_data, arst=!$abc$221058$lo6, srst={ }
  1551 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  2093 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=!$abc$221058$lo6, srst={ }
  6 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223432$auto$opt_dff.cc:195:make_patterns_logic$21971, arst=!$abc$221058$lo6, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20910, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\xtal_clk, en=$abc$223405$auto$opt_dff.cc:195:make_patterns_logic$21806, arst=!\reset_n, srst={ }
  8 cells in clk=\phy_rx_clk, en=$abc$223379$auto$opt_dff.cc:220:make_patterns_logic$21309, arst=!\u_clkgen.gen_resetn, srst={ }
  13 cells in clk=\phy_rx_clk, en=$abc$223366$auto$opt_dff.cc:195:make_patterns_logic$21236, arst=!\u_clkgen.gen_resetn, srst={ }
  13 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223354$auto$opt_dff.cc:220:make_patterns_logic$20985, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20437, arst=!\u_clkgen.gen_resetn, srst={ }
  13 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20492, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223252$auto$opt_dff.cc:220:make_patterns_logic$22100, arst=!$abc$221058$lo6, srst={ }
  6 cells in clk=\phy_rx_clk, en=$abc$223211$auto$opt_dff.cc:195:make_patterns_logic$21304, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223197$auto$opt_dff.cc:220:make_patterns_logic$21032, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223186$auto$opt_dff.cc:220:make_patterns_logic$22016, arst=!$abc$221058$lo6, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223171$auto$opt_dff.cc:220:make_patterns_logic$22060, arst=!$abc$221058$lo6, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223157$auto$opt_dff.cc:220:make_patterns_logic$20815, arst=!\u_clkgen.gen_resetn, srst={ }
  13 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223115$auto$opt_dff.cc:220:make_patterns_logic$20895, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223060$auto$opt_dff.cc:195:make_patterns_logic$22046, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$202179$auto$simplemap.cc:257:simplemap_eqne$166121, arst=!$abc$221058$lo6, srst={ }
  4 cells in clk=\phy_tx_clk, en=$abc$223014$auto$opt_dff.cc:195:make_patterns_logic$21325, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222953$auto$opt_dff.cc:195:make_patterns_logic$22155, arst=!$abc$221058$lo6, srst={ }
  12 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\phy_rx_clk, en=$abc$222815$auto$opt_dff.cc:195:make_patterns_logic$21227, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222748$flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  12 cells in clk=\phy_rx_clk, en=$abc$222558$auto$opt_dff.cc:195:make_patterns_logic$21343, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\phy_tx_clk, en=$abc$218751$auto$opt_dff.cc:195:make_patterns_logic$21322, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222172$auto$opt_dff.cc:220:make_patterns_logic$20861, arst={ }, srst={ }
  16 cells in clk=\phy_tx_clk, en=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21715, arst=!\u_clkgen.gen_resetn, srst={ }
  13 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221924$auto$opt_dff.cc:220:make_patterns_logic$22217, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221848$auto$opt_dff.cc:220:make_patterns_logic$22229, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221808$auto$opt_dff.cc:220:make_patterns_logic$22211, arst=!$abc$221058$lo6, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221729$auto$opt_dff.cc:220:make_patterns_logic$22223, arst=!$abc$221058$lo6, srst={ }
  6 cells in clk=\phy_rx_clk, en=!$abc$207647$auto$simplemap.cc:128:simplemap_reduce$158052, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221023$auto$opt_dff.cc:195:make_patterns_logic$20964, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220572$auto$opt_dff.cc:220:make_patterns_logic$20752, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220015$auto$opt_dff.cc:220:make_patterns_logic$20932, arst=!\u_clkgen.gen_resetn, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219622$auto$opt_dff.cc:220:make_patterns_logic$20693, arst=!\u_clkgen.gen_resetn, srst={ }
  13 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219090$auto$opt_dff.cc:195:make_patterns_logic$21974, arst=!$abc$221058$lo6, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217443$auto$opt_dff.cc:220:make_patterns_logic$20700, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216236$auto$opt_dff.cc:220:make_patterns_logic$21216, arst=!\u_clkgen.gen_resetn, srst={ }

  #logic partitions = 354

63.384.2. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by !$abc$221058$lo6
Extracted 2066 gates and 2562 wires to a netlist network with 496 inputs and 428 outputs (dfl=2).

63.384.2.1. Executing ABC.
[Time = 0.68 sec.]

63.384.3. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 1453 gates and 2121 wires to a netlist network with 668 inputs and 521 outputs (dfl=2).

63.384.3.1. Executing ABC.
[Time = 0.39 sec.]

63.384.4. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by !$abc$242673$lo144, asynchronously reset by !$abc$221058$lo6
Extracted 523 gates and 624 wires to a netlist network with 101 inputs and 158 outputs (dfl=2).

63.384.4.1. Executing ABC.
[Time = 0.18 sec.]

63.384.5. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 428 gates and 639 wires to a netlist network with 211 inputs and 169 outputs (dfl=2).

63.384.5.1. Executing ABC.
[Time = 0.17 sec.]

63.384.6. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 373 gates and 385 wires to a netlist network with 12 inputs and 81 outputs (dfl=2).

63.384.6.1. Executing ABC.
[Time = 0.19 sec.]

63.384.7. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 364 gates and 491 wires to a netlist network with 127 inputs and 287 outputs (dfl=2).

63.384.7.1. Executing ABC.
[Time = 0.16 sec.]

63.384.8. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 299 gates and 521 wires to a netlist network with 222 inputs and 89 outputs (dfl=2).

63.384.8.1. Executing ABC.
[Time = 0.19 sec.]

63.384.9. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by \u_wb_gmac_rx.mem_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 270 gates and 436 wires to a netlist network with 166 inputs and 94 outputs (dfl=2).

63.384.9.1. Executing ABC.
[Time = 0.18 sec.]

63.384.10. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 274 gates and 359 wires to a netlist network with 85 inputs and 113 outputs (dfl=2).

63.384.10.1. Executing ABC.
[Time = 0.13 sec.]

63.384.11. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 239 gates and 353 wires to a netlist network with 113 inputs and 187 outputs (dfl=2).

63.384.11.1. Executing ABC.
[Time = 0.13 sec.]

63.384.12. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y, asynchronously reset by !$abc$221058$lo6
Extracted 225 gates and 267 wires to a netlist network with 42 inputs and 180 outputs (dfl=2).

63.384.12.1. Executing ABC.
[Time = 0.11 sec.]

63.384.13. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138, asynchronously reset by !$abc$221058$lo6
Extracted 223 gates and 379 wires to a netlist network with 156 inputs and 19 outputs (dfl=2).

63.384.13.1. Executing ABC.
[Time = 0.18 sec.]

63.384.14. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by \u_eth_dut.tx_fifo_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 185 gates and 342 wires to a netlist network with 157 inputs and 35 outputs (dfl=2).

63.384.14.1. Executing ABC.
[Time = 0.15 sec.]

63.384.15. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$213055$auto$opt_dff.cc:195:make_patterns_logic$22184, asynchronously reset by !$abc$221058$lo6
Extracted 174 gates and 211 wires to a netlist network with 37 inputs and 32 outputs (dfl=2).

63.384.15.1. Executing ABC.
[Time = 0.10 sec.]

63.384.16. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 134 gates and 168 wires to a netlist network with 34 inputs and 10 outputs (dfl=2).

63.384.16.1. Executing ABC.
[Time = 0.09 sec.]

63.384.17. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by \u_clkgen.gen_resetn
Extracted 137 gates and 190 wires to a netlist network with 53 inputs and 57 outputs (dfl=2).

63.384.17.1. Executing ABC.
[Time = 0.10 sec.]

63.384.18. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$214188$auto$opt_dff.cc:195:make_patterns_logic$22194, asynchronously reset by !$abc$221058$lo6
Extracted 135 gates and 194 wires to a netlist network with 59 inputs and 39 outputs (dfl=2).

63.384.18.1. Executing ABC.
[Time = 0.19 sec.]

63.384.19. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878, asynchronously reset by !$abc$221058$lo6
Extracted 129 gates and 175 wires to a netlist network with 46 inputs and 47 outputs (dfl=2).

63.384.19.1. Executing ABC.
[Time = 0.18 sec.]

63.384.20. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 131 gates and 234 wires to a netlist network with 103 inputs and 98 outputs (dfl=2).

63.384.20.1. Executing ABC.
[Time = 0.19 sec.]

63.384.21. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$220747$auto$opt_dff.cc:220:make_patterns_logic$20624, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 90 gates and 133 wires to a netlist network with 43 inputs and 19 outputs (dfl=2).

63.384.21.1. Executing ABC.
[Time = 0.18 sec.]

63.384.22. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191, asynchronously reset by !$abc$221058$lo6
Extracted 117 gates and 177 wires to a netlist network with 60 inputs and 71 outputs (dfl=2).

63.384.22.1. Executing ABC.
[Time = 0.12 sec.]

63.384.23. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$219250$auto$opt_dff.cc:220:make_patterns_logic$22172, asynchronously reset by !$abc$221058$lo6
Extracted 115 gates and 208 wires to a netlist network with 93 inputs and 97 outputs (dfl=2).

63.384.23.1. Executing ABC.
[Time = 0.16 sec.]

63.384.24. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941, asynchronously reset by !$abc$221058$lo6
Extracted 105 gates and 145 wires to a netlist network with 40 inputs and 45 outputs (dfl=2).

63.384.24.1. Executing ABC.
[Time = 0.12 sec.]

63.384.25. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129, asynchronously reset by !$abc$221058$lo6
Extracted 95 gates and 115 wires to a netlist network with 20 inputs and 38 outputs (dfl=2).

63.384.25.1. Executing ABC.
[Time = 0.09 sec.]

63.384.26. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 100 gates and 138 wires to a netlist network with 38 inputs and 30 outputs (dfl=2).

63.384.26.1. Executing ABC.
[Time = 0.18 sec.]

63.384.27. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$245130$lo052, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 97 gates and 169 wires to a netlist network with 72 inputs and 48 outputs (dfl=2).

63.384.27.1. Executing ABC.
[Time = 0.16 sec.]

63.384.28. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 91 gates and 147 wires to a netlist network with 56 inputs and 25 outputs (dfl=2).

63.384.28.1. Executing ABC.
[Time = 0.14 sec.]

63.384.29. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 92 gates and 128 wires to a netlist network with 36 inputs and 33 outputs (dfl=2).

63.384.29.1. Executing ABC.
[Time = 0.12 sec.]

63.384.30. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 91 gates and 111 wires to a netlist network with 20 inputs and 34 outputs (dfl=2).

63.384.30.1. Executing ABC.
[Time = 0.10 sec.]

63.384.31. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$218751$auto$opt_dff.cc:220:make_patterns_logic$21391, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 87 gates and 149 wires to a netlist network with 62 inputs and 56 outputs (dfl=2).

63.384.31.1. Executing ABC.
[Time = 0.09 sec.]

63.384.32. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006, asynchronously reset by !$abc$221058$lo6
Extracted 85 gates and 155 wires to a netlist network with 70 inputs and 42 outputs (dfl=2).

63.384.32.1. Executing ABC.
[Time = 0.13 sec.]

63.384.33. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$216076$auto$opt_dff.cc:220:make_patterns_logic$22244, asynchronously reset by !$abc$221058$lo6
Extracted 85 gates and 115 wires to a netlist network with 30 inputs and 30 outputs (dfl=2).

63.384.33.1. Executing ABC.
[Time = 0.12 sec.]

63.384.34. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 84 gates and 86 wires to a netlist network with 2 inputs and 33 outputs (dfl=2).

63.384.34.1. Executing ABC.
[Time = 0.17 sec.]

63.384.35. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21762, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 79 gates and 135 wires to a netlist network with 56 inputs and 15 outputs (dfl=2).

63.384.35.1. Executing ABC.
[Time = 0.11 sec.]

63.384.36. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711
Extracted 78 gates and 105 wires to a netlist network with 27 inputs and 47 outputs (dfl=2).

63.384.36.1. Executing ABC.
[Time = 0.10 sec.]

63.384.37. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$216689$auto$opt_dff.cc:220:make_patterns_logic$20808, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 77 gates and 136 wires to a netlist network with 58 inputs and 45 outputs (dfl=2).

63.384.37.1. Executing ABC.
[Time = 0.12 sec.]

63.384.38. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by !$abc$217129$new_n99_, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 76 gates and 96 wires to a netlist network with 20 inputs and 18 outputs (dfl=2).

63.384.38.1. Executing ABC.
[Time = 0.12 sec.]

63.384.39. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_8051_core.oc8051_memory_interface1.dack_i, asynchronously reset by !$abc$221058$lo6
Extracted 51 gates and 129 wires to a netlist network with 78 inputs and 42 outputs (dfl=2).

63.384.39.1. Executing ABC.
[Time = 0.12 sec.]

63.384.40. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_wb_gmac_tx.mem_wr, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 73 gates and 87 wires to a netlist network with 14 inputs and 38 outputs (dfl=2).

63.384.40.1. Executing ABC.
[Time = 0.18 sec.]

63.384.41. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$247274$lo55, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 73 gates and 87 wires to a netlist network with 14 inputs and 38 outputs (dfl=2).

63.384.41.1. Executing ABC.
[Time = 0.11 sec.]

63.384.42. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_8051_core.oc8051_memory_interface1.istb_t, asynchronously reset by !$abc$221058$lo6
Extracted 73 gates and 133 wires to a netlist network with 60 inputs and 33 outputs (dfl=2).

63.384.42.1. Executing ABC.
[Time = 0.11 sec.]

63.384.43. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009, asynchronously reset by !$abc$221058$lo6
Extracted 71 gates and 125 wires to a netlist network with 54 inputs and 41 outputs (dfl=2).

63.384.43.1. Executing ABC.
[Time = 0.11 sec.]

63.384.44. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$219414$auto$opt_dff.cc:195:make_patterns_logic$22197, asynchronously reset by !$abc$221058$lo6
Extracted 71 gates and 113 wires to a netlist network with 42 inputs and 23 outputs (dfl=2).

63.384.44.1. Executing ABC.
[Time = 0.11 sec.]

63.384.45. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 71 gates and 75 wires to a netlist network with 4 inputs and 33 outputs (dfl=2).

63.384.45.1. Executing ABC.
[Time = 0.10 sec.]

63.384.46. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165, asynchronously reset by !$abc$221058$lo6
Extracted 70 gates and 119 wires to a netlist network with 49 inputs and 61 outputs (dfl=2).

63.384.46.1. Executing ABC.
[Time = 0.12 sec.]

63.384.47. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$216169$auto$opt_dff.cc:220:make_patterns_logic$21198, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 66 gates and 90 wires to a netlist network with 24 inputs and 11 outputs (dfl=2).

63.384.47.1. Executing ABC.
[Time = 0.10 sec.]

63.384.48. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_uart_core.u_txfsm.fifo_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 66 gates and 130 wires to a netlist network with 64 inputs and 26 outputs (dfl=2).

63.384.48.1. Executing ABC.
[Time = 0.14 sec.]

63.384.49. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 65 gates and 102 wires to a netlist network with 37 inputs and 58 outputs (dfl=2).

63.384.49.1. Executing ABC.
[Time = 0.09 sec.]

63.384.50. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833, asynchronously reset by !$abc$221058$lo6
Extracted 63 gates and 100 wires to a netlist network with 37 inputs and 33 outputs (dfl=2).

63.384.50.1. Executing ABC.
[Time = 0.11 sec.]

63.384.51. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$219314$auto$opt_dff.cc:220:make_patterns_logic$20749, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 62 gates and 90 wires to a netlist network with 28 inputs and 14 outputs (dfl=2).

63.384.51.1. Executing ABC.
[Time = 0.11 sec.]

63.384.52. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 62 gates and 80 wires to a netlist network with 18 inputs and 15 outputs (dfl=2).

63.384.52.1. Executing ABC.
[Time = 0.10 sec.]

63.384.53. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21751, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 60 gates and 96 wires to a netlist network with 36 inputs and 10 outputs (dfl=2).

63.384.53.1. Executing ABC.
[Time = 0.10 sec.]

63.384.54. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968, asynchronously reset by !$abc$221058$lo6
Extracted 58 gates and 81 wires to a netlist network with 23 inputs and 19 outputs (dfl=2).

63.384.54.1. Executing ABC.
[Time = 0.10 sec.]

63.384.55. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 58 gates and 106 wires to a netlist network with 47 inputs and 53 outputs (dfl=2).

63.384.55.1. Executing ABC.
[Time = 0.10 sec.]

63.384.56. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, enabled by $abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803, asynchronously reset by !\reset_n
Extracted 57 gates and 62 wires to a netlist network with 5 inputs and 24 outputs (dfl=2).

63.384.56.1. Executing ABC.
[Time = 0.13 sec.]

63.384.57. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809, asynchronously reset by !$abc$221058$lo6
Extracted 54 gates and 118 wires to a netlist network with 64 inputs and 32 outputs (dfl=2).

63.384.57.1. Executing ABC.
[Time = 0.10 sec.]

63.384.58. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840, asynchronously reset by !$abc$221058$lo6
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 30 outputs (dfl=2).

63.384.58.1. Executing ABC.
[Time = 0.11 sec.]

63.384.59. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$218687$auto$opt_dff.cc:220:make_patterns_logic$21906, asynchronously reset by !$abc$221058$lo6
Extracted 53 gates and 90 wires to a netlist network with 37 inputs and 28 outputs (dfl=2).

63.384.59.1. Executing ABC.
[Time = 0.09 sec.]

63.384.60. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by !$abc$217225$new_n129_, asynchronously reset by !$abc$221058$lo6
Extracted 53 gates and 107 wires to a netlist network with 54 inputs and 32 outputs (dfl=2).

63.384.60.1. Executing ABC.
[Time = 0.13 sec.]

63.384.61. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 49 gates and 90 wires to a netlist network with 41 inputs and 38 outputs (dfl=2).

63.384.61.1. Executing ABC.
[Time = 0.18 sec.]

63.384.62. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 50 gates and 88 wires to a netlist network with 38 inputs and 34 outputs (dfl=2).

63.384.62.1. Executing ABC.
[Time = 0.11 sec.]

63.384.63. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 49 gates and 81 wires to a netlist network with 32 inputs and 35 outputs (dfl=2).

63.384.63.1. Executing ABC.
[Time = 0.13 sec.]

63.384.64. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_uart_core.u_rxfsm.fifo_wr, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 49 gates and 57 wires to a netlist network with 8 inputs and 33 outputs (dfl=2).

63.384.64.1. Executing ABC.
[Time = 0.18 sec.]

63.384.65. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$245130$lo000, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 48 gates and 97 wires to a netlist network with 49 inputs and 48 outputs (dfl=2).

63.384.65.1. Executing ABC.
[Time = 0.16 sec.]

63.384.66. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 46 gates and 66 wires to a netlist network with 20 inputs and 45 outputs (dfl=2).

63.384.66.1. Executing ABC.
[Time = 0.12 sec.]

63.384.67. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$218922$auto$opt_dff.cc:220:make_patterns_logic$21442, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 43 gates and 67 wires to a netlist network with 24 inputs and 13 outputs (dfl=2).

63.384.67.1. Executing ABC.
[Time = 0.16 sec.]

63.384.68. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$218491$auto$opt_dff.cc:220:make_patterns_logic$21426, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 43 gates and 67 wires to a netlist network with 24 inputs and 17 outputs (dfl=2).

63.384.68.1. Executing ABC.
[Time = 0.14 sec.]

63.384.69. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$219135$auto$opt_dff.cc:195:make_patterns_logic$22141, asynchronously reset by !$abc$221058$lo6
Extracted 42 gates and 73 wires to a netlist network with 31 inputs and 11 outputs (dfl=2).

63.384.69.1. Executing ABC.
[Time = 0.14 sec.]

63.384.70. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003, asynchronously reset by !$abc$221058$lo6
Extracted 41 gates and 68 wires to a netlist network with 27 inputs and 17 outputs (dfl=2).

63.384.70.1. Executing ABC.
[Time = 0.09 sec.]

63.384.71. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989, asynchronously reset by !$abc$221058$lo6
Extracted 41 gates and 68 wires to a netlist network with 27 inputs and 17 outputs (dfl=2).

63.384.71.1. Executing ABC.
[Time = 0.09 sec.]

63.384.72. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$220164$auto$opt_dff.cc:220:make_patterns_logic$21358, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 41 gates and 82 wires to a netlist network with 40 inputs and 33 outputs (dfl=2).

63.384.72.1. Executing ABC.
[Time = 0.09 sec.]

63.384.73. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122, asynchronously reset by !$abc$221058$lo6
Extracted 41 gates and 70 wires to a netlist network with 29 inputs and 36 outputs (dfl=2).

63.384.73.1. Executing ABC.
[Time = 2.23 sec.]

63.384.74. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$219461$auto$opt_dff.cc:220:make_patterns_logic$21965, asynchronously reset by !$abc$221058$lo6
Extracted 41 gates and 67 wires to a netlist network with 26 inputs and 27 outputs (dfl=2).

63.384.74.1. Executing ABC.
[Time = 0.10 sec.]

63.384.75. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996, asynchronously reset by !$abc$221058$lo6
Extracted 41 gates and 68 wires to a netlist network with 27 inputs and 17 outputs (dfl=2).

63.384.75.1. Executing ABC.
[Time = 0.09 sec.]

63.384.76. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982, asynchronously reset by !$abc$221058$lo6
Extracted 41 gates and 68 wires to a netlist network with 27 inputs and 17 outputs (dfl=2).

63.384.76.1. Executing ABC.
[Time = 0.09 sec.]

63.384.77. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21741, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 40 gates and 57 wires to a netlist network with 17 inputs and 6 outputs (dfl=2).

63.384.77.1. Executing ABC.
[Time = 0.10 sec.]

63.384.78. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854, asynchronously reset by !$abc$221058$lo6
Extracted 40 gates and 75 wires to a netlist network with 35 inputs and 30 outputs (dfl=2).

63.384.78.1. Executing ABC.
[Time = 0.09 sec.]

63.384.79. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$217998$auto$opt_dff.cc:220:make_patterns_logic$21189, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 40 gates and 57 wires to a netlist network with 17 inputs and 4 outputs (dfl=2).

63.384.79.1. Executing ABC.
[Time = 0.10 sec.]

63.384.80. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 40 gates and 68 wires to a netlist network with 28 inputs and 37 outputs (dfl=2).

63.384.80.1. Executing ABC.
[Time = 0.10 sec.]

63.384.81. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$220710$auto$opt_dff.cc:220:make_patterns_logic$21371, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 40 gates and 81 wires to a netlist network with 40 inputs and 31 outputs (dfl=2).

63.384.81.1. Executing ABC.
[Time = 0.09 sec.]

63.384.82. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$218149$auto$opt_dff.cc:220:make_patterns_logic$21207, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 40 gates and 58 wires to a netlist network with 18 inputs and 4 outputs (dfl=2).

63.384.82.1. Executing ABC.
[Time = 0.09 sec.]

63.384.83. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$220912$auto$opt_dff.cc:220:make_patterns_logic$21382, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 39 gates and 77 wires to a netlist network with 37 inputs and 33 outputs (dfl=2).

63.384.83.1. Executing ABC.
[Time = 0.07 sec.]

63.384.84. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by !$abc$202179$auto$simplemap.cc:257:simplemap_eqne$166136, asynchronously reset by !$abc$221058$lo6
Extracted 37 gates and 58 wires to a netlist network with 21 inputs and 29 outputs (dfl=2).

63.384.84.1. Executing ABC.
[Time = 0.09 sec.]

63.384.85. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 37 gates and 67 wires to a netlist network with 30 inputs and 29 outputs (dfl=2).

63.384.85.1. Executing ABC.
[Time = 0.10 sec.]

63.384.86. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$217792$auto$opt_dff.cc:220:make_patterns_logic$22082, asynchronously reset by !$abc$221058$lo6
Extracted 37 gates and 54 wires to a netlist network with 17 inputs and 6 outputs (dfl=2).

63.384.86.1. Executing ABC.
[Time = 0.09 sec.]

63.384.87. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 36 gates and 69 wires to a netlist network with 33 inputs and 25 outputs (dfl=2).

63.384.87.1. Executing ABC.
[Time = 0.10 sec.]

63.384.88. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$221986$auto$opt_dff.cc:195:make_patterns_logic$22200, asynchronously reset by !$abc$221058$lo6
Extracted 36 gates and 58 wires to a netlist network with 22 inputs and 16 outputs (dfl=2).

63.384.88.1. Executing ABC.
[Time = 0.09 sec.]

63.384.89. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$220207$auto$opt_dff.cc:220:make_patterns_logic$21891, asynchronously reset by !$abc$221058$lo6
Extracted 36 gates and 65 wires to a netlist network with 29 inputs and 20 outputs (dfl=2).

63.384.89.1. Executing ABC.
[Time = 0.09 sec.]

63.384.90. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$220247$auto$opt_dff.cc:220:make_patterns_logic$20866
Extracted 36 gates and 106 wires to a netlist network with 70 inputs and 35 outputs (dfl=2).

63.384.90.1. Executing ABC.
[Time = 0.13 sec.]

63.384.91. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 36 gates and 73 wires to a netlist network with 37 inputs and 35 outputs (dfl=2).

63.384.91.1. Executing ABC.
[Time = 0.09 sec.]

63.384.92. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 35 gates and 47 wires to a netlist network with 12 inputs and 33 outputs (dfl=2).

63.384.92.1. Executing ABC.
[Time = 0.07 sec.]

63.384.93. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y, asynchronously reset by !$abc$221058$lo6
Extracted 34 gates and 52 wires to a netlist network with 18 inputs and 33 outputs (dfl=2).

63.384.93.1. Executing ABC.
[Time = 0.07 sec.]

63.384.94. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 34 gates and 64 wires to a netlist network with 30 inputs and 30 outputs (dfl=2).

63.384.94.1. Executing ABC.
[Time = 0.07 sec.]

63.384.95. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 34 gates and 56 wires to a netlist network with 22 inputs and 27 outputs (dfl=2).

63.384.95.1. Executing ABC.
[Time = 0.09 sec.]

63.384.96. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 34 gates and 56 wires to a netlist network with 22 inputs and 25 outputs (dfl=2).

63.384.96.1. Executing ABC.
[Time = 0.09 sec.]

63.384.97. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$222057$auto$opt_dff.cc:220:make_patterns_logic$22207, asynchronously reset by !$abc$221058$lo6
Extracted 34 gates and 49 wires to a netlist network with 15 inputs and 8 outputs (dfl=2).

63.384.97.1. Executing ABC.
[Time = 0.09 sec.]

63.384.98. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$218885$auto$opt_dff.cc:220:make_patterns_logic$20942, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 33 gates and 48 wires to a netlist network with 15 inputs and 4 outputs (dfl=2).

63.384.98.1. Executing ABC.
[Time = 0.14 sec.]

63.384.99. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$220538$auto$opt_dff.cc:195:make_patterns_logic$21334, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 32 gates and 40 wires to a netlist network with 8 inputs and 11 outputs (dfl=2).

63.384.99.1. Executing ABC.
[Time = 0.08 sec.]

63.384.100. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$219885$auto$opt_dff.cc:195:make_patterns_logic$21340, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 32 gates and 48 wires to a netlist network with 16 inputs and 10 outputs (dfl=2).

63.384.100.1. Executing ABC.
[Time = 0.10 sec.]

63.384.101. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 32 gates and 58 wires to a netlist network with 26 inputs and 31 outputs (dfl=2).

63.384.101.1. Executing ABC.
[Time = 0.09 sec.]

63.384.102. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 31 gates and 50 wires to a netlist network with 19 inputs and 25 outputs (dfl=2).

63.384.102.1. Executing ABC.
[Time = 0.12 sec.]

63.384.103. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21157, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 31 gates and 45 wires to a netlist network with 14 inputs and 15 outputs (dfl=2).

63.384.103.1. Executing ABC.
[Time = 0.13 sec.]

63.384.104. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 31 gates and 59 wires to a netlist network with 28 inputs and 31 outputs (dfl=2).

63.384.104.1. Executing ABC.
[Time = 0.12 sec.]

63.384.105. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 31 gates and 59 wires to a netlist network with 28 inputs and 19 outputs (dfl=2).

63.384.105.1. Executing ABC.
[Time = 0.10 sec.]

63.384.106. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 30 gates and 53 wires to a netlist network with 23 inputs and 30 outputs (dfl=2).

63.384.106.1. Executing ABC.
[Time = 0.10 sec.]

63.384.107. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 30 gates and 53 wires to a netlist network with 23 inputs and 30 outputs (dfl=2).

63.384.107.1. Executing ABC.
[Time = 0.07 sec.]

63.384.108. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$221963$auto$opt_dff.cc:195:make_patterns_logic$22096, asynchronously reset by !$abc$221058$lo6
Extracted 29 gates and 40 wires to a netlist network with 11 inputs and 20 outputs (dfl=2).

63.384.108.1. Executing ABC.
[Time = 0.10 sec.]

63.384.109. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 29 gates and 51 wires to a netlist network with 22 inputs and 29 outputs (dfl=2).

63.384.109.1. Executing ABC.
[Time = 0.10 sec.]

63.384.110. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$220335$auto$opt_dff.cc:220:make_patterns_logic$21952, asynchronously reset by !$abc$221058$lo6
Extracted 28 gates and 47 wires to a netlist network with 19 inputs and 19 outputs (dfl=2).

63.384.110.1. Executing ABC.
[Time = 0.11 sec.]

63.384.111. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 28 gates and 45 wires to a netlist network with 17 inputs and 20 outputs (dfl=2).

63.384.111.1. Executing ABC.
[Time = 0.17 sec.]

63.384.112. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !\reset_n
Extracted 27 gates and 37 wires to a netlist network with 9 inputs and 17 outputs (dfl=2).

63.384.112.1. Executing ABC.
[Time = 0.21 sec.]

63.384.113. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_8051_core.intr, asynchronously reset by !$abc$257550$lo6
Extracted 27 gates and 56 wires to a netlist network with 29 inputs and 10 outputs (dfl=2).

63.384.113.1. Executing ABC.
[Time = 0.21 sec.]

63.384.114. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122, asynchronously reset by !$abc$257550$lo5
Extracted 27 gates and 52 wires to a netlist network with 25 inputs and 21 outputs (dfl=2).

63.384.114.1. Executing ABC.
[Time = 0.18 sec.]

63.384.115. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by !$abc$202179$auto$rtlil.cc:2574:NotGate$201814, asynchronously reset by !$abc$257550$lo6
Extracted 27 gates and 48 wires to a netlist network with 21 inputs and 25 outputs (dfl=2).

63.384.115.1. Executing ABC.
[Time = 0.75 sec.]

63.384.116. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$219841$auto$opt_dff.cc:220:make_patterns_logic$22112, asynchronously reset by !$abc$257550$lo6
Extracted 27 gates and 39 wires to a netlist network with 12 inputs and 9 outputs (dfl=2).

63.384.116.1. Executing ABC.
[Time = 0.21 sec.]

63.384.117. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by !$abc$206330$new_n2177_
Extracted 27 gates and 57 wires to a netlist network with 30 inputs and 26 outputs (dfl=2).

63.384.117.1. Executing ABC.
[Time = 0.19 sec.]

63.384.118. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$245130$lo037, asynchronously reset by !$abc$257550$lo5
Extracted 26 gates and 37 wires to a netlist network with 11 inputs and 21 outputs (dfl=2).

63.384.118.1. Executing ABC.
[Time = 0.20 sec.]

63.384.119. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$217869$auto$opt_dff.cc:220:make_patterns_logic$20904, asynchronously reset by !$abc$257550$lo5
Extracted 26 gates and 41 wires to a netlist network with 15 inputs and 4 outputs (dfl=2).

63.384.119.1. Executing ABC.
[Time = 0.16 sec.]

63.384.120. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$257550$lo5
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 25 outputs (dfl=2).

63.384.120.1. Executing ABC.
[Time = 0.09 sec.]

63.384.121. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874, asynchronously reset by !$abc$257550$lo5
Extracted 25 gates and 45 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

63.384.121.1. Executing ABC.
[Time = 0.09 sec.]

63.384.122. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$257550$lo5
Extracted 25 gates and 37 wires to a netlist network with 12 inputs and 25 outputs (dfl=2).

63.384.122.1. Executing ABC.
[Time = 0.08 sec.]

63.384.123. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$221253$auto$opt_dff.cc:195:make_patterns_logic$21301, asynchronously reset by !$abc$257550$lo5
Extracted 25 gates and 32 wires to a netlist network with 7 inputs and 10 outputs (dfl=2).

63.384.123.1. Executing ABC.
[Time = 0.13 sec.]

63.384.124. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755, asynchronously reset by !$abc$257550$lo5
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 25 outputs (dfl=2).

63.384.124.1. Executing ABC.
[Time = 0.13 sec.]

63.384.125. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$257550$lo5
Extracted 25 gates and 44 wires to a netlist network with 19 inputs and 25 outputs (dfl=2).

63.384.125.1. Executing ABC.
[Time = 0.08 sec.]

63.384.126. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$257550$lo5
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 25 outputs (dfl=2).

63.384.126.1. Executing ABC.
[Time = 0.09 sec.]

63.384.127. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$223030$auto$opt_dff.cc:195:make_patterns_logic$21230, asynchronously reset by !$abc$257550$lo5
Extracted 24 gates and 47 wires to a netlist network with 23 inputs and 9 outputs (dfl=2).

63.384.127.1. Executing ABC.
[Time = 0.10 sec.]

63.384.128. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684, asynchronously reset by !$abc$257550$lo5
Extracted 24 gates and 48 wires to a netlist network with 24 inputs and 9 outputs (dfl=2).

63.384.128.1. Executing ABC.
[Time = 0.10 sec.]

63.384.129. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220, asynchronously reset by !$abc$257550$lo6
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 22 outputs (dfl=2).

63.384.129.1. Executing ABC.
[Time = 0.10 sec.]

63.384.130. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226, asynchronously reset by !$abc$257550$lo6
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 22 outputs (dfl=2).

63.384.130.1. Executing ABC.
[Time = 0.09 sec.]

63.384.131. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$257550$lo5
Extracted 23 gates and 34 wires to a netlist network with 11 inputs and 23 outputs (dfl=2).

63.384.131.1. Executing ABC.
[Time = 0.07 sec.]

63.384.132. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$240098$auto$opt_dff.cc:220:make_patterns_logic$223595, asynchronously reset by !$abc$257550$lo6
Extracted 23 gates and 36 wires to a netlist network with 13 inputs and 5 outputs (dfl=2).

63.384.132.1. Executing ABC.
[Time = 0.09 sec.]

63.384.133. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$257550$lo5
Extracted 23 gates and 35 wires to a netlist network with 12 inputs and 23 outputs (dfl=2).

63.384.133.1. Executing ABC.
[Time = 0.07 sec.]

63.384.134. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$240271$auto$opt_dff.cc:220:make_patterns_logic$223602, asynchronously reset by !$abc$257550$lo6
Extracted 23 gates and 41 wires to a netlist network with 18 inputs and 13 outputs (dfl=2).

63.384.134.1. Executing ABC.
[Time = 0.09 sec.]

63.384.135. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107, asynchronously reset by !$abc$257550$lo5
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 18 outputs (dfl=2).

63.384.135.1. Executing ABC.
[Time = 0.10 sec.]

63.384.136. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 21 outputs (dfl=2).

63.384.136.1. Executing ABC.
[Time = 0.09 sec.]

63.384.137. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 21 outputs (dfl=2).

63.384.137.1. Executing ABC.
[Time = 0.09 sec.]

63.384.138. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$240073$auto$opt_dff.cc:220:make_patterns_logic$21043, asynchronously reset by !$abc$257550$lo5
Extracted 22 gates and 52 wires to a netlist network with 30 inputs and 11 outputs (dfl=2).

63.384.138.1. Executing ABC.
[Time = 0.10 sec.]

63.384.139. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$223100$auto$opt_dff.cc:195:make_patterns_logic$22158, asynchronously reset by !$abc$257550$lo6
Extracted 21 gates and 39 wires to a netlist network with 18 inputs and 16 outputs (dfl=2).

63.384.139.1. Executing ABC.
[Time = 0.12 sec.]

63.384.140. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$222009$auto$opt_dff.cc:195:make_patterns_logic$21328, asynchronously reset by !$abc$257550$lo5
Extracted 21 gates and 36 wires to a netlist network with 15 inputs and 17 outputs (dfl=2).

63.384.140.1. Executing ABC.
[Time = 0.09 sec.]

63.384.141. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=2).

63.384.141.1. Executing ABC.
[Time = 0.10 sec.]

63.384.142. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=2).

63.384.142.1. Executing ABC.
[Time = 0.09 sec.]

63.384.143. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=2).

63.384.143.1. Executing ABC.
[Time = 0.10 sec.]

63.384.144. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$240765$auto$opt_dff.cc:220:make_patterns_logic$223787, asynchronously reset by !$abc$257550$lo6
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 5 outputs (dfl=2).

63.384.144.1. Executing ABC.
[Time = 0.10 sec.]

63.384.145. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$257550$lo5
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 20 outputs (dfl=2).

63.384.145.1. Executing ABC.
[Time = 0.08 sec.]

63.384.146. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$257550$lo5
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 21 outputs (dfl=2).

63.384.146.1. Executing ABC.
[Time = 0.09 sec.]

63.384.147. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=2).

63.384.147.1. Executing ABC.
[Time = 0.10 sec.]

63.384.148. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=2).

63.384.148.1. Executing ABC.
[Time = 0.10 sec.]

63.384.149. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=2).

63.384.149.1. Executing ABC.
[Time = 0.11 sec.]

63.384.150. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$221179$auto$opt_dff.cc:220:make_patterns_logic$20978, asynchronously reset by !$abc$257550$lo5
Extracted 21 gates and 25 wires to a netlist network with 4 inputs and 12 outputs (dfl=2).

63.384.150.1. Executing ABC.
[Time = 0.10 sec.]

63.384.151. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$220995$auto$opt_dff.cc:220:make_patterns_logic$20856
Extracted 21 gates and 33 wires to a netlist network with 12 inputs and 13 outputs (dfl=2).

63.384.151.1. Executing ABC.
[Time = 0.13 sec.]

63.384.152. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$257550$lo5
Extracted 21 gates and 34 wires to a netlist network with 13 inputs and 20 outputs (dfl=2).

63.384.152.1. Executing ABC.
[Time = 0.09 sec.]

63.384.153. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$222216$auto$opt_dff.cc:220:make_patterns_logic$21919, asynchronously reset by !$abc$257550$lo6
Extracted 21 gates and 38 wires to a netlist network with 17 inputs and 8 outputs (dfl=2).

63.384.153.1. Executing ABC.
[Time = 0.11 sec.]

63.384.154. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.154.1. Executing ABC.
[Time = 0.11 sec.]

63.384.155. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.155.1. Executing ABC.
[Time = 0.09 sec.]

63.384.156. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.156.1. Executing ABC.
[Time = 0.10 sec.]

63.384.157. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.157.1. Executing ABC.
[Time = 0.09 sec.]

63.384.158. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.158.1. Executing ABC.
[Time = 0.08 sec.]

63.384.159. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.159.1. Executing ABC.
[Time = 0.08 sec.]

63.384.160. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214, asynchronously reset by !$abc$257550$lo6
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.384.160.1. Executing ABC.
[Time = 0.12 sec.]

63.384.161. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.161.1. Executing ABC.
[Time = 0.09 sec.]

63.384.162. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.162.1. Executing ABC.
[Time = 0.09 sec.]

63.384.163. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.163.1. Executing ABC.
[Time = 0.09 sec.]

63.384.164. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.164.1. Executing ABC.
[Time = 0.09 sec.]

63.384.165. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.165.1. Executing ABC.
[Time = 0.09 sec.]

63.384.166. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.166.1. Executing ABC.
[Time = 0.09 sec.]

63.384.167. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.167.1. Executing ABC.
[Time = 0.09 sec.]

63.384.168. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$257550$lo5
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 20 outputs (dfl=2).

63.384.168.1. Executing ABC.
[Time = 0.09 sec.]

63.384.169. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.169.1. Executing ABC.
[Time = 0.10 sec.]

63.384.170. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.170.1. Executing ABC.
[Time = 0.09 sec.]

63.384.171. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.171.1. Executing ABC.
[Time = 0.13 sec.]

63.384.172. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.172.1. Executing ABC.
[Time = 0.09 sec.]

63.384.173. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.173.1. Executing ABC.
[Time = 0.09 sec.]

63.384.174. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$257550$lo5
Extracted 20 gates and 33 wires to a netlist network with 13 inputs and 20 outputs (dfl=2).

63.384.174.1. Executing ABC.
[Time = 0.07 sec.]

63.384.175. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.175.1. Executing ABC.
[Time = 0.09 sec.]

63.384.176. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.176.1. Executing ABC.
[Time = 0.09 sec.]

63.384.177. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.177.1. Executing ABC.
[Time = 0.09 sec.]

63.384.178. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$257550$lo5
Extracted 20 gates and 33 wires to a netlist network with 13 inputs and 20 outputs (dfl=2).

63.384.178.1. Executing ABC.
[Time = 0.07 sec.]

63.384.179. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.179.1. Executing ABC.
[Time = 0.08 sec.]

63.384.180. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.180.1. Executing ABC.
[Time = 0.09 sec.]

63.384.181. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 19 outputs (dfl=2).

63.384.181.1. Executing ABC.
[Time = 0.08 sec.]

63.384.182. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by !$abc$206330$new_n2117_
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 18 outputs (dfl=2).

63.384.182.1. Executing ABC.
[Time = 0.09 sec.]

63.384.183. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[2][0][0]$y$148594
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 18 outputs (dfl=2).

63.384.183.1. Executing ABC.
[Time = 0.08 sec.]

63.384.184. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$222834$auto$opt_dff.cc:220:make_patterns_logic$20782, asynchronously reset by !$abc$257550$lo5
Extracted 19 gates and 44 wires to a netlist network with 25 inputs and 14 outputs (dfl=2).

63.384.184.1. Executing ABC.
[Time = 0.08 sec.]

63.384.185. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[8][0][0]$y$148640
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 18 outputs (dfl=2).

63.384.185.1. Executing ABC.
[Time = 0.09 sec.]

63.384.186. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$222196$auto$opt_dff.cc:220:make_patterns_logic$21930, asynchronously reset by !$abc$257550$lo6
Extracted 19 gates and 33 wires to a netlist network with 14 inputs and 6 outputs (dfl=2).

63.384.186.1. Executing ABC.
[Time = 0.09 sec.]

63.384.187. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$222257$auto$opt_dff.cc:220:make_patterns_logic$20923, asynchronously reset by !$abc$257550$lo5
Extracted 19 gates and 29 wires to a netlist network with 10 inputs and 10 outputs (dfl=2).

63.384.187.1. Executing ABC.
[Time = 0.13 sec.]

63.384.188. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232, asynchronously reset by !$abc$257550$lo6
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 17 outputs (dfl=2).

63.384.188.1. Executing ABC.
[Time = 0.09 sec.]

63.384.189. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by !$abc$206330$new_n2068_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

63.384.189.1. Executing ABC.
[Time = 0.12 sec.]

63.384.190. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[0][0][0]$y$148574
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

63.384.190.1. Executing ABC.
[Time = 0.08 sec.]

63.384.191. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by !$abc$206330$new_n2038_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

63.384.191.1. Executing ABC.
[Time = 0.12 sec.]

63.384.192. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[10][0][0]$y$148652
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

63.384.192.1. Executing ABC.
[Time = 0.12 sec.]

63.384.193. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[12][0][0]$y$148666
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

63.384.193.1. Executing ABC.
[Time = 0.08 sec.]

63.384.194. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by !$abc$206330$new_n2048_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

63.384.194.1. Executing ABC.
[Time = 0.08 sec.]

63.384.195. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$257550$lo5
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 18 outputs (dfl=2).

63.384.195.1. Executing ABC.
[Time = 0.09 sec.]

63.384.196. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[15][0][0]$y$148684
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

63.384.196.1. Executing ABC.
[Time = 0.10 sec.]

63.384.197. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by !$abc$206330$new_n2137_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

63.384.197.1. Executing ABC.
[Time = 0.08 sec.]

63.384.198. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by !$abc$206330$new_n2157_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

63.384.198.1. Executing ABC.
[Time = 0.09 sec.]

63.384.199. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[4][0][0]$y$148612
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

63.384.199.1. Executing ABC.
[Time = 0.08 sec.]

63.384.200. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[6][0][0]$y$148624
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

63.384.200.1. Executing ABC.
[Time = 0.10 sec.]

63.384.201. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0
Extracted 18 gates and 27 wires to a netlist network with 9 inputs and 17 outputs (dfl=2).

63.384.201.1. Executing ABC.
[Time = 0.08 sec.]

63.384.202. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$252321$lo0, enabled by $abc$222404$auto$opt_dff.cc:220:make_patterns_logic$21865, asynchronously reset by !$abc$257550$lo6
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 6 outputs (dfl=2).

63.384.202.1. Executing ABC.
[Time = 0.07 sec.]

63.385. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~167 debug messages>

63.386. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~975 debug messages>
Removed a total of 325 cells.

63.387. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

63.388. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.389. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.390. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$223449 in front of them:
        $abc$251917$auto$blifparse.cc:381:parse_blif$251956
        $abc$251917$auto$blifparse.cc:381:parse_blif$251967

63.391. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$256406$auto$blifparse.cc:362:parse_blif$256408 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$256406$new_n50_, Q = $abc$256406$lo1).
Adding EN signal on $abc$256406$auto$blifparse.cc:362:parse_blif$256407 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$256406$new_n50_, Q = $abc$256406$lo0).
Adding EN signal on $abc$250831$auto$blifparse.cc:362:parse_blif$250836 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$250831$abc$245130$u_uart_core.u_si_sync.in_data_3s, Q = $abc$250831$lo4).
Adding EN signal on $abc$250831$auto$blifparse.cc:362:parse_blif$250832 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$250831$abc$245130$u_uart_core.u_si_sync.in_data_3s, Q = $abc$250831$lo0).
Adding EN signal on $abc$245130$auto$blifparse.cc:362:parse_blif$245249 ($_DFF_PN0_) from module turbo8051 (D = $abc$245130$new_n2893_, Q = $abc$245130$lo118).
Adding EN signal on $abc$245130$auto$blifparse.cc:362:parse_blif$245240 ($_DFF_PN0_) from module turbo8051 (D = $abc$245130$new_n2875_, Q = $abc$245130$lo109).
Adding EN signal on $abc$245130$auto$blifparse.cc:362:parse_blif$245244 ($_DFF_PN0_) from module turbo8051 (D = $abc$245130$new_n2887_, Q = $abc$245130$lo113).
Adding EN signal on $abc$242673$auto$blifparse.cc:362:parse_blif$242745 ($_DFF_PN0_) from module turbo8051 (D = $abc$242673$new_n3363_, Q = $abc$242673$lo071).
Removing always-active EN on $abc$222236$auto$blifparse.cc:362:parse_blif$222238 ($_DFFE_PN0P_) from module turbo8051.
Removing always-active EN on $abc$222236$auto$blifparse.cc:362:parse_blif$222237 ($_DFFE_PN0P_) from module turbo8051.
[#visit=2785, #solve=0, #remove=0, time=0.23 sec.]

63.392. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 9 unused cells and 25644 unused wires.
<suppressed ~10 debug messages>

63.393. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~1 debug messages>

63.394. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

63.395. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.396. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

63.397. Executing OPT_SHARE pass.

63.398. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2785, #solve=0, #remove=0, time=0.25 sec.]

63.399. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

63.400. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 4

63.401. Executing ABC pass (technology mapping using ABC).

63.401.1. Summary of detected clock domains:
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20720, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20742, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20871, arst={ }, srst={ }
  16 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20888, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[14][0][0]$y$148678, arst={ }, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20954, arst=!\u_clkgen.gen_resetn, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20957, arst=!\u_clkgen.gen_resetn, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$20960, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.shift_out, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21005, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20975, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21017, arst={ }, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21052, arst=!\u_clkgen.gen_resetn, srst={ }
  15 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20994, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  6 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21291, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21273, arst=!\u_clkgen.gen_resetn, srst={ }
  64 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21270, arst=!\u_clkgen.gen_resetn, srst={ }
  48 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21284, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21276, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21260, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21298, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21445, arst=!\u_clkgen.gen_resetn, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21536, arst=!\u_clkgen.gen_resetn, srst={ }
  6 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21539, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21542, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21545, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21548, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21551, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221693$auto$opt_dff.cc:195:make_patterns_logic$21557, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21718, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21709, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21712, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21731, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21785, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21791, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21778, arst=!\u_clkgen.gen_resetn, srst={ }
  6 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21826, arst=!$abc$221058$lo6, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21812, arst=!$abc$221058$lo6, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21816, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22040, arst=!$abc$221058$lo6, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22043, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22023, arst=!$abc$221058$lo6, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22030, arst=!$abc$221058$lo6, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22049, arst=!$abc$221058$lo6, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22071, arst=!$abc$221058$lo6, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22188, arst=!$abc$221058$lo6, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22152, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_decoder1.mem_act [2], arst=!$abc$221058$lo6, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$260855, arst=!$abc$221058$lo6, srst={ }
  2 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$260862, arst=!$abc$221058$lo6, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$260869, arst=!\u_clkgen.gen_resetn, srst={ }
  90 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$260876, arst=!\u_clkgen.gen_resetn, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$210450$auto$fsm_map.cc:74:implement_pattern_cache$20310, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$210450$auto$fsm_map.cc:74:implement_pattern_cache$20232, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2097_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2088_, arst={ }, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222404$auto$opt_dff.cc:220:make_patterns_logic$21865, arst=!$abc$221058$lo6, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst={ }, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[6][0][0]$y$148624, arst={ }, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[4][0][0]$y$148612, arst={ }, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2157_, arst={ }, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2137_, arst={ }, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[15][0][0]$y$148684, arst={ }, srst={ }
  33 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2048_, arst={ }, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[12][0][0]$y$148666, arst={ }, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[10][0][0]$y$148652, arst={ }, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2038_, arst={ }, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[0][0][0]$y$148574, arst={ }, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2068_, arst={ }, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232, arst=!$abc$221058$lo6, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222257$auto$opt_dff.cc:220:make_patterns_logic$20923, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222196$auto$opt_dff.cc:220:make_patterns_logic$21930, arst=!$abc$221058$lo6, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[8][0][0]$y$148640, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222834$auto$opt_dff.cc:220:make_patterns_logic$20782, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[2][0][0]$y$148594, arst={ }, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2117_, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473, arst={ }, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  19 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856, arst={ }, srst={ }
  19 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461, arst={ }, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257, arst={ }, srst={ }
  19 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337, arst={ }, srst={ }
  19 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351, arst={ }, srst={ }
  26 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  19 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363, arst={ }, srst={ }
  19 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381, arst={ }, srst={ }
  19 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950, arst={ }, srst={ }
  19 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018, arst={ }, srst={ }
  19 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006, arst={ }, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214, arst=!$abc$221058$lo6, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435, arst={ }, srst={ }
  19 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980, arst={ }, srst={ }
  19 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962, arst={ }, srst={ }
  19 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034, arst={ }, srst={ }
  24 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222216$auto$opt_dff.cc:220:make_patterns_logic$21919, arst=!$abc$221058$lo6, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  26 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220995$auto$opt_dff.cc:220:make_patterns_logic$20856, arst={ }, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221179$auto$opt_dff.cc:220:make_patterns_logic$20978, arst=!\u_clkgen.gen_resetn, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447, arst={ }, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277, arst={ }, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  37 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$240765$auto$opt_dff.cc:220:make_patterns_logic$223787, arst=!$abc$221058$lo6, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046, arst={ }, srst={ }
  20 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992, arst={ }, srst={ }
  19 cells in clk=\phy_tx_clk, en=$abc$222009$auto$opt_dff.cc:195:make_patterns_logic$21328, arst=!\u_clkgen.gen_resetn, srst={ }
  31 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223100$auto$opt_dff.cc:195:make_patterns_logic$22158, arst=!$abc$221058$lo6, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$240073$auto$opt_dff.cc:220:make_patterns_logic$21043, arst=!\u_clkgen.gen_resetn, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325, arst={ }, srst={ }
  19 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924, arst={ }, srst={ }
  32 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107, arst=!\u_clkgen.gen_resetn, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$240271$auto$opt_dff.cc:220:make_patterns_logic$223602, arst=!$abc$221058$lo6, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  30 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$240098$auto$opt_dff.cc:220:make_patterns_logic$223595, arst=!$abc$221058$lo6, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226, arst=!$abc$221058$lo6, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220, arst=!$abc$221058$lo6, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684, arst=!\u_clkgen.gen_resetn, srst={ }
  28 cells in clk=\phy_rx_clk, en=$abc$223030$auto$opt_dff.cc:195:make_patterns_logic$21230, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  33 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755, arst=!\u_clkgen.gen_resetn, srst={ }
  28 cells in clk=\phy_rx_clk, en=$abc$221253$auto$opt_dff.cc:195:make_patterns_logic$21301, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  26 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217869$auto$opt_dff.cc:220:make_patterns_logic$20904, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_spi_ctrl.sck_ne, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2177_, arst={ }, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219841$auto$opt_dff.cc:220:make_patterns_logic$22112, arst=!$abc$221058$lo6, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$202179$auto$rtlil.cc:2574:NotGate$201814, arst=!$abc$221058$lo6, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122, arst=!\u_clkgen.gen_resetn, srst={ }
  26 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.intr, arst=!$abc$221058$lo6, srst={ }
  47 cells in clk=\xtal_clk, en={ }, arst=!\reset_n, srst={ }
  41 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  29 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220335$auto$opt_dff.cc:220:make_patterns_logic$21952, arst=!$abc$221058$lo6, srst={ }
  29 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221963$auto$opt_dff.cc:195:make_patterns_logic$22096, arst=!$abc$221058$lo6, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  30 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090, arst=!\u_clkgen.gen_resetn, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  13 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21157, arst=!\u_clkgen.gen_resetn, srst={ }
  30 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  33 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  33 cells in clk=\phy_rx_clk, en=$abc$219885$auto$opt_dff.cc:195:make_patterns_logic$21340, arst=!\u_clkgen.gen_resetn, srst={ }
  29 cells in clk=\phy_tx_clk, en=$abc$220538$auto$opt_dff.cc:195:make_patterns_logic$21334, arst=!\u_clkgen.gen_resetn, srst={ }
  30 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218885$auto$opt_dff.cc:220:make_patterns_logic$20942, arst=!\u_clkgen.gen_resetn, srst={ }
  53 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222057$auto$opt_dff.cc:220:make_patterns_logic$22207, arst=!$abc$221058$lo6, srst={ }
  26 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764, arst=!\u_clkgen.gen_resetn, srst={ }
  32 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y, arst=!$abc$221058$lo6, srst={ }
  40 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf, arst=!\u_clkgen.gen_resetn, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  35 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220247$auto$opt_dff.cc:220:make_patterns_logic$20866, arst={ }, srst={ }
  35 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220207$auto$opt_dff.cc:220:make_patterns_logic$21891, arst=!$abc$221058$lo6, srst={ }
  48 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221986$auto$opt_dff.cc:195:make_patterns_logic$22200, arst=!$abc$221058$lo6, srst={ }
  37 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  31 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071, arst=!\u_clkgen.gen_resetn, srst={ }
  37 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$202179$auto$simplemap.cc:257:simplemap_eqne$166136, arst=!$abc$221058$lo6, srst={ }
  39 cells in clk=\phy_rx_clk, en=$abc$220912$auto$opt_dff.cc:220:make_patterns_logic$21382, arst=!\u_clkgen.gen_resetn, srst={ }
  41 cells in clk=\phy_rx_clk, en=$abc$218149$auto$opt_dff.cc:220:make_patterns_logic$21207, arst=!\u_clkgen.gen_resetn, srst={ }
  35 cells in clk=\phy_rx_clk, en=$abc$220710$auto$opt_dff.cc:220:make_patterns_logic$21371, arst=!\u_clkgen.gen_resetn, srst={ }
  38 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  43 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217998$auto$opt_dff.cc:220:make_patterns_logic$21189, arst=!\u_clkgen.gen_resetn, srst={ }
  42 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854, arst=!$abc$221058$lo6, srst={ }
  36 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21741, arst=!\u_clkgen.gen_resetn, srst={ }
  48 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982, arst=!$abc$221058$lo6, srst={ }
  47 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996, arst=!$abc$221058$lo6, srst={ }
  37 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219461$auto$opt_dff.cc:220:make_patterns_logic$21965, arst=!$abc$221058$lo6, srst={ }
  41 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122, arst=!$abc$221058$lo6, srst={ }
  69 cells in clk=\phy_rx_clk, en=$abc$220164$auto$opt_dff.cc:220:make_patterns_logic$21358, arst=!\u_clkgen.gen_resetn, srst={ }
  47 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989, arst=!$abc$221058$lo6, srst={ }
  48 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003, arst=!$abc$221058$lo6, srst={ }
  40 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219135$auto$opt_dff.cc:195:make_patterns_logic$22141, arst=!$abc$221058$lo6, srst={ }
  50 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218491$auto$opt_dff.cc:220:make_patterns_logic$21426, arst=!\u_clkgen.gen_resetn, srst={ }
  39 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218922$auto$opt_dff.cc:220:make_patterns_logic$21442, arst=!\u_clkgen.gen_resetn, srst={ }
  39 cells in clk=\phy_rx_clk, en=$abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257, arst=!\u_clkgen.gen_resetn, srst={ }
  48 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_eth_parser.pkt_done, arst=!\u_clkgen.gen_resetn, srst={ }
  49 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_uart_core.u_rxfsm.fifo_wr, arst=!\u_clkgen.gen_resetn, srst={ }
  51 cells in clk=\phy_rx_clk, en=$abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250, arst=!\u_clkgen.gen_resetn, srst={ }
  57 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  44 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  49 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$217225$new_n129_, arst=!$abc$221058$lo6, srst={ }
  46 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218687$auto$opt_dff.cc:220:make_patterns_logic$21906, arst=!$abc$221058$lo6, srst={ }
  53 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840, arst=!$abc$221058$lo6, srst={ }
  59 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809, arst=!$abc$221058$lo6, srst={ }
  43 cells in clk=\xtal_clk, en=$abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803, arst=!\reset_n, srst={ }
  65 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633, arst=!\u_clkgen.gen_resetn, srst={ }
  55 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968, arst=!$abc$221058$lo6, srst={ }
  76 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21751, arst=!\u_clkgen.gen_resetn, srst={ }
  53 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613, arst=!\u_clkgen.gen_resetn, srst={ }
  55 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$20749, arst=!\u_clkgen.gen_resetn, srst={ }
  62 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833, arst=!$abc$221058$lo6, srst={ }
  65 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599, arst=!\u_clkgen.gen_resetn, srst={ }
  65 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_uart_core.u_txfsm.fifo_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  69 cells in clk=\phy_tx_clk, en=$abc$216169$auto$opt_dff.cc:220:make_patterns_logic$21198, arst=!\u_clkgen.gen_resetn, srst={ }
  70 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165, arst=!$abc$221058$lo6, srst={ }
  64 cells in clk=\phy_rx_clk, en=$abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241, arst=!\u_clkgen.gen_resetn, srst={ }
  90 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219414$auto$opt_dff.cc:195:make_patterns_logic$22197, arst=!$abc$221058$lo6, srst={ }
  79 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009, arst=!$abc$221058$lo6, srst={ }
  89 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_memory_interface1.istb_t, arst=!$abc$221058$lo6, srst={ }
  72 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt, arst=!\u_clkgen.gen_resetn, srst={ }
  72 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_wb_gmac_tx.mem_wr, arst=!\u_clkgen.gen_resetn, srst={ }
  75 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_memory_interface1.dack_i, arst=!$abc$221058$lo6, srst={ }
  82 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$217129$new_n99_, arst=!\u_clkgen.gen_resetn, srst={ }
  51 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216689$auto$opt_dff.cc:220:make_patterns_logic$20808, arst=!\u_clkgen.gen_resetn, srst={ }
  74 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711, arst={ }, srst={ }
  56 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21762, arst=!\u_clkgen.gen_resetn, srst={ }
  76 cells in clk=\phy_tx_clk, en=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706, arst=!\u_clkgen.gen_resetn, srst={ }
  69 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216076$auto$opt_dff.cc:220:make_patterns_logic$22244, arst=!$abc$221058$lo6, srst={ }
  78 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006, arst=!$abc$221058$lo6, srst={ }
  36 cells in clk=\phy_rx_clk, en=$abc$218751$auto$opt_dff.cc:220:make_patterns_logic$21391, arst=!\u_clkgen.gen_resetn, srst={ }
  80 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435, arst=!\u_clkgen.gen_resetn, srst={ }
  65 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429, arst=!\u_clkgen.gen_resetn, srst={ }
  99 cells in clk=\xtal_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  99 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$flatten\u_uart_core.\u_txfifo.$0$memwr$\mem$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/async_fifo.v:153$4040_EN[7:0]$4103[7], arst=!\u_clkgen.gen_resetn, srst={ }
  130 cells in clk=\phy_rx_clk, en=$abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224, arst=!\u_clkgen.gen_resetn, srst={ }
  67 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129, arst=!$abc$221058$lo6, srst={ }
  82 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941, arst=!$abc$221058$lo6, srst={ }
  105 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219250$auto$opt_dff.cc:220:make_patterns_logic$22172, arst=!$abc$221058$lo6, srst={ }
  144 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191, arst=!$abc$221058$lo6, srst={ }
  116 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220747$auto$opt_dff.cc:220:make_patterns_logic$20624, arst=!\u_clkgen.gen_resetn, srst={ }
  228 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  107 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878, arst=!$abc$221058$lo6, srst={ }
  124 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$214188$auto$opt_dff.cc:195:make_patterns_logic$22194, arst=!$abc$221058$lo6, srst={ }
  121 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_clkgen.gen_resetn, arst={ }, srst={ }
  48 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935, arst=!\u_clkgen.gen_resetn, srst={ }
  129 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213055$auto$opt_dff.cc:195:make_patterns_logic$22184, arst=!$abc$221058$lo6, srst={ }
  245 cells in clk=\phy_tx_clk, en=\u_eth_dut.tx_fifo_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  287 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138, arst=!$abc$221058$lo6, srst={ }
  225 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y, arst=!$abc$221058$lo6, srst={ }
  240 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735, arst=!\u_clkgen.gen_resetn, srst={ }
  274 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_wb_gmac_rx.mem_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  413 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  358 cells in clk=\phy_rx_clk, en=$abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233, arst=!\u_clkgen.gen_resetn, srst={ }
  224 cells in clk=\phy_tx_clk, en=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722, arst=!\u_clkgen.gen_resetn, srst={ }
  254 cells in clk=\phy_rx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  474 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!\u_8051_core.oc8051_sfr1.wait_data, arst=!$abc$221058$lo6, srst={ }
  1501 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  2201 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=!$abc$221058$lo6, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2058_, arst={ }, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2107_, arst={ }, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2078_, arst={ }, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2147_, arst={ }, srst={ }
  19 cells in clk=\phy_tx_clk, en=$abc$222033$auto$opt_dff.cc:195:make_patterns_logic$21331, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2167_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[11][0][0]$y$148658, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[1][0][0]$y$148584, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[9][0][0]$y$148646, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[13][0][0]$y$148672, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[7][0][0]$y$148630, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[5][0][0]$y$148618, arst={ }, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2127_, arst={ }, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[3][0][0]$y$148602, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[25][0][0]$y$148441, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[5][0][0]$y$148301, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[11][0][0]$y$148343, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[13][0][0]$y$148357, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[15][0][0]$y$148369, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[17][0][0]$y$148387, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[23][0][0]$y$148425, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[1][0][0]$y$148267, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[7][0][0]$y$148313, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[21][0][0]$y$148012, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[1][0][0]$y$147866, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[23][0][0]$y$148024, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[17][0][0]$y$147986, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[15][0][0]$y$147968, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[5][0][0]$y$147900, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[13][0][0]$y$147956, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[31][0][0]$y$148479, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[29][0][0]$y$148066, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[31][0][0]$y$148078, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[29][0][0]$y$148467, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[11][0][0]$y$147942, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[21][0][0]$y$148413, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[7][0][0]$y$147912, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[25][0][0]$y$148040, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[27][0][0]$y$148453, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[19][0][0]$y$148399, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[9][0][0]$y$148331, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[9][0][0]$y$147930, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[3][0][0]$y$147884, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[27][0][0]$y$148052, arst={ }, srst={ }
  9 cells in clk=\phy_rx_clk, en=$abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[19][0][0]$y$147998, arst={ }, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[3][0][0]$y$148285, arst={ }, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222970$auto$opt_dff.cc:220:make_patterns_logic$22037, arst=!$abc$221058$lo6, srst={ }
  13 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222880$auto$opt_dff.cc:220:make_patterns_logic$20881, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$flatten\u_uart_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:157$2997_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  15 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$206330$new_n2187_, arst={ }, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223432$auto$opt_dff.cc:195:make_patterns_logic$21971, arst=!$abc$221058$lo6, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20910, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\xtal_clk, en=$abc$223405$auto$opt_dff.cc:195:make_patterns_logic$21806, arst=!\reset_n, srst={ }
  10 cells in clk=\phy_rx_clk, en=$abc$223379$auto$opt_dff.cc:220:make_patterns_logic$21309, arst=!\u_clkgen.gen_resetn, srst={ }
  16 cells in clk=\phy_rx_clk, en=$abc$223366$auto$opt_dff.cc:195:make_patterns_logic$21236, arst=!\u_clkgen.gen_resetn, srst={ }
  13 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223354$auto$opt_dff.cc:220:make_patterns_logic$20985, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219314$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20437, arst=!\u_clkgen.gen_resetn, srst={ }
  13 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$204592$auto$fsm_map.cc:118:implement_pattern_cache$20492, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223252$auto$opt_dff.cc:220:make_patterns_logic$22100, arst=!$abc$221058$lo6, srst={ }
  6 cells in clk=\phy_rx_clk, en=$abc$223211$auto$opt_dff.cc:195:make_patterns_logic$21304, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223197$auto$opt_dff.cc:220:make_patterns_logic$21032, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223186$auto$opt_dff.cc:220:make_patterns_logic$22016, arst=!$abc$221058$lo6, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223171$auto$opt_dff.cc:220:make_patterns_logic$22060, arst=!$abc$221058$lo6, srst={ }
  6 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223157$auto$opt_dff.cc:220:make_patterns_logic$20815, arst=!\u_clkgen.gen_resetn, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223115$auto$opt_dff.cc:220:make_patterns_logic$20895, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$223060$auto$opt_dff.cc:195:make_patterns_logic$22046, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$abc$202179$auto$simplemap.cc:257:simplemap_eqne$166121, arst=!$abc$221058$lo6, srst={ }
  5 cells in clk=\phy_tx_clk, en=!$abc$218419$auto$simplemap.cc:251:simplemap_eqne$165707[1], arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222953$auto$opt_dff.cc:195:make_patterns_logic$22155, arst=!$abc$221058$lo6, srst={ }
  12 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\phy_rx_clk, en=$abc$222815$auto$opt_dff.cc:195:make_patterns_logic$21227, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222748$flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  15 cells in clk=\phy_rx_clk, en=$abc$222558$auto$opt_dff.cc:195:make_patterns_logic$21343, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  271 cells in clk=\phy_tx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$222172$auto$opt_dff.cc:220:make_patterns_logic$20861, arst={ }, srst={ }
  16 cells in clk=\phy_tx_clk, en=$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21715, arst=!\u_clkgen.gen_resetn, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221924$auto$opt_dff.cc:220:make_patterns_logic$22217, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221848$auto$opt_dff.cc:220:make_patterns_logic$22229, arst=!$abc$221058$lo6, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221808$auto$opt_dff.cc:220:make_patterns_logic$22211, arst=!$abc$221058$lo6, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221729$auto$opt_dff.cc:220:make_patterns_logic$22223, arst=!$abc$221058$lo6, srst={ }
  6 cells in clk=\phy_rx_clk, en=!$abc$207647$auto$simplemap.cc:128:simplemap_reduce$158052, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$221023$auto$opt_dff.cc:195:make_patterns_logic$20964, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220572$auto$opt_dff.cc:220:make_patterns_logic$20752, arst=!\u_clkgen.gen_resetn, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$220015$auto$opt_dff.cc:220:make_patterns_logic$20932, arst=!\u_clkgen.gen_resetn, srst={ }
  13 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219622$auto$opt_dff.cc:220:make_patterns_logic$20693, arst=!\u_clkgen.gen_resetn, srst={ }
  16 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$219090$auto$opt_dff.cc:195:make_patterns_logic$21974, arst=!$abc$221058$lo6, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$217443$auto$opt_dff.cc:220:make_patterns_logic$20700, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$abc$216236$auto$opt_dff.cc:220:make_patterns_logic$21216, arst=!\u_clkgen.gen_resetn, srst={ }

  #logic partitions = 358

63.401.2. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by !$abc$221058$lo6
Extracted 2172 gates and 2675 wires to a netlist network with 503 inputs and 435 outputs (dfl=2).

63.401.2.1. Executing ABC.
[Time = 0.65 sec.]

63.401.3. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 1403 gates and 2018 wires to a netlist network with 615 inputs and 537 outputs (dfl=2).

63.401.3.1. Executing ABC.
[Time = 0.33 sec.]

63.401.4. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by !$abc$260884$lo143, asynchronously reset by !$abc$221058$lo6
Extracted 474 gates and 565 wires to a netlist network with 91 inputs and 170 outputs (dfl=2).

63.401.4.1. Executing ABC.
[Time = 0.18 sec.]

63.401.5. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$204592$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 413 gates and 640 wires to a netlist network with 227 inputs and 100 outputs (dfl=2).

63.401.5.1. Executing ABC.
[Time = 1.25 sec.]

63.401.6. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$209610$auto$opt_dff.cc:195:make_patterns_logic$21233, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 358 gates and 486 wires to a netlist network with 128 inputs and 286 outputs (dfl=2).

63.401.6.1. Executing ABC.
[Time = 0.19 sec.]

63.401.7. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$214014$auto$opt_dff.cc:220:make_patterns_logic$22138, asynchronously reset by !$abc$221058$lo6
Extracted 287 gates and 438 wires to a netlist network with 151 inputs and 17 outputs (dfl=2).

63.401.7.1. Executing ABC.
[Time = 0.16 sec.]

63.401.8. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by \u_wb_gmac_rx.mem_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 270 gates and 436 wires to a netlist network with 166 inputs and 94 outputs (dfl=2).

63.401.8.1. Executing ABC.
[Time = 0.17 sec.]

63.401.9. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 271 gates and 371 wires to a netlist network with 100 inputs and 128 outputs (dfl=2).

63.401.9.1. Executing ABC.
[Time = 0.13 sec.]

63.401.10. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 252 gates and 367 wires to a netlist network with 115 inputs and 182 outputs (dfl=2).

63.401.10.1. Executing ABC.
[Time = 0.13 sec.]

63.401.11. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by \u_eth_dut.tx_fifo_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 245 gates and 402 wires to a netlist network with 157 inputs and 35 outputs (dfl=2).

63.401.11.1. Executing ABC.
[Time = 0.16 sec.]

63.401.12. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$212549$auto$opt_dff.cc:220:make_patterns_logic$20735, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 240 gates and 357 wires to a netlist network with 116 inputs and 187 outputs (dfl=2).

63.401.12.1. Executing ABC.
[Time = 0.14 sec.]

63.401.13. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$204592$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 228 gates and 332 wires to a netlist network with 104 inputs and 97 outputs (dfl=2).

63.401.13.1. Executing ABC.
[Time = 0.14 sec.]

63.401.14. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$213240$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y, asynchronously reset by !$abc$221058$lo6
Extracted 225 gates and 267 wires to a netlist network with 42 inputs and 179 outputs (dfl=2).

63.401.14.1. Executing ABC.
[Time = 0.12 sec.]

63.401.15. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$266784$abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21722, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 224 gates and 236 wires to a netlist network with 12 inputs and 80 outputs (dfl=2).

63.401.15.1. Executing ABC.
[Time = 0.15 sec.]

63.401.16. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$202179$auto$opt_dff.cc:195:make_patterns_logic$22191, asynchronously reset by !$abc$221058$lo6
Extracted 144 gates and 227 wires to a netlist network with 83 inputs and 77 outputs (dfl=2).

63.401.16.1. Executing ABC.
[Time = 0.12 sec.]

63.401.17. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$214824$auto$opt_dff.cc:195:make_patterns_logic$21224, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 130 gates and 182 wires to a netlist network with 52 inputs and 29 outputs (dfl=2).

63.401.17.1. Executing ABC.
[Time = 0.12 sec.]

63.401.18. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$213055$auto$opt_dff.cc:195:make_patterns_logic$22184, asynchronously reset by !$abc$221058$lo6
Extracted 129 gates and 160 wires to a netlist network with 31 inputs and 31 outputs (dfl=2).

63.401.18.1. Executing ABC.
[Time = 0.21 sec.]

63.401.19. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$214188$auto$opt_dff.cc:195:make_patterns_logic$22194, asynchronously reset by !$abc$221058$lo6
Extracted 124 gates and 173 wires to a netlist network with 49 inputs and 37 outputs (dfl=2).

63.401.19.1. Executing ABC.
[Time = 0.20 sec.]

63.401.20. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by \u_clkgen.gen_resetn
Extracted 121 gates and 177 wires to a netlist network with 56 inputs and 62 outputs (dfl=2).

63.401.20.1. Executing ABC.
[Time = 0.47 sec.]

63.401.21. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$220747$auto$opt_dff.cc:220:make_patterns_logic$20624, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 84 gates and 122 wires to a netlist network with 38 inputs and 14 outputs (dfl=2).

63.401.21.1. Executing ABC.
[Time = 0.22 sec.]

63.401.22. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$215325$auto$opt_dff.cc:220:make_patterns_logic$21878, asynchronously reset by !$abc$221058$lo6
Extracted 104 gates and 149 wires to a netlist network with 45 inputs and 50 outputs (dfl=2).

63.401.22.1. Executing ABC.
[Time = 0.18 sec.]

63.401.23. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$219250$auto$opt_dff.cc:220:make_patterns_logic$22172, asynchronously reset by !$abc$221058$lo6
Extracted 105 gates and 187 wires to a netlist network with 82 inputs and 97 outputs (dfl=2).

63.401.23.1. Executing ABC.
[Time = 0.22 sec.]

63.401.24. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$263289$lo052, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 99 gates and 171 wires to a netlist network with 72 inputs and 48 outputs (dfl=2).

63.401.24.1. Executing ABC.
[Time = 0.23 sec.]

63.401.25. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 98 gates and 156 wires to a netlist network with 58 inputs and 24 outputs (dfl=2).

63.401.25.1. Executing ABC.
[Time = 0.19 sec.]

63.401.26. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$260876, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 64 gates and 96 wires to a netlist network with 32 inputs and 3 outputs (dfl=2).

63.401.26.1. Executing ABC.
[Time = 0.13 sec.]

63.401.27. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$219414$auto$opt_dff.cc:195:make_patterns_logic$22197, asynchronously reset by !$abc$221058$lo6
Extracted 90 gates and 145 wires to a netlist network with 55 inputs and 30 outputs (dfl=2).

63.401.27.1. Executing ABC.
[Time = 0.18 sec.]

63.401.28. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_8051_core.oc8051_memory_interface1.istb_t, asynchronously reset by !$abc$221058$lo6
Extracted 89 gates and 149 wires to a netlist network with 60 inputs and 33 outputs (dfl=2).

63.401.28.1. Executing ABC.
[Time = 0.17 sec.]

63.401.29. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$215957$auto$opt_dff.cc:220:make_patterns_logic$21941, asynchronously reset by !$abc$221058$lo6
Extracted 79 gates and 117 wires to a netlist network with 38 inputs and 43 outputs (dfl=2).

63.401.29.1. Executing ABC.
[Time = 0.20 sec.]

63.401.30. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by !$abc$217129$new_n99_, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 82 gates and 120 wires to a netlist network with 38 inputs and 36 outputs (dfl=2).

63.401.30.1. Executing ABC.
[Time = 0.18 sec.]

63.401.31. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21435, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 80 gates and 100 wires to a netlist network with 20 inputs and 34 outputs (dfl=2).

63.401.31.1. Executing ABC.
[Time = 0.11 sec.]

63.401.32. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$217046$auto$opt_dff.cc:195:make_patterns_logic$22009, asynchronously reset by !$abc$221058$lo6
Extracted 79 gates and 144 wires to a netlist network with 65 inputs and 48 outputs (dfl=2).

63.401.32.1. Executing ABC.
[Time = 0.11 sec.]

63.401.33. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$216784$auto$opt_dff.cc:195:make_patterns_logic$22006, asynchronously reset by !$abc$221058$lo6
Extracted 78 gates and 142 wires to a netlist network with 64 inputs and 37 outputs (dfl=2).

63.401.33.1. Executing ABC.
[Time = 0.11 sec.]

63.401.34. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21751, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 76 gates and 134 wires to a netlist network with 58 inputs and 14 outputs (dfl=2).

63.401.34.1. Executing ABC.
[Time = 0.11 sec.]

63.401.35. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$210796$auto$opt_dff.cc:195:make_patterns_logic$21706, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 76 gates and 93 wires to a netlist network with 17 inputs and 47 outputs (dfl=2).

63.401.35.1. Executing ABC.
[Time = 0.09 sec.]

63.401.36. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_8051_core.oc8051_memory_interface1.dack_i, asynchronously reset by !$abc$221058$lo6
Extracted 51 gates and 129 wires to a netlist network with 78 inputs and 42 outputs (dfl=2).

63.401.36.1. Executing ABC.
[Time = 0.11 sec.]

63.401.37. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$215464$auto$opt_dff.cc:220:make_patterns_logic$20711
Extracted 74 gates and 101 wires to a netlist network with 27 inputs and 47 outputs (dfl=2).

63.401.37.1. Executing ABC.
[Time = 0.10 sec.]

63.401.38. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_wb_gmac_tx.mem_wr, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 72 gates and 86 wires to a netlist network with 14 inputs and 38 outputs (dfl=2).

63.401.38.1. Executing ABC.
[Time = 0.11 sec.]

63.401.39. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$267131$lo55, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 72 gates and 86 wires to a netlist network with 14 inputs and 38 outputs (dfl=2).

63.401.39.1. Executing ABC.
[Time = 0.11 sec.]

63.401.40. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$216875$auto$opt_dff.cc:220:make_patterns_logic$22165, asynchronously reset by !$abc$221058$lo6
Extracted 70 gates and 119 wires to a netlist network with 49 inputs and 61 outputs (dfl=2).

63.401.40.1. Executing ABC.
[Time = 0.10 sec.]

63.401.41. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$220164$auto$opt_dff.cc:220:make_patterns_logic$21358, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 69 gates and 115 wires to a netlist network with 46 inputs and 34 outputs (dfl=2).

63.401.41.1. Executing ABC.
[Time = 0.11 sec.]

63.401.42. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$216076$auto$opt_dff.cc:220:make_patterns_logic$22244, asynchronously reset by !$abc$221058$lo6
Extracted 69 gates and 95 wires to a netlist network with 26 inputs and 23 outputs (dfl=2).

63.401.42.1. Executing ABC.
[Time = 0.10 sec.]

63.401.43. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$216169$auto$opt_dff.cc:220:make_patterns_logic$21198, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 69 gates and 93 wires to a netlist network with 24 inputs and 11 outputs (dfl=2).

63.401.43.1. Executing ABC.
[Time = 0.11 sec.]

63.401.44. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$215856$auto$opt_dff.cc:220:make_patterns_logic$22129, asynchronously reset by !$abc$221058$lo6
Extracted 64 gates and 92 wires to a netlist network with 28 inputs and 33 outputs (dfl=2).

63.401.44.1. Executing ABC.
[Time = 0.10 sec.]

63.401.45. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$216584$auto$opt_dff.cc:220:make_patterns_logic$20633, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 65 gates and 118 wires to a netlist network with 52 inputs and 56 outputs (dfl=2).

63.401.45.1. Executing ABC.
[Time = 0.12 sec.]

63.401.46. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$204592$auto$opt_dff.cc:195:make_patterns_logic$21429, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 65 gates and 85 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

63.401.46.1. Executing ABC.
[Time = 0.11 sec.]

63.401.47. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$218042$auto$opt_dff.cc:220:make_patterns_logic$20599, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 65 gates and 102 wires to a netlist network with 37 inputs and 58 outputs (dfl=2).

63.401.47.1. Executing ABC.
[Time = 0.10 sec.]

63.401.48. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_uart_core.u_txfsm.fifo_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 65 gates and 129 wires to a netlist network with 64 inputs and 26 outputs (dfl=2).

63.401.48.1. Executing ABC.
[Time = 0.11 sec.]

63.401.49. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$217602$auto$opt_dff.cc:220:make_patterns_logic$21241, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 64 gates and 68 wires to a netlist network with 4 inputs and 33 outputs (dfl=2).

63.401.49.1. Executing ABC.
[Time = 0.10 sec.]

63.401.50. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21270, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 64 gates and 110 wires to a netlist network with 46 inputs and 2 outputs (dfl=2).

63.401.50.1. Executing ABC.
[Time = 0.12 sec.]

63.401.51. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$217225$auto$opt_dff.cc:220:make_patterns_logic$21833, asynchronously reset by !$abc$221058$lo6
Extracted 62 gates and 100 wires to a netlist network with 38 inputs and 34 outputs (dfl=2).

63.401.51.1. Executing ABC.
[Time = 0.12 sec.]

63.401.52. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$218620$auto$opt_dff.cc:195:make_patterns_logic$21809, asynchronously reset by !$abc$221058$lo6
Extracted 59 gates and 127 wires to a netlist network with 68 inputs and 37 outputs (dfl=2).

63.401.52.1. Executing ABC.
[Time = 0.10 sec.]

63.401.53. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 57 gates and 102 wires to a netlist network with 45 inputs and 36 outputs (dfl=2).

63.401.53.1. Executing ABC.
[Time = 0.08 sec.]

63.401.54. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21762, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 56 gates and 90 wires to a netlist network with 34 inputs and 11 outputs (dfl=2).

63.401.54.1. Executing ABC.
[Time = 0.10 sec.]

63.401.55. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$219314$auto$opt_dff.cc:220:make_patterns_logic$20749, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 55 gates and 85 wires to a netlist network with 30 inputs and 15 outputs (dfl=2).

63.401.55.1. Executing ABC.
[Time = 0.09 sec.]

63.401.56. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$217371$auto$opt_dff.cc:195:make_patterns_logic$21968, asynchronously reset by !$abc$221058$lo6
Extracted 55 gates and 86 wires to a netlist network with 31 inputs and 24 outputs (dfl=2).

63.401.56.1. Executing ABC.
[Time = 0.11 sec.]

63.401.57. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$217520$auto$opt_dff.cc:220:make_patterns_logic$21840, asynchronously reset by !$abc$221058$lo6
Extracted 53 gates and 93 wires to a netlist network with 40 inputs and 31 outputs (dfl=2).

63.401.57.1. Executing ABC.
[Time = 0.10 sec.]

63.401.58. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$222057$auto$opt_dff.cc:220:make_patterns_logic$22207, asynchronously reset by !$abc$221058$lo6
Extracted 53 gates and 82 wires to a netlist network with 29 inputs and 11 outputs (dfl=2).

63.401.58.1. Executing ABC.
[Time = 0.11 sec.]

63.401.59. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$219176$auto$opt_dff.cc:220:make_patterns_logic$20613, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 53 gates and 71 wires to a netlist network with 18 inputs and 15 outputs (dfl=2).

63.401.59.1. Executing ABC.
[Time = 0.11 sec.]

63.401.60. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$216689$auto$opt_dff.cc:220:make_patterns_logic$20808, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 51 gates and 87 wires to a netlist network with 35 inputs and 46 outputs (dfl=2).

63.401.60.1. Executing ABC.
[Time = 0.10 sec.]

63.401.61. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$218193$auto$opt_dff.cc:220:make_patterns_logic$21250, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 51 gates and 83 wires to a netlist network with 32 inputs and 35 outputs (dfl=2).

63.401.61.1. Executing ABC.
[Time = 0.09 sec.]

63.401.62. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$218491$auto$opt_dff.cc:220:make_patterns_logic$21426, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 48 gates and 82 wires to a netlist network with 34 inputs and 24 outputs (dfl=2).

63.401.62.1. Executing ABC.
[Time = 0.11 sec.]

63.401.63. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by !$abc$217225$new_n129_, asynchronously reset by !$abc$221058$lo6
Extracted 49 gates and 100 wires to a netlist network with 51 inputs and 29 outputs (dfl=2).

63.401.63.1. Executing ABC.
[Time = 0.11 sec.]

63.401.64. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_uart_core.u_rxfsm.fifo_wr, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 49 gates and 57 wires to a netlist network with 8 inputs and 33 outputs (dfl=2).

63.401.64.1. Executing ABC.
[Time = 0.11 sec.]

63.401.65. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$221986$auto$opt_dff.cc:195:make_patterns_logic$22200, asynchronously reset by !$abc$221058$lo6
Extracted 48 gates and 79 wires to a netlist network with 31 inputs and 16 outputs (dfl=2).

63.401.65.1. Executing ABC.
[Time = 0.11 sec.]

63.401.66. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$218262$auto$opt_dff.cc:220:make_patterns_logic$21982, asynchronously reset by !$abc$221058$lo6
Extracted 48 gates and 81 wires to a netlist network with 33 inputs and 19 outputs (dfl=2).

63.401.66.1. Executing ABC.
[Time = 0.10 sec.]

63.401.67. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$210450$auto$opt_dff.cc:220:make_patterns_logic$20935, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 42 gates and 51 wires to a netlist network with 9 inputs and 9 outputs (dfl=2).

63.401.67.1. Executing ABC.
[Time = 0.10 sec.]

63.401.68. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21284, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 48 gates and 82 wires to a netlist network with 34 inputs and 2 outputs (dfl=2).

63.401.68.1. Executing ABC.
[Time = 0.09 sec.]

63.401.69. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$218341$auto$opt_dff.cc:220:make_patterns_logic$22003, asynchronously reset by !$abc$221058$lo6
Extracted 48 gates and 81 wires to a netlist network with 33 inputs and 20 outputs (dfl=2).

63.401.69.1. Executing ABC.
[Time = 0.09 sec.]

63.401.70. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$263289$lo000, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 48 gates and 97 wires to a netlist network with 49 inputs and 48 outputs (dfl=2).

63.401.70.1. Executing ABC.
[Time = 0.11 sec.]

63.401.71. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !\reset_n
Extracted 47 gates and 78 wires to a netlist network with 30 inputs and 32 outputs (dfl=2).

63.401.71.1. Executing ABC.
[Time = 0.11 sec.]

63.401.72. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$218544$auto$opt_dff.cc:220:make_patterns_logic$21989, asynchronously reset by !$abc$273533$lo6
Extracted 47 gates and 79 wires to a netlist network with 32 inputs and 19 outputs (dfl=2).

63.401.72.1. Executing ABC.
[Time = 0.08 sec.]

63.401.73. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$218813$auto$opt_dff.cc:220:make_patterns_logic$21996, asynchronously reset by !$abc$273533$lo6
Extracted 47 gates and 79 wires to a netlist network with 32 inputs and 19 outputs (dfl=2).

63.401.73.1. Executing ABC.
[Time = 0.09 sec.]

63.401.74. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$218687$auto$opt_dff.cc:220:make_patterns_logic$21906, asynchronously reset by !$abc$273533$lo6
Extracted 46 gates and 82 wires to a netlist network with 36 inputs and 27 outputs (dfl=2).

63.401.74.1. Executing ABC.
[Time = 0.11 sec.]

63.401.75. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 40 gates and 68 wires to a netlist network with 28 inputs and 30 outputs (dfl=2).

63.401.75.1. Executing ABC.
[Time = 0.13 sec.]

63.401.76. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$217998$auto$opt_dff.cc:220:make_patterns_logic$21189, asynchronously reset by !$abc$273533$lo5
Extracted 43 gates and 61 wires to a netlist network with 18 inputs and 4 outputs (dfl=2).

63.401.76.1. Executing ABC.
[Time = 0.11 sec.]

63.401.77. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, enabled by $abc$216299$auto$opt_dff.cc:220:make_patterns_logic$21803, asynchronously reset by !\reset_n
Extracted 43 gates and 58 wires to a netlist network with 15 inputs and 36 outputs (dfl=2).

63.401.77.1. Executing ABC.
[Time = 0.09 sec.]

63.401.78. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$220423$auto$opt_dff.cc:220:make_patterns_logic$21854, asynchronously reset by !$abc$273533$lo6
Extracted 42 gates and 78 wires to a netlist network with 36 inputs and 32 outputs (dfl=2).

63.401.78.1. Executing ABC.
[Time = 0.09 sec.]

63.401.79. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$218149$auto$opt_dff.cc:220:make_patterns_logic$21207, asynchronously reset by !$abc$273533$lo5
Extracted 41 gates and 60 wires to a netlist network with 19 inputs and 4 outputs (dfl=2).

63.401.79.1. Executing ABC.
[Time = 0.09 sec.]

63.401.80. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 41 gates and 67 wires to a netlist network with 26 inputs and 19 outputs (dfl=2).

63.401.80.1. Executing ABC.
[Time = 0.10 sec.]

63.401.81. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$219354$auto$opt_dff.cc:195:make_patterns_logic$22122, asynchronously reset by !$abc$273533$lo6
Extracted 41 gates and 69 wires to a netlist network with 28 inputs and 37 outputs (dfl=2).

63.401.81.1. Executing ABC.
[Time = 0.09 sec.]

63.401.82. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$219135$auto$opt_dff.cc:195:make_patterns_logic$22141, asynchronously reset by !$abc$273533$lo6
Extracted 40 gates and 70 wires to a netlist network with 30 inputs and 11 outputs (dfl=2).

63.401.82.1. Executing ABC.
[Time = 0.09 sec.]

63.401.83. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf, asynchronously reset by !$abc$273533$lo5
Extracted 40 gates and 57 wires to a netlist network with 17 inputs and 33 outputs (dfl=2).

63.401.83.1. Executing ABC.
[Time = 0.08 sec.]

63.401.84. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$218922$auto$opt_dff.cc:220:make_patterns_logic$21442, asynchronously reset by !$abc$273533$lo5
Extracted 37 gates and 59 wires to a netlist network with 22 inputs and 13 outputs (dfl=2).

63.401.84.1. Executing ABC.
[Time = 0.09 sec.]

63.401.85. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$219669$auto$opt_dff.cc:220:make_patterns_logic$21257, asynchronously reset by !$abc$273533$lo5
Extracted 39 gates and 59 wires to a netlist network with 20 inputs and 39 outputs (dfl=2).

63.401.85.1. Executing ABC.
[Time = 0.08 sec.]

63.401.86. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$220912$auto$opt_dff.cc:220:make_patterns_logic$21382, asynchronously reset by !$abc$273533$lo5
Extracted 39 gates and 76 wires to a netlist network with 37 inputs and 34 outputs (dfl=2).

63.401.86.1. Executing ABC.
[Time = 0.09 sec.]

63.401.87. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 38 gates and 64 wires to a netlist network with 26 inputs and 35 outputs (dfl=2).

63.401.87.1. Executing ABC.
[Time = 0.11 sec.]

63.401.88. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$240765$auto$opt_dff.cc:220:make_patterns_logic$223787, asynchronously reset by !$abc$273533$lo6
Extracted 37 gates and 55 wires to a netlist network with 18 inputs and 6 outputs (dfl=2).

63.401.88.1. Executing ABC.
[Time = 0.10 sec.]

63.401.89. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 37 gates and 72 wires to a netlist network with 35 inputs and 28 outputs (dfl=2).

63.401.89.1. Executing ABC.
[Time = 0.09 sec.]

63.401.90. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$219461$auto$opt_dff.cc:220:make_patterns_logic$21965, asynchronously reset by !$abc$273533$lo6
Extracted 37 gates and 60 wires to a netlist network with 23 inputs and 25 outputs (dfl=2).

63.401.90.1. Executing ABC.
[Time = 0.13 sec.]

63.401.91. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by !$abc$202179$auto$simplemap.cc:257:simplemap_eqne$166136, asynchronously reset by !$abc$273533$lo6
Extracted 37 gates and 58 wires to a netlist network with 21 inputs and 29 outputs (dfl=2).

63.401.91.1. Executing ABC.
[Time = 0.14 sec.]

63.401.92. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21741, asynchronously reset by !$abc$273533$lo5
Extracted 36 gates and 52 wires to a netlist network with 16 inputs and 6 outputs (dfl=2).

63.401.92.1. Executing ABC.
[Time = 0.09 sec.]

63.401.93. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$218751$auto$opt_dff.cc:220:make_patterns_logic$21391, asynchronously reset by !$abc$273533$lo5
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 33 outputs (dfl=2).

63.401.93.1. Executing ABC.
[Time = 0.10 sec.]

63.401.94. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$220710$auto$opt_dff.cc:220:make_patterns_logic$21371, asynchronously reset by !$abc$273533$lo5
Extracted 35 gates and 70 wires to a netlist network with 35 inputs and 32 outputs (dfl=2).

63.401.94.1. Executing ABC.
[Time = 0.10 sec.]

63.401.95. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$220207$auto$opt_dff.cc:220:make_patterns_logic$21891, asynchronously reset by !$abc$273533$lo6
Extracted 35 gates and 63 wires to a netlist network with 28 inputs and 19 outputs (dfl=2).

63.401.95.1. Executing ABC.
[Time = 0.09 sec.]

63.401.96. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$220247$auto$opt_dff.cc:220:make_patterns_logic$20866
Extracted 35 gates and 104 wires to a netlist network with 69 inputs and 35 outputs (dfl=2).

63.401.96.1. Executing ABC.
[Time = 0.10 sec.]

63.401.97. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$219841$auto$opt_dff.cc:220:make_patterns_logic$22112, asynchronously reset by !$abc$273533$lo6
Extracted 34 gates and 51 wires to a netlist network with 17 inputs and 11 outputs (dfl=2).

63.401.97.1. Executing ABC.
[Time = 0.08 sec.]

63.401.98. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$220112$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y, asynchronously reset by !$abc$273533$lo6
Extracted 34 gates and 52 wires to a netlist network with 18 inputs and 33 outputs (dfl=2).

63.401.98.1. Executing ABC.
[Time = 0.07 sec.]

63.401.99. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$204592$auto$fsm_map.cc:74:implement_pattern_cache$20415, asynchronously reset by !$abc$273533$lo5
Extracted 34 gates and 64 wires to a netlist network with 30 inputs and 30 outputs (dfl=2).

63.401.99.1. Executing ABC.
[Time = 0.08 sec.]

63.401.100. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$219885$auto$opt_dff.cc:195:make_patterns_logic$21340, asynchronously reset by !$abc$273533$lo5
Extracted 33 gates and 49 wires to a netlist network with 15 inputs and 10 outputs (dfl=2).

63.401.100.1. Executing ABC.
[Time = 0.11 sec.]

63.401.101. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 33 gates and 53 wires to a netlist network with 20 inputs and 33 outputs (dfl=2).

63.401.101.1. Executing ABC.
[Time = 0.09 sec.]

63.401.102. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 33 gates and 61 wires to a netlist network with 28 inputs and 33 outputs (dfl=2).

63.401.102.1. Executing ABC.
[Time = 0.10 sec.]

63.401.103. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 33 gates and 59 wires to a netlist network with 26 inputs and 32 outputs (dfl=2).

63.401.103.1. Executing ABC.
[Time = 0.10 sec.]

63.401.104. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$221526$auto$opt_dff.cc:220:make_patterns_logic$21107, asynchronously reset by !$abc$273533$lo5
Extracted 32 gates and 59 wires to a netlist network with 27 inputs and 27 outputs (dfl=2).

63.401.104.1. Executing ABC.
[Time = 0.09 sec.]

63.401.105. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 32 gates and 53 wires to a netlist network with 21 inputs and 25 outputs (dfl=2).

63.401.105.1. Executing ABC.
[Time = 0.09 sec.]

63.401.106. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$223100$auto$opt_dff.cc:195:make_patterns_logic$22158, asynchronously reset by !$abc$273533$lo6
Extracted 31 gates and 51 wires to a netlist network with 20 inputs and 18 outputs (dfl=2).

63.401.106.1. Executing ABC.
[Time = 0.10 sec.]

63.401.107. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$220948$auto$opt_dff.cc:220:make_patterns_logic$21071, asynchronously reset by !$abc$273533$lo5
Extracted 31 gates and 59 wires to a netlist network with 28 inputs and 21 outputs (dfl=2).

63.401.107.1. Executing ABC.
[Time = 0.11 sec.]

63.401.108. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 30 gates and 50 wires to a netlist network with 20 inputs and 24 outputs (dfl=2).

63.401.108.1. Executing ABC.
[Time = 0.07 sec.]

63.401.109. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 30 gates and 53 wires to a netlist network with 23 inputs and 30 outputs (dfl=2).

63.401.109.1. Executing ABC.
[Time = 0.09 sec.]

63.401.110. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$240098$auto$opt_dff.cc:220:make_patterns_logic$223595, asynchronously reset by !$abc$273533$lo6
Extracted 30 gates and 45 wires to a netlist network with 15 inputs and 6 outputs (dfl=2).

63.401.110.1. Executing ABC.
[Time = 0.09 sec.]

63.401.111. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$218885$auto$opt_dff.cc:220:make_patterns_logic$20942, asynchronously reset by !$abc$273533$lo5
Extracted 30 gates and 45 wires to a netlist network with 15 inputs and 4 outputs (dfl=2).

63.401.111.1. Executing ABC.
[Time = 0.10 sec.]

63.401.112. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$220538$auto$opt_dff.cc:195:make_patterns_logic$21334, asynchronously reset by !$abc$273533$lo5
Extracted 29 gates and 38 wires to a netlist network with 9 inputs and 12 outputs (dfl=2).

63.401.112.1. Executing ABC.
[Time = 0.07 sec.]

63.401.113. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 29 gates and 51 wires to a netlist network with 22 inputs and 29 outputs (dfl=2).

63.401.113.1. Executing ABC.
[Time = 0.11 sec.]

63.401.114. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$220335$auto$opt_dff.cc:220:make_patterns_logic$21952, asynchronously reset by !$abc$273533$lo6
Extracted 29 gates and 47 wires to a netlist network with 18 inputs and 18 outputs (dfl=2).

63.401.114.1. Executing ABC.
[Time = 0.11 sec.]

63.401.115. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 28 gates and 57 wires to a netlist network with 29 inputs and 28 outputs (dfl=2).

63.401.115.1. Executing ABC.
[Time = 0.13 sec.]

63.401.116. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$223030$auto$opt_dff.cc:195:make_patterns_logic$21230, asynchronously reset by !$abc$273533$lo5
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 9 outputs (dfl=2).

63.401.116.1. Executing ABC.
[Time = 0.10 sec.]

63.401.117. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$221253$auto$opt_dff.cc:195:make_patterns_logic$21301, asynchronously reset by !$abc$273533$lo5
Extracted 28 gates and 36 wires to a netlist network with 8 inputs and 11 outputs (dfl=2).

63.401.117.1. Executing ABC.
[Time = 0.14 sec.]

63.401.118. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$220286$auto$opt_dff.cc:220:make_patterns_logic$21090, asynchronously reset by !$abc$273533$lo5
Extracted 28 gates and 56 wires to a netlist network with 28 inputs and 19 outputs (dfl=2).

63.401.118.1. Executing ABC.
[Time = 0.15 sec.]

63.401.119. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 28 outputs (dfl=2).

63.401.119.1. Executing ABC.
[Time = 0.11 sec.]

63.401.120. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by !$abc$202179$auto$rtlil.cc:2574:NotGate$201814, asynchronously reset by !$abc$273533$lo6
Extracted 27 gates and 48 wires to a netlist network with 21 inputs and 25 outputs (dfl=2).

63.401.120.1. Executing ABC.
[Time = 0.11 sec.]

63.401.121. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$221963$auto$opt_dff.cc:195:make_patterns_logic$22096, asynchronously reset by !$abc$273533$lo6
Extracted 27 gates and 38 wires to a netlist network with 11 inputs and 20 outputs (dfl=2).

63.401.121.1. Executing ABC.
[Time = 0.11 sec.]

63.401.122. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$216236$auto$opt_dff.cc:220:make_patterns_logic$21216, asynchronously reset by !$abc$273533$lo5
Extracted 27 gates and 46 wires to a netlist network with 19 inputs and 11 outputs (dfl=2).

63.401.122.1. Executing ABC.
[Time = 0.11 sec.]

63.401.123. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$217869$auto$opt_dff.cc:220:make_patterns_logic$20904, asynchronously reset by !$abc$273533$lo5
Extracted 26 gates and 41 wires to a netlist network with 15 inputs and 7 outputs (dfl=2).

63.401.123.1. Executing ABC.
[Time = 0.09 sec.]

63.401.124. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$220995$auto$opt_dff.cc:220:make_patterns_logic$20856
Extracted 26 gates and 37 wires to a netlist network with 11 inputs and 13 outputs (dfl=2).

63.401.124.1. Executing ABC.
[Time = 0.13 sec.]

63.401.125. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 26 gates and 49 wires to a netlist network with 23 inputs and 26 outputs (dfl=2).

63.401.125.1. Executing ABC.
[Time = 0.14 sec.]

63.401.126. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$220372$auto$opt_dff.cc:220:make_patterns_logic$20764, asynchronously reset by !$abc$273533$lo5
Extracted 26 gates and 47 wires to a netlist network with 21 inputs and 25 outputs (dfl=2).

63.401.126.1. Executing ABC.
[Time = 0.12 sec.]

63.401.127. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_8051_core.intr, asynchronously reset by !$abc$273533$lo6
Extracted 26 gates and 54 wires to a netlist network with 28 inputs and 10 outputs (dfl=2).

63.401.127.1. Executing ABC.
[Time = 0.13 sec.]

63.401.128. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 25 gates and 38 wires to a netlist network with 13 inputs and 25 outputs (dfl=2).

63.401.128.1. Executing ABC.
[Time = 0.08 sec.]

63.401.129. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$263289$lo037, asynchronously reset by !$abc$273533$lo5
Extracted 25 gates and 36 wires to a netlist network with 11 inputs and 21 outputs (dfl=2).

63.401.129.1. Executing ABC.
[Time = 0.10 sec.]

63.401.130. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$221492$auto$opt_dff.cc:220:make_patterns_logic$20874, asynchronously reset by !$abc$273533$lo5
Extracted 25 gates and 45 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

63.401.130.1. Executing ABC.
[Time = 0.15 sec.]

63.401.131. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$222370$auto$opt_dff.cc:220:make_patterns_logic$20755, asynchronously reset by !$abc$273533$lo5
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 25 outputs (dfl=2).

63.401.131.1. Executing ABC.
[Time = 0.10 sec.]

63.401.132. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 25 gates and 44 wires to a netlist network with 19 inputs and 25 outputs (dfl=2).

63.401.132.1. Executing ABC.
[Time = 0.11 sec.]

63.401.133. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by !$abc$206330$new_n2097_
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 25 outputs (dfl=2).

63.401.133.1. Executing ABC.
[Time = 0.10 sec.]

63.401.134. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$222216$auto$opt_dff.cc:220:make_patterns_logic$21919, asynchronously reset by !$abc$273533$lo6
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 7 outputs (dfl=2).

63.401.134.1. Executing ABC.
[Time = 0.10 sec.]

63.401.135. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$222984$auto$opt_dff.cc:220:make_patterns_logic$22232, asynchronously reset by !$abc$273533$lo6
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 21 outputs (dfl=2).

63.401.135.1. Executing ABC.
[Time = 0.10 sec.]

63.401.136. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$221136$auto$opt_dff.cc:220:make_patterns_logic$21122, asynchronously reset by !$abc$273533$lo5
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 19 outputs (dfl=2).

63.401.136.1. Executing ABC.
[Time = 0.11 sec.]

63.401.137. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 23 gates and 35 wires to a netlist network with 12 inputs and 23 outputs (dfl=2).

63.401.137.1. Executing ABC.
[Time = 0.09 sec.]

63.401.138. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$240271$auto$opt_dff.cc:220:make_patterns_logic$223602, asynchronously reset by !$abc$273533$lo6
Extracted 22 gates and 40 wires to a netlist network with 18 inputs and 12 outputs (dfl=2).

63.401.138.1. Executing ABC.
[Time = 0.13 sec.]

63.401.139. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$223072$auto$opt_dff.cc:220:make_patterns_logic$22226, asynchronously reset by !$abc$273533$lo6
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 21 outputs (dfl=2).

63.401.139.1. Executing ABC.
[Time = 0.12 sec.]

63.401.140. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$222922$auto$opt_dff.cc:220:make_patterns_logic$22220, asynchronously reset by !$abc$273533$lo6
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 21 outputs (dfl=2).

63.401.140.1. Executing ABC.
[Time = 0.10 sec.]

63.401.141. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$240073$auto$opt_dff.cc:220:make_patterns_logic$21043, asynchronously reset by !$abc$273533$lo5
Extracted 22 gates and 52 wires to a netlist network with 30 inputs and 11 outputs (dfl=2).

63.401.141.1. Executing ABC.
[Time = 0.11 sec.]

63.401.142. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 21 outputs (dfl=2).

63.401.142.1. Executing ABC.
[Time = 0.10 sec.]

63.401.143. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$222196$auto$opt_dff.cc:220:make_patterns_logic$21930, asynchronously reset by !$abc$273533$lo6
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 4 outputs (dfl=2).

63.401.143.1. Executing ABC.
[Time = 0.07 sec.]

63.401.144. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 21 gates and 35 wires to a netlist network with 14 inputs and 21 outputs (dfl=2).

63.401.144.1. Executing ABC.
[Time = 0.08 sec.]

63.401.145. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 21 gates and 34 wires to a netlist network with 13 inputs and 20 outputs (dfl=2).

63.401.145.1. Executing ABC.
[Time = 0.08 sec.]

63.401.146. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$221179$auto$opt_dff.cc:220:make_patterns_logic$20978, asynchronously reset by !$abc$273533$lo5
Extracted 21 gates and 25 wires to a netlist network with 4 inputs and 12 outputs (dfl=2).

63.401.146.1. Executing ABC.
[Time = 0.08 sec.]

63.401.147. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$223225$auto$opt_dff.cc:220:make_patterns_logic$22214, asynchronously reset by !$abc$273533$lo6
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 20 outputs (dfl=2).

63.401.147.1. Executing ABC.
[Time = 0.10 sec.]

63.401.148. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 20 gates and 35 wires to a netlist network with 15 inputs and 20 outputs (dfl=2).

63.401.148.1. Executing ABC.
[Time = 0.09 sec.]

63.401.149. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[2][0][0]$y$147876
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 20 outputs (dfl=2).

63.401.149.1. Executing ABC.
[Time = 0.10 sec.]

63.401.150. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[26][0][0]$y$148046
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 20 outputs (dfl=2).

63.401.150.1. Executing ABC.
[Time = 0.14 sec.]

63.401.151. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[18][0][0]$y$148393
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 20 outputs (dfl=2).

63.401.151.1. Executing ABC.
[Time = 0.11 sec.]

63.401.152. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$auto$opt_dff.cc:220:make_patterns_logic$20684, asynchronously reset by !$abc$273533$lo5
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 9 outputs (dfl=2).

63.401.152.1. Executing ABC.
[Time = 0.10 sec.]

63.401.153. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[26][0][0]$y$148447
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 20 outputs (dfl=2).

63.401.153.1. Executing ABC.
[Time = 0.09 sec.]

63.401.154. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[18][0][0]$y$147992
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 20 outputs (dfl=2).

63.401.154.1. Executing ABC.
[Time = 0.10 sec.]

63.401.155. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[2][0][0]$y$148277
Extracted 20 gates and 42 wires to a netlist network with 22 inputs and 20 outputs (dfl=2).

63.401.155.1. Executing ABC.
[Time = 0.09 sec.]

63.401.156. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[12][0][0]$y$148351
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.156.1. Executing ABC.
[Time = 0.09 sec.]

63.401.157. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$222033$auto$opt_dff.cc:195:make_patterns_logic$21331, asynchronously reset by !$abc$273533$lo5
Extracted 18 gates and 34 wires to a netlist network with 16 inputs and 6 outputs (dfl=2).

63.401.157.1. Executing ABC.
[Time = 0.09 sec.]

63.401.158. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[4][0][0]$y$147894
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.158.1. Executing ABC.
[Time = 0.13 sec.]

63.401.159. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[10][0][0]$y$148337
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.159.1. Executing ABC.
[Time = 0.13 sec.]

63.401.160. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$222009$auto$opt_dff.cc:195:make_patterns_logic$21328, asynchronously reset by !$abc$273533$lo5
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 15 outputs (dfl=2).

63.401.160.1. Executing ABC.
[Time = 0.13 sec.]

63.401.161. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[6][0][0]$y$147906
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.161.1. Executing ABC.
[Time = 0.12 sec.]

63.401.162. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[0][0][0]$y$148257
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.162.1. Executing ABC.
[Time = 0.15 sec.]

63.401.163. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[28][0][0]$y$148461
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.163.1. Executing ABC.
[Time = 0.16 sec.]

63.401.164. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[10][0][0]$y$147936
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.164.1. Executing ABC.
[Time = 0.14 sec.]

63.401.165. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[0][0][0]$y$147856
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.165.1. Executing ABC.
[Time = 0.14 sec.]

63.401.166. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[30][0][0]$y$148473
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.166.1. Executing ABC.
[Time = 0.16 sec.]

63.401.167. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[4][0][0]$y$148295
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.167.1. Executing ABC.
[Time = 0.09 sec.]

63.401.168. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[6][0][0]$y$148307
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.168.1. Executing ABC.
[Time = 0.09 sec.]

63.401.169. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 19 gates and 39 wires to a netlist network with 20 inputs and 19 outputs (dfl=2).

63.401.169.1. Executing ABC.
[Time = 0.07 sec.]

63.401.170. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$222834$auto$opt_dff.cc:220:make_patterns_logic$20782, asynchronously reset by !$abc$273533$lo5
Extracted 19 gates and 44 wires to a netlist network with 25 inputs and 14 outputs (dfl=2).

63.401.170.1. Executing ABC.
[Time = 0.14 sec.]

63.401.171. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[8][0][0]$y$147924
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.171.1. Executing ABC.
[Time = 0.08 sec.]

63.401.172. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[14][0][0]$y$147962
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.172.1. Executing ABC.
[Time = 0.08 sec.]

63.401.173. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[24][0][0]$y$148034
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.173.1. Executing ABC.
[Time = 0.09 sec.]

63.401.174. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[16][0][0]$y$147980
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.174.1. Executing ABC.
[Time = 0.11 sec.]

63.401.175. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[24][0][0]$y$148435
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.175.1. Executing ABC.
[Time = 0.10 sec.]

63.401.176. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[22][0][0]$y$148419
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.176.1. Executing ABC.
[Time = 0.10 sec.]

63.401.177. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[20][0][0]$y$148407
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.177.1. Executing ABC.
[Time = 0.10 sec.]

63.401.178. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[20][0][0]$y$148006
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.178.1. Executing ABC.
[Time = 0.80 sec.]

63.401.179. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[22][0][0]$y$148018
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.179.1. Executing ABC.
[Time = 0.20 sec.]

63.401.180. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[12][0][0]$y$147950
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.180.1. Executing ABC.
[Time = 0.19 sec.]

63.401.181. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[16][0][0]$y$148381
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.181.1. Executing ABC.
[Time = 0.18 sec.]

63.401.182. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[28][0][0]$y$148060
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.182.1. Executing ABC.
[Time = 0.20 sec.]

63.401.183. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[14][0][0]$y$148363
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.183.1. Executing ABC.
[Time = 0.19 sec.]

63.401.184. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$207647$memory\u_eth_dut.u_mac_rxfifo.mem$wren[30][0][0]$y$148072
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.184.1. Executing ABC.
[Time = 0.18 sec.]

63.401.185. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$212260$memory\u_eth_dut.u_mac_txfifo.mem$wren[8][0][0]$y$148325
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 19 outputs (dfl=2).

63.401.185.1. Executing ABC.
[Time = 0.13 sec.]

63.401.186. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by !$abc$206330$new_n2117_
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 18 outputs (dfl=2).

63.401.186.1. Executing ABC.
[Time = 0.09 sec.]

63.401.187. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$219314$auto$opt_dff.cc:220:make_patterns_logic$21731, asynchronously reset by !$abc$273533$lo5
Extracted 18 gates and 33 wires to a netlist network with 14 inputs and 7 outputs (dfl=2).

63.401.187.1. Executing ABC.
[Time = 0.09 sec.]

63.401.188. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0
Extracted 18 gates and 27 wires to a netlist network with 9 inputs and 17 outputs (dfl=2).

63.401.188.1. Executing ABC.
[Time = 0.12 sec.]

63.401.189. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[14][0][0]$y$148678
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 17 outputs (dfl=2).

63.401.189.1. Executing ABC.
[Time = 0.10 sec.]

63.401.190. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21298, asynchronously reset by !$abc$273533$lo5
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 2 outputs (dfl=2).

63.401.190.1. Executing ABC.
[Time = 0.07 sec.]

63.401.191. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[2][0][0]$y$148594
Extracted 18 gates and 38 wires to a netlist network with 20 inputs and 18 outputs (dfl=2).

63.401.191.1. Executing ABC.
[Time = 0.09 sec.]

63.401.192. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$222257$auto$opt_dff.cc:220:make_patterns_logic$20923, asynchronously reset by !$abc$273533$lo5
Extracted 18 gates and 28 wires to a netlist network with 10 inputs and 10 outputs (dfl=2).

63.401.192.1. Executing ABC.
[Time = 0.08 sec.]

63.401.193. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 17 outputs (dfl=2).

63.401.193.1. Executing ABC.
[Time = 0.06 sec.]

63.401.194. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 17 outputs (dfl=2).

63.401.194.1. Executing ABC.
[Time = 0.09 sec.]

63.401.195. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

63.401.195.1. Executing ABC.
[Time = 0.09 sec.]

63.401.196. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by !$abc$206330$new_n2177_
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

63.401.196.1. Executing ABC.
[Time = 0.12 sec.]

63.401.197. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$210450$auto$fsm_map.cc:74:implement_pattern_cache$20232, asynchronously reset by !$abc$273533$lo5
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 11 outputs (dfl=2).

63.401.197.1. Executing ABC.
[Time = 0.07 sec.]

63.401.198. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 17 outputs (dfl=2).

63.401.198.1. Executing ABC.
[Time = 0.09 sec.]

63.401.199. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 17 outputs (dfl=2).

63.401.199.1. Executing ABC.
[Time = 0.08 sec.]

63.401.200. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$273533$lo5
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 17 outputs (dfl=2).

63.401.200.1. Executing ABC.
[Time = 0.08 sec.]

63.401.201. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[6][0][0]$y$148624
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

63.401.201.1. Executing ABC.
[Time = 0.10 sec.]

63.401.202. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$270067$lo0, enabled by $abc$213631$memory\u_uart_core.u_rxfifo.mem$wren[4][0][0]$y$148612
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=2).

63.401.202.1. Executing ABC.
[Time = 0.11 sec.]

63.402. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~163 debug messages>

63.403. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~687 debug messages>
Removed a total of 229 cells.

63.404. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

63.405. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.406. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.407. Executing OPT_SHARE pass.

63.408. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $abc$274994$auto$blifparse.cc:362:parse_blif$274997 ($_DFFE_PN0P_) from module turbo8051.
Removing always-active EN on $abc$274994$auto$blifparse.cc:362:parse_blif$274996 ($_DFFE_PN0P_) from module turbo8051.
Removing always-active EN on $abc$274994$auto$blifparse.cc:362:parse_blif$274995 ($_DFFE_PN0P_) from module turbo8051.
[#visit=2785, #solve=0, #remove=0, time=0.24 sec.]

63.409. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 1 unused cells and 25229 unused wires.
<suppressed ~14 debug messages>

63.410. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.411. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

63.412. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.413. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.414. Executing OPT_SHARE pass.

63.415. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2785, #solve=0, #remove=0, time=0.22 sec.]

63.416. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.417. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 2
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

63.418. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          2818

ABC-DFF iteration : 1

63.419. Executing ABC pass (technology mapping using ABC).

63.419.1. Summary of detected clock domains:
  32 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20624, arst=!\u_clkgen.gen_resetn, srst={ }
  89 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20633, arst=!\u_clkgen.gen_resetn, srst={ }
  65 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20599, arst=!\u_clkgen.gen_resetn, srst={ }
  74 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20700, arst=!\u_clkgen.gen_resetn, srst={ }
  45 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20693, arst=!\u_clkgen.gen_resetn, srst={ }
  280 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20684, arst=!\u_clkgen.gen_resetn, srst={ }
  47 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20613, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$fsm_map.cc:118:implement_pattern_cache$20492, arst=!\u_clkgen.gen_resetn, srst={ }
  127 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20711, arst={ }, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20815, arst=!\u_clkgen.gen_resetn, srst={ }
  16 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20782, arst=!\u_clkgen.gen_resetn, srst={ }
  268 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20735, arst=!\u_clkgen.gen_resetn, srst={ }
  89 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20808, arst=!\u_clkgen.gen_resetn, srst={ }
  33 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20752, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20755, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20764, arst=!\u_clkgen.gen_resetn, srst={ }
  46 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20749, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20720, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$fsm_map.cc:118:implement_pattern_cache$20437, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20742, arst=!\u_clkgen.gen_resetn, srst={ }
  196 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_clkgen.gen_resetn, arst={ }, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20856, arst={ }, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20861, arst={ }, srst={ }
  36 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20866, arst={ }, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20871, arst={ }, srst={ }
  25 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20874, arst=!\u_clkgen.gen_resetn, srst={ }
  12 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20895, arst=!\u_clkgen.gen_resetn, srst={ }
  6 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20888, arst=!\u_clkgen.gen_resetn, srst={ }
  15 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20881, arst=!\u_clkgen.gen_resetn, srst={ }
  130 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=\u_uart_core.u_txfsm.fifo_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  69 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20904, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20910, arst=!\u_clkgen.gen_resetn, srst={ }
  41 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20932, arst=!\u_clkgen.gen_resetn, srst={ }
  222 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20935, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20923, arst=!\u_clkgen.gen_resetn, srst={ }
  395 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  128 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en={ }, arst={ }, srst={ }
  75 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=\u_uart_core.u_rxfsm.fifo_wr, arst=!\u_clkgen.gen_resetn, srst={ }
  238 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!\u_uart_core.u_rxfifo.empty_q, arst=!\u_clkgen.gen_resetn, srst={ }
  56 cells in clk=\u_clkgen.u_uart_clk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20942, arst=!\u_clkgen.gen_resetn, srst={ }
  32 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  1 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$20954, arst=!\u_clkgen.gen_resetn, srst={ }
  1 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$20957, arst=!\u_clkgen.gen_resetn, srst={ }
  1 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$20960, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$flatten\u_uart_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:157$2997_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$20964, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.shift_out, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21032, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21005, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20985, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20975, arst=!\u_clkgen.gen_resetn, srst={ }
  33 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_spi_ctrl.sck_ne, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21017, arst={ }, srst={ }
  4 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21043, arst=!\u_clkgen.gen_resetn, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21052, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20994, arst=!\u_clkgen.gen_resetn, srst={ }
  31 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21071, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21122, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21107, arst=!\u_clkgen.gen_resetn, srst={ }
  35 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21090, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$20978, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  24 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21157, arst=!\u_clkgen.gen_resetn, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  132 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  118 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_wb_gmac_tx.mem_wr, arst=!\u_clkgen.gen_resetn, srst={ }
  65 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21189, arst=!\u_clkgen.gen_resetn, srst={ }
  101 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21198, arst=!\u_clkgen.gen_resetn, srst={ }
  576 cells in clk=\phy_rx_clk, en={ }, arst={ }, srst={ }
  118 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt, arst=!\u_clkgen.gen_resetn, srst={ }
  65 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21207, arst=!\u_clkgen.gen_resetn, srst={ }
  92 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21216, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_tx_sts_sync.s2_out_req, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21301, arst=!\u_clkgen.gen_resetn, srst={ }
  23 cells in clk=\phy_rx_clk, en=!$auto$simplemap.cc:128:simplemap_reduce$158052, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21291, arst=!\u_clkgen.gen_resetn, srst={ }
  128 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21224, arst=!\u_clkgen.gen_resetn, srst={ }
  45 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21257, arst=!\u_clkgen.gen_resetn, srst={ }
  64 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21250, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21273, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21270, arst=!\u_clkgen.gen_resetn, srst={ }
  71 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21241, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21284, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21276, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21260, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21236, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21298, arst=!\u_clkgen.gen_resetn, srst={ }
  16 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21227, arst=!\u_clkgen.gen_resetn, srst={ }
  13 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21230, arst=!\u_clkgen.gen_resetn, srst={ }
  11 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21304, arst=!\u_clkgen.gen_resetn, srst={ }
  45 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21309, arst=!\u_clkgen.gen_resetn, srst={ }
  414 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21233, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_rx_sts_sync.s2_out_req, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_rx_clk, en=\u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  21 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21328, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21334, arst=!\u_clkgen.gen_resetn, srst={ }
  20 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21331, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21343, arst=!\u_clkgen.gen_resetn, srst={ }
  15 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out, arst=!\u_clkgen.gen_resetn, srst={ }
  13 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21325, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21322, arst=!\u_clkgen.gen_resetn, srst={ }
  42 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21340, arst=!\u_clkgen.gen_resetn, srst={ }
  38 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21358, arst=!\u_clkgen.gen_resetn, srst={ }
  32 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21371, arst=!\u_clkgen.gen_resetn, srst={ }
  31 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21382, arst=!\u_clkgen.gen_resetn, srst={ }
  57 cells in clk=\phy_rx_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21391, arst=!\u_clkgen.gen_resetn, srst={ }
  578 cells in clk=\phy_rx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  61 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21426, arst=!\u_clkgen.gen_resetn, srst={ }
  89 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21429, arst=!\u_clkgen.gen_resetn, srst={ }
  76 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21432, arst=!\u_clkgen.gen_resetn, srst={ }
  90 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21435, arst=!\u_clkgen.gen_resetn, srst={ }
  55 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21442, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21445, arst=!\u_clkgen.gen_resetn, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  53 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  43 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  6 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21536, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21539, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21542, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21545, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21548, arst=!\u_clkgen.gen_resetn, srst={ }
  1 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21551, arst=!\u_clkgen.gen_resetn, srst={ }
  1 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21557, arst=!\u_clkgen.gen_resetn, srst={ }
  294 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  15 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  28 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  27 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  26 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  62 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  25 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  33 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we, arst=!\u_clkgen.gen_resetn, srst={ }
  2 cells in clk=\phy_tx_clk, en=\u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.e_tx_sts_vld, arst=!\u_clkgen.gen_resetn, srst={ }
  358 cells in clk=\phy_tx_clk, en=\u_eth_dut.tx_fifo_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  5 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21718, arst=!\u_clkgen.gen_resetn, srst={ }
  70 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21706, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21709, arst=!\u_clkgen.gen_resetn, srst={ }
  4 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21712, arst=!\u_clkgen.gen_resetn, srst={ }
  19 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21715, arst=!\u_clkgen.gen_resetn, srst={ }
  364 cells in clk=\phy_tx_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21722, arst=!\u_clkgen.gen_resetn, srst={ }
  390 cells in clk=\phy_tx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21731, arst=!\u_clkgen.gen_resetn, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$fsm_map.cc:74:implement_pattern_cache$20415, arst=!\u_clkgen.gen_resetn, srst={ }
  1818 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  54 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21751, arst=!\u_clkgen.gen_resetn, srst={ }
  78 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21762, arst=!\u_clkgen.gen_resetn, srst={ }
  405 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_wb_gmac_rx.mem_rd, arst=!\u_clkgen.gen_resetn, srst={ }
  42 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21741, arst=!\u_clkgen.gen_resetn, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y, arst=!\u_clkgen.gen_resetn, srst={ }
  69 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21781, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21785, arst=!\u_clkgen.gen_resetn, srst={ }
  32 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_eth_dut.u_eth_parser.pkt_done, arst=!\u_clkgen.gen_resetn, srst={ }
  1 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21791, arst=!\u_clkgen.gen_resetn, srst={ }
  3 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21778, arst=!\u_clkgen.gen_resetn, srst={ }
  111 cells in clk=\xtal_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  9 cells in clk=\xtal_clk, en=$auto$opt_dff.cc:195:make_patterns_logic$21806, arst=!\reset_n, srst={ }
  91 cells in clk=\xtal_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$21803, arst=!\reset_n, srst={ }
  28 cells in clk=\xtal_clk, en={ }, arst=!\reset_n, srst={ }
  73 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21840, arst=\u_clkgen.risc_reset, srst={ }
  76 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21833, arst=\u_clkgen.risc_reset, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21826, arst=\u_clkgen.risc_reset, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21812, arst=\u_clkgen.risc_reset, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21816, arst=\u_clkgen.risc_reset, srst={ }
  60 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21809, arst=\u_clkgen.risc_reset, srst={ }
  34 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21854, arst=\u_clkgen.risc_reset, srst={ }
  40 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21847, arst=\u_clkgen.risc_reset, srst={ }
  39 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y, arst=\u_clkgen.risc_reset, srst={ }
  35 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21952, arst=\u_clkgen.risc_reset, srst={ }
  46 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21965, arst=\u_clkgen.risc_reset, srst={ }
  37 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21891, arst=\u_clkgen.risc_reset, srst={ }
  58 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21906, arst=\u_clkgen.risc_reset, srst={ }
  108 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21941, arst=\u_clkgen.risc_reset, srst={ }
  128 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21878, arst=\u_clkgen.risc_reset, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21930, arst=\u_clkgen.risc_reset, srst={ }
  17 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21865, arst=\u_clkgen.risc_reset, srst={ }
  19 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21919, arst=\u_clkgen.risc_reset, srst={ }
  50 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21974, arst=\u_clkgen.risc_reset, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21971, arst=\u_clkgen.risc_reset, srst={ }
  74 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$21968, arst=\u_clkgen.risc_reset, srst={ }
  64 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21982, arst=\u_clkgen.risc_reset, srst={ }
  61 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21989, arst=\u_clkgen.risc_reset, srst={ }
  57 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$21996, arst=\u_clkgen.risc_reset, srst={ }
  63 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22003, arst=\u_clkgen.risc_reset, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22040, arst=\u_clkgen.risc_reset, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22043, arst=\u_clkgen.risc_reset, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22016, arst=\u_clkgen.risc_reset, srst={ }
  9 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22023, arst=\u_clkgen.risc_reset, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22030, arst=\u_clkgen.risc_reset, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22037, arst=\u_clkgen.risc_reset, srst={ }
  7 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22049, arst=\u_clkgen.risc_reset, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22046, arst=\u_clkgen.risc_reset, srst={ }
  70 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22082, arst=\u_clkgen.risc_reset, srst={ }
  83 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22006, arst=\u_clkgen.risc_reset, srst={ }
  43 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22112, arst=\u_clkgen.risc_reset, srst={ }
  10 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22100, arst=\u_clkgen.risc_reset, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22060, arst=\u_clkgen.risc_reset, srst={ }
  6 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22071, arst=\u_clkgen.risc_reset, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22096, arst=\u_clkgen.risc_reset, srst={ }
  77 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22009, arst=\u_clkgen.risc_reset, srst={ }
  46 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22122, arst=\u_clkgen.risc_reset, srst={ }
  108 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22129, arst=\u_clkgen.risc_reset, srst={ }
  166 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22138, arst=\u_clkgen.risc_reset, srst={ }
  48 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22141, arst=\u_clkgen.risc_reset, srst={ }
  46 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22197, arst=\u_clkgen.risc_reset, srst={ }
  20 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22207, arst=\u_clkgen.risc_reset, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22200, arst=\u_clkgen.risc_reset, srst={ }
  155 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22194, arst=\u_clkgen.risc_reset, srst={ }
  130 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22191, arst=\u_clkgen.risc_reset, srst={ }
  237 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22184, arst=\u_clkgen.risc_reset, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22155, arst=\u_clkgen.risc_reset, srst={ }
  18 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.intr, arst=\u_clkgen.risc_reset, srst={ }
  6 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22188, arst=\u_clkgen.risc_reset, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22152, arst=\u_clkgen.risc_reset, srst={ }
  232 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y, arst=\u_clkgen.risc_reset, srst={ }
  5 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_decoder1.mem_act [2], arst=\u_clkgen.risc_reset, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:195:make_patterns_logic$22158, arst=\u_clkgen.risc_reset, srst={ }
  47 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22172, arst=\u_clkgen.risc_reset, srst={ }
  43 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_memory_interface1.dack_i, arst=\u_clkgen.risc_reset, srst={ }
  79 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22165, arst=\u_clkgen.risc_reset, srst={ }
  8 cells in clk=\u_clkgen.u_appclk.mclk_div, en=\u_8051_core.oc8051_memory_interface1.istb_t, arst=\u_clkgen.risc_reset, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22211, arst=\u_clkgen.risc_reset, srst={ }
  11 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22214, arst=\u_clkgen.risc_reset, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22217, arst=\u_clkgen.risc_reset, srst={ }
  15 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22220, arst=\u_clkgen.risc_reset, srst={ }
  23 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22223, arst=\u_clkgen.risc_reset, srst={ }
  12 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22226, arst=\u_clkgen.risc_reset, srst={ }
  22 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22229, arst=\u_clkgen.risc_reset, srst={ }
  14 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22232, arst=\u_clkgen.risc_reset, srst={ }
  107 cells in clk=\u_clkgen.u_appclk.mclk_div, en=$auto$opt_dff.cc:220:make_patterns_logic$22244, arst=\u_clkgen.risc_reset, srst={ }
  16 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$auto$rtlil.cc:2574:NotGate$201814, arst=\u_clkgen.risc_reset, srst={ }
  457 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!\u_8051_core.oc8051_sfr1.wait_data, arst=\u_clkgen.risc_reset, srst={ }
  13 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$auto$simplemap.cc:257:simplemap_eqne$166121, arst=\u_clkgen.risc_reset, srst={ }
  41 cells in clk=\u_clkgen.u_appclk.mclk_div, en=!$auto$simplemap.cc:257:simplemap_eqne$166136, arst=\u_clkgen.risc_reset, srst={ }
  2490 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=\u_clkgen.risc_reset, srst={ }
  595 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst={ }, srst={ }

  #logic partitions = 259

63.419.2. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by \u_clkgen.risc_reset
Extracted 2463 gates and 3013 wires to a netlist network with 548 inputs and 536 outputs (dfl=1).

63.419.2.1. Executing ABC.
[Time = 0.28 sec.]

63.419.3. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 1690 gates and 2523 wires to a netlist network with 831 inputs and 604 outputs (dfl=1).

63.419.3.1. Executing ABC.
[Time = 0.22 sec.]

63.419.4. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div
Extracted 595 gates and 912 wires to a netlist network with 317 inputs and 433 outputs (dfl=1).

63.419.4.1. Executing ABC.
[Time = 0.16 sec.]

63.419.5. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 578 gates and 820 wires to a netlist network with 241 inputs and 192 outputs (dfl=1).

63.419.5.1. Executing ABC.
[Time = 0.12 sec.]

63.419.6. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk
Extracted 576 gates and 617 wires to a netlist network with 41 inputs and 288 outputs (dfl=1).

63.419.6.1. Executing ABC.
[Time = 0.14 sec.]

63.419.7. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by !$abc$278753$lo151, asynchronously reset by \u_clkgen.risc_reset
Extracted 457 gates and 543 wires to a netlist network with 84 inputs and 129 outputs (dfl=1).

63.419.7.1. Executing ABC.
[Time = 0.11 sec.]

63.419.8. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21233, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 414 gates and 546 wires to a netlist network with 131 inputs and 272 outputs (dfl=1).

63.419.8.1. Executing ABC.
[Time = 0.14 sec.]

63.419.9. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by \u_wb_gmac_rx.mem_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 405 gates and 712 wires to a netlist network with 306 inputs and 79 outputs (dfl=1).

63.419.9.1. Executing ABC.
[Time = 0.12 sec.]

63.419.10. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_uart_clk.mclk_div, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 368 gates and 432 wires to a netlist network with 63 inputs and 96 outputs (dfl=1).

63.419.10.1. Executing ABC.
[Time = 0.12 sec.]

63.419.11. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 390 gates and 509 wires to a netlist network with 118 inputs and 132 outputs (dfl=1).

63.419.11.1. Executing ABC.
[Time = 0.12 sec.]

63.419.12. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$287370$auto$opt_dff.cc:195:make_patterns_logic$21722, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 364 gates and 373 wires to a netlist network with 9 inputs and 64 outputs (dfl=1).

63.419.12.1. Executing ABC.
[Time = 0.09 sec.]

63.419.13. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by \u_eth_dut.tx_fifo_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 358 gates and 659 wires to a netlist network with 301 inputs and 36 outputs (dfl=1).

63.419.13.1. Executing ABC.
[Time = 0.16 sec.]

63.419.14. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $flatten\u_eth_dut.\u_mac_core.\u_cfg_mgmt.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_cfg_mgmt.v:309$3678_Y, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 294 gates and 517 wires to a netlist network with 222 inputs and 89 outputs (dfl=1).

63.419.14.1. Executing ABC.
[Time = 0.14 sec.]

63.419.15. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20684, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 280 gates and 592 wires to a netlist network with 312 inputs and 265 outputs (dfl=1).

63.419.15.1. Executing ABC.
[Time = 0.12 sec.]

63.419.16. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20735, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 268 gates and 382 wires to a netlist network with 112 inputs and 177 outputs (dfl=1).

63.419.16.1. Executing ABC.
[Time = 0.13 sec.]

63.419.17. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by !$abc$281166$u_uart_core.u_rxfifo.empty_q, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 238 gates and 374 wires to a netlist network with 136 inputs and 55 outputs (dfl=1).

63.419.17.1. Executing ABC.
[Time = 0.10 sec.]

63.419.18. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22184, asynchronously reset by \u_clkgen.risc_reset
Extracted 237 gates and 278 wires to a netlist network with 41 inputs and 40 outputs (dfl=1).

63.419.18.1. Executing ABC.
[Time = 0.08 sec.]

63.419.19. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $flatten\u_8051_core.\oc8051_memory_interface1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_memory_interface.v:553$2251_Y, asynchronously reset by \u_clkgen.risc_reset
Extracted 232 gates and 271 wires to a netlist network with 39 inputs and 115 outputs (dfl=1).

63.419.19.1. Executing ABC.
[Time = 0.16 sec.]

63.419.20. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_uart_clk.mclk_div, enabled by $abc$287024$auto$opt_dff.cc:220:make_patterns_logic$20935, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 217 gates and 369 wires to a netlist network with 151 inputs and 140 outputs (dfl=1).

63.419.20.1. Executing ABC.
[Time = 0.14 sec.]

63.419.21. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by \u_clkgen.gen_resetn
Extracted 196 gates and 238 wires to a netlist network with 40 inputs and 64 outputs (dfl=1).

63.419.21.1. Executing ABC.
[Time = 0.10 sec.]

63.419.22. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22138, asynchronously reset by \u_clkgen.risc_reset
Extracted 166 gates and 300 wires to a netlist network with 133 inputs and 17 outputs (dfl=1).

63.419.22.1. Executing ABC.
[Time = 0.12 sec.]

63.419.23. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22194, asynchronously reset by \u_clkgen.risc_reset
Extracted 155 gates and 245 wires to a netlist network with 88 inputs and 44 outputs (dfl=1).

63.419.23.1. Executing ABC.
[Time = 0.32 sec.]

63.419.24. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $flatten\u_spi_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_cfg.v:163$2838_Y, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 132 gates and 234 wires to a netlist network with 102 inputs and 98 outputs (dfl=1).

63.419.24.1. Executing ABC.
[Time = 0.11 sec.]

63.419.25. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $abc$278753$auto$opt_dff.cc:195:make_patterns_logic$22191, asynchronously reset by \u_clkgen.risc_reset
Extracted 130 gates and 188 wires to a netlist network with 57 inputs and 69 outputs (dfl=1).

63.419.25.1. Executing ABC.
[Time = 0.13 sec.]

63.419.26. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_uart_clk.mclk_div, enabled by \u_uart_core.u_txfsm.fifo_rd, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 130 gates and 258 wires to a netlist network with 128 inputs and 26 outputs (dfl=1).

63.419.26.1. Executing ABC.
[Time = 0.11 sec.]

63.419.27. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21224, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 128 gates and 163 wires to a netlist network with 34 inputs and 26 outputs (dfl=1).

63.419.27.1. Executing ABC.
[Time = 0.16 sec.]

63.419.28. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_uart_clk.mclk_div
Extracted 128 gates and 256 wires to a netlist network with 128 inputs and 128 outputs (dfl=1).

63.419.28.1. Executing ABC.
[Time = 0.09 sec.]

63.419.29. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21878, asynchronously reset by \u_clkgen.risc_reset
Extracted 128 gates and 170 wires to a netlist network with 42 inputs and 34 outputs (dfl=1).

63.419.29.1. Executing ABC.
[Time = 0.12 sec.]

63.419.30. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20711
Extracted 127 gates and 148 wires to a netlist network with 21 inputs and 41 outputs (dfl=1).

63.419.30.1. Executing ABC.
[Time = 0.10 sec.]

63.419.31. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $abc$284221$lo55, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 118 gates and 132 wires to a netlist network with 14 inputs and 40 outputs (dfl=1).

63.419.31.1. Executing ABC.
[Time = 0.09 sec.]

63.419.32. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, enabled by \u_wb_gmac_tx.mem_wr, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 118 gates and 132 wires to a netlist network with 14 inputs and 40 outputs (dfl=1).

63.419.32.1. Executing ABC.
[Time = 0.11 sec.]

63.419.33. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 110 gates and 175 wires to a netlist network with 63 inputs and 33 outputs (dfl=1).

63.419.33.1. Executing ABC.
[Time = 0.13 sec.]

63.419.34. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22129, asynchronously reset by \u_clkgen.risc_reset
Extracted 103 gates and 121 wires to a netlist network with 17 inputs and 35 outputs (dfl=1).

63.419.34.1. Executing ABC.
[Time = 0.13 sec.]

63.419.35. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21941, asynchronously reset by \u_clkgen.risc_reset
Extracted 108 gates and 149 wires to a netlist network with 41 inputs and 37 outputs (dfl=1).

63.419.35.1. Executing ABC.
[Time = 0.10 sec.]

63.419.36. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22244, asynchronously reset by \u_clkgen.risc_reset
Extracted 107 gates and 139 wires to a netlist network with 31 inputs and 35 outputs (dfl=1).

63.419.36.1. Executing ABC.
[Time = 0.15 sec.]

63.419.37. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21198, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 101 gates and 124 wires to a netlist network with 23 inputs and 11 outputs (dfl=1).

63.419.37.1. Executing ABC.
[Time = 0.10 sec.]

63.419.38. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21216, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 92 gates and 117 wires to a netlist network with 25 inputs and 8 outputs (dfl=1).

63.419.38.1. Executing ABC.
[Time = 0.09 sec.]

63.419.39. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21803, asynchronously reset by !\reset_n
Extracted 91 gates and 97 wires to a netlist network with 5 inputs and 19 outputs (dfl=1).

63.419.39.1. Executing ABC.
[Time = 0.11 sec.]

63.419.40. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $abc$281166$auto$opt_dff.cc:195:make_patterns_logic$21435, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 90 gates and 111 wires to a netlist network with 21 inputs and 36 outputs (dfl=1).

63.419.40.1. Executing ABC.
[Time = 0.14 sec.]

63.419.41. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $abc$281166$auto$opt_dff.cc:195:make_patterns_logic$21429, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 89 gates and 124 wires to a netlist network with 35 inputs and 34 outputs (dfl=1).

63.419.41.1. Executing ABC.
[Time = 0.13 sec.]

63.419.42. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20633, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 89 gates and 148 wires to a netlist network with 57 inputs and 75 outputs (dfl=1).

63.419.42.1. Executing ABC.
[Time = 0.14 sec.]

63.419.43. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20808, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 89 gates and 156 wires to a netlist network with 65 inputs and 38 outputs (dfl=1).

63.419.43.1. Executing ABC.
[Time = 0.20 sec.]

63.419.44. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22006, asynchronously reset by \u_clkgen.risc_reset
Extracted 83 gates and 153 wires to a netlist network with 70 inputs and 39 outputs (dfl=1).

63.419.44.1. Executing ABC.
[Time = 0.13 sec.]

63.419.45. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22165, asynchronously reset by \u_clkgen.risc_reset
Extracted 79 gates and 120 wires to a netlist network with 39 inputs and 66 outputs (dfl=1).

63.419.45.1. Executing ABC.
[Time = 0.11 sec.]

63.419.46. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21762, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 78 gates and 133 wires to a netlist network with 54 inputs and 14 outputs (dfl=1).

63.419.46.1. Executing ABC.
[Time = 0.12 sec.]

63.419.47. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22009, asynchronously reset by \u_clkgen.risc_reset
Extracted 77 gates and 132 wires to a netlist network with 55 inputs and 43 outputs (dfl=1).

63.419.47.1. Executing ABC.
[Time = 0.13 sec.]

63.419.48. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21432, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 76 gates and 98 wires to a netlist network with 22 inputs and 20 outputs (dfl=1).

63.419.48.1. Executing ABC.
[Time = 0.11 sec.]

63.419.49. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21833, asynchronously reset by \u_clkgen.risc_reset
Extracted 76 gates and 115 wires to a netlist network with 39 inputs and 42 outputs (dfl=1).

63.419.49.1. Executing ABC.
[Time = 0.09 sec.]

63.419.50. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_uart_core.u_rxfsm.fifo_wr, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 75 gates and 83 wires to a netlist network with 8 inputs and 32 outputs (dfl=1).

63.419.50.1. Executing ABC.
[Time = 0.10 sec.]

63.419.51. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21968, asynchronously reset by \u_clkgen.risc_reset
Extracted 74 gates and 103 wires to a netlist network with 28 inputs and 23 outputs (dfl=1).

63.419.51.1. Executing ABC.
[Time = 0.10 sec.]

63.419.52. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20700, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 74 gates and 93 wires to a netlist network with 19 inputs and 36 outputs (dfl=1).

63.419.52.1. Executing ABC.
[Time = 0.08 sec.]

63.419.53. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21840, asynchronously reset by \u_clkgen.risc_reset
Extracted 73 gates and 122 wires to a netlist network with 49 inputs and 48 outputs (dfl=1).

63.419.53.1. Executing ABC.
[Time = 0.11 sec.]

63.419.54. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21241, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 71 gates and 75 wires to a netlist network with 3 inputs and 33 outputs (dfl=1).

63.419.54.1. Executing ABC.
[Time = 0.12 sec.]

63.419.55. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$287370$auto$opt_dff.cc:195:make_patterns_logic$21706, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 70 gates and 86 wires to a netlist network with 16 inputs and 48 outputs (dfl=1).

63.419.55.1. Executing ABC.
[Time = 0.09 sec.]

63.419.56. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22082, asynchronously reset by \u_clkgen.risc_reset
Extracted 70 gates and 85 wires to a netlist network with 13 inputs and 11 outputs (dfl=1).

63.419.56.1. Executing ABC.
[Time = 0.09 sec.]

63.419.57. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20904, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 69 gates and 85 wires to a netlist network with 16 inputs and 4 outputs (dfl=1).

63.419.57.1. Executing ABC.
[Time = 0.10 sec.]

63.419.58. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21781, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 69 gates and 71 wires to a netlist network with 1 inputs and 12 outputs (dfl=1).

63.419.58.1. Executing ABC.
[Time = 0.10 sec.]

63.419.59. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21189, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 65 gates and 83 wires to a netlist network with 18 inputs and 4 outputs (dfl=1).

63.419.59.1. Executing ABC.
[Time = 0.09 sec.]

63.419.60. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20599, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 65 gates and 102 wires to a netlist network with 37 inputs and 58 outputs (dfl=1).

63.419.60.1. Executing ABC.
[Time = 0.09 sec.]

63.419.61. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21207, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 65 gates and 85 wires to a netlist network with 19 inputs and 4 outputs (dfl=1).

63.419.61.1. Executing ABC.
[Time = 0.09 sec.]

63.419.62. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21250, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 64 gates and 92 wires to a netlist network with 27 inputs and 30 outputs (dfl=1).

63.419.62.1. Executing ABC.
[Time = 0.09 sec.]

63.419.63. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21982, asynchronously reset by \u_clkgen.risc_reset
Extracted 64 gates and 112 wires to a netlist network with 48 inputs and 31 outputs (dfl=1).

63.419.63.1. Executing ABC.
[Time = 0.09 sec.]

63.419.64. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22003, asynchronously reset by \u_clkgen.risc_reset
Extracted 63 gates and 111 wires to a netlist network with 48 inputs and 31 outputs (dfl=1).

63.419.64.1. Executing ABC.
[Time = 0.12 sec.]

63.419.65. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 62 gates and 102 wires to a netlist network with 39 inputs and 44 outputs (dfl=1).

63.419.65.1. Executing ABC.
[Time = 0.09 sec.]

63.419.66. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21426, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 61 gates and 84 wires to a netlist network with 23 inputs and 14 outputs (dfl=1).

63.419.66.1. Executing ABC.
[Time = 0.09 sec.]

63.419.67. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21989, asynchronously reset by \u_clkgen.risc_reset
Extracted 61 gates and 107 wires to a netlist network with 46 inputs and 28 outputs (dfl=1).

63.419.67.1. Executing ABC.
[Time = 0.09 sec.]

63.419.68. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21809, asynchronously reset by \u_clkgen.risc_reset
Extracted 60 gates and 127 wires to a netlist network with 67 inputs and 36 outputs (dfl=1).

63.419.68.1. Executing ABC.
[Time = 0.09 sec.]

63.419.69. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21906, asynchronously reset by \u_clkgen.risc_reset
Extracted 58 gates and 93 wires to a netlist network with 35 inputs and 30 outputs (dfl=1).

63.419.69.1. Executing ABC.
[Time = 0.09 sec.]

63.419.70. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21391, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 57 gates and 115 wires to a netlist network with 58 inputs and 55 outputs (dfl=1).

63.419.70.1. Executing ABC.
[Time = 0.09 sec.]

63.419.71. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21996, asynchronously reset by \u_clkgen.risc_reset
Extracted 57 gates and 107 wires to a netlist network with 50 inputs and 19 outputs (dfl=1).

63.419.71.1. Executing ABC.
[Time = 0.12 sec.]

63.419.72. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20942, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 56 gates and 72 wires to a netlist network with 16 inputs and 4 outputs (dfl=1).

63.419.72.1. Executing ABC.
[Time = 0.12 sec.]

63.419.73. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21442, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 55 gates and 79 wires to a netlist network with 23 inputs and 9 outputs (dfl=1).

63.419.73.1. Executing ABC.
[Time = 0.10 sec.]

63.419.74. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21751, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 54 gates and 88 wires to a netlist network with 33 inputs and 9 outputs (dfl=1).

63.419.74.1. Executing ABC.
[Time = 0.10 sec.]

63.419.75. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 53 gates and 86 wires to a netlist network with 32 inputs and 31 outputs (dfl=1).

63.419.75.1. Executing ABC.
[Time = 0.10 sec.]

63.419.76. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21974, asynchronously reset by \u_clkgen.risc_reset
Extracted 50 gates and 87 wires to a netlist network with 36 inputs and 16 outputs (dfl=1).

63.419.76.1. Executing ABC.
[Time = 0.10 sec.]

63.419.77. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22141, asynchronously reset by \u_clkgen.risc_reset
Extracted 48 gates and 80 wires to a netlist network with 32 inputs and 11 outputs (dfl=1).

63.419.77.1. Executing ABC.
[Time = 0.09 sec.]

63.419.78. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20613, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 47 gates and 64 wires to a netlist network with 17 inputs and 28 outputs (dfl=1).

63.419.78.1. Executing ABC.
[Time = 0.09 sec.]

63.419.79. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22172, asynchronously reset by \u_clkgen.risc_reset
Extracted 47 gates and 61 wires to a netlist network with 13 inputs and 47 outputs (dfl=1).

63.419.79.1. Executing ABC.
[Time = 0.07 sec.]

63.419.80. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20749, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 46 gates and 77 wires to a netlist network with 31 inputs and 19 outputs (dfl=1).

63.419.80.1. Executing ABC.
[Time = 0.07 sec.]

63.419.81. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22122, asynchronously reset by \u_clkgen.risc_reset
Extracted 46 gates and 77 wires to a netlist network with 30 inputs and 38 outputs (dfl=1).

63.419.81.1. Executing ABC.
[Time = 0.10 sec.]

63.419.82. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22197, asynchronously reset by \u_clkgen.risc_reset
Extracted 46 gates and 74 wires to a netlist network with 28 inputs and 20 outputs (dfl=1).

63.419.82.1. Executing ABC.
[Time = 0.09 sec.]

63.419.83. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21965, asynchronously reset by \u_clkgen.risc_reset
Extracted 46 gates and 68 wires to a netlist network with 22 inputs and 30 outputs (dfl=1).

63.419.83.1. Executing ABC.
[Time = 0.27 sec.]

63.419.84. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.ld_buf, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 45 gates and 68 wires to a netlist network with 22 inputs and 34 outputs (dfl=1).

63.419.84.1. Executing ABC.
[Time = 0.40 sec.]

63.419.85. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20693, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 45 gates and 121 wires to a netlist network with 76 inputs and 37 outputs (dfl=1).

63.419.85.1. Executing ABC.
[Time = 0.26 sec.]

63.419.86. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21257, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 45 gates and 66 wires to a netlist network with 20 inputs and 45 outputs (dfl=1).

63.419.86.1. Executing ABC.
[Time = 0.19 sec.]

63.419.87. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 43 gates and 66 wires to a netlist network with 22 inputs and 33 outputs (dfl=1).

63.419.87.1. Executing ABC.
[Time = 0.21 sec.]

63.419.88. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $abc$281166$u_8051_core.oc8051_memory_interface1.dack_i, asynchronously reset by \u_clkgen.risc_reset
Extracted 43 gates and 87 wires to a netlist network with 44 inputs and 18 outputs (dfl=1).

63.419.88.1. Executing ABC.
[Time = 0.18 sec.]

63.419.89. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22112, asynchronously reset by \u_clkgen.risc_reset
Extracted 43 gates and 61 wires to a netlist network with 16 inputs and 10 outputs (dfl=1).

63.419.89.1. Executing ABC.
[Time = 0.19 sec.]

63.419.90. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21340, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 42 gates and 57 wires to a netlist network with 14 inputs and 12 outputs (dfl=1).

63.419.90.1. Executing ABC.
[Time = 0.10 sec.]

63.419.91. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $abc$295888$auto$opt_dff.cc:220:make_patterns_logic$21741, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 42 gates and 59 wires to a netlist network with 16 inputs and 11 outputs (dfl=1).

63.419.91.1. Executing ABC.
[Time = 0.13 sec.]

63.419.92. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by !$auto$simplemap.cc:257:simplemap_eqne$166136, asynchronously reset by \u_clkgen.risc_reset
Extracted 41 gates and 63 wires to a netlist network with 21 inputs and 29 outputs (dfl=1).

63.419.92.1. Executing ABC.
[Time = 0.10 sec.]

63.419.93. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20932, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 41 gates and 58 wires to a netlist network with 17 inputs and 21 outputs (dfl=1).

63.419.93.1. Executing ABC.
[Time = 0.07 sec.]

63.419.94. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21847, asynchronously reset by \u_clkgen.risc_reset
Extracted 40 gates and 80 wires to a netlist network with 40 inputs and 26 outputs (dfl=1).

63.419.94.1. Executing ABC.
[Time = 0.09 sec.]

63.419.95. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $flatten\u_8051_core.\oc8051_sfr1.\oc8051_tc1.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/8051/oc8051_tc.v:122$2697_Y, asynchronously reset by \u_clkgen.risc_reset
Extracted 39 gates and 58 wires to a netlist network with 19 inputs and 34 outputs (dfl=1).

63.419.95.1. Executing ABC.
[Time = 0.07 sec.]

63.419.96. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21358, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 38 gates and 76 wires to a netlist network with 38 inputs and 33 outputs (dfl=1).

63.419.96.1. Executing ABC.
[Time = 0.07 sec.]

63.419.97. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21891, asynchronously reset by \u_clkgen.risc_reset
Extracted 37 gates and 63 wires to a netlist network with 26 inputs and 19 outputs (dfl=1).

63.419.97.1. Executing ABC.
[Time = 0.09 sec.]

63.419.98. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20866
Extracted 36 gates and 106 wires to a netlist network with 70 inputs and 35 outputs (dfl=1).

63.419.98.1. Executing ABC.
[Time = 0.09 sec.]

63.419.99. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21090, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 35 gates and 66 wires to a netlist network with 31 inputs and 19 outputs (dfl=1).

63.419.99.1. Executing ABC.
[Time = 0.09 sec.]

63.419.100. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21952, asynchronously reset by \u_clkgen.risc_reset
Extracted 35 gates and 51 wires to a netlist network with 16 inputs and 21 outputs (dfl=1).

63.419.100.1. Executing ABC.
[Time = 0.08 sec.]

63.419.101. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20764, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 34 gates and 56 wires to a netlist network with 22 inputs and 25 outputs (dfl=1).

63.419.101.1. Executing ABC.
[Time = 0.10 sec.]

63.419.102. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21854, asynchronously reset by \u_clkgen.risc_reset
Extracted 34 gates and 60 wires to a netlist network with 26 inputs and 30 outputs (dfl=1).

63.419.102.1. Executing ABC.
[Time = 0.08 sec.]

63.419.103. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $abc$295888$auto$fsm_map.cc:74:implement_pattern_cache$20415, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 34 gates and 64 wires to a netlist network with 30 inputs and 30 outputs (dfl=1).

63.419.103.1. Executing ABC.
[Time = 0.07 sec.]

63.419.104. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21334, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 34 gates and 40 wires to a netlist network with 5 inputs and 10 outputs (dfl=1).

63.419.104.1. Executing ABC.
[Time = 0.10 sec.]

63.419.105. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20752, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 33 gates and 70 wires to a netlist network with 37 inputs and 33 outputs (dfl=1).

63.419.105.1. Executing ABC.
[Time = 0.10 sec.]

63.419.106. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $abc$281166$lo37, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 33 gates and 40 wires to a netlist network with 6 inputs and 15 outputs (dfl=1).

63.419.106.1. Executing ABC.
[Time = 0.10 sec.]

63.419.107. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 33 gates and 62 wires to a netlist network with 28 inputs and 21 outputs (dfl=1).

63.419.107.1. Executing ABC.
[Time = 0.09 sec.]

63.419.108. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21371, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 29 outputs (dfl=1).

63.419.108.1. Executing ABC.
[Time = 0.07 sec.]

63.419.109. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20624, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 32 gates and 57 wires to a netlist network with 25 inputs and 21 outputs (dfl=1).

63.419.109.1. Executing ABC.
[Time = 0.08 sec.]

63.419.110. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $abc$281166$lo00, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs (dfl=1).

63.419.110.1. Executing ABC.
[Time = 0.06 sec.]

63.419.111. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 32 gates and 55 wires to a netlist network with 23 inputs and 22 outputs (dfl=1).

63.419.111.1. Executing ABC.
[Time = 0.09 sec.]

63.419.112. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21382, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 31 gates and 63 wires to a netlist network with 32 inputs and 29 outputs (dfl=1).

63.419.112.1. Executing ABC.
[Time = 0.07 sec.]

63.419.113. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21071, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 31 gates and 61 wires to a netlist network with 30 inputs and 21 outputs (dfl=1).

63.419.113.1. Executing ABC.
[Time = 0.10 sec.]

63.419.114. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20856
Extracted 28 gates and 41 wires to a netlist network with 12 inputs and 13 outputs (dfl=1).

63.419.114.1. Executing ABC.
[Time = 0.09 sec.]

63.419.115. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$20964, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 28 gates and 49 wires to a netlist network with 20 inputs and 10 outputs (dfl=1).

63.419.115.1. Executing ABC.
[Time = 0.08 sec.]

63.419.116. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !\reset_n
Extracted 28 gates and 36 wires to a netlist network with 7 inputs and 14 outputs (dfl=1).

63.419.116.1. Executing ABC.
[Time = 0.07 sec.]

63.419.117. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 28 gates and 43 wires to a netlist network with 15 inputs and 27 outputs (dfl=1).

63.419.117.1. Executing ABC.
[Time = 0.11 sec.]

63.419.118. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21122, asynchronously reset by !$abc$297632$lo5
Extracted 27 gates and 52 wires to a netlist network with 25 inputs and 20 outputs (dfl=1).

63.419.118.1. Executing ABC.
[Time = 0.10 sec.]

63.419.119. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20978, asynchronously reset by !$abc$297632$lo5
Extracted 27 gates and 35 wires to a netlist network with 8 inputs and 13 outputs (dfl=1).

63.419.119.1. Executing ABC.
[Time = 0.08 sec.]

63.419.120. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 27 gates and 54 wires to a netlist network with 27 inputs and 27 outputs (dfl=1).

63.419.120.1. Executing ABC.
[Time = 0.10 sec.]

63.419.121. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21301, asynchronously reset by !$abc$297632$lo5
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 9 outputs (dfl=1).

63.419.121.1. Executing ABC.
[Time = 0.08 sec.]

63.419.122. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 26 outputs (dfl=1).

63.419.122.1. Executing ABC.
[Time = 0.08 sec.]

63.419.123. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 25 gates and 44 wires to a netlist network with 19 inputs and 25 outputs (dfl=1).

63.419.123.1. Executing ABC.
[Time = 0.08 sec.]

63.419.124. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 25 outputs (dfl=1).

63.419.124.1. Executing ABC.
[Time = 0.09 sec.]

63.419.125. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 25 gates and 44 wires to a netlist network with 19 inputs and 25 outputs (dfl=1).

63.419.125.1. Executing ABC.
[Time = 0.10 sec.]

63.419.126. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 25 gates and 44 wires to a netlist network with 18 inputs and 24 outputs (dfl=1).

63.419.126.1. Executing ABC.
[Time = 0.09 sec.]

63.419.127. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20874, asynchronously reset by !$abc$297632$lo5
Extracted 25 gates and 45 wires to a netlist network with 20 inputs and 17 outputs (dfl=1).

63.419.127.1. Executing ABC.
[Time = 0.09 sec.]

63.419.128. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21107, asynchronously reset by !$abc$297632$lo5
Extracted 25 gates and 50 wires to a netlist network with 25 inputs and 20 outputs (dfl=1).

63.419.128.1. Executing ABC.
[Time = 0.10 sec.]

63.419.129. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 25 gates and 47 wires to a netlist network with 21 inputs and 25 outputs (dfl=1).

63.419.129.1. Executing ABC.
[Time = 0.09 sec.]

63.419.130. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 25 outputs (dfl=1).

63.419.130.1. Executing ABC.
[Time = 0.13 sec.]

63.419.131. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 24 gates and 47 wires to a netlist network with 23 inputs and 22 outputs (dfl=1).

63.419.131.1. Executing ABC.
[Time = 0.10 sec.]

63.419.132. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by !$auto$simplemap.cc:128:simplemap_reduce$158052, asynchronously reset by !$abc$297632$lo5
Extracted 23 gates and 42 wires to a netlist network with 19 inputs and 14 outputs (dfl=1).

63.419.132.1. Executing ABC.
[Time = 0.09 sec.]

63.419.133. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22223, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 23 gates and 46 wires to a netlist network with 23 inputs and 21 outputs (dfl=1).

63.419.133.1. Executing ABC.
[Time = 0.12 sec.]

63.419.134. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 23 gates and 38 wires to a netlist network with 14 inputs and 22 outputs (dfl=1).

63.419.134.1. Executing ABC.
[Time = 0.10 sec.]

63.419.135. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22211, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 23 gates and 45 wires to a netlist network with 22 inputs and 21 outputs (dfl=1).

63.419.135.1. Executing ABC.
[Time = 0.09 sec.]

63.419.136. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22229, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 19 outputs (dfl=1).

63.419.136.1. Executing ABC.
[Time = 0.09 sec.]

63.419.137. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 22 gates and 43 wires to a netlist network with 21 inputs and 20 outputs (dfl=1).

63.419.137.1. Executing ABC.
[Time = 1.80 sec.]

63.419.138. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22217, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 22 gates and 44 wires to a netlist network with 22 inputs and 20 outputs (dfl=1).

63.419.138.1. Executing ABC.
[Time = 0.09 sec.]

63.419.139. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22096, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 22 gates and 31 wires to a netlist network with 7 inputs and 11 outputs (dfl=1).

63.419.139.1. Executing ABC.
[Time = 0.12 sec.]

63.419.140. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22200, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 22 gates and 36 wires to a netlist network with 14 inputs and 13 outputs (dfl=1).

63.419.140.1. Executing ABC.
[Time = 0.10 sec.]

63.419.141. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21328, asynchronously reset by !$abc$297632$lo5
Extracted 21 gates and 37 wires to a netlist network with 15 inputs and 17 outputs (dfl=1).

63.419.141.1. Executing ABC.
[Time = 0.09 sec.]

63.419.142. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21331, asynchronously reset by !$abc$297632$lo5
Extracted 20 gates and 39 wires to a netlist network with 18 inputs and 6 outputs (dfl=1).

63.419.142.1. Executing ABC.
[Time = 0.13 sec.]

63.419.143. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22207, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 20 gates and 29 wires to a netlist network with 9 inputs and 8 outputs (dfl=1).

63.419.143.1. Executing ABC.
[Time = 0.10 sec.]

63.419.144. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 20 gates and 40 wires to a netlist network with 20 inputs and 19 outputs (dfl=1).

63.419.144.1. Executing ABC.
[Time = 0.08 sec.]

63.419.145. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 20 gates and 37 wires to a netlist network with 17 inputs and 19 outputs (dfl=1).

63.419.145.1. Executing ABC.
[Time = 0.09 sec.]

63.419.146. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$287370$auto$opt_dff.cc:195:make_patterns_logic$21715, asynchronously reset by !$abc$297632$lo5
Extracted 19 gates and 21 wires to a netlist network with 1 inputs and 7 outputs (dfl=1).

63.419.146.1. Executing ABC.
[Time = 0.10 sec.]

63.419.147. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20861
Extracted 19 gates and 30 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

63.419.147.1. Executing ABC.
[Time = 0.10 sec.]

63.419.148. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21930, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 19 gates and 38 wires to a netlist network with 18 inputs and 7 outputs (dfl=1).

63.419.148.1. Executing ABC.
[Time = 0.08 sec.]

63.419.149. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21919, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 19 gates and 36 wires to a netlist network with 16 inputs and 6 outputs (dfl=1).

63.419.149.1. Executing ABC.
[Time = 0.10 sec.]

63.419.150. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21322, asynchronously reset by !$abc$297632$lo5
Extracted 18 gates and 30 wires to a netlist network with 11 inputs and 4 outputs (dfl=1).

63.419.150.1. Executing ABC.
[Time = 0.11 sec.]

63.419.151. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20923, asynchronously reset by !$abc$297632$lo5
Extracted 18 gates and 28 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

63.419.151.1. Executing ABC.
[Time = 0.07 sec.]

63.419.152. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 18 gates and 30 wires to a netlist network with 12 inputs and 18 outputs (dfl=1).

63.419.152.1. Executing ABC.
[Time = 0.08 sec.]

63.419.153. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $flatten\u_uart_core.\u_cfg.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_cfg.v:157$2997_Y, asynchronously reset by !$abc$297632$lo5
Extracted 18 gates and 33 wires to a netlist network with 15 inputs and 16 outputs (dfl=1).

63.419.153.1. Executing ABC.
[Time = 0.08 sec.]

63.419.154. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_8051_core.intr, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 18 gates and 37 wires to a netlist network with 19 inputs and 11 outputs (dfl=1).

63.419.154.1. Executing ABC.
[Time = 0.09 sec.]

63.419.155. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20755, asynchronously reset by !$abc$297632$lo5
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=1).

63.419.155.1. Executing ABC.
[Time = 0.09 sec.]

63.419.156. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21865, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 17 gates and 28 wires to a netlist network with 10 inputs and 7 outputs (dfl=1).

63.419.156.1. Executing ABC.
[Time = 0.10 sec.]

63.419.157. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 17 outputs (dfl=1).

63.419.157.1. Executing ABC.
[Time = 0.07 sec.]

63.419.158. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 14 outputs (dfl=1).

63.419.158.1. Executing ABC.
[Time = 0.10 sec.]

63.419.159. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs (dfl=1).

63.419.159.1. Executing ABC.
[Time = 0.09 sec.]

63.419.160. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 17 outputs (dfl=1).

63.419.160.1. Executing ABC.
[Time = 0.08 sec.]

63.419.161. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21343, asynchronously reset by !$abc$297632$lo5
Extracted 17 gates and 23 wires to a netlist network with 5 inputs and 13 outputs (dfl=1).

63.419.161.1. Executing ABC.
[Time = 0.10 sec.]

63.419.162. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 17 gates and 35 wires to a netlist network with 18 inputs and 17 outputs (dfl=1).

63.419.162.1. Executing ABC.
[Time = 0.08 sec.]

63.419.163. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 17 outputs (dfl=1).

63.419.163.1. Executing ABC.
[Time = 0.07 sec.]

63.419.164. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 17 gates and 29 wires to a netlist network with 11 inputs and 17 outputs (dfl=1).

63.419.164.1. Executing ABC.
[Time = 0.09 sec.]

63.419.165. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 17 gates and 28 wires to a netlist network with 11 inputs and 17 outputs (dfl=1).

63.419.165.1. Executing ABC.
[Time = 0.07 sec.]

63.419.166. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 17 gates and 34 wires to a netlist network with 17 inputs and 16 outputs (dfl=1).

63.419.166.1. Executing ABC.
[Time = 0.08 sec.]

63.419.167. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $flatten\u_spi_core.\u_spi_if.$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/spi/spi_if.v:123$2957_Y, asynchronously reset by !$abc$297632$lo5
Extracted 17 gates and 22 wires to a netlist network with 4 inputs and 17 outputs (dfl=1).

63.419.167.1. Executing ABC.
[Time = 0.08 sec.]

63.419.168. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by !$abc$292650$auto$rtlil.cc:2574:NotGate$201814, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 16 gates and 25 wires to a netlist network with 9 inputs and 16 outputs (dfl=1).

63.419.168.1. Executing ABC.
[Time = 0.11 sec.]

63.419.169. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21227, asynchronously reset by !$abc$297632$lo5
Extracted 16 gates and 22 wires to a netlist network with 5 inputs and 8 outputs (dfl=1).

63.419.169.1. Executing ABC.
[Time = 0.10 sec.]

63.419.170. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20782, asynchronously reset by !$abc$297632$lo5
Extracted 16 gates and 36 wires to a netlist network with 19 inputs and 9 outputs (dfl=1).

63.419.170.1. Executing ABC.
[Time = 0.10 sec.]

63.419.171. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 15 outputs (dfl=1).

63.419.171.1. Executing ABC.
[Time = 0.07 sec.]

63.419.172. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20881, asynchronously reset by !$abc$297632$lo5
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 11 outputs (dfl=1).

63.419.172.1. Executing ABC.
[Time = 0.09 sec.]

63.419.173. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $abc$294993$lo0, asynchronously reset by !$abc$297632$lo5
Extracted 15 gates and 26 wires to a netlist network with 10 inputs and 6 outputs (dfl=1).

63.419.173.1. Executing ABC.
[Time = 0.08 sec.]

63.419.174. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22220, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 13 outputs (dfl=1).

63.419.174.1. Executing ABC.
[Time = 0.09 sec.]

63.419.175. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22155, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 14 gates and 33 wires to a netlist network with 18 inputs and 14 outputs (dfl=1).

63.419.175.1. Executing ABC.
[Time = 0.12 sec.]

63.419.176. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22037, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 14 gates and 27 wires to a netlist network with 13 inputs and 7 outputs (dfl=1).

63.419.176.1. Executing ABC.
[Time = 0.09 sec.]

63.419.177. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22232, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 14 gates and 28 wires to a netlist network with 14 inputs and 12 outputs (dfl=1).

63.419.177.1. Executing ABC.
[Time = 0.06 sec.]

63.419.178. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21325, asynchronously reset by !$abc$297632$lo5
Extracted 13 gates and 22 wires to a netlist network with 8 inputs and 3 outputs (dfl=1).

63.419.178.1. Executing ABC.
[Time = 0.11 sec.]

63.419.179. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21230, asynchronously reset by !$abc$297632$lo5
Extracted 13 gates and 26 wires to a netlist network with 12 inputs and 5 outputs (dfl=1).

63.419.179.1. Executing ABC.
[Time = 0.08 sec.]

63.419.180. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by !$auto$simplemap.cc:257:simplemap_eqne$166121, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 13 gates and 17 wires to a netlist network with 4 inputs and 10 outputs (dfl=1).

63.419.180.1. Executing ABC.
[Time = 0.07 sec.]

63.419.181. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22046, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 7 outputs (dfl=1).

63.419.181.1. Executing ABC.
[Time = 0.09 sec.]

63.419.182. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22226, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 10 outputs (dfl=1).

63.419.182.1. Executing ABC.
[Time = 0.07 sec.]

63.419.183. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$22158, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 6 outputs (dfl=1).

63.419.183.1. Executing ABC.
[Time = 0.09 sec.]

63.419.184. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20895, asynchronously reset by !$abc$297632$lo5
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 3 outputs (dfl=1).

63.419.184.1. Executing ABC.
[Time = 0.09 sec.]

63.419.185. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 11 outputs (dfl=1).

63.419.185.1. Executing ABC.
[Time = 0.07 sec.]

63.419.186. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20815, asynchronously reset by !$abc$297632$lo5
Extracted 12 gates and 25 wires to a netlist network with 11 inputs and 11 outputs (dfl=1).

63.419.186.1. Executing ABC.
[Time = 0.09 sec.]

63.419.187. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22060, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 12 gates and 26 wires to a netlist network with 14 inputs and 6 outputs (dfl=1).

63.419.187.1. Executing ABC.
[Time = 0.11 sec.]

63.419.188. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22016, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 7 outputs (dfl=1).

63.419.188.1. Executing ABC.
[Time = 0.09 sec.]

63.419.189. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21032, asynchronously reset by !$abc$297632$lo5
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 3 outputs (dfl=1).

63.419.189.1. Executing ABC.
[Time = 0.07 sec.]

63.419.190. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21304, asynchronously reset by !$abc$297632$lo5
Extracted 11 gates and 14 wires to a netlist network with 2 inputs and 4 outputs (dfl=1).

63.419.190.1. Executing ABC.
[Time = 0.09 sec.]

63.419.191. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22214, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 9 outputs (dfl=1).

63.419.191.1. Executing ABC.
[Time = 0.07 sec.]

63.419.192. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$22100, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 8 outputs (dfl=1).

63.419.192.1. Executing ABC.
[Time = 0.06 sec.]

63.419.193. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.we, asynchronously reset by !$abc$297632$lo5
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=1).

63.419.193.1. Executing ABC.
[Time = 0.07 sec.]

63.419.194. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $abc$281166$auto$fsm_map.cc:118:implement_pattern_cache$20492, asynchronously reset by !$abc$297632$lo5
Extracted 10 gates and 10 wires to a netlist network with 0 inputs and 4 outputs (dfl=1).

63.419.194.1. Executing ABC.
[Time = 0.06 sec.]

63.419.195. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $abc$281166$auto$fsm_map.cc:118:implement_pattern_cache$20437, asynchronously reset by !$abc$297632$lo5
Extracted 10 gates and 10 wires to a netlist network with 0 inputs and 4 outputs (dfl=1).

63.419.195.1. Executing ABC.
[Time = 0.06 sec.]

63.419.196. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $abc$295888$flatten\u_eth_dut.\m_g_dpath_ctrl.$logic_and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/lib/g_dpath_ctrl.v:123$571_Y, asynchronously reset by !$abc$297632$lo5
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 10 outputs (dfl=1).

63.419.196.1. Executing ABC.
[Time = 0.06 sec.]

63.419.197. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:220:make_patterns_logic$20985, asynchronously reset by !$abc$297632$lo5
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 5 outputs (dfl=1).

63.419.197.1. Executing ABC.
[Time = 0.06 sec.]

63.419.198. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21236, asynchronously reset by !$abc$297632$lo5
Extracted 10 gates and 19 wires to a netlist network with 8 inputs and 6 outputs (dfl=1).

63.419.198.1. Executing ABC.
[Time = 0.08 sec.]

63.419.199. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$21309, asynchronously reset by !$abc$297632$lo5
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs (dfl=1).

63.419.199.1. Executing ABC.
[Time = 0.07 sec.]

63.419.200. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21806, asynchronously reset by !\reset_n
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 3 outputs (dfl=1).

63.419.200.1. Executing ABC.
[Time = 0.06 sec.]

63.419.201. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $abc$287024$auto$opt_dff.cc:220:make_patterns_logic$20910, asynchronously reset by !$abc$297632$lo5
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 8 outputs (dfl=1).

63.419.201.1. Executing ABC.
[Time = 0.08 sec.]

63.419.202. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$292322$lo0, enabled by $auto$opt_dff.cc:195:make_patterns_logic$21971, asynchronously reset by $abc$297632$u_clkgen.risc_reset
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 5 outputs (dfl=1).

63.419.202.1. Executing ABC.
[Time = 0.08 sec.]

63.420. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2795, #solve=0, #remove=0, time=0.31 sec.]

63.421. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~879 debug messages>

63.422. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 9 unused cells and 23837 unused wires.
<suppressed ~144 debug messages>

63.423. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2795, #solve=0, #remove=0, time=0.28 sec.]

63.424. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.425. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.426. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$294366$auto$blifparse.cc:362:parse_blif$294372 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$294366$li5_li5, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [2]).
Adding EN signal on $abc$294366$auto$blifparse.cc:362:parse_blif$294370 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$294366$li3_li3, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [0]).
Adding EN signal on $abc$294366$auto$blifparse.cc:362:parse_blif$294369 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$294366$li2_li2, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [2]).
Adding EN signal on $abc$294366$auto$blifparse.cc:362:parse_blif$294367 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$294366$li0_li0, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291642 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[9] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291641 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[9] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291640 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[9] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291639 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[9] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291638 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[9] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291637 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[9] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291636 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[9] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291635 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[9] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291634 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[8] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291633 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[8] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291632 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[8] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291631 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[8] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291630 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[8] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291629 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[8] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291628 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[8] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291627 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[8] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291626 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[7] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291625 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[7] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291624 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[7] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291623 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[7] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291622 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[7] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291621 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[7] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291620 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[7] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291619 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[7] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291618 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[6] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291617 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[6] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291616 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[6] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291615 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[6] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291614 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[6] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291613 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[6] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291612 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[6] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291611 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[6] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291610 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[5] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291609 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[5] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291608 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[5] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291607 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[5] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291606 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[5] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291605 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[5] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291604 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[5] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291603 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[5] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291602 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[4] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291601 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[4] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291600 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[4] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291599 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[4] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291598 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[4] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291597 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[4] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291596 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[4] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291595 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[4] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291594 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[3] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291593 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[3] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291592 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[3] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291591 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[3] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291590 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[3] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291589 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[3] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291588 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[3] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291587 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[3] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291586 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[2] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291585 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[2] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291584 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[2] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291583 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[2] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291582 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[2] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291581 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[2] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291580 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[2] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291579 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[2] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291578 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[1] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291577 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[1] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291576 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[1] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291575 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[1] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291574 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[1] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291573 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[1] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291572 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[1] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291571 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[1] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291570 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[15] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291569 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[15] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291568 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[15] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291567 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[15] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291566 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[15] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291565 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[15] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291564 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[15] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291563 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[15] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291562 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[14] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291561 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[14] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291560 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[14] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291559 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[14] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291558 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[14] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291557 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[14] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291556 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[14] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291555 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[14] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291554 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[13] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291553 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[13] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291552 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[13] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291551 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[13] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291550 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[13] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291549 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[13] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291548 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[13] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291547 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[13] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291546 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[12] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291545 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[12] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291544 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[12] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291543 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[12] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291542 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[12] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291541 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[12] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291540 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[12] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291539 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[12] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291538 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[11] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291537 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[11] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291536 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[11] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291535 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[11] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291534 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[11] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291533 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[11] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291532 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[11] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291531 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[11] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291530 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[10] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291529 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[10] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291528 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[10] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291527 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[10] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291526 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[10] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291525 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[10] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291524 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[10] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291523 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[10] [0]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291522 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[0] [7]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291521 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[0] [6]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291520 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[0] [5]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291519 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[0] [4]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291518 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[0] [3]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291517 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[0] [2]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291516 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[0] [1]).
Adding EN signal on $abc$291514$auto$blifparse.cc:362:parse_blif$291515 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[0] [0]).
Adding EN signal on $abc$290762$auto$blifparse.cc:362:parse_blif$290764 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$290762$new_n256_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [1]).
Adding EN signal on $abc$290762$auto$blifparse.cc:362:parse_blif$290763 ($_DFFE_PN0P_) from module turbo8051 (D = $abc$290762$new_n252_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285149 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285148 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285147 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285146 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285145 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285144 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285143 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285142 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285141 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285140 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285139 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285138 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285137 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285136 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285135 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285134 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285133 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285132 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285131 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285130 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285129 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285128 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285127 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285126 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285125 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285124 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285123 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285122 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285121 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285120 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285119 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285118 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285117 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285116 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285115 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285114 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285113 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285112 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285111 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285110 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285109 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285108 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285107 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285106 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285105 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285104 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285103 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285102 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285101 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285100 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285099 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285098 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285097 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285096 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285095 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285094 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285093 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285092 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285091 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285090 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285089 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285088 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285087 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285086 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285085 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285084 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285083 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285082 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285081 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285080 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285079 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285078 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285077 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285076 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285075 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285074 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285073 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285072 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285071 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285070 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285069 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285068 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285067 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285066 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285065 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285064 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285063 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285062 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285061 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285060 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285059 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285058 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285057 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285056 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285055 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285054 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285053 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285052 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285051 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285050 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285049 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285048 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285047 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285046 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285045 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285044 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285043 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285042 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285041 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285040 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285039 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285038 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285037 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285036 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285035 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285034 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285033 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285032 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285031 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285030 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285029 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285028 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285027 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285026 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285025 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285024 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285023 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285022 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285021 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285020 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285019 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285018 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285017 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285016 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285015 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285014 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285013 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285012 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285011 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285010 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285009 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285008 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285007 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285006 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285005 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285004 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285003 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285002 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285001 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$285000 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284999 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284998 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284997 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284996 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284995 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284994 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284993 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284992 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284991 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284990 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284989 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284988 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284987 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284986 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284985 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284984 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284983 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284982 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284981 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284980 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284979 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284978 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284977 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284976 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284975 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284974 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284973 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284972 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284971 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284970 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284969 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284968 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284967 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284966 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284965 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284964 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284963 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284962 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284961 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284960 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284959 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284958 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284957 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284956 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284955 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284954 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284953 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284952 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284951 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284950 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284949 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284948 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284947 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284946 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284945 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284944 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284943 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284942 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284941 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284940 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284939 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284938 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284937 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284936 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284935 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284934 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284933 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284932 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284931 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284930 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284929 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284928 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284927 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284926 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284925 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284924 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284923 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284922 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284921 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284920 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284919 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284918 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284917 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284916 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284915 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284914 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284913 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284912 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284911 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284910 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284909 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284908 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284907 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284906 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284905 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284904 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284903 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284902 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284901 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284900 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284899 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284898 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284897 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284896 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284895 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284894 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284893 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284892 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284891 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284890 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284889 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284888 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284887 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284886 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284885 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284884 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284883 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284882 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284881 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284880 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284879 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284878 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284877 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284876 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284875 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284874 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284873 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284872 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284871 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [0]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284870 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [8]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284869 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [7]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284868 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [6]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284867 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [5]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284866 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [4]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284865 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [3]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284864 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [2]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284863 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [1]).
Adding EN signal on $abc$284861$auto$blifparse.cc:362:parse_blif$284862 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283329 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[9] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283328 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[9] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283327 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[9] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283326 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[9] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283325 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[9] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283324 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[9] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283323 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[9] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283322 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[9] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283321 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[8] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283320 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[8] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283319 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[8] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283318 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[8] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283317 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[8] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283316 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[8] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283315 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[8] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283314 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[8] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283313 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[7] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283312 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[7] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283311 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[7] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283310 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[7] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283309 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[7] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283308 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[7] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283307 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[7] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283306 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[7] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283305 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[6] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283304 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[6] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283303 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[6] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283302 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[6] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283301 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[6] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283300 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[6] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283299 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[6] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283298 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[6] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283297 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[5] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283296 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[5] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283295 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[5] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283294 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[5] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283293 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[5] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283292 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[5] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283291 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[5] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283290 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[5] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283289 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[4] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283288 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[4] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283287 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[4] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283286 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[4] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283285 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[4] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283284 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[4] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283283 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[4] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283282 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[4] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283281 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[3] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283280 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[3] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283279 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[3] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283278 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[3] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283277 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[3] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283276 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[3] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283275 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[3] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283274 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[3] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283273 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[2] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283272 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[2] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283271 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[2] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283270 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[2] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283269 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[2] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283268 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[2] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283267 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[2] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283266 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[2] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283265 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[1] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283264 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[1] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283263 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[1] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283262 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[1] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283261 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[1] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283260 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[1] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283259 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[1] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283258 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[1] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283257 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[15] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283256 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[15] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283255 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[15] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283254 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[15] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283253 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[15] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283252 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[15] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283251 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[15] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283250 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[15] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283249 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[14] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283248 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[14] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283247 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[14] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283246 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[14] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283245 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[14] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283244 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[14] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283243 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[14] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283242 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[14] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283241 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[13] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283240 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[13] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283239 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[13] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283238 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[13] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283237 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[13] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283236 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[13] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283235 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[13] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283234 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[13] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283233 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[12] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283232 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[12] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283231 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[12] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283230 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[12] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283229 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[12] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283228 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[12] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283227 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[12] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283226 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[12] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283225 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[11] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283224 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[11] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283223 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[11] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283222 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[11] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283221 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[11] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283220 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[11] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283219 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[11] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283218 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[11] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283217 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[10] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283216 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[10] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283215 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[10] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283214 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[10] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283213 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[10] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283212 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[10] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283211 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[10] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283210 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[10] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283209 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[0] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283208 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[0] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283207 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[0] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283206 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[0] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283205 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[0] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283204 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[0] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283203 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[0] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283202 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[0] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283201 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[9] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283200 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[9] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283199 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[9] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283198 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[9] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283197 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[9] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283196 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[9] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283195 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[9] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283194 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[9] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283193 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[9] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283192 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[8] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283191 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[8] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283190 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[8] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283189 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[8] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283188 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[8] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283187 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[8] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283186 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[8] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283185 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[8] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283184 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[8] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283183 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[7] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283182 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[7] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283181 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[7] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283180 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[7] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283179 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[7] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283178 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[7] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283177 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[7] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283176 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[7] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283175 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[7] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283174 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[6] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283173 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[6] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283172 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[6] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283171 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[6] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283170 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[6] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283169 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[6] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283168 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[6] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283167 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[6] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283166 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[6] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283165 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[5] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283164 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[5] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283163 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[5] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283162 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[5] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283161 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[5] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283160 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[5] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283159 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[5] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283158 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[5] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283157 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[5] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283156 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[4] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283155 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[4] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283154 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[4] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283153 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[4] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283152 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[4] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283151 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[4] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283150 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[4] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283149 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[4] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283148 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[4] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283147 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[3] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283146 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[3] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283145 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[3] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283144 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[3] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283143 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[3] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283142 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[3] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283141 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[3] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283140 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[3] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283139 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[3] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283138 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[31] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283137 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[31] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283136 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[31] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283135 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[31] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283134 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[31] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283133 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[31] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283132 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[31] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283131 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[31] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283130 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[31] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283129 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[30] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283128 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[30] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283127 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[30] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283126 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[30] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283125 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[30] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283124 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[30] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283123 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[30] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283122 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[30] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283121 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[30] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283120 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[2] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283119 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[2] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283118 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[2] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283117 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[2] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283116 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[2] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283115 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[2] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283114 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[2] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283113 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[2] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283112 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[2] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283111 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[29] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283110 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[29] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283109 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[29] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283108 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[29] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283107 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[29] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283106 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[29] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283105 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[29] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283104 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[29] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283103 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[29] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283102 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[28] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283101 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[28] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283100 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[28] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283099 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[28] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283098 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[28] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283097 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[28] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283096 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[28] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283095 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[28] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283094 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[28] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283093 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[27] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283092 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[27] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283091 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[27] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283090 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[27] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283089 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[27] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283088 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[27] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283087 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[27] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283086 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[27] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283085 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[27] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283084 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[26] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283083 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[26] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283082 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[26] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283081 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[26] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283080 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[26] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283079 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[26] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283078 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[26] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283077 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[26] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283076 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[26] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283075 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[25] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283074 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[25] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283073 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[25] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283072 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[25] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283071 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[25] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283070 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[25] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283069 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[25] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283068 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[25] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283067 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[25] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283066 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[24] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283065 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[24] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283064 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[24] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283063 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[24] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283062 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[24] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283061 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[24] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283060 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[24] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283059 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[24] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283058 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[24] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283057 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[23] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283056 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[23] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283055 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[23] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283054 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[23] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283053 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[23] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283052 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[23] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283051 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[23] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283050 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[23] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283049 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[23] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283048 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[22] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283047 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[22] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283046 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[22] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283045 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[22] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283044 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[22] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283043 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[22] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283042 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[22] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283041 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[22] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283040 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[22] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283039 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[21] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283038 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[21] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283037 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[21] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283036 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[21] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283035 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[21] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283034 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[21] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283033 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[21] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283032 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[21] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283031 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[21] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283030 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[20] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283029 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[20] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283028 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[20] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283027 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[20] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283026 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[20] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283025 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[20] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283024 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[20] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283023 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[20] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283022 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[20] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283021 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[1] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283020 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[1] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283019 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[1] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283018 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[1] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283017 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[1] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283016 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[1] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283015 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[1] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283014 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[1] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283013 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[1] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283012 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[19] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283011 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[19] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283010 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[19] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283009 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[19] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283008 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[19] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283007 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[19] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283006 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[19] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283005 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[19] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283004 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[19] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283003 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[18] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283002 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[18] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283001 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[18] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$283000 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[18] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282999 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[18] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282998 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[18] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282997 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[18] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282996 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[18] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282995 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[18] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282994 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[17] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282993 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[17] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282992 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[17] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282991 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[17] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282990 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[17] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282989 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[17] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282988 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[17] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282987 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[17] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282986 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[17] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282985 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[16] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282984 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[16] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282983 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[16] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282982 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[16] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282981 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[16] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282980 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[16] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282979 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[16] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282978 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[16] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282977 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[16] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282976 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[15] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282975 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[15] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282974 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[15] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282973 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[15] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282972 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[15] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282971 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[15] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282970 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[15] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282969 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[15] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282968 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[15] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282967 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[14] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282966 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[14] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282965 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[14] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282964 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[14] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282963 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[14] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282962 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[14] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282961 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[14] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282960 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[14] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282959 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[14] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282958 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[13] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282957 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[13] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282956 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[13] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282955 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[13] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282954 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[13] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282953 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[13] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282952 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[13] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282951 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[13] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282950 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[13] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282949 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[12] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282948 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[12] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282947 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[12] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282946 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[12] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282945 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[12] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282944 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[12] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282943 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[12] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282942 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[12] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282941 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[12] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282940 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[11] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282939 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[11] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282938 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[11] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282937 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[11] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282936 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[11] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282935 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[11] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282934 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[11] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282933 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[11] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282932 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[11] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282931 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[10] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282930 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[10] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282929 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[10] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282928 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[10] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282927 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[10] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282926 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[10] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282925 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[10] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282924 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[10] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282923 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[10] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282922 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[0] [8]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282921 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[0] [7]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282920 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[0] [6]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282919 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[0] [5]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282918 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[0] [4]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282917 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[0] [3]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282916 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[0] [2]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282915 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[0] [1]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282914 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[0] [0]).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282913 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[7], Q = $abc$282904$lo008).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282912 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[6], Q = $abc$282904$lo007).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282911 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[5], Q = $abc$282904$lo006).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282910 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[4], Q = $abc$282904$lo005).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282909 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[3], Q = $abc$282904$lo004).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282908 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[2], Q = $abc$282904$lo003).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282907 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[1], Q = $abc$282904$lo002).
Adding EN signal on $abc$282904$auto$blifparse.cc:362:parse_blif$282906 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[0], Q = $abc$282904$lo001).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278844 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n3548_, Q = \u_8051_core.oc8051_decoder1.src_sel2 [3]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278843 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n3546_, Q = \u_8051_core.oc8051_decoder1.src_sel2 [1]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278839 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n3473_, Q = \u_8051_core.oc8051_decoder1.src_sel1 [4]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278838 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n3469_, Q = \u_8051_core.oc8051_decoder1.src_sel1 [3]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278837 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n3459_, Q = \u_8051_core.oc8051_decoder1.src_sel1 [2]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278827 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n3441_, Q = \u_8051_core.oc8051_decoder1.cy_sel [3]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278826 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n3430_, Q = \u_8051_core.oc8051_decoder1.cy_sel [2]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278824 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n1603_, Q = \u_8051_core.oc8051_alu_src_sel1.op3_r [7]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278823 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n1600_, Q = \u_8051_core.oc8051_alu_src_sel1.op3_r [6]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278822 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.op3_o [5], Q = \u_8051_core.oc8051_alu_src_sel1.op3_r [5]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278821 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.op3_o [4], Q = \u_8051_core.oc8051_alu_src_sel1.op3_r [4]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278820 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.op3_o [3], Q = \u_8051_core.oc8051_alu_src_sel1.op3_r [3]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278819 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n1594_, Q = \u_8051_core.oc8051_alu_src_sel1.op3_r [2]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278818 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.op3_o [1], Q = \u_8051_core.oc8051_alu_src_sel1.op3_r [1]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278817 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.op3_o [0], Q = \u_8051_core.oc8051_alu_src_sel1.op3_r [0]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278816 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n1589_, Q = \u_8051_core.oc8051_alu_src_sel1.op2_r [7]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278815 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n1586_, Q = \u_8051_core.oc8051_alu_src_sel1.op2_r [6]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278814 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n1583_, Q = \u_8051_core.oc8051_alu_src_sel1.op2_r [5]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278813 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n1580_, Q = \u_8051_core.oc8051_alu_src_sel1.op2_r [4]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278812 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n1577_, Q = \u_8051_core.oc8051_alu_src_sel1.op2_r [3]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278811 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n1574_, Q = \u_8051_core.oc8051_alu_src_sel1.op2_r [2]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278810 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n1571_, Q = \u_8051_core.oc8051_alu_src_sel1.op2_r [1]).
Adding EN signal on $abc$278753$auto$blifparse.cc:362:parse_blif$278809 ($_DFF_PN0_) from module turbo8051 (D = $abc$278753$new_n1568_, Q = \u_8051_core.oc8051_alu_src_sel1.op2_r [0]).
[#visit=2795, #solve=0, #remove=0, time=0.31 sec.]

63.427. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~32 debug messages>

63.428. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 865 unused cells and 887 unused wires.
<suppressed ~866 debug messages>

63.429. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

63.430. Executing ABC pass (technology mapping using ABC).

63.430.1. Summary of detected clock domains:
  111 cells in clk=\xtal_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  124 cells in clk=\xtal_clk, en={ }, arst=!\reset_n, srst={ }
  6405 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=!$abc$297632$lo6, srst={ }
  2175 cells in clk=\phy_rx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  1368 cells in clk=\phy_tx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  288 cells in clk=\phy_rx_clk, en={ }, arst={ }, srst={ }
  1048 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst={ }, srst={ }
  7513 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }

  #logic partitions = 8

63.430.2. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 7353 gates and 8833 wires to a netlist network with 1478 inputs and 1830 outputs (dfl=1).

63.430.2.1. Executing ABC.
[Time = 1.90 sec.]

63.430.3. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by !$abc$297632$lo6
Extracted 6373 gates and 6533 wires to a netlist network with 157 inputs and 768 outputs (dfl=1).

63.430.3.1. Executing ABC.
[Time = 0.96 sec.]

63.430.4. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 2175 gates and 2539 wires to a netlist network with 362 inputs and 607 outputs (dfl=1).

63.430.4.1. Executing ABC.
[Time = 0.55 sec.]

63.430.5. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 1368 gates and 1707 wires to a netlist network with 337 inputs and 211 outputs (dfl=1).

63.430.5.1. Executing ABC.
[Time = 0.31 sec.]

63.430.6. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div
Extracted 1048 gates and 1729 wires to a netlist network with 680 inputs and 798 outputs (dfl=1).

63.430.6.1. Executing ABC.
[Time = 0.19 sec.]

63.430.7. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk
Extracted 288 gates and 576 wires to a netlist network with 288 inputs and 288 outputs (dfl=1).

63.430.7.1. Executing ABC.
[Time = 0.09 sec.]

63.430.8. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !\reset_n
Extracted 124 gates and 164 wires to a netlist network with 39 inputs and 48 outputs (dfl=1).

63.430.8.1. Executing ABC.
[Time = 0.10 sec.]

63.430.9. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !$abc$327131$lo18
Extracted 110 gates and 186 wires to a netlist network with 76 inputs and 36 outputs (dfl=1).

63.430.9.1. Executing ABC.
[Time = 0.10 sec.]

63.431. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2780, #solve=0, #remove=0, time=0.37 sec.]

63.432. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~91 debug messages>

63.433. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 3 unused cells and 25342 unused wires.
<suppressed ~510 debug messages>

63.434. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2780, #solve=0, #remove=0, time=0.35 sec.]

63.435. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.436. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.437. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$327131$auto$blifparse.cc:362:parse_blif$327134 ($_DFF_PN0_) from module turbo8051 (D = $abc$327131$new_n206_, Q = \u_clkgen.pll_count [10]).
Adding EN signal on $abc$327131$auto$blifparse.cc:362:parse_blif$327133 ($_DFF_PN0_) from module turbo8051 (D = $abc$327131$new_n203_, Q = $abc$292873$lo11).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326554 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326553 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326552 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326551 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326550 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326549 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326548 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326547 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326546 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326545 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326544 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326543 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326542 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326541 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326540 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326539 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326538 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326537 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326536 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326535 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326534 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326533 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326532 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326531 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326530 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326529 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326528 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326527 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326526 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326525 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326524 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326523 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326522 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326521 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326520 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326519 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326518 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326517 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326516 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326515 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326514 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326513 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326512 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326511 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326510 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326509 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326508 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326507 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326506 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326505 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326504 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326503 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326502 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326501 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326500 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326499 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326498 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326497 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326496 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326495 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326494 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326493 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326492 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326491 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326490 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326489 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326488 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326487 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326486 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326485 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326484 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326483 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326482 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326481 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326480 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326479 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326478 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326477 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326476 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326475 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326474 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326473 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326472 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326471 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326470 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326469 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326468 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326467 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326466 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326465 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326464 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326463 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326462 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326461 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326460 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326459 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326458 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326457 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326456 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326455 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326454 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326453 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326452 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326451 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326450 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326449 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326448 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326447 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326446 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326445 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326444 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326443 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326442 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326441 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326440 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326439 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326438 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326437 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326436 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326435 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326434 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326433 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326432 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326431 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326430 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326429 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326428 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326427 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326426 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326425 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326424 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326423 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326422 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326421 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326420 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326419 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326418 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326417 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326416 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326415 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326414 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326413 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326412 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326411 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326410 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326409 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326408 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326407 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326406 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326405 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326404 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326403 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326402 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326401 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326400 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326399 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326398 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326397 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326396 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326395 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326394 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326393 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326392 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326391 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326390 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326389 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326388 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326387 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326386 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326385 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326384 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326383 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326382 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326381 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326380 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326379 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326378 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326377 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326376 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326375 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326374 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326373 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326372 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326371 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326370 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326369 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326368 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326367 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326366 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326365 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326364 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326363 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326362 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326361 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326360 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326359 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326358 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326357 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326356 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326355 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326354 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326353 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326352 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326351 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326350 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326349 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326348 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326347 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326346 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326345 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326344 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326343 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326342 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326341 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326340 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326339 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326338 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326337 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326336 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326335 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326334 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326333 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326332 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326331 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326330 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326329 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326328 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326327 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326326 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326325 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326324 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326323 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326322 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326321 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326320 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326319 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326318 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326317 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326316 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326315 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326314 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326313 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326312 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326311 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326310 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326309 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326308 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326307 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326306 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326305 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326304 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326303 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326302 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326301 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326300 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326299 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326298 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326297 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326296 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326295 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326294 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326293 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326292 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326291 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326290 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326289 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326288 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326287 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326286 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326285 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326284 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326283 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326282 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326281 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326280 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326279 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326278 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326277 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326276 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [8]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326275 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [0]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326274 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [1]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326273 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [2]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326272 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [3]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326271 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [4]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326270 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [5]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326269 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [6]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326268 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [7]).
Adding EN signal on $abc$326266$auto$blifparse.cc:362:parse_blif$326267 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324794 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li00_li00, Q = \u_wb_crossbar.slave_mx_id[0] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324793 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li01_li01, Q = \u_wb_crossbar.slave_mx_id[0] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324792 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li02_li02, Q = \u_wb_crossbar.slave_mx_id[0] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324791 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li03_li03, Q = \u_wb_crossbar.slave_mx_id[1] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324790 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li04_li04, Q = \u_wb_crossbar.slave_mx_id[1] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324789 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li05_li05, Q = \u_wb_crossbar.slave_mx_id[1] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324788 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li06_li06, Q = \u_wb_crossbar.slave_mx_id[2] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324787 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li07_li07, Q = \u_wb_crossbar.slave_mx_id[2] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324786 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li08_li08, Q = \u_wb_crossbar.slave_mx_id[3] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324785 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li09_li09, Q = \u_wb_crossbar.slave_mx_id[3] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324784 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li10_li10, Q = \u_wb_crossbar.slave_mx_id[4] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324783 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li11_li11, Q = \u_wb_crossbar.slave_mx_id[4] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324782 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3687_, Q = \u_wb_gmac_tx.cnt [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324781 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3685_, Q = \u_wb_gmac_tx.cnt [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324780 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3683_, Q = \u_wb_gmac_tx.cnt [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324779 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3681_, Q = \u_wb_gmac_tx.cnt [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324778 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3679_, Q = \u_wb_gmac_tx.cnt [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324777 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3677_, Q = \u_wb_gmac_tx.cnt [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324776 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3675_, Q = \u_wb_gmac_tx.cnt [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324775 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3673_, Q = \u_wb_gmac_tx.cnt [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324774 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3671_, Q = \u_wb_gmac_tx.cnt [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324773 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3669_, Q = \u_wb_gmac_tx.cnt [9]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324772 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3667_, Q = \u_wb_gmac_tx.cnt [10]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324771 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3665_, Q = \u_wb_gmac_tx.cnt [11]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324770 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3663_, Q = \u_wb_gmac_tx.cnt [12]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324769 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3661_, Q = \u_wb_gmac_tx.cnt [13]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324768 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3659_, Q = \u_wb_gmac_tx.cnt [14]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324767 ($_DFF_P_) from module turbo8051 (D = $abc$324205$new_n3657_, Q = \u_wb_gmac_tx.cnt [15]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324766 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.wbo_be [3], Q = \u_wb_crossbar.master_mx_id[1] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324765 ($_DFF_P_) from module turbo8051 (D = $abc$297569$li0_li0, Q = \u_wb_crossbar.master_mx_id[3] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324764 ($_DFF_P_) from module turbo8051 (D = $abc$297569$li1_li1, Q = \u_wb_crossbar.master_mx_id[3] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324763 ($_DFF_P_) from module turbo8051 (D = $abc$297569$li2_li2, Q = \u_wb_crossbar.master_mx_id[3] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324762 ($_DFF_P_) from module turbo8051 (D = \ext_reg_tid [0], Q = \u_wb_crossbar.master_mx_id[2] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324761 ($_DFF_P_) from module turbo8051 (D = \ext_reg_tid [1], Q = \u_wb_crossbar.master_mx_id[2] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324760 ($_DFF_P_) from module turbo8051 (D = \ext_reg_tid [2], Q = \u_wb_crossbar.master_mx_id[2] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324759 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[0], Q = $abc$282904$lo001).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324758 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[1], Q = $abc$282904$lo002).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324757 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[2], Q = $abc$282904$lo003).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324756 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[3], Q = $abc$282904$lo004).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324755 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[4], Q = $abc$282904$lo005).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324754 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[5], Q = $abc$282904$lo006).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324753 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[6], Q = $abc$282904$lo007).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324752 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[7], Q = $abc$282904$lo008).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324751 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[0] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324750 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[0] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324749 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[0] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324748 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[0] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324747 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[0] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324746 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[0] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324745 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[0] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324744 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[0] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324743 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[0] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324742 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[10] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324741 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[10] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324740 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[10] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324739 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[10] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324738 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[10] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324737 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[10] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324736 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[10] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324735 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[10] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324734 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[10] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324733 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[11] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324732 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[11] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324731 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[11] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324730 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[11] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324729 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[11] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324728 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[11] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324727 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[11] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324726 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[11] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324725 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[11] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324724 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[12] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324723 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[12] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324722 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[12] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324721 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[12] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324720 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[12] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324719 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[12] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324718 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[12] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324717 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[12] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324716 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[12] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324715 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[13] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324714 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[13] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324713 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[13] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324712 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[13] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324711 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[13] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324710 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[13] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324709 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[13] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324708 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[13] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324707 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[13] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324706 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[14] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324705 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[14] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324704 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[14] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324703 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[14] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324702 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[14] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324701 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[14] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324700 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[14] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324699 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[14] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324698 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[14] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324697 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[15] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324696 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[15] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324695 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[15] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324694 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[15] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324693 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[15] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324692 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[15] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324691 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[15] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324690 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[15] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324689 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[15] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324688 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[16] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324687 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[16] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324686 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[16] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324685 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[16] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324684 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[16] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324683 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[16] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324682 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[16] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324681 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[16] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324680 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[16] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324679 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[17] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324678 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[17] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324677 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[17] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324676 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[17] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324675 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[17] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324674 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[17] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324673 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[17] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324672 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[17] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324671 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[17] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324670 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[18] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324669 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[18] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324668 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[18] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324667 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[18] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324666 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[18] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324665 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[18] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324664 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[18] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324663 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[18] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324662 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[18] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324661 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[19] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324660 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[19] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324659 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[19] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324658 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[19] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324657 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[19] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324656 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[19] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324655 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[19] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324654 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[19] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324653 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[19] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324652 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[1] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324651 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[1] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324650 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[1] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324649 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[1] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324648 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[1] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324647 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[1] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324646 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[1] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324645 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[1] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324644 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[1] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324643 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[20] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324642 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[20] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324641 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[20] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324640 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[20] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324639 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[20] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324638 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[20] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324637 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[20] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324636 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[20] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324635 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[20] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324634 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[21] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324633 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[21] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324632 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[21] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324631 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[21] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324630 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[21] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324629 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[21] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324628 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[21] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324627 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[21] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324626 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[21] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324625 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[22] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324624 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[22] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324623 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[22] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324622 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[22] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324621 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[22] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324620 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[22] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324619 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[22] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324618 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[22] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324617 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[22] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324616 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[23] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324615 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[23] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324614 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[23] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324613 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[23] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324612 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[23] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324611 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[23] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324610 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[23] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324609 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[23] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324608 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[23] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324607 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[24] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324606 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[24] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324605 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[24] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324604 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[24] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324603 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[24] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324602 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[24] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324601 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[24] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324600 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[24] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324599 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[24] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324598 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[25] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324597 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[25] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324596 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[25] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324595 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[25] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324594 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[25] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324593 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[25] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324592 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[25] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324591 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[25] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324590 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[25] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324589 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[26] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324588 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[26] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324587 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[26] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324586 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[26] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324585 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[26] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324584 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[26] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324583 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[26] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324582 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[26] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324581 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[26] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324580 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[27] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324579 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[27] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324578 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[27] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324577 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[27] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324576 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[27] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324575 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[27] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324574 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[27] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324573 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[27] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324572 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[27] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324571 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[28] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324570 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[28] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324569 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[28] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324568 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[28] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324567 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[28] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324566 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[28] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324565 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[28] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324564 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[28] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324563 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[28] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324562 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[29] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324561 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[29] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324560 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[29] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324559 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[29] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324558 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[29] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324557 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[29] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324556 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[29] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324555 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[29] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324554 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[29] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324553 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[2] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324552 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[2] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324551 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[2] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324550 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[2] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324549 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[2] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324548 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[2] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324547 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[2] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324546 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[2] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324545 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[2] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324544 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[30] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324543 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[30] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324542 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[30] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324541 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[30] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324540 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[30] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324539 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[30] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324538 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[30] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324537 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[30] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324536 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[30] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324535 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[31] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324534 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[31] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324533 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[31] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324532 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[31] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324531 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[31] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324530 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[31] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324529 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[31] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324528 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[31] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324527 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[31] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324526 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[3] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324525 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[3] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324524 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[3] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324523 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[3] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324522 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[3] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324521 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[3] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324520 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[3] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324519 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[3] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324518 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[3] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324517 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[4] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324516 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[4] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324515 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[4] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324514 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[4] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324513 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[4] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324512 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[4] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324511 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[4] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324510 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[4] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324509 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[4] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324508 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[5] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324507 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[5] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324506 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[5] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324505 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[5] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324504 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[5] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324503 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[5] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324502 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[5] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324501 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[5] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324500 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[5] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324499 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[6] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324498 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[6] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324497 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[6] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324496 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[6] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324495 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[6] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324494 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[6] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324493 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[6] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324492 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[6] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324491 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[6] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324490 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[7] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324489 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[7] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324488 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[7] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324487 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[7] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324486 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[7] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324485 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[7] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324484 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[7] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324483 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[7] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324482 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[7] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324481 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[8] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324480 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[8] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324479 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[8] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324478 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[8] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324477 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[8] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324476 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[8] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324475 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[8] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324474 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[8] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324473 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[8] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324472 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[9] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324471 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[9] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324470 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[9] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324469 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[9] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324468 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[9] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324467 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[9] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324466 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[9] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324465 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[9] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324464 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[9] [8]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324463 ($_DFF_P_) from module turbo8051 (D = \u_spi_core.u_spi_ctrl.spiif_cs [1], Q = \u_spi_core.u_spi_ctrl.op_done).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324462 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[0] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324461 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[0] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324460 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[0] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324459 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[0] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324458 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[0] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324457 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[0] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324456 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[0] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324455 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[0] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324454 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[10] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324453 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[10] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324452 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[10] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324451 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[10] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324450 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[10] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324449 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[10] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324448 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[10] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324447 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[10] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324446 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[11] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324445 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[11] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324444 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[11] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324443 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[11] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324442 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[11] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324441 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[11] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324440 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[11] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324439 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[11] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324438 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[12] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324437 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[12] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324436 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[12] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324435 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[12] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324434 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[12] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324433 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[12] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324432 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[12] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324431 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[12] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324430 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[13] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324429 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[13] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324428 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[13] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324427 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[13] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324426 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[13] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324425 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[13] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324424 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[13] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324423 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[13] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324422 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[14] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324421 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[14] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324420 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[14] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324419 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[14] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324418 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[14] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324417 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[14] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324416 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[14] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324415 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[14] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324414 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[15] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324413 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[15] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324412 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[15] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324411 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[15] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324410 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[15] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324409 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[15] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324408 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[15] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324407 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[15] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324406 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[1] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324405 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[1] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324404 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[1] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324403 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[1] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324402 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[1] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324401 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[1] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324400 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[1] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324399 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[1] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324398 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[2] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324397 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[2] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324396 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[2] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324395 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[2] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324394 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[2] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324393 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[2] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324392 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[2] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324391 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[2] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324390 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[3] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324389 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[3] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324388 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[3] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324387 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[3] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324386 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[3] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324385 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[3] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324384 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[3] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324383 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[3] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324382 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[4] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324381 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[4] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324380 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[4] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324379 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[4] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324378 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[4] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324377 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[4] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324376 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[4] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324375 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[4] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324374 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[5] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324373 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[5] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324372 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[5] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324371 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[5] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324370 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[5] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324369 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[5] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324368 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[5] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324367 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[5] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324366 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[6] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324365 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[6] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324364 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[6] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324363 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[6] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324362 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[6] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324361 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[6] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324360 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[6] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324359 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[6] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324358 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[7] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324357 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[7] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324356 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[7] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324355 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[7] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324354 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[7] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324353 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[7] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324352 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[7] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324351 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[7] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324350 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[8] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324349 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[8] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324348 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[8] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324347 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[8] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324346 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[8] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324345 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[8] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324344 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[8] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324343 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[8] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324342 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[9] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324341 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[9] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324340 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[9] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324339 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[9] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324338 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[9] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324337 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[9] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324336 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[9] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324335 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[9] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324334 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[0] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324333 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[0] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324332 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[0] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324331 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[0] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324330 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[0] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324329 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[0] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324328 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[0] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324327 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[0] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324326 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[10] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324325 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[10] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324324 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[10] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324323 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[10] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324322 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[10] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324321 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[10] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324320 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[10] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324319 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[10] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324318 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[11] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324317 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[11] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324316 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[11] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324315 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[11] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324314 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[11] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324313 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[11] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324312 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[11] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324311 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[11] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324310 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[12] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324309 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[12] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324308 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[12] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324307 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[12] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324306 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[12] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324305 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[12] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324304 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[12] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324303 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[12] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324302 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[13] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324301 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[13] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324300 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[13] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324299 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[13] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324298 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[13] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324297 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[13] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324296 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[13] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324295 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[13] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324294 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[14] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324293 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[14] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324292 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[14] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324291 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[14] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324290 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[14] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324289 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[14] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324288 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[14] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324287 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[14] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324286 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[15] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324285 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[15] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324284 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[15] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324283 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[15] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324282 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[15] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324281 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[15] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324280 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[15] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324279 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[15] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324278 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[1] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324277 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[1] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324276 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[1] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324275 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[1] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324274 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[1] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324273 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[1] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324272 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[1] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324271 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[1] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324270 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[2] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324269 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[2] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324268 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[2] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324267 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[2] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324266 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[2] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324265 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[2] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324264 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[2] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324263 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[2] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324262 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[3] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324261 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[3] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324260 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[3] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324259 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[3] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324258 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[3] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324257 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[3] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324256 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[3] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324255 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[3] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324254 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[4] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324253 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[4] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324252 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[4] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324251 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[4] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324250 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[4] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324249 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[4] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324248 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[4] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324247 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[4] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324246 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[5] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324245 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[5] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324244 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[5] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324243 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[5] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324242 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[5] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324241 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[5] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324240 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[5] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324239 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[5] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324238 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[6] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324237 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[6] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324236 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[6] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324235 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[6] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324234 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[6] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324233 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[6] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324232 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[6] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324231 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[6] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324230 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[7] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324229 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[7] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324228 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[7] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324227 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[7] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324226 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[7] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324225 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[7] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324224 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[7] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324223 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[7] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324222 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[8] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324221 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[8] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324220 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[8] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324219 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[8] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324218 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[8] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324217 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[8] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324216 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[8] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324215 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[8] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324214 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[9] [0]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324213 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[9] [1]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324212 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[9] [2]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324211 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[9] [3]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324210 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[9] [4]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324209 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[9] [5]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324208 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[9] [6]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324207 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[9] [7]).
Adding EN signal on $abc$324205$auto$blifparse.cc:362:parse_blif$324206 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_rx.wbo_taddr [0], Q = \u_wb_crossbar.master_mx_id[0] [0]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322806 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n2018_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [0]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322805 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n2014_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [1]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322804 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n2008_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [2]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322803 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n2000_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [3]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322802 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1992_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [4]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322801 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1982_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [5]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322800 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1972_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [6]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322799 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1966_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [7]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322798 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1958_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [8]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322797 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1950_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [9]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322796 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1946_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [10]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322795 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1942_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [11]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322794 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1938_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [12]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322793 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1932_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [13]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322792 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1924_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [14]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322791 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1912_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [15]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322790 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1900_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [16]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322789 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1890_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [17]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322788 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1878_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [18]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322787 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1864_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [19]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322786 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1846_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [20]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322785 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1828_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [21]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322784 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1814_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [22]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322783 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1800_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [23]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322782 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1782_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [24]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322781 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1767_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [25]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322780 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1754_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [26]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322779 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1739_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [27]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322778 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1728_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [28]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322777 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1719_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [29]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322776 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1708_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [30]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322775 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1699_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_crc32.tx_fcs [31]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322774 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1693_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [0]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322773 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1661_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [1]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322772 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1629_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [2]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322771 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1597_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [3]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322770 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1565_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [4]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322769 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1533_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [5]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322768 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1501_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [6]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322767 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1469_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [7]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322766 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n978_, Q = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [0]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322765 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1436_, Q = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [1]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322764 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1434_, Q = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [2]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322763 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1432_, Q = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [3]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322762 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1430_, Q = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [4]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322761 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1428_, Q = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [5]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322759 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [0], Q = \u_eth_dut.u_mac_txfifo.rd_ptr [1]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322758 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1424_, Q = \u_eth_dut.u_mac_txfifo.rd_ptr [2]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322757 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1421_, Q = \u_eth_dut.u_mac_txfifo.rd_ptr [3]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322756 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1417_, Q = \u_eth_dut.u_mac_txfifo.rd_ptr [4]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322738 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1316_, Q = \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [0]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322737 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1314_, Q = \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [1]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322736 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1311_, Q = \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [2]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322735 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1308_, Q = \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [3]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322734 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1303_, Q = \u_eth_dut.u_mac_core.u_mii_intf.tx_preamble_cnt_val [4]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322733 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1292_, Q = \u_eth_dut.u_mac_core.u_mii_intf.nibble_check_tx).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322732 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1290_, Q = \u_eth_dut.u_mac_core.u_mii_intf.tx_xfr_cnt [1]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322729 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1264_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [0]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322728 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1262_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [1]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322727 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1259_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.fcs_mux_select [2]).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322724 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8410_, Q = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg10.in_pulse).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322723 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8407_, Q = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg11.in_pulse).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322722 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8404_, Q = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg12.in_pulse).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322721 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8401_, Q = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.in_pulse).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322720 ($_DFF_PN0_) from module turbo8051 (D = $abc$299588$li0_li0, Q = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322719 ($_DFF_PN0_) from module turbo8051 (D = $abc$299588$li1_li1, Q = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322716 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1236_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_end_frame_reg).
Adding EN signal on $abc$322713$auto$blifparse.cc:362:parse_blif$322715 ($_DFF_PN0_) from module turbo8051 (D = $abc$322713$new_n1200_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_fifo_underrun).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320613 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3406_, Q = $abc$284221$auto$rtlil.cc:2574:NotGate$201000).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320612 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3402_, Q = $abc$284221$auto$rtlil.cc:2574:NotGate$201002).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320611 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3396_, Q = $abc$286184$lo02).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320610 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3388_, Q = $abc$286184$lo03).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320609 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3380_, Q = $abc$286184$lo04).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320608 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3370_, Q = $abc$286184$lo05).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320607 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3360_, Q = $abc$284221$auto$rtlil.cc:2574:NotGate$201006).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320606 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3354_, Q = $abc$284221$auto$rtlil.cc:2574:NotGate$201008).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320605 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3346_, Q = $abc$286184$lo08).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320604 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3338_, Q = $abc$286184$lo09).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320603 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3334_, Q = $abc$286184$lo10).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320602 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3330_, Q = $abc$286184$lo11).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320601 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3326_, Q = $abc$286184$lo12).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320600 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3320_, Q = $abc$286184$lo13).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320599 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3312_, Q = $abc$286184$lo14).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320598 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3300_, Q = $abc$286184$lo15).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320597 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3288_, Q = $abc$284221$auto$rtlil.cc:2574:NotGate$201012).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320596 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3278_, Q = $abc$284221$auto$rtlil.cc:2574:NotGate$201014).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320595 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3266_, Q = $abc$286184$lo18).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320594 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3252_, Q = $abc$286184$lo19).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320593 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3234_, Q = $abc$284221$auto$rtlil.cc:2574:NotGate$201018).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320592 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3216_, Q = $abc$284221$auto$rtlil.cc:2574:NotGate$201020).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320591 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3202_, Q = $abc$286184$lo22).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320590 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3188_, Q = $abc$286184$lo23).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320589 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3170_, Q = $abc$286184$lo24).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320588 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3155_, Q = $abc$286184$lo25).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320587 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3142_, Q = $abc$284221$auto$rtlil.cc:2574:NotGate$201026).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320586 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3127_, Q = $abc$284221$auto$rtlil.cc:2574:NotGate$201028).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320585 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3116_, Q = $abc$286184$lo28).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320584 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3107_, Q = $abc$286184$lo29).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320583 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3096_, Q = $abc$284221$auto$rtlil.cc:2574:NotGate$201032).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320582 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3087_, Q = $abc$284221$auto$rtlil.cc:2574:NotGate$201034).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320581 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3082_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [0]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320580 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3080_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320579 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3078_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [2]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320578 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3076_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [3]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320577 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3074_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [4]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320576 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3072_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [5]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320575 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3070_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [6]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320574 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3068_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [7]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320573 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3066_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [8]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320572 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3064_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [9]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320571 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3062_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [10]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320570 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3060_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [11]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320569 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3058_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [12]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320568 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3056_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [13]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320567 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3054_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [14]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320566 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n3052_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_byte_count [15]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320556 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n1720_, Q = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [0]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320555 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2954_, Q = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320554 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2952_, Q = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [2]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320553 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2950_, Q = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [3]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320552 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2948_, Q = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [4]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320551 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2946_, Q = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [5]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320549 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [0], Q = \u_eth_dut.u_mac_rxfifo.wr_ptr [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320548 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2942_, Q = \u_eth_dut.u_mac_rxfifo.wr_ptr [2]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320547 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2939_, Q = \u_eth_dut.u_mac_rxfifo.wr_ptr [3]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320546 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2935_, Q = \u_eth_dut.u_mac_rxfifo.wr_ptr [4]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320545 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2930_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [0]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320544 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2928_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320543 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2925_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [2]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320542 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2922_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [3]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320541 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2918_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [4]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320540 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2915_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [5]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320539 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2911_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [6]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320538 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2908_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [7]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320537 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2903_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [8]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320536 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2900_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [9]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320535 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2896_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [10]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320534 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2893_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [11]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320533 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2888_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [12]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320532 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2885_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [13]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320531 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2881_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [14]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320530 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2878_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_counter [15]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320529 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_wrt, Q = \u_eth_dut.u_mac_rxfifo.full_q).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320528 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2572_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [0]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320527 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2570_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320526 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2568_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [2]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320525 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2566_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [3]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320524 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2564_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [4]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320523 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2562_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [5]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320522 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2560_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [6]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320521 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2558_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [7]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320520 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_mii_intf.rxd [0], Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [0]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320519 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_mii_intf.rxd [1], Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320518 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [0]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320517 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [1], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320516 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [2], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [2]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320515 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [3], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [3]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320514 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [4], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [4]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320513 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [5], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [5]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320512 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [6], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [6]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320511 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [7], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [7]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320510 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [0]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320509 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [1], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320508 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [2], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [2]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320507 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [3], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [3]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320506 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [4], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [4]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320505 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [5], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [5]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320504 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [6], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [6]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320503 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [7], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [7]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320502 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [0]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320501 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [1], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320500 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [2], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [2]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320499 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [3], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [3]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320498 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [4], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [4]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320497 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [5], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [5]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320496 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [6], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [6]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320495 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [7], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [7]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320494 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [0]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320493 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [1], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320492 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [2], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [2]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320491 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [3], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [3]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320490 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [4], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [4]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320489 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [5], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [5]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320488 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [6], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [6]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320487 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [7], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [7]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320486 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2572_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [8]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320485 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2570_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [9]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320484 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2568_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [10]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320483 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2566_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [11]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320482 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2564_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [12]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320481 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2562_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [13]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320480 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2560_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [14]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320479 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2558_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [15]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320475 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2712_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [6]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320474 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2710_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [7]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320473 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2702_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [4]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320472 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2700_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320471 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2692_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [2]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320470 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2689_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [3]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320469 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2678_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [0]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320468 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2676_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320467 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2673_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.shift_counter [2]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320466 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.frm_length_err_reg, Q = \u_eth_dut.u_mac_core.rx_sts_frm_length_err_o).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320465 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_runt_pkt_reg, Q = \u_eth_dut.u_mac_core.rx_sts_runt_pkt_rcvd_o).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320464 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_stat_reg, Q = \u_eth_dut.u_mac_core.rx_sts_crc_err_o).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320463 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.lengthfield_err_reg, Q = \u_eth_dut.u_mac_core.rx_sts_lengthfield_err_o).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320462 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.large_pkt_reg, Q = \u_eth_dut.u_mac_core.rx_sts_large_pkt_o).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320461 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_sz_mismatch, Q = \u_eth_dut.u_mac_core.rx_sts_len_mismatch_o).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320460 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2653_, Q = \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [0]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320459 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2651_, Q = \u_eth_dut.u_mac_core.u_mii_intf.rx_xfr_cnt [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320458 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2638_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count [0]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320457 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2636_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320456 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2633_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_count [2]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320454 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2612_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [0]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320453 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2610_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320452 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2607_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.bytes_to_fifo [2]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320451 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2589_, Q = $abc$284221$flatten\u_eth_dut.\u_mac_core.\u_rx_top.\u_rx_fsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/gmac/mac/g_rx_fsm.v:1058$1232_Y).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320450 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2572_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [0]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320449 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2570_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [1]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320448 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2568_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [2]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320447 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2566_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [3]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320446 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2564_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [4]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320445 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2562_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [5]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320444 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2560_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [6]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320443 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2558_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [7]).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320441 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n1754_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_stat_reg).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320440 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n2512_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.enable_channel).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320438 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n1754_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.large_pkt_reg).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320437 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n1754_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_sz_mismatch).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320436 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n1754_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.lengthfield_err_reg).
Adding EN signal on $abc$320434$auto$blifparse.cc:362:parse_blif$320435 ($_DFF_PN0_) from module turbo8051 (D = $abc$320434$new_n1754_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_runt_pkt_reg).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314440 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$li566_li566, Q = \u_8051_core.cy).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314326 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n7050_, Q = \u_8051_core.oc8051_decoder1.alu_op [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314325 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n7033_, Q = \u_8051_core.oc8051_decoder1.alu_op [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314324 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n7025_, Q = \u_8051_core.oc8051_decoder1.alu_op [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314323 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n7010_, Q = \u_8051_core.oc8051_decoder1.alu_op [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314322 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6971_, Q = \u_8051_core.oc8051_decoder1.psw_set [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314321 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6954_, Q = \u_8051_core.oc8051_decoder1.psw_set [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314320 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6945_, Q = \u_8051_core.oc8051_decoder1.ram_wr_sel [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314319 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6927_, Q = \u_8051_core.oc8051_decoder1.ram_wr_sel [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314318 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6917_, Q = \u_8051_core.oc8051_decoder1.ram_wr_sel [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314317 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6914_, Q = \u_8051_core.oc8051_decoder1.src_sel3).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314316 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6901_, Q = \u_8051_core.oc8051_decoder1.wr).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314315 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6856_, Q = \u_8051_core.oc8051_decoder1.wr_sfr [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314314 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6844_, Q = \u_8051_core.oc8051_decoder1.wr_sfr [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314313 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6786_, Q = \u_8051_core.oc8051_memory_interface1.op_pos [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314312 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6783_, Q = \u_8051_core.oc8051_memory_interface1.op_pos [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314311 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6780_, Q = \u_8051_core.oc8051_memory_interface1.op_pos [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314310 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [0], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314309 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [1], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314308 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [2], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314307 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [3], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314306 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [4], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314305 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [5], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314304 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [6], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314303 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [7], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314302 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [8], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [8]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314301 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [9], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [9]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314300 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [10], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [10]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314299 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [11], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [11]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314298 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [12], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [12]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314297 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [13], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [13]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314296 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [14], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [14]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314295 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [15], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [15]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314294 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [16], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [16]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314293 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [17], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [17]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314292 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [18], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [18]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314291 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [19], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [19]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314290 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [20], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [20]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314289 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [21], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [21]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314288 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [22], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [22]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314287 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [23], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [23]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314286 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [24], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [24]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314285 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [25], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [25]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314284 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [26], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [26]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314283 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [27], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [27]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314282 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [28], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [28]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314281 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [29], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [29]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314280 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [30], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [30]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314279 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [31], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [31]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314278 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [0], Q = \u_8051_core.oc8051_memory_interface1.idat_old [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314277 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [1], Q = \u_8051_core.oc8051_memory_interface1.idat_old [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314276 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [2], Q = \u_8051_core.oc8051_memory_interface1.idat_old [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314275 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [3], Q = \u_8051_core.oc8051_memory_interface1.idat_old [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314274 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [4], Q = \u_8051_core.oc8051_memory_interface1.idat_old [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314273 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [5], Q = \u_8051_core.oc8051_memory_interface1.idat_old [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314272 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [6], Q = \u_8051_core.oc8051_memory_interface1.idat_old [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314271 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [7], Q = \u_8051_core.oc8051_memory_interface1.idat_old [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314270 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [8], Q = \u_8051_core.oc8051_memory_interface1.idat_old [8]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314269 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [9], Q = \u_8051_core.oc8051_memory_interface1.idat_old [9]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314268 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [10], Q = \u_8051_core.oc8051_memory_interface1.idat_old [10]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314267 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [11], Q = \u_8051_core.oc8051_memory_interface1.idat_old [11]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314266 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [12], Q = \u_8051_core.oc8051_memory_interface1.idat_old [12]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314265 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [13], Q = \u_8051_core.oc8051_memory_interface1.idat_old [13]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314264 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [14], Q = \u_8051_core.oc8051_memory_interface1.idat_old [14]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314263 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [15], Q = \u_8051_core.oc8051_memory_interface1.idat_old [15]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314262 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [16], Q = \u_8051_core.oc8051_memory_interface1.idat_old [16]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314261 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [17], Q = \u_8051_core.oc8051_memory_interface1.idat_old [17]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314260 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [18], Q = \u_8051_core.oc8051_memory_interface1.idat_old [18]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314259 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [19], Q = \u_8051_core.oc8051_memory_interface1.idat_old [19]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314258 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [20], Q = \u_8051_core.oc8051_memory_interface1.idat_old [20]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314257 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [21], Q = \u_8051_core.oc8051_memory_interface1.idat_old [21]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314256 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [22], Q = \u_8051_core.oc8051_memory_interface1.idat_old [22]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314255 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [23], Q = \u_8051_core.oc8051_memory_interface1.idat_old [23]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314254 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [24], Q = \u_8051_core.oc8051_memory_interface1.idat_old [24]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314253 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [25], Q = \u_8051_core.oc8051_memory_interface1.idat_old [25]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314252 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [26], Q = \u_8051_core.oc8051_memory_interface1.idat_old [26]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314251 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [27], Q = \u_8051_core.oc8051_memory_interface1.idat_old [27]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314250 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [28], Q = \u_8051_core.oc8051_memory_interface1.idat_old [28]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314249 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [29], Q = \u_8051_core.oc8051_memory_interface1.idat_old [29]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314248 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [30], Q = \u_8051_core.oc8051_memory_interface1.idat_old [30]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314247 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [31], Q = \u_8051_core.oc8051_memory_interface1.idat_old [31]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314246 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6701_, Q = \u_8051_core.oc8051_sfr1.dat0 [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314245 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6658_, Q = \u_8051_core.oc8051_sfr1.dat0 [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314244 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6615_, Q = \u_8051_core.oc8051_sfr1.dat0 [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314243 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6572_, Q = \u_8051_core.oc8051_sfr1.dat0 [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314242 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6529_, Q = \u_8051_core.oc8051_sfr1.dat0 [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314241 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6486_, Q = \u_8051_core.oc8051_sfr1.dat0 [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314240 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6443_, Q = \u_8051_core.oc8051_sfr1.dat0 [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314239 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6400_, Q = \u_8051_core.oc8051_sfr1.dat0 [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314238 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6239_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314237 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6234_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314236 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6227_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314235 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6222_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314234 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6215_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314233 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6210_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314232 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6201_, Q = \u_8051_core.oc8051_memory_interface1.pc [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314231 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6198_, Q = \u_8051_core.oc8051_memory_interface1.pc [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314230 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6195_, Q = \u_8051_core.oc8051_memory_interface1.pc [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314229 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6192_, Q = \u_8051_core.oc8051_memory_interface1.pc [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314228 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6187_, Q = \u_8051_core.oc8051_memory_interface1.pc [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314227 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6184_, Q = \u_8051_core.oc8051_memory_interface1.pc [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314226 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6179_, Q = \u_8051_core.oc8051_memory_interface1.pc [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314225 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6176_, Q = \u_8051_core.oc8051_memory_interface1.pc [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314224 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6169_, Q = \u_8051_core.oc8051_memory_interface1.pc [8]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314223 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6166_, Q = \u_8051_core.oc8051_memory_interface1.pc [9]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314222 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6161_, Q = \u_8051_core.oc8051_memory_interface1.pc [10]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314221 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6158_, Q = \u_8051_core.oc8051_memory_interface1.pc [11]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314220 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6151_, Q = \u_8051_core.oc8051_memory_interface1.pc [12]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314219 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6148_, Q = \u_8051_core.oc8051_memory_interface1.pc [13]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314218 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6143_, Q = \u_8051_core.oc8051_memory_interface1.pc [14]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314217 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n6140_, Q = \u_8051_core.oc8051_memory_interface1.pc [15]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314216 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5954_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314215 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5948_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314214 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5941_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314213 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5932_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314212 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5922_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314211 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5914_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314210 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5905_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314209 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5896_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314208 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5872_, Q = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314207 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5869_, Q = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314206 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5866_, Q = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314205 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5863_, Q = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314204 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5860_, Q = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314203 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5857_, Q = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314202 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5854_, Q = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314201 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5851_, Q = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314200 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5842_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314199 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5837_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314198 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5832_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314197 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5825_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314196 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5818_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314195 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5812_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314194 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5806_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314193 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5799_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314192 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5783_, Q = $abc$278753$auto$rtlil.cc:2574:NotGate$199100).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314191 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5780_, Q = $abc$278753$auto$rtlil.cc:2574:NotGate$199096).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314190 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5670_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314189 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5666_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314188 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5662_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314187 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5658_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314186 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5654_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314185 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5650_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314184 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5646_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314183 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5642_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314182 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5629_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314181 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5627_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314180 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5625_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314179 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5623_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314178 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5621_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314177 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5619_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314176 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5617_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314175 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5615_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314174 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5613_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [8]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314173 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5611_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [9]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314172 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5609_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [10]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314171 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5607_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [11]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314170 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5605_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [12]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314169 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5603_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [13]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314168 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5601_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [14]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314167 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5599_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [15]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314166 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5595_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314165 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5591_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314164 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5587_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314163 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5583_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314162 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5579_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314161 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5575_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314160 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5571_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314159 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5567_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ie [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314158 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5557_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314157 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5550_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314156 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5542_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314155 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5535_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314154 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5526_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314153 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5519_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314152 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5511_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314151 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5504_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314150 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5492_, Q = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314149 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5489_, Q = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314148 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5486_, Q = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314147 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5481_, Q = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314146 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5478_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314145 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5472_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314144 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5465_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314143 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5458_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314142 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5450_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314141 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5443_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314140 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5435_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314139 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5428_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314138 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5417_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314137 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5406_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314136 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5395_, Q = $abc$294836$lo0).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314135 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5391_, Q = $abc$294836$lo1).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314134 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5387_, Q = $abc$294836$lo2).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314133 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5383_, Q = $abc$294836$lo3).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314132 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5379_, Q = $abc$294836$lo4).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314131 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5375_, Q = $abc$294836$lo5).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314130 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5371_, Q = $abc$294836$lo6).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314129 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5367_, Q = $abc$294836$lo7).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314128 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5357_, Q = $abc$294915$lo0).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314127 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5353_, Q = $abc$294915$lo1).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314126 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5349_, Q = $abc$294915$lo2).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314125 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5345_, Q = $abc$294915$lo3).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314124 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5341_, Q = $abc$294915$lo4).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314123 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5337_, Q = $abc$294915$lo5).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314122 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5333_, Q = $abc$294915$lo6).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314121 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5329_, Q = $abc$294915$lo7).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314120 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5321_, Q = $abc$295118$lo0).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314119 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5317_, Q = $abc$295118$lo1).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314118 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5313_, Q = $abc$295118$lo2).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314117 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5309_, Q = $abc$295118$lo3).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314116 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5305_, Q = $abc$295118$lo4).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314115 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5301_, Q = $abc$295118$lo5).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314114 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5297_, Q = $abc$295118$lo6).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314113 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5293_, Q = $abc$295118$lo7).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314112 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5279_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.cprl2).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314111 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5275_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.ct2).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314110 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5271_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tr2).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314109 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5267_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.exen2).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314108 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5263_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tclk).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314107 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5259_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rclk).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314106 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5255_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314105 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5248_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314104 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5241_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314103 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5234_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314102 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5226_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314101 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5217_, Q = $abc$295387$lo0).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314100 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5203_, Q = $abc$295387$lo1).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314099 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5195_, Q = $abc$295387$lo2).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314098 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5187_, Q = $abc$295387$lo3).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314097 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5179_, Q = $abc$295387$lo4).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314096 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5169_, Q = $abc$295387$lo5).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314095 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5159_, Q = $abc$295387$lo6).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314094 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5155_, Q = $abc$295387$lo7).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314093 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5132_, Q = \u_8051_core.oc8051_alu1.srcAc).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314092 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n5124_, Q = \u_8051_core.oc8051_sfr1.bit_out).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314091 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4928_, Q = \u_8051_core.oc8051_memory_interface1.ddat_o [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314090 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4926_, Q = \u_8051_core.oc8051_memory_interface1.ddat_o [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314089 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4924_, Q = \u_8051_core.oc8051_memory_interface1.ddat_o [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314088 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4922_, Q = \u_8051_core.oc8051_memory_interface1.ddat_o [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314087 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4920_, Q = \u_8051_core.oc8051_memory_interface1.ddat_o [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314086 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4918_, Q = \u_8051_core.oc8051_memory_interface1.ddat_o [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314085 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4916_, Q = \u_8051_core.oc8051_memory_interface1.ddat_o [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314084 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4914_, Q = \u_8051_core.oc8051_memory_interface1.ddat_o [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314083 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [0], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314082 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [1], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314081 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [2], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314080 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [3], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314079 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [4], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314078 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [5], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314077 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [6], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314076 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [7], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314075 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4898_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [8]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314074 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4889_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [9]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314073 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4878_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [10]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314072 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4864_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314071 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4859_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314070 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4853_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314069 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4847_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314068 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4840_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314067 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4831_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314066 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4827_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314065 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4823_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314064 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4819_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314063 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4815_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314062 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4811_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314061 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4807_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314060 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4803_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314059 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3892_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314058 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4797_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314057 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4790_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314056 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4783_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314054 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4776_, Q = \u_8051_core.oc8051_alu1.oc8051_div1.cycle [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314053 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314052 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314051 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314050 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314049 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314048 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314047 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314046 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314045 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314044 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314043 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314042 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314041 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314040 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314039 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314038 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314037 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4755_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314036 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4748_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314035 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4742_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314034 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4728_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314033 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4721_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314032 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4715_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314031 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314030 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314029 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314028 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314027 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314026 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314025 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314024 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314023 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314022 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314021 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314020 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314019 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314018 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314017 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314016 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314015 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314014 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314013 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314012 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314011 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314010 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314009 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314008 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314007 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314006 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314005 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314004 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314003 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314002 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314001 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$314000 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313999 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313998 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313997 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313996 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313995 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313994 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313993 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313992 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313991 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4654_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_dept [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313989 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4647_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [11]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313988 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4636_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [12]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313987 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4629_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [13]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313986 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4617_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [14]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313985 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4609_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [15]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313984 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4540_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_1).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313983 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4491_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tf0).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313978 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4448_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_0).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313977 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$li500_li500, Q = \u_8051_core.oc8051_decoder1.op [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313976 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$li501_li501, Q = \u_8051_core.oc8051_decoder1.op [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313975 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$li502_li502, Q = \u_8051_core.oc8051_decoder1.op [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313974 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$li503_li503, Q = \u_8051_core.oc8051_decoder1.op [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313973 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$li504_li504, Q = \u_8051_core.oc8051_decoder1.op [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313972 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$li505_li505, Q = \u_8051_core.oc8051_decoder1.op [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313971 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$li506_li506, Q = \u_8051_core.oc8051_decoder1.op [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313970 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$li507_li507, Q = \u_8051_core.oc8051_decoder1.op [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313969 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313968 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313967 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313966 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313965 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313964 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313963 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313962 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313960 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4407_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313959 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313958 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313957 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313956 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313955 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313954 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313953 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313952 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313950 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4381_, Q = \u_8051_core.oc8051_alu1.oc8051_mul1.cycle [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313948 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313947 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313946 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313945 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313944 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313943 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313942 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313941 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313940 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n2672_, Q = \u_8051_core.oc8051_memory_interface1.dmem_wait).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313938 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3872_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[1] [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313937 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4338_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tr1).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313936 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313935 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313934 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313933 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313932 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313931 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313930 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313929 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313927 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4315_, Q = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313923 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3560_, Q = \u_8051_core.oc8051_alu_src_sel1.op2_r [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313922 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3571_, Q = \u_8051_core.oc8051_alu_src_sel1.op2_r [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313921 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3582_, Q = \u_8051_core.oc8051_alu_src_sel1.op2_r [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313920 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3593_, Q = \u_8051_core.oc8051_alu_src_sel1.op2_r [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313910 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4240_, Q = \u_8051_core.oc8051_decoder1.cy_sel [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313909 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4218_, Q = \u_8051_core.oc8051_decoder1.cy_sel [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313908 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4203_, Q = \u_8051_core.oc8051_decoder1.src_sel1 [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313907 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4195_, Q = \u_8051_core.oc8051_decoder1.src_sel1 [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313906 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4176_, Q = \u_8051_core.oc8051_decoder1.src_sel1 [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313905 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4170_, Q = \u_8051_core.oc8051_decoder1.src_sel2 [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313904 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4155_, Q = \u_8051_core.oc8051_decoder1.src_sel2 [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313903 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [0], Q = \u_8051_core.oc8051_memory_interface1.cdata [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313902 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [1], Q = \u_8051_core.oc8051_memory_interface1.cdata [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313901 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [2], Q = \u_8051_core.oc8051_memory_interface1.cdata [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313900 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [3], Q = \u_8051_core.oc8051_memory_interface1.cdata [3]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313899 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [4], Q = \u_8051_core.oc8051_memory_interface1.cdata [4]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313898 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [5], Q = \u_8051_core.oc8051_memory_interface1.cdata [5]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313897 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [6], Q = \u_8051_core.oc8051_memory_interface1.cdata [6]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313896 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [7], Q = \u_8051_core.oc8051_memory_interface1.cdata [7]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313895 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [0], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [8]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313894 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [1], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [9]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313893 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [2], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [10]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313892 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [3], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [11]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313891 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [4], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [12]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313888 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4124_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313887 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n4120_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313886 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3872_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[0] [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313885 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3933_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313884 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3924_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313883 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3910_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [0]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313882 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3901_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [2]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313880 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3833_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [1]).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313879 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3828_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tr0).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313876 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3775_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.exf2).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313875 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3762_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2).
Adding EN signal on $abc$313873$auto$blifparse.cc:362:parse_blif$313874 ($_DFF_PN0_) from module turbo8051 (D = $abc$313873$new_n3683_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2_set).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306648 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11841_, Q = \u_eth_dut.u_eth_parser.bcnt [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306647 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11839_, Q = \u_eth_dut.u_eth_parser.bcnt [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306646 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11837_, Q = \u_eth_dut.u_eth_parser.bcnt [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306645 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11835_, Q = \u_eth_dut.u_eth_parser.bcnt [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306644 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11833_, Q = \u_eth_dut.u_eth_parser.bcnt [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306643 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11831_, Q = \u_eth_dut.u_eth_parser.bcnt [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306642 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11829_, Q = \u_eth_dut.u_eth_parser.bcnt [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306641 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11827_, Q = \u_eth_dut.u_eth_parser.bcnt [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306640 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11825_, Q = \u_eth_dut.u_eth_parser.bcnt [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306639 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11823_, Q = \u_eth_dut.u_eth_parser.bcnt [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306638 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11821_, Q = \u_eth_dut.u_eth_parser.mac_da_mc).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306637 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11818_, Q = \u_eth_dut.u_eth_parser.mac_sa_mc).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306636 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6101_, Q = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306635 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11814_, Q = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306634 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11812_, Q = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306633 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11810_, Q = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306632 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11808_, Q = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306631 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11806_, Q = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306629 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [0], Q = \u_eth_dut.u_mac_rxfifo.rd_ptr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306628 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11802_, Q = \u_eth_dut.u_mac_rxfifo.rd_ptr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306627 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11799_, Q = \u_eth_dut.u_mac_rxfifo.rd_ptr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306626 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11795_, Q = \u_eth_dut.u_mac_rxfifo.rd_ptr [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306625 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11788_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306624 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11772_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306623 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11756_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306622 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11740_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306621 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11724_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306620 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11707_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306619 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11690_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306618 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11673_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306617 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11656_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306616 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11641_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306615 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11626_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306614 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11611_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306613 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11596_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [12]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306612 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11581_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [13]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306611 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11566_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [14]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306610 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11551_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [15]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306609 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11536_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [16]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306608 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11522_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [17]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306607 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11508_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [18]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306606 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11494_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [19]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306605 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11480_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [20]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306604 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11466_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [21]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306603 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11452_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [22]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306602 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11436_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [23]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306601 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11418_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [24]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306600 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11404_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [25]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306599 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11390_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [26]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306598 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11376_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [27]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306597 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11362_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [28]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306596 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11348_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [29]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306595 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11334_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [30]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306594 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11320_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [31]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306593 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11296_, Q = \u_wb_gmac_tx.mem_din [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306592 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11292_, Q = \u_wb_gmac_tx.mem_din [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306591 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11288_, Q = \u_wb_gmac_tx.mem_din [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306590 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11284_, Q = \u_wb_gmac_tx.mem_din [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306589 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11280_, Q = \u_wb_gmac_tx.mem_din [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306588 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11276_, Q = \u_wb_gmac_tx.mem_din [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306587 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11272_, Q = \u_wb_gmac_tx.mem_din [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306586 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11268_, Q = \u_wb_gmac_tx.mem_din [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306585 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11263_, Q = \u_wb_gmac_rx.wbo_be [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306584 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11260_, Q = \u_wb_gmac_rx.wbo_be [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306583 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10623_, Q = \u_wb_gmac_rx.wbo_be [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306582 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11257_, Q = \u_wb_gmac_rx.wbo_din [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306581 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11252_, Q = \u_wb_gmac_rx.wbo_din [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306580 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11247_, Q = \u_wb_gmac_rx.wbo_din [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306579 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11242_, Q = \u_wb_gmac_rx.wbo_din [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306578 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11237_, Q = \u_wb_gmac_rx.wbo_din [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306577 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11232_, Q = \u_wb_gmac_rx.wbo_din [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306576 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11227_, Q = \u_wb_gmac_rx.wbo_din [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306575 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11222_, Q = \u_wb_gmac_rx.wbo_din [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306574 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11217_, Q = \u_wb_gmac_rx.wbo_din [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306573 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11212_, Q = \u_wb_gmac_rx.wbo_din [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306572 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11207_, Q = \u_wb_gmac_rx.wbo_din [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306571 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11202_, Q = \u_wb_gmac_rx.wbo_din [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306570 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11197_, Q = \u_wb_gmac_rx.wbo_din [12]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306569 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11192_, Q = \u_wb_gmac_rx.wbo_din [13]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306568 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11187_, Q = \u_wb_gmac_rx.wbo_din [14]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306567 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11182_, Q = \u_wb_gmac_rx.wbo_din [15]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306566 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11177_, Q = \u_wb_gmac_rx.wbo_din [16]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306565 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11173_, Q = \u_wb_gmac_rx.wbo_din [17]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306564 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11169_, Q = \u_wb_gmac_rx.wbo_din [18]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306563 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11165_, Q = \u_wb_gmac_rx.wbo_din [19]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306562 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11161_, Q = \u_wb_gmac_rx.wbo_din [20]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306561 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11157_, Q = \u_wb_gmac_rx.wbo_din [21]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306560 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11153_, Q = \u_wb_gmac_rx.wbo_din [22]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306559 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11149_, Q = \u_wb_gmac_rx.wbo_din [23]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306558 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11145_, Q = \u_wb_gmac_rx.wbo_din [24]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306557 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11142_, Q = \u_wb_gmac_rx.wbo_din [25]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306556 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11139_, Q = \u_wb_gmac_rx.wbo_din [26]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306555 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11136_, Q = \u_wb_gmac_rx.wbo_din [27]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306554 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11133_, Q = \u_wb_gmac_rx.wbo_din [28]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306553 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11130_, Q = \u_wb_gmac_rx.wbo_din [29]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306552 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11127_, Q = \u_wb_gmac_rx.wbo_din [30]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306551 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11124_, Q = \u_wb_gmac_rx.wbo_din [31]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306550 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6100_, Q = \u_uart_core.u_rxfifo.grey_rd_ptr [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306549 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11120_, Q = \u_uart_core.u_rxfifo.grey_rd_ptr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306548 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11118_, Q = \u_uart_core.u_rxfifo.grey_rd_ptr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306547 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11116_, Q = \u_uart_core.u_rxfifo.grey_rd_ptr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306545 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfifo.grey_rd_ptr [0], Q = \u_uart_core.u_rxfifo.rd_ptr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306544 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11112_, Q = \u_uart_core.u_rxfifo.rd_ptr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306543 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11109_, Q = \u_uart_core.u_rxfifo.rd_ptr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306542 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11105_, Q = \u_uart_core.u_rxfifo.grey_rd_ptr [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306541 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11103_, Q = \u_uart_core.u_rxfsm.fifo_data [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306540 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11090_, Q = \u_uart_core.u_rxfsm.fifo_data [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306539 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11083_, Q = \u_uart_core.u_rxfsm.fifo_data [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306538 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11076_, Q = \u_uart_core.u_rxfsm.fifo_data [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306537 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11069_, Q = \u_uart_core.u_rxfsm.fifo_data [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306536 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11060_, Q = \u_uart_core.u_rxfsm.fifo_data [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306535 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11051_, Q = \u_uart_core.u_rxfsm.fifo_data [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306534 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n11040_, Q = \u_uart_core.u_rxfsm.fifo_data [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306533 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10974_, Q = \u_spi_core.u_cfg.reg_rdata [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306532 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10971_, Q = \u_spi_core.u_cfg.reg_rdata [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306531 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10968_, Q = \u_spi_core.u_cfg.reg_rdata [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306530 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10965_, Q = \u_spi_core.u_cfg.reg_rdata [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306529 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10962_, Q = \u_spi_core.u_cfg.reg_rdata [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306528 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10959_, Q = \u_spi_core.u_cfg.reg_rdata [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306527 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10956_, Q = \u_spi_core.u_cfg.reg_rdata [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306526 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10953_, Q = \u_spi_core.u_cfg.reg_rdata [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306525 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10950_, Q = \u_spi_core.u_cfg.reg_rdata [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306524 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10947_, Q = \u_spi_core.u_cfg.reg_rdata [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306523 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10944_, Q = \u_spi_core.u_cfg.reg_rdata [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306522 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10941_, Q = \u_spi_core.u_cfg.reg_rdata [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306521 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10938_, Q = \u_spi_core.u_cfg.reg_rdata [12]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306520 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10935_, Q = \u_spi_core.u_cfg.reg_rdata [13]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306519 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10932_, Q = \u_spi_core.u_cfg.reg_rdata [14]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306518 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10929_, Q = \u_spi_core.u_cfg.reg_rdata [15]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306517 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10926_, Q = \u_spi_core.u_cfg.reg_rdata [16]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306516 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10923_, Q = \u_spi_core.u_cfg.reg_rdata [17]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306515 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10920_, Q = \u_spi_core.u_cfg.reg_rdata [18]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306514 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10917_, Q = \u_spi_core.u_cfg.reg_rdata [19]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306513 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10914_, Q = \u_spi_core.u_cfg.reg_rdata [20]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306512 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10911_, Q = \u_spi_core.u_cfg.reg_rdata [21]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306511 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10908_, Q = \u_spi_core.u_cfg.reg_rdata [22]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306510 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10905_, Q = \u_spi_core.u_cfg.reg_rdata [23]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306509 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10902_, Q = \u_spi_core.u_cfg.reg_rdata [24]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306508 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10898_, Q = \u_spi_core.u_cfg.reg_rdata [25]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306507 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10894_, Q = \u_spi_core.u_cfg.reg_rdata [26]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306506 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10890_, Q = \u_spi_core.u_cfg.reg_rdata [27]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306505 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10886_, Q = \u_spi_core.u_cfg.reg_rdata [28]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306504 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10882_, Q = \u_spi_core.u_cfg.reg_rdata [29]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306503 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10878_, Q = \u_spi_core.u_cfg.reg_rdata [30]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306502 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10874_, Q = \u_spi_core.u_cfg.reg_rdata [31]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306500 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10867_, Q = \u_uart_core.u_txfifo.rd_ptr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306499 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10865_, Q = \u_uart_core.u_txfifo.rd_ptr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306498 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10863_, Q = \u_uart_core.u_txfifo.rd_ptr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306497 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10860_, Q = \u_uart_core.u_txfifo.rd_ptr [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306496 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6099_, Q = \u_eth_dut.u_mac_txfifo.grey_wr_ptr [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306495 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10854_, Q = \u_eth_dut.u_mac_txfifo.grey_wr_ptr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306494 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10852_, Q = \u_eth_dut.u_mac_txfifo.grey_wr_ptr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306493 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10850_, Q = \u_eth_dut.u_mac_txfifo.grey_wr_ptr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306492 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10848_, Q = \u_eth_dut.u_mac_txfifo.grey_wr_ptr [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306491 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10846_, Q = \u_eth_dut.u_mac_txfifo.grey_wr_ptr [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306489 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_txfifo.grey_wr_ptr [0], Q = \u_eth_dut.u_mac_txfifo.wr_ptr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306488 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10842_, Q = \u_eth_dut.u_mac_txfifo.wr_ptr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306487 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10839_, Q = \u_eth_dut.u_mac_txfifo.wr_ptr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306486 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10835_, Q = \u_eth_dut.u_mac_txfifo.wr_ptr [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306485 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6079_, Q = $abc$292810$lo0).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306484 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10823_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306483 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10821_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306482 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10818_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306481 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10815_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306480 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10811_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306479 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10808_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306478 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10804_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306477 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10801_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306476 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10796_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306475 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10793_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306474 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10789_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306473 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10786_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306472 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10781_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [12]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306471 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10778_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [13]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306470 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10774_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [14]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306469 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10771_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_bad_frm.reg_trig_cntr [15]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306468 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10753_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306467 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10751_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306466 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10748_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306465 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10745_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306464 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10741_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306463 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10738_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306462 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10734_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306461 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10731_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306460 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10726_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306459 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10723_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306458 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10719_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306457 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10716_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306456 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10711_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [12]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306455 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10708_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [13]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306454 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10704_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [14]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306453 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10701_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_tx_good_frm.reg_trig_cntr [15]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306452 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10680_, Q = \u_wb_gmac_tx.wbo_addr [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306451 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10678_, Q = \u_wb_gmac_tx.wbo_addr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306450 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10676_, Q = \u_wb_gmac_tx.wbo_addr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306449 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10674_, Q = \u_wb_gmac_tx.wbo_addr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306448 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10672_, Q = \u_wb_gmac_tx.wbo_addr [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306447 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10670_, Q = \u_wb_gmac_tx.wbo_addr [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306446 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10668_, Q = \u_wb_gmac_tx.wbo_addr [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306445 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10666_, Q = \u_wb_gmac_tx.wbo_addr [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306444 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10664_, Q = \u_wb_gmac_tx.wbo_addr [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306443 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10662_, Q = \u_wb_gmac_tx.wbo_addr [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306442 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10660_, Q = \u_wb_gmac_tx.wbo_addr [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306441 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10658_, Q = \u_wb_gmac_tx.wbo_addr [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306440 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10656_, Q = \u_wb_gmac_tx.wbo_addr [12]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306438 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10651_, Q = \u_wb_gmac_rx.wbo_addr [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306437 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10649_, Q = \u_wb_gmac_rx.wbo_addr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306436 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10647_, Q = \u_wb_gmac_rx.wbo_addr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306435 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10645_, Q = \u_wb_gmac_rx.wbo_addr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306434 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10643_, Q = \u_wb_gmac_rx.wbo_addr [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306433 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10641_, Q = \u_wb_gmac_rx.wbo_addr [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306432 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10639_, Q = \u_wb_gmac_rx.wbo_addr [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306431 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10637_, Q = \u_wb_gmac_rx.wbo_addr [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306430 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10635_, Q = \u_wb_gmac_rx.wbo_addr [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306429 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10633_, Q = \u_wb_gmac_rx.wbo_addr [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306428 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10631_, Q = \u_wb_gmac_rx.wbo_addr [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306427 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10629_, Q = \u_wb_gmac_rx.wbo_addr [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306426 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10627_, Q = \u_wb_gmac_rx.wbo_addr [12]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306424 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10621_, Q = \u_eth_dut.u_eth_parser.mac_da_bc).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306423 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10617_, Q = \u_eth_dut.u_eth_parser.mac_da_match).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306422 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9129_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306421 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306420 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9126_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306419 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306418 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306417 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306416 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306415 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306414 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306413 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9242_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306412 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9240_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306411 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9238_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306410 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9236_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [12]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306409 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9234_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [13]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306408 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9232_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [14]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306407 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9230_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [15]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306406 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6094_, Q = \u_uart_core.u_rxfifo.grey_wr_ptr [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306405 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10562_, Q = \u_uart_core.u_rxfifo.grey_wr_ptr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306404 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10560_, Q = \u_uart_core.u_rxfifo.grey_wr_ptr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306403 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10558_, Q = \u_uart_core.u_rxfifo.grey_wr_ptr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306402 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10556_, Q = \u_uart_core.u_rxfifo.grey_wr_ptr [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306400 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfifo.grey_wr_ptr [0], Q = \u_uart_core.u_rxfifo.wr_ptr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306399 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10552_, Q = \u_uart_core.u_rxfifo.wr_ptr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306398 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10549_, Q = \u_uart_core.u_rxfifo.wr_ptr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306396 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6050_, Q = $abc$294443$flatten\u_uart_core.\u_txfsm.$logic_not$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/turbo8051/results_dir/.././rtl/uart/uart_txfsm.v:116$3134_Y).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306395 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10508_, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306394 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10506_, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306393 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10504_, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306392 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10501_, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306391 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10496_, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306390 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10492_, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306389 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10486_, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306388 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10482_, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306387 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10475_, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306386 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10471_, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306385 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10464_, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306384 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10460_, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306383 ($_DFF_PN0_) from module turbo8051 (D = \u_wb_gmac_tx.mem_wr, Q = \u_eth_dut.u_mac_txfifo.full_q).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306382 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6161_, Q = \u_wb_gmac_tx.tWrData [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306381 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6164_, Q = \u_wb_gmac_tx.tWrData [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306380 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6166_, Q = \u_wb_gmac_tx.tWrData [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306379 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6169_, Q = \u_wb_gmac_tx.tWrData [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306378 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10116_, Q = \u_wb_gmac_tx.tWrData [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306377 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10112_, Q = \u_wb_gmac_tx.tWrData [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306376 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10108_, Q = \u_wb_gmac_tx.tWrData [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306375 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10103_, Q = \u_wb_gmac_tx.tWrData [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306374 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10099_, Q = \u_wb_gmac_tx.tWrData [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306373 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10093_, Q = \u_wb_gmac_tx.tWrData [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306372 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10089_, Q = \u_wb_gmac_tx.tWrData [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306371 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10084_, Q = \u_wb_gmac_tx.tWrData [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306370 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10080_, Q = \u_wb_gmac_tx.tWrData [12]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306369 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10074_, Q = \u_wb_gmac_tx.tWrData [13]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306368 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10070_, Q = \u_wb_gmac_tx.tWrData [14]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306367 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10065_, Q = \u_wb_gmac_tx.tWrData [15]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306366 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10050_, Q = \u_wb_gmac_tx.tWrData [16]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306365 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10423_, Q = \u_wb_gmac_tx.tWrData [17]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306364 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10421_, Q = \u_wb_gmac_tx.tWrData [18]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306363 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10419_, Q = \u_wb_gmac_tx.tWrData [19]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306362 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10417_, Q = \u_wb_gmac_tx.tWrData [20]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306361 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10415_, Q = \u_wb_gmac_tx.tWrData [21]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306360 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10413_, Q = \u_wb_gmac_tx.tWrData [22]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306359 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10411_, Q = \u_wb_gmac_tx.tWrData [23]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306358 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9129_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306357 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306356 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9126_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306355 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306354 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306353 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306352 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306351 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306350 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10397_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306349 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10395_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306348 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10391_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306347 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10386_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_tx_qcnt.reg_trig_cntr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306346 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_wr, Q = \u_uart_core.u_rxfifo.full_q).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306345 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10314_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306344 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10312_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306343 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10308_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306342 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10303_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_rx_qcnt.reg_trig_cntr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306341 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10264_, Q = \u_eth_dut.u_eth_parser.mac_sa_bc).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306340 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10253_, Q = \u_eth_dut.u_eth_parser.mac_sa_match).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306339 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306338 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9242_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306337 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9240_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306336 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9238_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306335 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9236_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306334 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9234_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306333 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9232_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306332 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9230_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306331 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10117_, Q = \u_wb_gmac_tx.mem_addr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306330 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10114_, Q = \u_wb_gmac_tx.mem_addr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306329 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10110_, Q = \u_wb_gmac_tx.mem_addr [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306328 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10106_, Q = \u_wb_gmac_tx.mem_addr [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306327 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10101_, Q = \u_wb_gmac_tx.mem_addr [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306326 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10097_, Q = \u_wb_gmac_tx.mem_addr [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306325 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10091_, Q = \u_wb_gmac_tx.mem_addr [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306324 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10087_, Q = \u_wb_gmac_tx.mem_addr [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306323 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10082_, Q = \u_wb_gmac_tx.mem_addr [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306322 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10078_, Q = \u_wb_gmac_tx.mem_addr [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306321 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10072_, Q = \u_wb_gmac_tx.mem_addr [12]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306320 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10068_, Q = \u_wb_gmac_tx.mem_addr [13]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306319 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10063_, Q = \u_wb_gmac_tx.mem_addr [14]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306318 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10046_, Q = \u_wb_gmac_rx.mem_rd).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306317 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n10000_, Q = \u_wb_gmac_tx.mem_din [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306316 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9129_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306315 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306314 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9126_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306313 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306312 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306311 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306310 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306309 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306308 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9980_, Q = \u_eth_dut.u_eth_parser.arpf).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306307 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9976_, Q = \u_eth_dut.u_eth_parser.ipv4f).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306306 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9950_, Q = \u_uart_core.u_rxfsm.fifo_wr).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306305 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9508_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306304 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9506_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306303 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9504_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306302 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9502_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306301 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9500_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306300 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9498_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306299 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9496_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306298 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9494_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306297 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8831_, Q = \u_wb_gmac_rx.tWrData [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306296 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8862_, Q = \u_wb_gmac_rx.tWrData [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306295 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8894_, Q = \u_wb_gmac_rx.tWrData [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306294 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8925_, Q = \u_wb_gmac_rx.tWrData [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306293 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9021_, Q = \u_wb_gmac_rx.tWrData [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306292 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9052_, Q = \u_wb_gmac_rx.tWrData [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306291 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8958_, Q = \u_wb_gmac_rx.tWrData [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306290 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8989_, Q = \u_wb_gmac_rx.tWrData [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306289 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6092_, Q = \u_eth_dut.u_eth_parser.pkt_len [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306288 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9921_, Q = \u_eth_dut.u_eth_parser.pkt_len [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306287 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9917_, Q = \u_eth_dut.u_eth_parser.pkt_len [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306286 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9915_, Q = \u_eth_dut.u_eth_parser.pkt_len [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306285 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9911_, Q = \u_eth_dut.u_eth_parser.pkt_len [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306284 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9909_, Q = \u_eth_dut.u_eth_parser.pkt_len [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306283 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9906_, Q = \u_eth_dut.u_eth_parser.pkt_len [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306282 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9904_, Q = \u_eth_dut.u_eth_parser.pkt_len [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306281 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9900_, Q = \u_eth_dut.u_eth_parser.pkt_len [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306280 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9898_, Q = \u_eth_dut.u_eth_parser.pkt_len [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306279 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9895_, Q = \u_eth_dut.u_eth_parser.pkt_len [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306278 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9893_, Q = \u_eth_dut.u_eth_parser.pkt_len [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306277 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9882_, Q = \u_eth_dut.u_eth_parser.pkt_status [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306276 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9879_, Q = \u_eth_dut.u_eth_parser.pkt_status [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306275 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9876_, Q = \u_eth_dut.u_eth_parser.pkt_status [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306274 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9873_, Q = \u_eth_dut.u_eth_parser.pkt_status [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306273 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9870_, Q = \u_eth_dut.u_eth_parser.pkt_status [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306272 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9867_, Q = \u_eth_dut.u_eth_parser.pkt_status [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306271 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8831_, Q = \u_wb_gmac_rx.tWrData [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306270 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8862_, Q = \u_wb_gmac_rx.tWrData [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306269 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8894_, Q = \u_wb_gmac_rx.tWrData [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306268 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8925_, Q = \u_wb_gmac_rx.tWrData [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306267 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9021_, Q = \u_wb_gmac_rx.tWrData [12]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306266 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9052_, Q = \u_wb_gmac_rx.tWrData [13]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306265 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8958_, Q = \u_wb_gmac_rx.tWrData [14]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306264 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8989_, Q = \u_wb_gmac_rx.tWrData [15]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306263 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9856_, Q = \u_spi_core.u_spi_ctrl.sck_cnt [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306262 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9854_, Q = \u_spi_core.u_spi_ctrl.sck_cnt [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306261 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9851_, Q = \u_spi_core.u_spi_ctrl.sck_cnt [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306260 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9848_, Q = \u_spi_core.u_spi_ctrl.sck_cnt [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306259 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9843_, Q = \u_spi_core.u_spi_ctrl.sck_cnt [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306258 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9840_, Q = \u_spi_core.u_spi_ctrl.sck_cnt [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306257 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9129_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306256 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306255 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9126_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306254 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306253 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306252 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306251 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306250 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306249 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6141_, Q = \u_wb_gmac_tx.wbo_cyc).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306236 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [2], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [12]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306235 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [3], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [13]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306234 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [4], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [14]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306233 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [5], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [15]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306232 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [6], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [16]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306231 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [7], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [17]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306230 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [8], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [18]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306229 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [9], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [19]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306228 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [10], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [20]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306227 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [11], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [21]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306226 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [22]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306225 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [23]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306224 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [24]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306223 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [25]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306216 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8659_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306215 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8654_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306214 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8634_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306213 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9799_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306212 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9797_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306211 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9508_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306210 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9506_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306209 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9504_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306208 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9502_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306207 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9500_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [12]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306206 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9498_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [13]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306205 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9496_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [14]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306204 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9494_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [15]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306202 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9768_, Q = \u_spi_core.u_spi_if.so_reg [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306201 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9763_, Q = \u_spi_core.u_spi_if.so_reg [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306200 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9758_, Q = \u_spi_core.u_spi_if.so_reg [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306199 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9753_, Q = \u_spi_core.u_spi_if.so_reg [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306198 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9748_, Q = \u_spi_core.u_spi_if.so_reg [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306197 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9743_, Q = \u_spi_core.u_spi_if.so_reg [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306196 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9738_, Q = \u_spi_core.u_spi_if.so_reg [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306195 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9129_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306194 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306193 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9126_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306192 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306191 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306190 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306189 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306188 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306187 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9508_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [24]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306186 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9506_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [25]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306185 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9504_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [26]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306184 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9502_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [27]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306183 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9500_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [28]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306182 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9498_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [29]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306181 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9496_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [30]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306180 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9494_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [31]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306179 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9707_, Q = \u_spi_core.u_spi_ctrl.byte_cnt [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306178 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9705_, Q = \u_spi_core.u_spi_ctrl.byte_cnt [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306177 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9702_, Q = \u_spi_core.u_spi_ctrl.byte_cnt [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306176 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9129_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306175 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306174 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9126_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306173 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306172 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306171 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306170 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306169 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306168 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9258_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306167 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9256_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306166 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9254_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306165 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9252_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306164 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9250_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306163 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9248_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306162 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8783_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306161 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8781_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306160 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9208_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306159 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9206_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306158 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9204_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306157 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9202_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306156 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9200_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306155 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9198_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306154 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9196_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306153 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8773_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306152 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306151 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9242_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306150 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9240_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306149 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9238_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306148 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9236_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306147 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9234_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306146 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9232_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306145 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9230_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306144 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306143 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9242_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306142 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9240_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306141 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9238_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306140 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9236_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306139 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9234_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306138 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9232_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306137 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9230_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306136 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9208_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306135 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9206_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306134 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9204_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306133 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9202_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306132 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9200_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306131 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9198_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306130 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9196_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306129 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8773_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306128 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9638_, Q = \u_uart_core.u_txfsm.txdata [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306127 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9622_, Q = \u_uart_core.u_txfsm.txdata [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306126 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9606_, Q = \u_uart_core.u_txfsm.txdata [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306125 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9590_, Q = \u_uart_core.u_txfsm.txdata [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306124 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9574_, Q = \u_uart_core.u_txfsm.txdata [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306123 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9558_, Q = \u_uart_core.u_txfsm.txdata [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306122 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9542_, Q = \u_uart_core.u_txfsm.txdata [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306121 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9526_, Q = \u_uart_core.u_txfsm.txdata [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306120 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9508_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [16]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306119 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9506_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [17]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306118 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9504_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [18]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306117 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9502_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [19]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306116 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9500_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [20]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306115 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9498_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [21]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306114 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9496_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [22]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306113 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9494_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [23]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306112 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9476_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306111 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9474_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306110 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9472_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306109 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9470_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306108 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9468_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306107 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9466_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306106 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9464_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306105 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_cfg.u_spi_ctrl_req.cpu_req, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306104 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9161_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306103 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9159_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306102 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9157_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306101 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9155_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306100 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9153_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306099 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9151_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306098 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9149_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306097 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9147_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306096 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9329_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306095 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9327_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306094 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9325_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306093 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9323_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306092 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9321_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306091 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9319_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306090 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9317_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306089 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9315_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306088 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9129_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306087 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306086 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9126_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306085 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306084 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306083 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306082 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306081 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306080 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9129_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306079 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306078 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9126_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306077 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306076 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306075 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306074 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306073 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306072 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9129_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306071 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306070 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9126_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306069 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306068 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306067 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306066 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306065 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306064 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306063 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9242_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306062 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9240_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306061 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9238_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306060 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9236_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306059 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9234_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306058 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9232_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306057 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9230_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306056 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9403_, Q = \u_uart_core.u_rxfsm.cnt [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306055 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9400_, Q = \u_uart_core.u_rxfsm.cnt [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306054 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9396_, Q = \u_uart_core.u_rxfsm.cnt [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306053 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306052 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9242_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306051 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9240_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306050 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9238_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306049 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9236_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306048 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9234_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306047 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9232_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306046 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9230_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306045 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9359_, Q = \u_uart_core.u_cfg.reg_rdata [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306044 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9357_, Q = \u_uart_core.u_cfg.reg_rdata [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306043 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9355_, Q = \u_uart_core.u_cfg.reg_rdata [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306042 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9353_, Q = \u_uart_core.u_cfg.reg_rdata [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306041 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9351_, Q = \u_uart_core.u_cfg.reg_rdata [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306040 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8831_, Q = \u_wb_gmac_rx.tWrData [16]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306039 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8862_, Q = \u_wb_gmac_rx.tWrData [17]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306038 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8894_, Q = \u_wb_gmac_rx.tWrData [18]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306037 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8925_, Q = \u_wb_gmac_rx.tWrData [19]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306036 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9021_, Q = \u_wb_gmac_rx.tWrData [20]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306035 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9052_, Q = \u_wb_gmac_rx.tWrData [21]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306034 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8958_, Q = \u_wb_gmac_rx.tWrData [22]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306033 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8989_, Q = \u_wb_gmac_rx.tWrData [23]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306032 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9208_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306031 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9206_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306030 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9204_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306029 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9202_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306028 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9200_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306027 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9198_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306026 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9196_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306025 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8773_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306024 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9329_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306023 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9327_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306022 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9325_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306021 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9323_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306020 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9321_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306019 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9319_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306018 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9317_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306017 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9315_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306016 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8763_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306015 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8761_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306014 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8759_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306013 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8757_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306012 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8755_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306011 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8753_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306010 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8751_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306009 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8749_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306008 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9258_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306007 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9256_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306006 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9254_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306005 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9252_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306004 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9250_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306003 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9248_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306002 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8783_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306001 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8781_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$306000 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305999 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9242_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305998 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9240_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305997 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9238_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305996 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9236_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305995 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9234_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305994 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9232_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305993 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9230_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305992 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9258_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305991 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9256_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305990 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9254_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305989 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9252_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305988 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9250_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305987 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9248_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305986 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8783_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305985 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8781_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305984 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305983 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9242_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305982 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9240_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305981 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9238_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305980 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9236_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305979 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9234_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305978 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9232_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305977 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9230_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305976 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9258_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305975 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9256_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305974 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9254_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305973 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9252_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305972 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9250_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305971 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9248_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305970 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8783_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305969 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8781_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305968 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305967 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9242_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305966 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9240_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305965 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9238_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305964 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9236_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305963 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9234_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305962 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9232_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305961 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9230_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305960 ($_DFF_PN0_) from module turbo8051 (D = \spi_si, Q = \u_spi_core.u_spi_if.si_reg [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305959 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [0], Q = \u_spi_core.u_spi_if.si_reg [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305958 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [1], Q = \u_spi_core.u_spi_if.si_reg [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305957 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [2], Q = \u_spi_core.u_spi_if.si_reg [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305956 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [3], Q = \u_spi_core.u_spi_if.si_reg [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305955 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [4], Q = \u_spi_core.u_spi_if.si_reg [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305954 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [5], Q = \u_spi_core.u_spi_if.si_reg [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305953 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [6], Q = \u_spi_core.u_spi_if.si_reg [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305952 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9210_, Q = \u_wb_gmac_rx.wbo_cyc).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305951 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9208_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305950 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9206_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305949 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9204_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305948 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9202_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305947 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9200_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305946 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9198_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305945 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9196_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305944 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9194_, Q = \u_uart_core.u_txfsm.cnt [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305943 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9192_, Q = \u_uart_core.u_txfsm.cnt [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305942 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9190_, Q = \u_uart_core.u_txfsm.cnt [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305941 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9185_, Q = $abc$299689$lo0).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305940 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9161_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305939 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9159_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305938 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9157_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305937 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9155_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305936 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9153_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305935 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9151_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305934 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9149_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305933 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9147_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305931 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6107_, Q = \u_spi_core.u_spi_ctrl.shift_in).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305930 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9129_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305929 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305928 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9126_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305927 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305926 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305925 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305924 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305923 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305921 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9114_, Q = \u_wb_gmac_tx.desc_ptr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305920 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9112_, Q = \u_wb_gmac_tx.desc_ptr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305919 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9110_, Q = \u_wb_gmac_tx.desc_ptr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305917 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9099_, Q = \u_wb_gmac_rx.desc_ptr [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305916 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9097_, Q = \u_wb_gmac_rx.desc_ptr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305915 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9095_, Q = \u_wb_gmac_rx.desc_ptr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305914 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [2], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305913 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [3], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305912 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [4], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [4]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305911 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [5], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [5]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305910 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [6], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [6]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305909 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [7], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [7]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305908 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [8], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [8]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305907 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [9], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [9]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305906 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [10], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [10]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305905 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [11], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [11]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305904 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8743_, Q = \u_spi_core.u_spi_ctrl.sck_out_en).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305903 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfsm.offset [0], Q = \u_uart_core.u_rxfsm.rxpos [0]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305902 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfsm.offset [1], Q = \u_uart_core.u_rxfsm.rxpos [1]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305901 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfsm.offset [2], Q = \u_uart_core.u_rxfsm.rxpos [2]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305900 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6130_, Q = \u_uart_core.u_rxfsm.rxpos [3]).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305896 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9066_, Q = \u_eth_dut.u_eth_parser.tcpf).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305895 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n9057_, Q = \u_eth_dut.u_eth_parser.udpf).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305894 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305893 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305892 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8783_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305891 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8781_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305880 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8763_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305879 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8761_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305878 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8759_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305877 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8757_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305876 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8755_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305875 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8753_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305874 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8751_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305873 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8749_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305872 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$flatten\u_spi_core.\u_cfg.\u_spi_ctrl_req.$0\data_out[0:0], Q = \u_spi_core.u_cfg.u_spi_ctrl_req.data_out).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305871 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8744_, Q = $abc$305859$lo011).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305870 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8734_, Q = $abc$305859$lo010).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305869 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n6106_, Q = \u_spi_core.u_spi_ctrl.load_byte).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305868 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8694_, Q = \spi_sck).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305867 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8683_, Q = \u_spi_core.u_spi_ctrl.shift_enb).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305866 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.so_reg [7], Q = \spi_so).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305862 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8632_, Q = \u_uart_core.u_txfsm.fifo_rd).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305861 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8620_, Q = \u_wb_gmac_rx.desc_ack).
Adding EN signal on $abc$305859$auto$blifparse.cc:362:parse_blif$305860 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$new_n8617_, Q = \u_wb_gmac_rx.mem_eop_l).
[#visit=2780, #solve=0, #remove=0, time=0.29 sec.]

63.438. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~29 debug messages>

63.439. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 2278 unused cells and 2299 unused wires.
<suppressed ~2279 debug messages>

63.440. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

63.441. Executing ABC pass (technology mapping using ABC).

63.441.1. Summary of detected clock domains:
  108 cells in clk=\xtal_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  6131 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=!$abc$297632$lo6, srst={ }
  119 cells in clk=\xtal_clk, en={ }, arst=!\reset_n, srst={ }
  288 cells in clk=\phy_rx_clk, en={ }, arst={ }, srst={ }
  1947 cells in clk=\phy_rx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  1335 cells in clk=\phy_tx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  1363 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst={ }, srst={ }
  6777 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }

  #logic partitions = 8

63.441.2. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 6617 gates and 7808 wires to a netlist network with 1191 inputs and 1459 outputs (dfl=2).

63.441.2.1. Executing ABC.
[Time = 2.82 sec.]

63.441.3. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by !$abc$297632$lo6
Extracted 6099 gates and 6337 wires to a netlist network with 237 inputs and 852 outputs (dfl=2).

63.441.3.1. Executing ABC.
[Time = 2.75 sec.]

63.441.4. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 1947 gates and 2306 wires to a netlist network with 359 inputs and 612 outputs (dfl=2).

63.441.4.1. Executing ABC.
[Time = 0.89 sec.]

63.441.5. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div
Extracted 1363 gates and 1626 wires to a netlist network with 263 inputs and 726 outputs (dfl=2).

63.441.5.1. Executing ABC.
[Time = 0.38 sec.]

63.441.6. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 1335 gates and 1669 wires to a netlist network with 334 inputs and 200 outputs (dfl=2).

63.441.6.1. Executing ABC.
[Time = 0.85 sec.]

63.441.7. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk
Extracted 288 gates and 576 wires to a netlist network with 288 inputs and 288 outputs (dfl=2).

63.441.7.1. Executing ABC.
[Time = 0.10 sec.]

63.441.8. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !\reset_n
Extracted 119 gates and 158 wires to a netlist network with 38 inputs and 47 outputs (dfl=2).

63.441.8.1. Executing ABC.
[Time = 0.12 sec.]

63.441.9. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !$abc$356277$lo18
Extracted 107 gates and 186 wires to a netlist network with 79 inputs and 37 outputs (dfl=2).

63.441.9.1. Executing ABC.
[Time = 0.14 sec.]

63.442. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2780, #solve=0, #remove=0, time=0.26 sec.]

63.443. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~56 debug messages>

63.444. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 23908 unused wires.
<suppressed ~11 debug messages>

63.445. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2780, #solve=0, #remove=0, time=0.28 sec.]

63.446. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.447. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.448. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355700 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355699 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355698 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355697 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355696 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355695 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355694 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355693 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355692 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355691 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355690 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355689 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355688 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355687 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355686 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355685 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355684 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355683 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355682 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355681 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355680 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355679 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355678 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355677 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355676 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355675 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355674 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355673 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355672 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355671 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355670 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355669 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355668 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355667 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355666 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355665 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355664 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355663 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355662 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355661 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355660 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355659 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355658 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355657 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355656 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355655 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355654 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355653 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355652 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355651 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355650 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355649 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355648 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355647 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355646 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355645 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355644 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355643 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355642 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355641 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355640 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355639 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355638 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355637 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355636 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355635 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355634 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355633 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355632 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355631 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355630 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355629 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355628 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355627 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355626 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355625 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355624 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355623 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355622 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355621 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355620 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355619 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355618 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355617 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355616 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355615 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355614 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355613 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355612 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355611 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355610 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355609 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355608 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355607 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355606 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355605 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355604 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355603 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355602 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355601 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355600 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355599 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355598 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355597 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355596 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355595 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355594 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355593 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355592 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355591 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355590 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355589 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355588 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355587 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355586 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355585 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355584 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355583 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355582 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355581 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355580 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355579 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355578 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355577 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355576 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355575 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355574 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355573 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355572 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355571 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355570 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355569 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355568 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355567 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355566 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355565 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355564 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355563 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355562 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355561 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355560 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355559 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355558 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355557 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355556 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355555 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355554 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355553 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355552 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355551 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355550 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355549 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355548 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355547 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355546 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355545 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355544 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355543 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355542 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355541 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355540 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355539 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355538 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355537 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355536 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355535 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355534 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355533 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355532 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355531 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355530 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355529 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355528 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355527 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355526 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355525 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355524 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355523 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355522 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355521 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355520 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355519 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355518 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355517 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355516 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355515 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355514 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355513 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355512 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355511 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355510 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355509 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355508 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355507 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355506 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355505 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355504 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355503 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355502 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355501 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355500 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355499 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355498 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355497 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355496 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355495 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355494 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355493 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355492 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355491 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355490 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355489 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355488 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355487 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355486 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355485 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355484 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355483 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355482 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355481 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355480 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355479 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355478 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355477 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355476 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355475 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355474 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355473 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355472 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355471 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355470 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355469 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355468 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355467 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355466 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355465 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355464 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355463 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355462 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355461 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355460 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355459 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355458 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355457 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355456 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355455 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355454 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355453 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355452 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355451 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355450 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355449 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355448 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355447 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355446 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355445 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355444 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355443 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355442 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355441 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355440 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355439 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355438 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355437 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355436 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355435 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355434 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355433 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355432 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355431 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355430 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355429 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355428 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355427 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355426 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355425 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355424 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355423 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355422 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [8]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355421 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [0]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355420 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [1]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355419 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [2]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355418 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [3]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355417 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [4]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355416 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [5]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355415 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [6]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355414 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [7]).
Adding EN signal on $abc$355412$auto$blifparse.cc:362:parse_blif$355413 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [8]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353743 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$new_n1813_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [0]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353742 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$new_n1745_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [1]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353741 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$new_n1677_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [2]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353740 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$new_n1611_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [3]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353739 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$new_n1545_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [4]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353738 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$new_n1479_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [5]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353737 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$new_n1413_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [6]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353736 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$new_n1339_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [7]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353735 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$new_n1265_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_fifo_underrun).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353731 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7160_, Q = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.in_pulse).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353730 ($_DFF_PN0_) from module turbo8051 (D = $abc$299588$li0_li0, Q = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353729 ($_DFF_PN0_) from module turbo8051 (D = $abc$299588$li1_li1, Q = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353721 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$new_n958_, Q = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [0]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353720 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$li008_li008, Q = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [1]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353716 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$new_n1194_, Q = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [5]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353715 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [0], Q = \u_eth_dut.u_mac_txfifo.rd_ptr [1]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353714 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$new_n1190_, Q = \u_eth_dut.u_mac_txfifo.rd_ptr [2]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353713 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$new_n1187_, Q = \u_eth_dut.u_mac_txfifo.rd_ptr [3]).
Adding EN signal on $abc$353711$auto$blifparse.cc:362:parse_blif$353712 ($_DFF_PN0_) from module turbo8051 (D = $abc$353711$new_n1184_, Q = \u_eth_dut.u_mac_txfifo.rd_ptr [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352307 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[0], Q = $abc$282904$lo001).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352306 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[1], Q = $abc$282904$lo002).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352305 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[2], Q = $abc$282904$lo003).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352304 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[3], Q = $abc$282904$lo004).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352303 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[4], Q = $abc$282904$lo005).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352302 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[5], Q = $abc$282904$lo006).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352301 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[6], Q = $abc$282904$lo007).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352300 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[7], Q = $abc$282904$lo008).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352299 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[0] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352298 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[0] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352297 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[0] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352296 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[0] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352295 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[0] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352294 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[0] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352293 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[0] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352292 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[0] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352291 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[0] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352290 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[10] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352289 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[10] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352288 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[10] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352287 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[10] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352286 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[10] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352285 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[10] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352284 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[10] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352283 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[10] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352282 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[10] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352281 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[11] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352280 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[11] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352279 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[11] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352278 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[11] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352277 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[11] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352276 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[11] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352275 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[11] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352274 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[11] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352273 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[11] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352272 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[12] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352271 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[12] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352270 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[12] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352269 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[12] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352268 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[12] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352267 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[12] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352266 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[12] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352265 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[12] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352264 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[12] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352263 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[13] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352262 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[13] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352261 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[13] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352260 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[13] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352259 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[13] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352258 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[13] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352257 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[13] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352256 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[13] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352255 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[13] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352254 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[14] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352253 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[14] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352252 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[14] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352251 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[14] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352250 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[14] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352249 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[14] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352248 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[14] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352247 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[14] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352246 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[14] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352245 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[15] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352244 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[15] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352243 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[15] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352242 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[15] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352241 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[15] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352240 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[15] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352239 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[15] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352238 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[15] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352237 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[15] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352236 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[16] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352235 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[16] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352234 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[16] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352233 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[16] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352232 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[16] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352231 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[16] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352230 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[16] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352229 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[16] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352228 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[16] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352227 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[17] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352226 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[17] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352225 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[17] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352224 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[17] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352223 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[17] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352222 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[17] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352221 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[17] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352220 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[17] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352219 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[17] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352218 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[18] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352217 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[18] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352216 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[18] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352215 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[18] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352214 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[18] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352213 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[18] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352212 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[18] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352211 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[18] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352210 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[18] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352209 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[19] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352208 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[19] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352207 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[19] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352206 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[19] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352205 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[19] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352204 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[19] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352203 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[19] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352202 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[19] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352201 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[19] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352200 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[1] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352199 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[1] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352198 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[1] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352197 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[1] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352196 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[1] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352195 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[1] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352194 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[1] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352193 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[1] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352192 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[1] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352191 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[20] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352190 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[20] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352189 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[20] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352188 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[20] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352187 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[20] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352186 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[20] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352185 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[20] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352184 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[20] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352183 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[20] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352182 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[21] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352181 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[21] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352180 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[21] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352179 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[21] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352178 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[21] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352177 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[21] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352176 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[21] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352175 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[21] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352174 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[21] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352173 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[22] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352172 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[22] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352171 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[22] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352170 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[22] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352169 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[22] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352168 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[22] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352167 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[22] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352166 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[22] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352165 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[22] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352164 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[23] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352163 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[23] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352162 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[23] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352161 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[23] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352160 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[23] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352159 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[23] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352158 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[23] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352157 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[23] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352156 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[23] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352155 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[24] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352154 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[24] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352153 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[24] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352152 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[24] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352151 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[24] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352150 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[24] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352149 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[24] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352148 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[24] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352147 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[24] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352146 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[25] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352145 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[25] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352144 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[25] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352143 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[25] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352142 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[25] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352141 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[25] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352140 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[25] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352139 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[25] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352138 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[25] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352137 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[26] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352136 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[26] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352135 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[26] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352134 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[26] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352133 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[26] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352132 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[26] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352131 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[26] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352130 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[26] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352129 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[26] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352128 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[27] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352127 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[27] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352126 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[27] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352125 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[27] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352124 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[27] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352123 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[27] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352122 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[27] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352121 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[27] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352120 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[27] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352119 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[28] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352118 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[28] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352117 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[28] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352116 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[28] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352115 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[28] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352114 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[28] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352113 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[28] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352112 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[28] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352111 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[28] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352110 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[29] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352109 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[29] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352108 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[29] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352107 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[29] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352106 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[29] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352105 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[29] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352104 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[29] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352103 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[29] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352102 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[29] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352101 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[2] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352100 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[2] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352099 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[2] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352098 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[2] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352097 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[2] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352096 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[2] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352095 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[2] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352094 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[2] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352093 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[2] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352092 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[30] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352091 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[30] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352090 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[30] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352089 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[30] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352088 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[30] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352087 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[30] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352086 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[30] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352085 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[30] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352084 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[30] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352083 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[31] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352082 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[31] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352081 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[31] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352080 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[31] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352079 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[31] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352078 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[31] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352077 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[31] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352076 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[31] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352075 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[31] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352074 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[3] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352073 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[3] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352072 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[3] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352071 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[3] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352070 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[3] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352069 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[3] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352068 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[3] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352067 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[3] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352066 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[3] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352065 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[4] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352064 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[4] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352063 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[4] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352062 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[4] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352061 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[4] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352060 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[4] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352059 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[4] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352058 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[4] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352057 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[4] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352056 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[5] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352055 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[5] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352054 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[5] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352053 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[5] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352052 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[5] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352051 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[5] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352050 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[5] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352049 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[5] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352048 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[5] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352047 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[6] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352046 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[6] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352045 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[6] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352044 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[6] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352043 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[6] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352042 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[6] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352041 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[6] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352040 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[6] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352039 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[6] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352038 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[7] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352037 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[7] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352036 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[7] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352035 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[7] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352034 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[7] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352033 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[7] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352032 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[7] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352031 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[7] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352030 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[7] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352029 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[8] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352028 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[8] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352027 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[8] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352026 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[8] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352025 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[8] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352024 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[8] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352023 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[8] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352022 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[8] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352021 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[8] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352020 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[9] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352019 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[9] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352018 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[9] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352017 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[9] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352016 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[9] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352015 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[9] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352014 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[9] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352013 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[9] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352012 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[9] [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352010 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[0] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352009 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[0] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352008 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[0] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352007 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[0] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352006 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[0] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352005 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[0] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352004 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[0] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352003 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[0] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352002 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[10] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352001 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[10] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$352000 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[10] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351999 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[10] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351998 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[10] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351997 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[10] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351996 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[10] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351995 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[10] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351994 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[11] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351993 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[11] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351992 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[11] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351991 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[11] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351990 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[11] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351989 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[11] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351988 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[11] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351987 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[11] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351986 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[12] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351985 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[12] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351984 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[12] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351983 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[12] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351982 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[12] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351981 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[12] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351980 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[12] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351979 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[12] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351978 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[13] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351977 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[13] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351976 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[13] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351975 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[13] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351974 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[13] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351973 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[13] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351972 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[13] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351971 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[13] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351970 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[14] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351969 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[14] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351968 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[14] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351967 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[14] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351966 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[14] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351965 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[14] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351964 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[14] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351963 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[14] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351962 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[15] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351961 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[15] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351960 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[15] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351959 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[15] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351958 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[15] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351957 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[15] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351956 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[15] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351955 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[15] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351954 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[1] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351953 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[1] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351952 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[1] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351951 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[1] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351950 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[1] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351949 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[1] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351948 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[1] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351947 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[1] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351946 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[2] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351945 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[2] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351944 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[2] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351943 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[2] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351942 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[2] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351941 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[2] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351940 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[2] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351939 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[2] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351938 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[3] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351937 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[3] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351936 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[3] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351935 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[3] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351934 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[3] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351933 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[3] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351932 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[3] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351931 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[3] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351930 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[4] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351929 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[4] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351928 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[4] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351927 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[4] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351926 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[4] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351925 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[4] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351924 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[4] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351923 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[4] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351922 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[5] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351921 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[5] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351920 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[5] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351919 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[5] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351918 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[5] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351917 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[5] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351916 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[5] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351915 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[5] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351914 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[6] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351913 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[6] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351912 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[6] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351911 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[6] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351910 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[6] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351909 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[6] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351908 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[6] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351907 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[6] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351906 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[7] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351905 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[7] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351904 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[7] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351903 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[7] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351902 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[7] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351901 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[7] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351900 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[7] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351899 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[7] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351898 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[8] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351897 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[8] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351896 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[8] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351895 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[8] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351894 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[8] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351893 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[8] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351892 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[8] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351891 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[8] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351890 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[9] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351889 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[9] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351888 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[9] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351887 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[9] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351886 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[9] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351885 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[9] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351884 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[9] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351883 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[9] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351882 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[0] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351881 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[0] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351880 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[0] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351879 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[0] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351878 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[0] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351877 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[0] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351876 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[0] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351875 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[0] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351874 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[10] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351873 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[10] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351872 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[10] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351871 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[10] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351870 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[10] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351869 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[10] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351868 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[10] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351867 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[10] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351866 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[11] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351865 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[11] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351864 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[11] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351863 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[11] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351862 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[11] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351861 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[11] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351860 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[11] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351859 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[11] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351858 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[12] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351857 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[12] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351856 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[12] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351855 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[12] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351854 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[12] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351853 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[12] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351852 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[12] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351851 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[12] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351850 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[13] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351849 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[13] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351848 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[13] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351847 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[13] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351846 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[13] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351845 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[13] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351844 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[13] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351843 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[13] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351842 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[14] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351841 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[14] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351840 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[14] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351839 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[14] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351838 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[14] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351837 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[14] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351836 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[14] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351835 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[14] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351834 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[15] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351833 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[15] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351832 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[15] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351831 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[15] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351830 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[15] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351829 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[15] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351828 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[15] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351827 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[15] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351826 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[1] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351825 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[1] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351824 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[1] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351823 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[1] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351822 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[1] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351821 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[1] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351820 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[1] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351819 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[1] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351818 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[2] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351817 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[2] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351816 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[2] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351815 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[2] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351814 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[2] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351813 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[2] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351812 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[2] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351811 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[2] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351810 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[3] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351809 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[3] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351808 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[3] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351807 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[3] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351806 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[3] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351805 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[3] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351804 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[3] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351803 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[3] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351802 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[4] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351801 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[4] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351800 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[4] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351799 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[4] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351798 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[4] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351797 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[4] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351796 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[4] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351795 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[4] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351794 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[5] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351793 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[5] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351792 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[5] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351791 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[5] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351790 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[5] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351789 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[5] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351788 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[5] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351787 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[5] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351786 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[6] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351785 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[6] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351784 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[6] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351783 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[6] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351782 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[6] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351781 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[6] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351780 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[6] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351779 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[6] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351778 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[7] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351777 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[7] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351776 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[7] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351775 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[7] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351774 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[7] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351773 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[7] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351772 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[7] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351771 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[7] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351770 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[8] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351769 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[8] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351768 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[8] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351767 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[8] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351766 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[8] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351765 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[8] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351764 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[8] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351763 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[8] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351762 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [0], Q = \u_uart_core.u_txfifo.mem[9] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351761 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [1], Q = \u_uart_core.u_txfifo.mem[9] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351760 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [2], Q = \u_uart_core.u_txfifo.mem[9] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351759 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [3], Q = \u_uart_core.u_txfifo.mem[9] [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351758 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [4], Q = \u_uart_core.u_txfifo.mem[9] [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351757 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [5], Q = \u_uart_core.u_txfifo.mem[9] [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351756 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [6], Q = \u_uart_core.u_txfifo.mem[9] [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351755 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.app_rxfifo_rddata [7], Q = \u_uart_core.u_txfifo.mem[9] [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351754 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_rx.wbo_taddr [0], Q = \u_wb_crossbar.master_mx_id[0] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351753 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.wbo_be [3], Q = \u_wb_crossbar.master_mx_id[1] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351752 ($_DFF_P_) from module turbo8051 (D = \ext_reg_tid [0], Q = \u_wb_crossbar.master_mx_id[2] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351751 ($_DFF_P_) from module turbo8051 (D = \ext_reg_tid [1], Q = \u_wb_crossbar.master_mx_id[2] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351750 ($_DFF_P_) from module turbo8051 (D = \ext_reg_tid [2], Q = \u_wb_crossbar.master_mx_id[2] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351749 ($_DFF_P_) from module turbo8051 (D = $abc$297569$li0_li0, Q = \u_wb_crossbar.master_mx_id[3] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351748 ($_DFF_P_) from module turbo8051 (D = $abc$297569$li1_li1, Q = \u_wb_crossbar.master_mx_id[3] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351747 ($_DFF_P_) from module turbo8051 (D = $abc$297569$li2_li2, Q = \u_wb_crossbar.master_mx_id[3] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351746 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li00_li00, Q = \u_wb_crossbar.slave_mx_id[0] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351745 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li01_li01, Q = \u_wb_crossbar.slave_mx_id[0] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351744 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li02_li02, Q = \u_wb_crossbar.slave_mx_id[0] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351743 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li03_li03, Q = \u_wb_crossbar.slave_mx_id[1] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351742 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li04_li04, Q = \u_wb_crossbar.slave_mx_id[1] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351741 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li05_li05, Q = \u_wb_crossbar.slave_mx_id[1] [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351740 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li06_li06, Q = \u_wb_crossbar.slave_mx_id[2] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351739 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li07_li07, Q = \u_wb_crossbar.slave_mx_id[2] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351738 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li08_li08, Q = \u_wb_crossbar.slave_mx_id[3] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351737 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li09_li09, Q = \u_wb_crossbar.slave_mx_id[3] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351736 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li10_li10, Q = \u_wb_crossbar.slave_mx_id[4] [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351735 ($_DFF_P_) from module turbo8051 (D = $abc$290422$li11_li11, Q = \u_wb_crossbar.slave_mx_id[4] [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351734 ($_DFF_P_) from module turbo8051 (D = $abc$351718$new_n2995_, Q = \u_wb_gmac_tx.cnt [0]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351732 ($_DFF_P_) from module turbo8051 (D = $abc$351718$new_n2987_, Q = \u_wb_gmac_tx.cnt [11]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351730 ($_DFF_P_) from module turbo8051 (D = $abc$351718$new_n2979_, Q = \u_wb_gmac_tx.cnt [13]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351729 ($_DFF_P_) from module turbo8051 (D = $abc$351718$new_n2977_, Q = \u_wb_gmac_tx.cnt [14]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351727 ($_DFF_P_) from module turbo8051 (D = $abc$351718$new_n2969_, Q = \u_wb_gmac_tx.cnt [1]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351726 ($_DFF_P_) from module turbo8051 (D = $abc$351718$new_n2967_, Q = \u_wb_gmac_tx.cnt [2]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351725 ($_DFF_P_) from module turbo8051 (D = $abc$351718$new_n2965_, Q = \u_wb_gmac_tx.cnt [3]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351724 ($_DFF_P_) from module turbo8051 (D = $abc$351718$new_n2963_, Q = \u_wb_gmac_tx.cnt [4]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351723 ($_DFF_P_) from module turbo8051 (D = $abc$351718$new_n2961_, Q = \u_wb_gmac_tx.cnt [5]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351722 ($_DFF_P_) from module turbo8051 (D = $abc$351718$new_n2959_, Q = \u_wb_gmac_tx.cnt [6]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351721 ($_DFF_P_) from module turbo8051 (D = $abc$351718$new_n2957_, Q = \u_wb_gmac_tx.cnt [7]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351720 ($_DFF_P_) from module turbo8051 (D = $abc$351718$new_n2955_, Q = \u_wb_gmac_tx.cnt [8]).
Adding EN signal on $abc$351718$auto$blifparse.cc:362:parse_blif$351719 ($_DFF_P_) from module turbo8051 (D = $abc$351718$new_n2953_, Q = \u_wb_gmac_tx.cnt [9]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349717 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_stat_reg, Q = \u_eth_dut.u_mac_core.rx_sts_crc_err_o).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349716 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.frm_length_err_reg, Q = \u_eth_dut.u_mac_core.rx_sts_frm_length_err_o).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349715 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.large_pkt_reg, Q = \u_eth_dut.u_mac_core.rx_sts_large_pkt_o).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349714 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_sz_mismatch, Q = \u_eth_dut.u_mac_core.rx_sts_len_mismatch_o).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349713 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.lengthfield_err_reg, Q = \u_eth_dut.u_mac_core.rx_sts_lengthfield_err_o).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349712 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_runt_pkt_reg, Q = \u_eth_dut.u_mac_core.rx_sts_runt_pkt_rcvd_o).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349711 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_mii_intf.rxd [0], Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [0]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349710 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_mii_intf.rxd [1], Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [1]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349709 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2890_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [2]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349708 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2888_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [3]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349707 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2882_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [4]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349706 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2880_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349705 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2876_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [6]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349704 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2873_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [7]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349693 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [0]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349692 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [1], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [1]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349691 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [2], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [2]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349690 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [3], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [3]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349689 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [4], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [4]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349688 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [5], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [5]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349687 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [6], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [6]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349686 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [7], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [7]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349685 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [0]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349684 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [1], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [1]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349683 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [2], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [2]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349682 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [3], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [3]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349681 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [4], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [4]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349680 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [5], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [5]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349679 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [6], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [6]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349678 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [7], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [7]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349677 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [0]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349676 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [1], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [1]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349675 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [2], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [2]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349674 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [3], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [3]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349673 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [4], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [4]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349672 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [5], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [5]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349671 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [6], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [6]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349670 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [7], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [7]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349669 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [0]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349668 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [1], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [1]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349667 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [2], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [2]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349666 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [3], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [3]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349665 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [4], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [4]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349664 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [5], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [5]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349663 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [6], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [6]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349662 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [7], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [7]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349618 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2352_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [0]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349611 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2348_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [1]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349610 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2372_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [2]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349609 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2370_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [3]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349608 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2368_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [4]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349607 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2366_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [5]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349606 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2364_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [6]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349605 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2362_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [7]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349597 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n1718_, Q = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [0]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349596 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$li008_li008, Q = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [1]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349595 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$li007_li007, Q = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [2]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349591 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [0], Q = \u_eth_dut.u_mac_rxfifo.wr_ptr [1]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349589 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2220_, Q = \u_eth_dut.u_mac_rxfifo.wr_ptr [3]).
Adding EN signal on $abc$349587$auto$blifparse.cc:362:parse_blif$349588 ($_DFF_PN0_) from module turbo8051 (D = $abc$349587$new_n2217_, Q = \u_eth_dut.u_mac_rxfifo.wr_ptr [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343068 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$li391_li391, Q = \u_8051_core.cy).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343054 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$li501_li501, Q = \u_8051_core.oc8051_decoder1.op [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343053 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$li502_li502, Q = \u_8051_core.oc8051_decoder1.op [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343052 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$li503_li503, Q = \u_8051_core.oc8051_decoder1.op [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343051 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$li504_li504, Q = \u_8051_core.oc8051_decoder1.op [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343050 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$li505_li505, Q = \u_8051_core.oc8051_decoder1.op [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343049 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$li506_li506, Q = \u_8051_core.oc8051_decoder1.op [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343048 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$li507_li507, Q = \u_8051_core.oc8051_decoder1.op [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343047 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$li508_li508, Q = \u_8051_core.oc8051_decoder1.op [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343032 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343031 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343030 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343029 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343028 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343027 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343026 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343025 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343024 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343023 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343022 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343021 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343020 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343019 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343018 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343017 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343016 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343015 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343014 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343013 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343012 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343011 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343010 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343009 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343008 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343007 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343006 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343005 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343004 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343003 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343002 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343001 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$343000 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342999 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342998 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342997 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342996 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342995 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342994 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342993 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342992 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342991 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342990 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342989 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342988 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342987 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342986 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342985 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342984 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342983 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342982 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342981 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342980 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342979 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342978 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342977 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342976 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342975 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342974 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342973 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342972 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342971 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342970 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342969 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342968 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [0], Q = \u_8051_core.oc8051_memory_interface1.cdata [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342967 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [1], Q = \u_8051_core.oc8051_memory_interface1.cdata [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342966 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [2], Q = \u_8051_core.oc8051_memory_interface1.cdata [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342965 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [3], Q = \u_8051_core.oc8051_memory_interface1.cdata [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342964 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [4], Q = \u_8051_core.oc8051_memory_interface1.cdata [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342963 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [5], Q = \u_8051_core.oc8051_memory_interface1.cdata [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342962 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [6], Q = \u_8051_core.oc8051_memory_interface1.cdata [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342961 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [7], Q = \u_8051_core.oc8051_memory_interface1.cdata [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342959 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6708_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [10]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342958 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6706_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [11]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342957 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6704_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [12]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342956 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6702_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [13]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342955 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6700_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [14]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342954 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6698_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [15]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342946 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6674_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [8]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342945 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6672_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [9]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342944 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6669_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342943 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6661_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342942 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6653_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342941 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6645_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342940 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6637_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342939 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6629_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342938 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6621_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342937 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6613_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342928 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n3904_, Q = \u_8051_core.oc8051_memory_interface1.dmem_wait).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342927 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [2], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [10]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342926 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [3], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [11]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342925 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [4], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [12]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342924 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [0], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [8]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342923 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [1], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [9]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342922 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [0], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342921 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [10], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [10]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342920 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [11], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [11]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342919 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [12], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [12]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342918 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [13], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [13]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342917 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [14], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [14]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342916 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [15], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [15]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342915 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [16], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [16]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342914 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [17], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [17]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342913 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [18], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [18]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342912 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [19], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [19]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342911 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [1], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342910 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [20], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [20]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342909 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [21], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [21]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342908 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [22], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [22]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342907 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [23], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [23]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342906 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [24], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [24]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342905 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [25], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [25]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342904 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [26], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [26]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342903 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [27], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [27]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342902 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [28], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [28]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342901 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [29], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [29]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342900 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [2], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342899 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [30], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [30]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342898 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [31], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [31]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342897 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [3], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342896 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [4], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342895 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [5], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342894 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [6], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342893 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [7], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342892 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [8], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [8]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342891 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [9], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [9]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342890 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [0], Q = \u_8051_core.oc8051_memory_interface1.idat_old [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342889 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [10], Q = \u_8051_core.oc8051_memory_interface1.idat_old [10]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342888 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [11], Q = \u_8051_core.oc8051_memory_interface1.idat_old [11]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342887 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [12], Q = \u_8051_core.oc8051_memory_interface1.idat_old [12]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342886 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [13], Q = \u_8051_core.oc8051_memory_interface1.idat_old [13]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342885 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [14], Q = \u_8051_core.oc8051_memory_interface1.idat_old [14]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342884 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [15], Q = \u_8051_core.oc8051_memory_interface1.idat_old [15]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342883 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [16], Q = \u_8051_core.oc8051_memory_interface1.idat_old [16]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342882 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [17], Q = \u_8051_core.oc8051_memory_interface1.idat_old [17]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342881 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [18], Q = \u_8051_core.oc8051_memory_interface1.idat_old [18]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342880 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [19], Q = \u_8051_core.oc8051_memory_interface1.idat_old [19]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342879 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [1], Q = \u_8051_core.oc8051_memory_interface1.idat_old [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342878 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [20], Q = \u_8051_core.oc8051_memory_interface1.idat_old [20]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342877 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [21], Q = \u_8051_core.oc8051_memory_interface1.idat_old [21]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342876 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [22], Q = \u_8051_core.oc8051_memory_interface1.idat_old [22]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342875 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [23], Q = \u_8051_core.oc8051_memory_interface1.idat_old [23]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342874 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [24], Q = \u_8051_core.oc8051_memory_interface1.idat_old [24]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342873 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [25], Q = \u_8051_core.oc8051_memory_interface1.idat_old [25]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342872 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [26], Q = \u_8051_core.oc8051_memory_interface1.idat_old [26]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342871 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [27], Q = \u_8051_core.oc8051_memory_interface1.idat_old [27]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342870 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [28], Q = \u_8051_core.oc8051_memory_interface1.idat_old [28]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342869 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [29], Q = \u_8051_core.oc8051_memory_interface1.idat_old [29]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342868 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [2], Q = \u_8051_core.oc8051_memory_interface1.idat_old [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342867 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [30], Q = \u_8051_core.oc8051_memory_interface1.idat_old [30]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342866 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [31], Q = \u_8051_core.oc8051_memory_interface1.idat_old [31]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342865 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [3], Q = \u_8051_core.oc8051_memory_interface1.idat_old [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342864 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [4], Q = \u_8051_core.oc8051_memory_interface1.idat_old [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342863 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [5], Q = \u_8051_core.oc8051_memory_interface1.idat_old [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342862 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [6], Q = \u_8051_core.oc8051_memory_interface1.idat_old [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342861 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [7], Q = \u_8051_core.oc8051_memory_interface1.idat_old [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342860 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [8], Q = \u_8051_core.oc8051_memory_interface1.idat_old [8]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342859 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [9], Q = \u_8051_core.oc8051_memory_interface1.idat_old [9]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342855 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6483_, Q = \u_8051_core.oc8051_memory_interface1.pc [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342849 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6441_, Q = \u_8051_core.oc8051_memory_interface1.pc [15]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342839 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6234_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342838 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6227_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [10]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342837 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6214_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [11]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342836 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6203_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [12]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342832 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6122_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342825 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6045_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [8]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342824 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n6028_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [9]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342823 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$li146_li146, Q = \u_8051_core.oc8051_sfr1.bit_out).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342822 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n5568_, Q = \u_8051_core.oc8051_sfr1.dat0 [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342821 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n5475_, Q = \u_8051_core.oc8051_sfr1.dat0 [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342820 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n5421_, Q = \u_8051_core.oc8051_sfr1.dat0 [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342819 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n5368_, Q = \u_8051_core.oc8051_sfr1.dat0 [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342818 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n5316_, Q = \u_8051_core.oc8051_sfr1.dat0 [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342817 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n5262_, Q = \u_8051_core.oc8051_sfr1.dat0 [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342816 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n5209_, Q = \u_8051_core.oc8051_sfr1.dat0 [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342815 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n5154_, Q = \u_8051_core.oc8051_sfr1.dat0 [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342814 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.desCy, Q = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342806 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [0], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342805 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [1], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342804 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [2], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342803 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [3], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342802 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [4], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342801 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [5], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342800 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [6], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342799 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [7], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342789 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4714_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[0] [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342788 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4714_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_lev[1] [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342787 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4718_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342786 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4879_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342785 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4874_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342784 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4869_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342783 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$li106_li106, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.ip [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342775 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4809_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342774 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4797_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342773 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4782_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342772 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4772_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342771 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4760_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342770 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4735_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342768 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4676_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342767 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4673_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tr0).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342766 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4670_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tr1).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342764 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4656_, Q = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342758 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4615_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tf1_1).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342757 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4607_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342756 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4604_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342755 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4601_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342754 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4598_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342753 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4595_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342750 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4562_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342749 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4540_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342748 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4533_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342747 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4527_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342745 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4510_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342743 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4493_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342741 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4460_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342740 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4455_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342739 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4450_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342738 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4445_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342737 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4440_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342736 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4435_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342735 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4430_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342734 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4424_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342733 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4400_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342732 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4396_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342731 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4391_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342730 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4386_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342729 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4381_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342728 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4371_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342727 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4366_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342726 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4360_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342725 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342724 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342723 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342722 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342721 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342720 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342719 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342718 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342713 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342712 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342711 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342710 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342709 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342708 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342707 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342706 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342705 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342704 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342703 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342702 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342701 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342700 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342699 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342698 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [7]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342695 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4246_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342693 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4225_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342692 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4219_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342691 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4213_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342690 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4207_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342689 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4199_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342688 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4193_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342685 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4167_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [0]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342684 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4160_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [1]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342683 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4154_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [2]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342682 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4148_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [3]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342681 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4142_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [4]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342680 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4136_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [5]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342679 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4130_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [6]).
Adding EN signal on $abc$342676$auto$blifparse.cc:362:parse_blif$342678 ($_DFF_PN0_) from module turbo8051 (D = $abc$342676$new_n4124_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335305 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11755_, Q = \u_uart_core.u_txfsm.txstate [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335299 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11745_, Q = \u_uart_core.u_rxfsm.rxstate [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335138 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11428_, Q = $abc$305859$lo010).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335137 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11413_, Q = $abc$305859$lo011).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335135 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.so_reg [7], Q = \spi_so).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335134 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [2], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [12]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335133 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [3], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [13]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335132 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [4], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [14]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335131 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [5], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [15]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335130 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [6], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [16]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335129 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [7], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [17]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335128 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [8], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [18]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335127 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [9], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [19]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335126 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [10], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [20]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335125 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [11], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [21]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335124 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [22]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335123 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [23]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335122 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [24]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335121 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [25]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335108 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [10], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [10]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335107 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [11], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [11]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335106 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [2], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335105 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [3], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335104 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [4], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335103 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [5], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335102 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [6], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335101 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [7], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335100 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [8], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [8]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335099 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [9], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [9]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335080 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n5434_, Q = \u_eth_dut.u_eth_parser.pkt_len [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335079 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11070_, Q = \u_eth_dut.u_eth_parser.pkt_len [10]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335078 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11068_, Q = \u_eth_dut.u_eth_parser.pkt_len [11]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335077 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11065_, Q = \u_eth_dut.u_eth_parser.pkt_len [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335076 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11061_, Q = \u_eth_dut.u_eth_parser.pkt_len [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335075 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11059_, Q = \u_eth_dut.u_eth_parser.pkt_len [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335074 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11057_, Q = \u_eth_dut.u_eth_parser.pkt_len [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335073 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11055_, Q = \u_eth_dut.u_eth_parser.pkt_len [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335072 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11053_, Q = \u_eth_dut.u_eth_parser.pkt_len [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335071 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11051_, Q = \u_eth_dut.u_eth_parser.pkt_len [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335070 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11049_, Q = \u_eth_dut.u_eth_parser.pkt_len [8]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335069 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11047_, Q = \u_eth_dut.u_eth_parser.pkt_len [9]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335068 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11037_, Q = \u_eth_dut.u_eth_parser.pkt_status [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335067 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11034_, Q = \u_eth_dut.u_eth_parser.pkt_status [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335066 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11031_, Q = \u_eth_dut.u_eth_parser.pkt_status [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335065 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11028_, Q = \u_eth_dut.u_eth_parser.pkt_status [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335064 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11025_, Q = \u_eth_dut.u_eth_parser.pkt_status [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335063 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11022_, Q = \u_eth_dut.u_eth_parser.pkt_status [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335061 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n11010_, Q = \u_eth_dut.u_eth_parser.udpf).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335060 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335059 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335058 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335057 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335056 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335055 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335054 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335053 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335052 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335051 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335050 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335049 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335048 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335047 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335046 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335045 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335044 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335043 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335042 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335041 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335040 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335039 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335038 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335037 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335036 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335035 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335034 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1944_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335033 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1942_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335032 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1940_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335031 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1938_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335030 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1936_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335029 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1934_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335028 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1932_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335027 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1930_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335026 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1928_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335025 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1926_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335024 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9993_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335023 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335022 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9942_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335021 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335020 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335019 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335018 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335017 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335016 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335015 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335014 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335013 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335012 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335011 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335010 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335009 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335008 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335007 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335006 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335005 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335004 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335003 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335002 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335001 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$335000 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1956_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334999 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1954_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334998 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1952_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334997 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1950_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334996 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1948_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334995 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1946_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334994 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1944_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334993 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1942_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334992 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1940_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334991 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1938_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334990 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1936_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334989 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1934_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334988 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1932_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334987 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1930_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334986 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1928_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334985 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1926_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334984 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334983 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334982 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334981 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334980 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334979 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334978 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334977 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334976 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334975 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334974 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334973 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334972 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334971 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334970 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334969 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334968 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334967 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334966 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334965 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334964 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334963 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334962 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334961 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334960 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334959 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334958 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334957 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334956 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334955 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334954 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334953 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334952 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334951 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334950 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334949 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334948 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334947 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334946 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334945 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334944 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334943 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334942 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334941 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334940 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334939 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334938 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334937 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334936 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1956_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334935 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1954_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334934 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1952_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334933 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1950_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334932 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1948_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334931 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1946_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334930 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1944_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334929 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1942_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334928 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1940_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334927 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1938_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334926 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1936_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334925 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1934_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334924 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1932_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334923 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1930_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334922 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1928_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334921 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10819_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334919 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10773_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [11]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334914 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10664_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [16]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334913 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10652_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [17]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334912 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10640_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [18]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334911 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10628_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [19]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334910 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10615_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334909 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10594_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [20]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334908 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10581_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [21]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334905 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10530_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [24]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334904 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10518_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [25]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334903 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10506_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [26]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334902 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10494_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [27]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334901 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10482_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [28]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334900 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10470_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [29]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334899 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10458_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334898 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10437_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [30]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334897 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10425_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [31]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334895 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10387_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334894 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10370_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334893 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10352_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334892 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n10330_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334889 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334888 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334887 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334886 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334885 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334884 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334883 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334882 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334881 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334880 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334879 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334878 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334877 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334876 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334875 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334874 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334873 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1956_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334872 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1954_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334871 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1952_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334870 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1950_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334869 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1948_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334868 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1946_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334867 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1944_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334866 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1942_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334865 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1940_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334864 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1938_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334863 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1936_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334862 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1934_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334861 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1932_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334860 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1930_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334859 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1928_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334858 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1926_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334857 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334856 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334855 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334854 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334853 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334852 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334851 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334850 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334849 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334848 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334847 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334846 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334845 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334844 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334843 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334842 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334841 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1956_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334840 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1954_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334839 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1952_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334838 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1950_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334837 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1948_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334836 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1946_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334835 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1944_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334834 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1942_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334833 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9993_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334832 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334831 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9942_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334830 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334829 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334828 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334827 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334826 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334805 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334804 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [10]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334803 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [11]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334802 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [12]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334801 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [13]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334800 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [14]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334799 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [15]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334798 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334797 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334796 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334795 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334794 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334793 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334792 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334791 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [8]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334790 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [9]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334769 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n5405_, Q = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334768 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$li369_li369, Q = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334765 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$li366_li366, Q = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334763 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [0], Q = \u_eth_dut.u_mac_rxfifo.rd_ptr [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334762 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9801_, Q = \u_eth_dut.u_mac_rxfifo.rd_ptr [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334761 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9798_, Q = \u_eth_dut.u_mac_rxfifo.rd_ptr [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334758 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n5402_, Q = \u_eth_dut.u_mac_txfifo.grey_wr_ptr [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334757 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$li358_li358, Q = \u_eth_dut.u_mac_txfifo.grey_wr_ptr [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334756 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$li357_li357, Q = \u_eth_dut.u_mac_txfifo.grey_wr_ptr [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334752 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_txfifo.grey_wr_ptr [0], Q = \u_eth_dut.u_mac_txfifo.wr_ptr [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334750 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9760_, Q = \u_eth_dut.u_mac_txfifo.wr_ptr [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334749 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9757_, Q = \u_eth_dut.u_mac_txfifo.wr_ptr [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334748 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9753_, Q = \u_spi_core.u_cfg.reg_rdata [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334747 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9750_, Q = \u_spi_core.u_cfg.reg_rdata [10]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334746 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9747_, Q = \u_spi_core.u_cfg.reg_rdata [11]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334745 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9744_, Q = \u_spi_core.u_cfg.reg_rdata [12]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334744 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9741_, Q = \u_spi_core.u_cfg.reg_rdata [13]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334743 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9738_, Q = \u_spi_core.u_cfg.reg_rdata [14]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334742 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9735_, Q = \u_spi_core.u_cfg.reg_rdata [15]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334741 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9732_, Q = \u_spi_core.u_cfg.reg_rdata [16]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334740 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9729_, Q = \u_spi_core.u_cfg.reg_rdata [17]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334739 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9726_, Q = \u_spi_core.u_cfg.reg_rdata [18]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334738 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9723_, Q = \u_spi_core.u_cfg.reg_rdata [19]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334737 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9720_, Q = \u_spi_core.u_cfg.reg_rdata [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334736 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9717_, Q = \u_spi_core.u_cfg.reg_rdata [20]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334735 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9714_, Q = \u_spi_core.u_cfg.reg_rdata [21]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334734 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9711_, Q = \u_spi_core.u_cfg.reg_rdata [22]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334733 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9708_, Q = \u_spi_core.u_cfg.reg_rdata [23]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334732 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9705_, Q = \u_spi_core.u_cfg.reg_rdata [24]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334731 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9701_, Q = \u_spi_core.u_cfg.reg_rdata [25]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334730 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9697_, Q = \u_spi_core.u_cfg.reg_rdata [26]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334729 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9693_, Q = \u_spi_core.u_cfg.reg_rdata [27]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334728 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9689_, Q = \u_spi_core.u_cfg.reg_rdata [28]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334727 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9685_, Q = \u_spi_core.u_cfg.reg_rdata [29]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334726 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9681_, Q = \u_spi_core.u_cfg.reg_rdata [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334725 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9678_, Q = \u_spi_core.u_cfg.reg_rdata [30]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334724 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9674_, Q = \u_spi_core.u_cfg.reg_rdata [31]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334723 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9671_, Q = \u_spi_core.u_cfg.reg_rdata [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334722 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9668_, Q = \u_spi_core.u_cfg.reg_rdata [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334721 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9665_, Q = \u_spi_core.u_cfg.reg_rdata [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334720 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9662_, Q = \u_spi_core.u_cfg.reg_rdata [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334719 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9659_, Q = \u_spi_core.u_cfg.reg_rdata [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334718 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9656_, Q = \u_spi_core.u_cfg.reg_rdata [8]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334717 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9653_, Q = \u_spi_core.u_cfg.reg_rdata [9]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334716 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2125_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334715 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2123_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334714 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2121_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334713 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2119_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334712 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2117_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334711 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2115_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334710 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2113_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334709 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2111_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334708 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2109_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334707 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2107_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334706 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2105_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334705 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2103_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334704 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2101_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334703 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2099_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334702 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2097_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334701 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2095_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334700 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2093_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334699 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2091_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334698 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2089_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334697 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2087_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334696 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2085_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334695 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2083_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334694 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2081_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334693 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2079_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334692 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$flatten\u_spi_core.\u_cfg.\u_spi_ctrl_req.$0\data_out[0:0], Q = \u_spi_core.u_cfg.u_spi_ctrl_req.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334691 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2125_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334690 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2123_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334689 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2121_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334688 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2119_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334687 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2117_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334686 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2115_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334685 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2113_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334684 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2111_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334683 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2109_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334682 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2107_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334681 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2105_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334680 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2103_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334679 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2101_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334678 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2099_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334677 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2097_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334676 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2095_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334675 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2093_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334674 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2091_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334673 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2089_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334672 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2087_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334671 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2085_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334670 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2083_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334669 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2081_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334668 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2079_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334667 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2077_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334666 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2075_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334665 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2073_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334664 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2071_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334663 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2069_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334662 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2067_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334661 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2065_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334660 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2063_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334656 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9524_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334655 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9543_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [10]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334654 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9536_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [11]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334653 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9534_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [12]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334652 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9532_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [13]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334651 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9530_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [14]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334650 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9528_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [15]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334649 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9524_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [16]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334648 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9522_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [17]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334647 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9543_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [18]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334646 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9536_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [19]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334645 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9522_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334644 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9534_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [20]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334643 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9532_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [21]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334642 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9530_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [22]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334641 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9528_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [23]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334640 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9524_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [24]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334639 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9522_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [25]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334638 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9543_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [26]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334637 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9536_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [27]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334636 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9534_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [28]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334635 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9532_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [29]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334634 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9543_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334633 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9530_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [30]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334632 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9528_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [31]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334631 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9536_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334630 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9534_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334629 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9532_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334628 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9530_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334627 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9528_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334626 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9524_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [8]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334625 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9522_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [9]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334616 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9481_, Q = \u_spi_core.u_spi_ctrl.shift_enb).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334614 ($_DFF_PN0_) from module turbo8051 (D = \spi_si, Q = \u_spi_core.u_spi_if.si_reg [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334613 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [0], Q = \u_spi_core.u_spi_if.si_reg [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334612 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [1], Q = \u_spi_core.u_spi_if.si_reg [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334611 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [2], Q = \u_spi_core.u_spi_if.si_reg [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334610 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [3], Q = \u_spi_core.u_spi_if.si_reg [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334609 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [4], Q = \u_spi_core.u_spi_if.si_reg [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334608 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [5], Q = \u_spi_core.u_spi_if.si_reg [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334607 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [6], Q = \u_spi_core.u_spi_if.si_reg [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334606 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9449_, Q = \u_spi_core.u_spi_if.so_reg [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334605 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9439_, Q = \u_spi_core.u_spi_if.so_reg [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334604 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9432_, Q = \u_spi_core.u_spi_if.so_reg [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334603 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9425_, Q = \u_spi_core.u_spi_if.so_reg [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334602 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9418_, Q = \u_spi_core.u_spi_if.so_reg [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334601 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9411_, Q = \u_spi_core.u_spi_if.so_reg [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334600 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9404_, Q = \u_spi_core.u_spi_if.so_reg [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334599 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9389_, Q = \u_uart_core.u_cfg.reg_rdata [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334598 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9387_, Q = \u_uart_core.u_cfg.reg_rdata [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334597 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9385_, Q = \u_uart_core.u_cfg.reg_rdata [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334596 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9383_, Q = \u_uart_core.u_cfg.reg_rdata [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334595 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9381_, Q = \u_uart_core.u_cfg.reg_rdata [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334594 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9375_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334593 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9373_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334592 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9371_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334591 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2033_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334590 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2031_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334588 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n5399_, Q = \u_uart_core.u_rxfifo.grey_rd_ptr [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334587 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$li188_li188, Q = \u_uart_core.u_rxfifo.grey_rd_ptr [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334584 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9316_, Q = \u_uart_core.u_rxfifo.grey_rd_ptr [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334583 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n5398_, Q = \u_uart_core.u_rxfifo.grey_wr_ptr [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334582 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$li183_li183, Q = \u_uart_core.u_rxfifo.grey_wr_ptr [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334580 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9306_, Q = \u_uart_core.u_rxfifo.grey_wr_ptr [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334578 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfifo.grey_rd_ptr [0], Q = \u_uart_core.u_rxfifo.rd_ptr [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334576 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9296_, Q = \u_uart_core.u_rxfifo.rd_ptr [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334575 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfifo.grey_wr_ptr [0], Q = \u_uart_core.u_rxfifo.wr_ptr [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334574 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9289_, Q = \u_uart_core.u_rxfifo.wr_ptr [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334573 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n9286_, Q = \u_uart_core.u_rxfifo.wr_ptr [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334569 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_si_sync.in_data_3s, Q = \u_uart_core.u_rxfsm.fifo_data [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334567 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_si_sync.in_data_3s, Q = \u_uart_core.u_rxfsm.fifo_data [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334565 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_si_sync.in_data_3s, Q = \u_uart_core.u_rxfsm.fifo_data [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334563 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_si_sync.in_data_3s, Q = \u_uart_core.u_rxfsm.fifo_data [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334560 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfsm.offset [0], Q = \u_uart_core.u_rxfsm.rxpos [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334559 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfsm.offset [1], Q = \u_uart_core.u_rxfsm.rxpos [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334558 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfsm.offset [2], Q = \u_uart_core.u_rxfsm.rxpos [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334557 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n5468_, Q = \u_uart_core.u_rxfsm.rxpos [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334543 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8926_, Q = \u_uart_core.u_txfsm.txdata [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334536 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8800_, Q = \u_wb_gmac_rx.mem_eop_l).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334534 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8113_, Q = \u_wb_gmac_rx.tWrData [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334533 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8549_, Q = \u_wb_gmac_rx.tWrData [10]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334532 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8477_, Q = \u_wb_gmac_rx.tWrData [11]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334531 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8406_, Q = \u_wb_gmac_rx.tWrData [12]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334530 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8325_, Q = \u_wb_gmac_rx.tWrData [13]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334529 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8270_, Q = \u_wb_gmac_rx.tWrData [14]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334528 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8189_, Q = \u_wb_gmac_rx.tWrData [15]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334527 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8113_, Q = \u_wb_gmac_rx.tWrData [16]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334526 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8051_, Q = \u_wb_gmac_rx.tWrData [17]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334525 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8549_, Q = \u_wb_gmac_rx.tWrData [18]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334524 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8477_, Q = \u_wb_gmac_rx.tWrData [19]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334523 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8051_, Q = \u_wb_gmac_rx.tWrData [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334522 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8406_, Q = \u_wb_gmac_rx.tWrData [20]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334521 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8325_, Q = \u_wb_gmac_rx.tWrData [21]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334520 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8270_, Q = \u_wb_gmac_rx.tWrData [22]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334519 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8189_, Q = \u_wb_gmac_rx.tWrData [23]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334518 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8549_, Q = \u_wb_gmac_rx.tWrData [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334517 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8477_, Q = \u_wb_gmac_rx.tWrData [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334516 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8406_, Q = \u_wb_gmac_rx.tWrData [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334515 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8325_, Q = \u_wb_gmac_rx.tWrData [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334514 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8270_, Q = \u_wb_gmac_rx.tWrData [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334513 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8189_, Q = \u_wb_gmac_rx.tWrData [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334512 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8113_, Q = \u_wb_gmac_rx.tWrData [8]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334511 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8051_, Q = \u_wb_gmac_rx.tWrData [9]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334510 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8715_, Q = \u_wb_gmac_rx.wbo_addr [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334509 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8713_, Q = \u_wb_gmac_rx.wbo_addr [10]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334508 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8711_, Q = \u_wb_gmac_rx.wbo_addr [11]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334507 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8709_, Q = \u_wb_gmac_rx.wbo_addr [12]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334506 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8707_, Q = \u_wb_gmac_rx.wbo_addr [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334505 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8705_, Q = \u_wb_gmac_rx.wbo_addr [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334504 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8703_, Q = \u_wb_gmac_rx.wbo_addr [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334503 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8701_, Q = \u_wb_gmac_rx.wbo_addr [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334502 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8699_, Q = \u_wb_gmac_rx.wbo_addr [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334501 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8697_, Q = \u_wb_gmac_rx.wbo_addr [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334500 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8695_, Q = \u_wb_gmac_rx.wbo_addr [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334499 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8693_, Q = \u_wb_gmac_rx.wbo_addr [8]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334498 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8691_, Q = \u_wb_gmac_rx.wbo_addr [9]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334496 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7979_, Q = \u_wb_gmac_rx.wbo_be [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334495 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7978_, Q = \u_wb_gmac_rx.wbo_be [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334493 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8676_, Q = \u_wb_gmac_rx.wbo_din [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334492 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8668_, Q = \u_wb_gmac_rx.wbo_din [10]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334491 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8661_, Q = \u_wb_gmac_rx.wbo_din [11]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334490 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8654_, Q = \u_wb_gmac_rx.wbo_din [12]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334489 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8647_, Q = \u_wb_gmac_rx.wbo_din [13]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334488 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8640_, Q = \u_wb_gmac_rx.wbo_din [14]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334487 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8633_, Q = \u_wb_gmac_rx.wbo_din [15]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334486 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8626_, Q = \u_wb_gmac_rx.wbo_din [16]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334485 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8621_, Q = \u_wb_gmac_rx.wbo_din [17]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334484 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8616_, Q = \u_wb_gmac_rx.wbo_din [18]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334483 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8611_, Q = \u_wb_gmac_rx.wbo_din [19]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334482 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8606_, Q = \u_wb_gmac_rx.wbo_din [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334481 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8598_, Q = \u_wb_gmac_rx.wbo_din [20]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334480 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8593_, Q = \u_wb_gmac_rx.wbo_din [21]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334479 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8588_, Q = \u_wb_gmac_rx.wbo_din [22]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334478 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8583_, Q = \u_wb_gmac_rx.wbo_din [23]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334471 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8554_, Q = \u_wb_gmac_rx.wbo_din [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334468 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8482_, Q = \u_wb_gmac_rx.wbo_din [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334467 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8411_, Q = \u_wb_gmac_rx.wbo_din [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334466 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8330_, Q = \u_wb_gmac_rx.wbo_din [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334465 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8275_, Q = \u_wb_gmac_rx.wbo_din [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334464 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8194_, Q = \u_wb_gmac_rx.wbo_din [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334463 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8119_, Q = \u_wb_gmac_rx.wbo_din [8]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334462 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n8058_, Q = \u_wb_gmac_rx.wbo_din [9]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334445 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7796_, Q = \u_wb_gmac_tx.mem_din [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334444 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7792_, Q = \u_wb_gmac_tx.mem_din [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334443 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7788_, Q = \u_wb_gmac_tx.mem_din [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334442 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7784_, Q = \u_wb_gmac_tx.mem_din [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334441 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7780_, Q = \u_wb_gmac_tx.mem_din [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334440 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7776_, Q = \u_wb_gmac_tx.mem_din [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334439 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7772_, Q = \u_wb_gmac_tx.mem_din [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334438 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7768_, Q = \u_wb_gmac_tx.mem_din [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334437 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7764_, Q = \u_wb_gmac_tx.mem_din [8]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334436 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[8], Q = \u_wb_gmac_tx.tWrData [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334435 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[18], Q = \u_wb_gmac_tx.tWrData [10]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334434 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[19], Q = \u_wb_gmac_tx.tWrData [11]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334433 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[20], Q = \u_wb_gmac_tx.tWrData [12]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334432 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[21], Q = \u_wb_gmac_tx.tWrData [13]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334431 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[22], Q = \u_wb_gmac_tx.tWrData [14]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334430 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[23], Q = \u_wb_gmac_tx.tWrData [15]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334429 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[24], Q = \u_wb_gmac_tx.tWrData [16]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334428 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[25], Q = \u_wb_gmac_tx.tWrData [17]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334427 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[26], Q = \u_wb_gmac_tx.tWrData [18]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334426 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[27], Q = \u_wb_gmac_tx.tWrData [19]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334425 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[9], Q = \u_wb_gmac_tx.tWrData [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334424 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[28], Q = \u_wb_gmac_tx.tWrData [20]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334423 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[29], Q = \u_wb_gmac_tx.tWrData [21]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334422 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[30], Q = \u_wb_gmac_tx.tWrData [22]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334421 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[31], Q = \u_wb_gmac_tx.tWrData [23]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334420 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[10], Q = \u_wb_gmac_tx.tWrData [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334419 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[11], Q = \u_wb_gmac_tx.tWrData [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334418 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[12], Q = \u_wb_gmac_tx.tWrData [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334417 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[13], Q = \u_wb_gmac_tx.tWrData [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334416 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[14], Q = \u_wb_gmac_tx.tWrData [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334415 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[15], Q = \u_wb_gmac_tx.tWrData [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334414 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[16], Q = \u_wb_gmac_tx.tWrData [8]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334413 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[17], Q = \u_wb_gmac_tx.tWrData [9]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334412 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7728_, Q = \u_wb_gmac_tx.wbo_addr [0]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334411 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7726_, Q = \u_wb_gmac_tx.wbo_addr [10]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334410 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7724_, Q = \u_wb_gmac_tx.wbo_addr [11]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334409 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7722_, Q = \u_wb_gmac_tx.wbo_addr [12]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334408 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7720_, Q = \u_wb_gmac_tx.wbo_addr [1]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334407 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7718_, Q = \u_wb_gmac_tx.wbo_addr [2]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334406 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7716_, Q = \u_wb_gmac_tx.wbo_addr [3]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334405 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7714_, Q = \u_wb_gmac_tx.wbo_addr [4]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334404 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7712_, Q = \u_wb_gmac_tx.wbo_addr [5]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334403 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7710_, Q = \u_wb_gmac_tx.wbo_addr [6]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334402 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7708_, Q = \u_wb_gmac_tx.wbo_addr [7]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334401 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7706_, Q = \u_wb_gmac_tx.wbo_addr [8]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334400 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n7704_, Q = \u_wb_gmac_tx.wbo_addr [9]).
Adding EN signal on $abc$334398$auto$blifparse.cc:362:parse_blif$334399 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n5512_, Q = \u_wb_gmac_tx.wbo_cyc).
[#visit=2780, #solve=0, #remove=0, time=0.31 sec.]

63.449. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~28 debug messages>

63.450. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 1797 unused cells and 1824 unused wires.
<suppressed ~1798 debug messages>

63.451. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

63.452. Executing ABC pass (technology mapping using ABC).

63.452.1. Summary of detected clock domains:
  93 cells in clk=\xtal_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  157 cells in clk=\xtal_clk, en={ }, arst=!\reset_n, srst={ }
  6372 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=!$abc$297632$lo6, srst={ }
  484 cells in clk=\phy_rx_clk, en={ }, arst={ }, srst={ }
  1828 cells in clk=\phy_rx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  1329 cells in clk=\phy_tx_clk, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }
  1918 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst={ }, srst={ }
  6926 cells in clk=\u_clkgen.u_appclk.mclk_div, en={ }, arst=!\u_clkgen.gen_resetn, srst={ }

  #logic partitions = 8

63.452.2. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 6766 gates and 7824 wires to a netlist network with 1057 inputs and 1496 outputs (dfl=2).

63.452.2.1. Executing ABC.
[Time = 2.39 sec.]

63.452.3. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div, asynchronously reset by !$abc$297632$lo6
Extracted 6340 gates and 6573 wires to a netlist network with 232 inputs and 845 outputs (dfl=2).

63.452.3.1. Executing ABC.
[Time = 2.29 sec.]

63.452.4. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \u_clkgen.u_appclk.mclk_div
Extracted 1918 gates and 2208 wires to a netlist network with 290 inputs and 1024 outputs (dfl=2).

63.452.4.1. Executing ABC.
[Time = 0.41 sec.]

63.452.5. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 1828 gates and 2188 wires to a netlist network with 359 inputs and 607 outputs (dfl=2).

63.452.5.1. Executing ABC.
[Time = 0.79 sec.]

63.452.6. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_tx_clk, asynchronously reset by !\u_clkgen.gen_resetn
Extracted 1329 gates and 1598 wires to a netlist network with 268 inputs and 205 outputs (dfl=2).

63.452.6.1. Executing ABC.
[Time = 0.47 sec.]

63.452.7. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \phy_rx_clk
Extracted 484 gates and 774 wires to a netlist network with 290 inputs and 484 outputs (dfl=2).

63.452.7.1. Executing ABC.
[Time = 0.20 sec.]

63.452.8. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !\reset_n
Extracted 157 gates and 208 wires to a netlist network with 50 inputs and 50 outputs (dfl=2).

63.452.8.1. Executing ABC.
[Time = 0.17 sec.]

63.452.9. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \xtal_clk, asynchronously reset by !$abc$383817$lo18
Extracted 92 gates and 164 wires to a netlist network with 72 inputs and 36 outputs (dfl=2).

63.452.9.1. Executing ABC.
[Time = 0.16 sec.]

63.453. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2780, #solve=0, #remove=0, time=0.40 sec.]

63.454. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~117 debug messages>

63.455. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 16 unused cells and 24839 unused wires.
<suppressed ~23 debug messages>

63.456. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2780, #solve=0, #remove=0, time=0.35 sec.]

63.457. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.458. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.459. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383044 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383043 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383042 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383041 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383040 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383039 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383038 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383037 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383036 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[0] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383035 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383034 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383033 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383032 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383031 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383030 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383029 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383028 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383027 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[10] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383026 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383025 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383024 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383023 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383022 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383021 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383020 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383019 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383018 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[11] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383017 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383016 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383015 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383014 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383013 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383012 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383011 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383010 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383009 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[12] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383008 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383007 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383006 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383005 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383004 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383003 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383002 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383001 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$383000 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[13] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382999 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382998 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382997 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382996 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382995 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382994 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382993 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382992 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382991 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[14] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382990 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382989 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382988 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382987 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382986 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382985 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382984 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382983 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382982 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[15] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382981 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382980 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382979 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382978 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382977 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382976 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382975 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382974 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382973 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[16] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382972 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382971 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382970 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382969 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382968 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382967 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382966 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382965 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382964 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[17] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382963 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382962 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382961 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382960 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382959 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382958 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382957 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382956 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382955 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[18] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382954 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382953 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382952 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382951 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382950 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382949 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382948 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382947 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382946 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[19] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382945 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382944 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382943 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382942 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382941 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382940 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382939 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382938 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382937 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[1] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382936 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382935 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382934 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382933 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382932 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382931 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382930 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382929 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382928 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[20] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382927 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382926 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382925 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382924 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382923 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382922 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382921 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382920 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382919 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[21] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382918 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382917 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382916 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382915 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382914 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382913 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382912 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382911 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382910 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[22] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382909 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382908 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382907 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382906 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382905 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382904 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382903 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382902 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382901 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[23] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382900 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382899 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382898 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382897 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382896 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382895 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382894 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382893 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382892 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[24] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382891 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382890 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382889 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382888 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382887 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382886 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382885 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382884 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382883 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[25] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382882 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382881 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382880 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382879 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382878 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382877 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382876 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382875 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382874 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[26] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382873 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382872 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382871 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382870 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382869 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382868 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382867 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382866 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382865 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[27] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382864 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382863 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382862 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382861 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382860 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382859 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382858 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382857 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382856 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[28] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382855 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382854 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382853 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382852 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382851 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382850 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382849 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382848 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382847 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[29] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382846 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382845 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382844 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382843 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382842 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382841 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382840 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382839 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382838 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[2] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382837 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382836 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382835 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382834 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382833 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382832 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382831 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382830 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382829 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[30] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382828 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382827 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382826 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382825 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382824 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382823 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382822 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382821 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382820 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[31] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382819 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382818 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382817 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382816 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382815 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382814 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382813 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382812 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382811 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[3] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382810 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382809 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382808 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382807 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382806 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382805 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382804 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382803 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382802 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[4] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382801 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382800 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382799 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382798 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382797 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382796 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382795 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382794 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382793 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[5] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382792 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382791 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382790 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382789 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382788 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382787 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382786 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382785 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382784 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[6] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382783 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382782 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382781 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382780 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382779 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382778 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382777 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382776 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382775 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[7] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382774 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382773 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382772 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382771 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382770 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382769 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382768 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382767 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382766 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[8] [8]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382765 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [0], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [0]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382764 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [1], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [1]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382763 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [2], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [2]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382762 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [3], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [3]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382761 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [4], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [4]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382760 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [5], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [5]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382759 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [6], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [6]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382758 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [7], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [7]).
Adding EN signal on $abc$382756$auto$blifparse.cc:362:parse_blif$382757 ($_DFF_P_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx2ap_rx_fsm_dt [8], Q = \u_eth_dut.u_mac_rxfifo.mem[9] [8]).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381367 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1445_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [0]).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381366 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1414_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [1]).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381365 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1383_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [2]).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381364 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1352_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [3]).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381363 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1319_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [4]).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381362 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1288_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [5]).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381361 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1257_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [6]).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381360 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1207_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_fsm_dt_reg [7]).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381359 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1157_, Q = \u_eth_dut.u_mac_core.U_tx_top.U_tx_fsm.tx_sts_fifo_underrun).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381358 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n6908_, Q = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg13.in_pulse).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381357 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1142_, Q = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg8.in_pulse).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381356 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1140_, Q = \u_eth_dut.u_mac_core.u_mii_intf.U_dble_reg9.in_pulse).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381355 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n898_, Q = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [0]).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381353 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1131_, Q = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [5]).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381352 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_txfifo.grey_rd_ptr [0], Q = \u_eth_dut.u_mac_txfifo.rd_ptr [1]).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381351 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1126_, Q = \u_eth_dut.u_mac_txfifo.rd_ptr [2]).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381350 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1123_, Q = \u_eth_dut.u_mac_txfifo.rd_ptr [3]).
Adding EN signal on $abc$381348$auto$blifparse.cc:362:parse_blif$381349 ($_DFF_PN0_) from module turbo8051 (D = $abc$381348$new_n1120_, Q = \u_eth_dut.u_mac_txfifo.rd_ptr [4]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379254 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$li062_li062, Q = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [4]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379253 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2391_, Q = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [5]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379251 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.crc_stat_reg, Q = \u_eth_dut.u_mac_core.rx_sts_crc_err_o).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379250 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.frm_length_err_reg, Q = \u_eth_dut.u_mac_core.rx_sts_frm_length_err_o).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379249 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.large_pkt_reg, Q = \u_eth_dut.u_mac_core.rx_sts_large_pkt_o).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379248 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.length_sz_mismatch, Q = \u_eth_dut.u_mac_core.rx_sts_len_mismatch_o).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379247 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.lengthfield_err_reg, Q = \u_eth_dut.u_mac_core.rx_sts_lengthfield_err_o).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379246 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rx_runt_pkt_reg, Q = \u_eth_dut.u_mac_core.rx_sts_runt_pkt_rcvd_o).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379245 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_mii_intf.rxd [0], Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [0]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379244 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_mii_intf.rxd [1], Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [1]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379243 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2376_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [2]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379242 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2374_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [3]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379241 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2369_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [4]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379240 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2367_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [5]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379239 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2363_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [6]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379238 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2360_, Q = \u_eth_dut.u_mac_core.u_mii_intf.mi2rx_rx_byte_in [7]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379237 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [0]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379236 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [1], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [1]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379235 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [2], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [2]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379234 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [3], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [3]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379233 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [4], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [4]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379232 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [5], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [5]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379231 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [6], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [6]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379230 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch0 [7], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [7]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379229 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [0]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379228 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [1], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [1]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379227 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [2], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [2]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379226 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [3], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [3]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379225 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [4], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [4]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379224 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [5], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [5]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379223 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [6], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [6]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379222 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch1 [7], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [7]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379221 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [0]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379220 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [1], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [1]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379219 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [2], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [2]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379218 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [3], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [3]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379217 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [4], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [4]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379216 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [5], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [5]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379215 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [6], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [6]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379214 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch2 [7], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [7]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379213 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [0], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [0]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379212 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [1], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [1]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379211 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [2], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [2]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379210 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [3], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [3]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379209 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [4], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [4]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379208 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [5], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [5]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379207 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [6], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [6]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379206 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch3 [7], Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.buf_latch4 [7]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379205 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2257_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [0]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379204 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2255_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [1]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379203 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2253_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [2]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379202 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2251_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [3]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379201 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2249_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [4]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379200 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2247_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [5]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379199 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2245_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [6]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379198 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2243_, Q = \u_eth_dut.u_mac_core.u_rx_top.u_rx_fsm.rcv_length_reg [7]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379197 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n1711_, Q = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [0]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379194 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_rxfifo.grey_wr_ptr [0], Q = \u_eth_dut.u_mac_rxfifo.wr_ptr [1]).
Adding EN signal on $abc$379191$auto$blifparse.cc:362:parse_blif$379193 ($_DFF_PN0_) from module turbo8051 (D = $abc$379191$new_n2211_, Q = \u_eth_dut.u_mac_rxfifo.wr_ptr [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377173 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[0], Q = $abc$282904$lo001).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377172 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[1], Q = $abc$282904$lo002).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377171 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[2], Q = $abc$282904$lo003).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377170 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[3], Q = $abc$282904$lo004).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377169 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[4], Q = $abc$282904$lo005).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377168 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[5], Q = $abc$282904$lo006).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377167 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[6], Q = $abc$282904$lo007).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377166 ($_DFF_P_) from module turbo8051 (D = $abc$282904$auto$memory_libmap.cc:1890:emit_port$145527[7], Q = $abc$282904$lo008).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377165 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[0] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377164 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[0] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377163 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[0] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377162 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[0] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377161 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[0] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377160 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[0] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377159 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[0] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377158 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[0] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377157 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[0] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377156 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[10] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377155 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[10] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377154 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[10] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377153 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[10] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377152 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[10] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377151 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[10] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377150 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[10] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377149 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[10] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377148 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[10] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377147 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[11] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377146 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[11] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377145 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[11] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377144 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[11] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377143 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[11] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377142 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[11] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377141 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[11] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377140 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[11] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377139 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[11] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377138 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[12] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377137 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[12] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377136 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[12] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377135 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[12] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377134 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[12] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377133 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[12] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377132 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[12] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377131 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[12] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377130 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[12] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377129 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[13] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377128 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[13] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377127 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[13] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377126 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[13] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377125 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[13] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377124 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[13] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377123 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[13] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377122 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[13] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377121 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[13] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377120 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[14] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377119 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[14] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377118 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[14] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377117 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[14] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377116 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[14] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377115 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[14] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377114 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[14] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377113 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[14] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377112 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[14] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377111 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[15] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377110 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[15] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377109 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[15] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377108 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[15] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377107 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[15] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377106 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[15] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377105 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[15] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377104 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[15] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377103 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[15] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377102 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[16] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377101 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[16] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377100 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[16] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377099 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[16] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377098 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[16] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377097 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[16] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377096 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[16] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377095 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[16] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377094 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[16] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377093 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[17] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377092 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[17] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377091 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[17] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377090 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[17] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377089 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[17] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377088 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[17] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377087 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[17] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377086 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[17] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377085 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[17] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377084 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[18] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377083 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[18] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377082 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[18] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377081 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[18] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377080 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[18] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377079 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[18] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377078 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[18] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377077 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[18] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377076 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[18] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377075 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[19] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377074 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[19] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377073 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[19] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377072 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[19] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377071 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[19] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377070 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[19] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377069 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[19] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377068 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[19] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377067 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[19] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377066 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[1] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377065 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[1] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377064 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[1] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377063 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[1] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377062 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[1] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377061 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[1] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377060 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[1] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377059 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[1] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377058 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[1] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377057 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[20] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377056 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[20] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377055 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[20] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377054 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[20] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377053 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[20] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377052 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[20] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377051 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[20] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377050 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[20] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377049 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[20] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377048 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[21] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377047 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[21] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377046 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[21] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377045 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[21] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377044 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[21] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377043 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[21] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377042 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[21] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377041 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[21] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377040 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[21] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377039 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[22] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377038 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[22] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377037 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[22] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377036 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[22] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377035 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[22] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377034 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[22] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377033 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[22] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377032 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[22] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377031 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[22] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377030 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[23] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377029 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[23] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377028 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[23] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377027 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[23] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377026 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[23] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377025 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[23] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377024 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[23] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377023 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[23] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377022 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[23] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377021 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[24] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377020 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[24] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377019 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[24] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377018 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[24] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377017 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[24] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377016 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[24] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377015 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[24] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377014 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[24] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377013 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[24] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377012 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[25] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377011 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[25] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377010 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[25] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377009 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[25] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377008 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[25] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377007 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[25] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377006 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[25] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377005 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[25] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377004 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[25] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377003 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[26] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377002 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[26] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377001 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[26] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$377000 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[26] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376999 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[26] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376998 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[26] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376997 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[26] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376996 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[26] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376995 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[26] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376994 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[27] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376993 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[27] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376992 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[27] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376991 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[27] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376990 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[27] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376989 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[27] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376988 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[27] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376987 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[27] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376986 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[27] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376985 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[28] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376984 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[28] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376983 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[28] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376982 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[28] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376981 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[28] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376980 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[28] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376979 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[28] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376978 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[28] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376977 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[28] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376976 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[29] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376975 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[29] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376974 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[29] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376973 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[29] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376972 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[29] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376971 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[29] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376970 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[29] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376969 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[29] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376968 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[29] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376967 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[2] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376966 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[2] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376965 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[2] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376964 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[2] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376963 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[2] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376962 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[2] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376961 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[2] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376960 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[2] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376959 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[2] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376958 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[30] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376957 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[30] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376956 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[30] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376955 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[30] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376954 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[30] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376953 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[30] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376952 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[30] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376951 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[30] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376950 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[30] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376949 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[31] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376948 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[31] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376947 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[31] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376946 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[31] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376945 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[31] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376944 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[31] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376943 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[31] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376942 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[31] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376941 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[31] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376940 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[3] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376939 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[3] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376938 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[3] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376937 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[3] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376936 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[3] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376935 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[3] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376934 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[3] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376933 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[3] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376932 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[3] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376931 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[4] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376930 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[4] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376929 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[4] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376928 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[4] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376927 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[4] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376926 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[4] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376925 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[4] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376924 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[4] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376923 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[4] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376922 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[5] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376921 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[5] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376920 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[5] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376919 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[5] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376918 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[5] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376917 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[5] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376916 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[5] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376915 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[5] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376914 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[5] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376913 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[6] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376912 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[6] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376911 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[6] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376910 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[6] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376909 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[6] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376908 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[6] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376907 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[6] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376906 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[6] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376905 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[6] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376904 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[7] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376903 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[7] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376902 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[7] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376901 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[7] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376900 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[7] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376899 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[7] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376898 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[7] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376897 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[7] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376896 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[7] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376895 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[8] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376894 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[8] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376893 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[8] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376892 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[8] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376891 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[8] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376890 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[8] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376889 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[8] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376888 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[8] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376887 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[8] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376886 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [0], Q = \u_eth_dut.u_mac_txfifo.mem[9] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376885 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [1], Q = \u_eth_dut.u_mac_txfifo.mem[9] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376884 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [2], Q = \u_eth_dut.u_mac_txfifo.mem[9] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376883 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [3], Q = \u_eth_dut.u_mac_txfifo.mem[9] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376882 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [4], Q = \u_eth_dut.u_mac_txfifo.mem[9] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376881 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [5], Q = \u_eth_dut.u_mac_txfifo.mem[9] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376880 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [6], Q = \u_eth_dut.u_mac_txfifo.mem[9] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376879 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [7], Q = \u_eth_dut.u_mac_txfifo.mem[9] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376878 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.mem_din [8], Q = \u_eth_dut.u_mac_txfifo.mem[9] [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376877 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[0] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376876 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[0] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376875 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[0] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376874 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[0] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376873 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[0] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376872 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[0] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376871 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[0] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376870 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[0] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376869 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[10] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376868 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[10] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376867 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[10] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376866 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[10] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376865 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[10] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376864 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[10] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376863 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[10] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376862 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[10] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376861 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[11] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376860 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[11] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376859 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[11] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376858 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[11] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376857 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[11] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376856 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[11] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376855 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[11] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376854 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[11] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376853 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[12] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376852 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[12] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376851 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[12] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376850 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[12] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376849 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[12] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376848 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[12] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376847 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[12] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376846 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[12] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376845 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[13] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376844 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[13] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376843 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[13] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376842 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[13] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376841 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[13] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376840 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[13] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376839 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[13] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376838 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[13] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376837 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[14] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376836 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[14] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376835 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[14] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376834 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[14] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376833 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[14] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376832 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[14] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376831 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[14] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376830 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[14] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376829 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[15] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376828 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[15] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376827 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[15] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376826 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[15] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376825 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[15] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376824 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[15] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376823 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[15] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376822 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[15] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376821 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[1] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376820 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[1] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376819 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[1] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376818 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[1] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376817 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[1] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376816 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[1] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376815 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[1] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376814 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[1] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376813 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[2] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376812 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[2] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376811 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[2] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376810 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[2] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376809 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[2] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376808 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[2] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376807 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[2] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376806 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[2] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376805 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[3] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376804 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[3] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376803 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[3] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376802 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[3] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376801 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[3] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376800 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[3] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376799 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[3] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376798 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[3] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376797 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[4] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376796 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[4] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376795 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[4] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376794 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[4] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376793 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[4] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376792 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[4] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376791 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[4] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376790 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[4] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376789 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[5] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376788 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[5] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376787 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[5] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376786 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[5] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376785 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[5] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376784 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[5] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376783 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[5] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376782 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[5] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376781 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[6] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376780 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[6] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376779 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[6] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376778 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[6] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376777 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[6] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376776 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[6] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376775 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[6] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376774 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[6] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376773 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[7] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376772 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[7] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376771 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[7] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376770 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[7] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376769 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[7] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376768 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[7] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376767 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[7] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376766 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[7] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376765 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[8] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376764 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[8] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376763 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[8] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376762 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[8] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376761 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[8] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376760 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[8] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376759 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[8] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376758 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[8] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376757 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [0], Q = \u_uart_core.u_rxfifo.mem[9] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376756 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [1], Q = \u_uart_core.u_rxfifo.mem[9] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376755 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [2], Q = \u_uart_core.u_rxfifo.mem[9] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376754 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [3], Q = \u_uart_core.u_rxfifo.mem[9] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376753 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [4], Q = \u_uart_core.u_rxfifo.mem[9] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376752 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [5], Q = \u_uart_core.u_rxfifo.mem[9] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376751 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [6], Q = \u_uart_core.u_rxfifo.mem[9] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376750 ($_DFF_P_) from module turbo8051 (D = \u_uart_core.u_rxfsm.fifo_data [7], Q = \u_uart_core.u_rxfifo.mem[9] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376749 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[0] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376748 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[0] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376747 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[0] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376746 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[0] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376745 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[0] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376744 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[0] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376743 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[0] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376742 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[0] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376741 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[10] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376740 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[10] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376739 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[10] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376738 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[10] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376737 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[10] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376736 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[10] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376735 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[10] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376734 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[10] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376733 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[11] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376732 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[11] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376731 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[11] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376730 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[11] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376729 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[11] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376728 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[11] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376727 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[11] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376726 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[11] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376725 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[12] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376724 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[12] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376723 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[12] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376722 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[12] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376721 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[12] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376720 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[12] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376719 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[12] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376718 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[12] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376717 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[13] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376716 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[13] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376715 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[13] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376714 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[13] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376713 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[13] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376712 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[13] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376711 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[13] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376710 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[13] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376709 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[14] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376708 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[14] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376707 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[14] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376706 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[14] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376705 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[14] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376704 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[14] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376703 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[14] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376702 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[14] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376701 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[15] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376700 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[15] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376699 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[15] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376698 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[15] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376697 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[15] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376696 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[15] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376695 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[15] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376694 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[15] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376693 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[1] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376692 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[1] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376691 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[1] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376690 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[1] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376689 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[1] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376688 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[1] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376687 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[1] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376686 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[1] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376685 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[2] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376684 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[2] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376683 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[2] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376682 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[2] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376681 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[2] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376680 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[2] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376679 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[2] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376678 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[2] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376677 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[3] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376676 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[3] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376675 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[3] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376674 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[3] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376673 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[3] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376672 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[3] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376671 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[3] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376670 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[3] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376669 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[4] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376668 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[4] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376667 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[4] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376666 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[4] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376665 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[4] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376664 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[4] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376663 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[4] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376662 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[4] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376661 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[5] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376660 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[5] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376659 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[5] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376658 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[5] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376657 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[5] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376656 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[5] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376655 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[5] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376654 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[5] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376653 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[6] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376652 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[6] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376651 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[6] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376650 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[6] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376649 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[6] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376648 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[6] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376647 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[6] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376646 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[6] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376645 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[7] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376644 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[7] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376643 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[7] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376642 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[7] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376641 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[7] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376640 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[7] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376639 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[7] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376638 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[7] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376637 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[8] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376636 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[8] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376635 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[8] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376634 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[8] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376633 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[8] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376632 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[8] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376631 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[8] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376630 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[8] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376629 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3876_, Q = \u_uart_core.u_txfifo.mem[9] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376628 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3840_, Q = \u_uart_core.u_txfifo.mem[9] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376627 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3804_, Q = \u_uart_core.u_txfifo.mem[9] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376626 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3768_, Q = \u_uart_core.u_txfifo.mem[9] [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376625 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3732_, Q = \u_uart_core.u_txfifo.mem[9] [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376624 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3696_, Q = \u_uart_core.u_txfifo.mem[9] [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376623 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3660_, Q = \u_uart_core.u_txfifo.mem[9] [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376622 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3624_, Q = \u_uart_core.u_txfifo.mem[9] [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376621 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_rx.wbo_taddr [0], Q = \u_wb_crossbar.master_mx_id[0] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376620 ($_DFF_P_) from module turbo8051 (D = \u_wb_gmac_tx.wbo_be [3], Q = \u_wb_crossbar.master_mx_id[1] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376619 ($_DFF_P_) from module turbo8051 (D = \ext_reg_tid [0], Q = \u_wb_crossbar.master_mx_id[2] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376618 ($_DFF_P_) from module turbo8051 (D = \ext_reg_tid [1], Q = \u_wb_crossbar.master_mx_id[2] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376617 ($_DFF_P_) from module turbo8051 (D = \ext_reg_tid [2], Q = \u_wb_crossbar.master_mx_id[2] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376616 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3584_, Q = \u_wb_crossbar.master_mx_id[3] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376615 ($_DFF_P_) from module turbo8051 (D = $abc$297569$li1_li1, Q = \u_wb_crossbar.master_mx_id[3] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376614 ($_DFF_P_) from module turbo8051 (D = $abc$297569$li2_li2, Q = \u_wb_crossbar.master_mx_id[3] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376608 ($_DFF_P_) from module turbo8051 (D = $abc$383817$new_n195_, Q = \u_wb_crossbar.slave_mx_id[1] [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376607 ($_DFF_P_) from module turbo8051 (D = $abc$383817$new_n187_, Q = \u_wb_crossbar.slave_mx_id[2] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376606 ($_DFF_P_) from module turbo8051 (D = $abc$383817$new_n185_, Q = \u_wb_crossbar.slave_mx_id[2] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376605 ($_DFF_P_) from module turbo8051 (D = $abc$383817$new_n181_, Q = \u_wb_crossbar.slave_mx_id[3] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376604 ($_DFF_P_) from module turbo8051 (D = $abc$383817$new_n179_, Q = \u_wb_crossbar.slave_mx_id[3] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376603 ($_DFF_P_) from module turbo8051 (D = $abc$383817$new_n174_, Q = \u_wb_crossbar.slave_mx_id[4] [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376602 ($_DFF_P_) from module turbo8051 (D = $abc$383817$new_n172_, Q = \u_wb_crossbar.slave_mx_id[4] [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376601 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3580_, Q = \u_wb_gmac_tx.cnt [0]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376600 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3578_, Q = \u_wb_gmac_tx.cnt [11]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376599 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3576_, Q = \u_wb_gmac_tx.cnt [13]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376598 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3574_, Q = \u_wb_gmac_tx.cnt [14]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376597 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3572_, Q = \u_wb_gmac_tx.cnt [1]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376596 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3570_, Q = \u_wb_gmac_tx.cnt [2]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376595 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3568_, Q = \u_wb_gmac_tx.cnt [3]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376594 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3566_, Q = \u_wb_gmac_tx.cnt [4]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376593 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3564_, Q = \u_wb_gmac_tx.cnt [5]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376592 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3562_, Q = \u_wb_gmac_tx.cnt [6]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376591 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3560_, Q = \u_wb_gmac_tx.cnt [7]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376590 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3558_, Q = \u_wb_gmac_tx.cnt [8]).
Adding EN signal on $abc$376588$auto$blifparse.cc:362:parse_blif$376589 ($_DFF_P_) from module turbo8051 (D = $abc$376588$new_n3556_, Q = \u_wb_gmac_tx.cnt [9]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370044 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$li299_li299, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370033 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6263_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370021 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$li501_li501, Q = \u_8051_core.oc8051_decoder1.op [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370020 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$li502_li502, Q = \u_8051_core.oc8051_decoder1.op [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370019 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$li503_li503, Q = \u_8051_core.oc8051_decoder1.op [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370018 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$li504_li504, Q = \u_8051_core.oc8051_decoder1.op [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370017 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$li505_li505, Q = \u_8051_core.oc8051_decoder1.op [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370016 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$li506_li506, Q = \u_8051_core.oc8051_decoder1.op [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370015 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$li507_li507, Q = \u_8051_core.oc8051_decoder1.op [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370014 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$li508_li508, Q = \u_8051_core.oc8051_decoder1.op [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370013 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370012 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370011 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370010 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370009 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370008 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370007 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370006 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[0] [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370005 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370004 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370003 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370002 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370001 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$370000 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369999 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369998 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[1] [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369997 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369996 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369995 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369994 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369993 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369992 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369991 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369990 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[2] [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369989 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369988 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369987 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369986 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369985 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369984 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369983 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369982 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[3] [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369981 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369980 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369979 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369978 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369977 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369976 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369975 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369974 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[4] [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369973 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369972 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369971 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369970 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369969 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369968 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369967 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369966 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[5] [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369965 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369964 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369963 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369962 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369961 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369960 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369959 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369958 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[6] [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369957 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369956 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369955 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369954 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369953 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369952 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369951 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369950 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_indi_addr1.buff[7] [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369949 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [0], Q = \u_8051_core.oc8051_memory_interface1.cdata [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369948 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [1], Q = \u_8051_core.oc8051_memory_interface1.cdata [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369947 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [2], Q = \u_8051_core.oc8051_memory_interface1.cdata [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369946 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [3], Q = \u_8051_core.oc8051_memory_interface1.cdata [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369945 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [4], Q = \u_8051_core.oc8051_memory_interface1.cdata [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369944 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [5], Q = \u_8051_core.oc8051_memory_interface1.cdata [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369943 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [6], Q = \u_8051_core.oc8051_memory_interface1.cdata [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369942 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [7], Q = \u_8051_core.oc8051_memory_interface1.cdata [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369941 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6075_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [10]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369940 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6073_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [11]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369939 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6071_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [12]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369938 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6069_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [13]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369937 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6067_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [14]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369936 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6065_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [15]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369935 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6063_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [8]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369934 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6061_, Q = \u_8051_core.oc8051_memory_interface1.dadr_ot [9]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369933 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6058_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369932 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6050_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369931 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6042_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369930 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6034_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369929 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6026_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369928 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6018_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369927 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6010_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369926 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n6002_, Q = \u_8051_core.oc8051_memory_interface1.ddat_ir [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369925 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n3757_, Q = \u_8051_core.oc8051_memory_interface1.dmem_wait).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369924 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [2], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [10]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369923 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [3], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [11]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369922 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [4], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [12]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369921 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [0], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [8]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369920 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [1], Q = \u_8051_core.oc8051_memory_interface1.iadr_t [9]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369919 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [0], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369918 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [10], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [10]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369917 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [11], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [11]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369916 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [12], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [12]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369915 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [13], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [13]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369914 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [14], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [14]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369913 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [15], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [15]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369912 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [16], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [16]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369911 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [17], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [17]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369910 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [18], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [18]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369909 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [19], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [19]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369908 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [1], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369907 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [20], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [20]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369906 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [21], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [21]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369905 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [22], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [22]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369904 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [23], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [23]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369903 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [24], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [24]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369902 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [25], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [25]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369901 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [26], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [26]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369900 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [27], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [27]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369899 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [28], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [28]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369898 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [29], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [29]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369897 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [2], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369896 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [30], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [30]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369895 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [31], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [31]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369894 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [3], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369893 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [4], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369892 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [5], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369891 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [6], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369890 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [7], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369889 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [8], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [8]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369888 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.idat_i [9], Q = \u_8051_core.oc8051_memory_interface1.idat_cur [9]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369887 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [0], Q = \u_8051_core.oc8051_memory_interface1.idat_old [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369886 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [10], Q = \u_8051_core.oc8051_memory_interface1.idat_old [10]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369885 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [11], Q = \u_8051_core.oc8051_memory_interface1.idat_old [11]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369884 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [12], Q = \u_8051_core.oc8051_memory_interface1.idat_old [12]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369883 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [13], Q = \u_8051_core.oc8051_memory_interface1.idat_old [13]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369882 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [14], Q = \u_8051_core.oc8051_memory_interface1.idat_old [14]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369881 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [15], Q = \u_8051_core.oc8051_memory_interface1.idat_old [15]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369880 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [16], Q = \u_8051_core.oc8051_memory_interface1.idat_old [16]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369879 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [17], Q = \u_8051_core.oc8051_memory_interface1.idat_old [17]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369878 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [18], Q = \u_8051_core.oc8051_memory_interface1.idat_old [18]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369877 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [19], Q = \u_8051_core.oc8051_memory_interface1.idat_old [19]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369876 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [1], Q = \u_8051_core.oc8051_memory_interface1.idat_old [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369875 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [20], Q = \u_8051_core.oc8051_memory_interface1.idat_old [20]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369874 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [21], Q = \u_8051_core.oc8051_memory_interface1.idat_old [21]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369873 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [22], Q = \u_8051_core.oc8051_memory_interface1.idat_old [22]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369872 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [23], Q = \u_8051_core.oc8051_memory_interface1.idat_old [23]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369871 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [24], Q = \u_8051_core.oc8051_memory_interface1.idat_old [24]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369870 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [25], Q = \u_8051_core.oc8051_memory_interface1.idat_old [25]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369869 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [26], Q = \u_8051_core.oc8051_memory_interface1.idat_old [26]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369868 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [27], Q = \u_8051_core.oc8051_memory_interface1.idat_old [27]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369867 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [28], Q = \u_8051_core.oc8051_memory_interface1.idat_old [28]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369866 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [29], Q = \u_8051_core.oc8051_memory_interface1.idat_old [29]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369865 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [2], Q = \u_8051_core.oc8051_memory_interface1.idat_old [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369864 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [30], Q = \u_8051_core.oc8051_memory_interface1.idat_old [30]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369863 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [31], Q = \u_8051_core.oc8051_memory_interface1.idat_old [31]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369862 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [3], Q = \u_8051_core.oc8051_memory_interface1.idat_old [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369861 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [4], Q = \u_8051_core.oc8051_memory_interface1.idat_old [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369860 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [5], Q = \u_8051_core.oc8051_memory_interface1.idat_old [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369859 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [6], Q = \u_8051_core.oc8051_memory_interface1.idat_old [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369858 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [7], Q = \u_8051_core.oc8051_memory_interface1.idat_old [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369857 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [8], Q = \u_8051_core.oc8051_memory_interface1.idat_old [8]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369856 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_memory_interface1.idat_cur [9], Q = \u_8051_core.oc8051_memory_interface1.idat_old [9]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369855 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n5916_, Q = \u_8051_core.oc8051_memory_interface1.pc [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369854 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n5912_, Q = \u_8051_core.oc8051_memory_interface1.pc [15]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369853 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n5772_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369851 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n5749_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [11]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369849 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n5721_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369848 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n5712_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [8]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369847 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n5695_, Q = \u_8051_core.oc8051_memory_interface1.pc_buf [9]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369845 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n5215_, Q = \u_8051_core.oc8051_sfr1.dat0 [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369842 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n5013_, Q = \u_8051_core.oc8051_sfr1.dat0 [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369840 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4904_, Q = \u_8051_core.oc8051_sfr1.dat0 [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369837 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.desCy, Q = \u_8051_core.oc8051_sfr1.oc8051_b_register.data_out [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369836 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [0], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369835 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [1], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369834 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [2], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369833 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [3], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369832 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [4], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369831 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [5], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369830 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [6], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369829 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des2 [7], Q = \u_8051_core.oc8051_sfr1.oc8051_dptr1.data_hi [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369826 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4469_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369825 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4597_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369824 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4592_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369823 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4587_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.int_vec [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369821 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4560_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369820 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4548_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369819 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4533_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[0] [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369818 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4525_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369817 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4512_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369816 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4489_, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.isrc[1] [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369815 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$li070_li070, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tcon_s [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369814 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$li069_li069, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tr0).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369813 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$li068_li068, Q = \u_8051_core.oc8051_sfr1.oc8051_int1.tr1).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369812 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4417_, Q = \u_8051_core.oc8051_sfr1.oc8051_psw1.data [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369810 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4393_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369809 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4390_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369805 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4368_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th0 [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369804 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4338_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369803 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4331_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.th1 [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369799 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4289_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369798 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4285_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369797 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4280_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369796 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4275_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369795 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4270_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369794 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4265_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369793 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4260_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369792 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4254_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl0 [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369791 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4231_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369790 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4227_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369789 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4222_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369788 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4217_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369787 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4212_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369786 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4202_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369785 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4197_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369784 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4191_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tl1 [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369783 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369782 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369781 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369780 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369779 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369778 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369777 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369776 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_sfr1.oc8051_tc1.tmod [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369775 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369774 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369773 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369772 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369771 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369770 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369769 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369768 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2h [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369767 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [0], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369766 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [1], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369765 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [2], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369764 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [3], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369763 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [4], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369762 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [5], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369761 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [6], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369760 ($_DFF_PN0_) from module turbo8051 (D = \u_8051_core.oc8051_alu1.des1 [7], Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.rcap2l [7]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369759 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4135_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tf2).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369758 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4055_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369757 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4049_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369756 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4043_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369755 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4037_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369754 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4031_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369753 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4025_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.th2 [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369752 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4017_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [0]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369751 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4010_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [1]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369750 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n4004_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [2]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369749 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n3998_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [3]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369748 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n3992_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [4]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369747 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n3986_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [5]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369746 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n3980_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [6]).
Adding EN signal on $abc$369744$auto$blifparse.cc:362:parse_blif$369745 ($_DFF_PN0_) from module turbo8051 (D = $abc$369744$new_n3974_, Q = \u_8051_core.oc8051_sfr1.oc8051_tc21.tl2 [7]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362852 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n10725_, Q = $abc$299689$lo0).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362819 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n10392_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [10]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362818 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n10371_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [12]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362817 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n10348_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [13]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362815 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n10303_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [15]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362814 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n10279_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [22]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362813 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n10266_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [23]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362812 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n10253_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362811 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n10228_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [8]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362810 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n10208_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [9]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362747 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$li637_li637, Q = \u_uart_core.u_rxfifo.grey_rd_ptr [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362687 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9245_, Q = $abc$305859$lo011).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362686 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.so_reg [7], Q = \spi_so).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362685 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [2], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [12]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362684 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [3], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [13]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362683 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [4], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [14]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362682 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [5], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [15]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362681 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [6], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [16]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362680 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [7], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [17]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362679 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [8], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [18]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362678 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [9], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [19]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362677 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [10], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [20]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362676 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [11], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [21]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362675 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [22]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362674 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [23]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362673 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [24]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362672 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out, Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_desc_data [25]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362671 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [10], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [10]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362670 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [11], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [11]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362669 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [2], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362668 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [3], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362667 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [4], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362666 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [5], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [5]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362665 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [6], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [6]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362664 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [7], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [7]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362663 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [8], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [8]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362662 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.m_g_dpath_ctrl.g_rx_mem_addr_int [9], Q = \u_eth_dut.m_g_dpath_ctrl.g_rx_saddr [9]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362661 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n5339_, Q = \u_eth_dut.u_eth_parser.pkt_len [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362660 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9210_, Q = \u_eth_dut.u_eth_parser.pkt_len [10]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362659 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9208_, Q = \u_eth_dut.u_eth_parser.pkt_len [11]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362658 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9205_, Q = \u_eth_dut.u_eth_parser.pkt_len [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362657 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9202_, Q = \u_eth_dut.u_eth_parser.pkt_len [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362656 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9200_, Q = \u_eth_dut.u_eth_parser.pkt_len [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362655 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9198_, Q = \u_eth_dut.u_eth_parser.pkt_len [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362654 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9196_, Q = \u_eth_dut.u_eth_parser.pkt_len [5]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362653 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9194_, Q = \u_eth_dut.u_eth_parser.pkt_len [6]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362652 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9192_, Q = \u_eth_dut.u_eth_parser.pkt_len [7]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362651 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9190_, Q = \u_eth_dut.u_eth_parser.pkt_len [8]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362650 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9188_, Q = \u_eth_dut.u_eth_parser.pkt_len [9]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362649 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9179_, Q = \u_eth_dut.u_eth_parser.pkt_status [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362648 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9176_, Q = \u_eth_dut.u_eth_parser.pkt_status [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362647 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9173_, Q = \u_eth_dut.u_eth_parser.pkt_status [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362646 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9170_, Q = \u_eth_dut.u_eth_parser.pkt_status [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362645 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9167_, Q = \u_eth_dut.u_eth_parser.pkt_status [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362644 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9164_, Q = \u_eth_dut.u_eth_parser.pkt_status [5]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362643 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n9162_, Q = \u_eth_dut.u_eth_parser.udpf).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362642 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362641 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362640 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362639 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362638 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362637 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362636 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362635 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362634 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362633 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362632 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362631 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362630 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362629 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362628 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362627 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params_rx_en_reg.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362626 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362625 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362624 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362623 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362622 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362621 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362620 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362619 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362618 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362617 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_rx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362616 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1944_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362615 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1942_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362614 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1940_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362613 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1938_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362612 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1936_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362611 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1934_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362610 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1932_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362609 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1930_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362608 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1928_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362607 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1926_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.m_tx_qbase_addr_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362606 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8548_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362605 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362604 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8545_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362603 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362602 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362601 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362600 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362599 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_mode_reg.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362598 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362597 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362596 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362595 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362594 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362593 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362592 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362591 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362590 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362589 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362588 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362587 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362586 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362585 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362584 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362583 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362582 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1956_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362581 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1954_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362580 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1952_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362579 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1950_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362578 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1948_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362577 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1946_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362576 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1944_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362575 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1942_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362574 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1940_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362573 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1938_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362572 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1936_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362571 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1934_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362570 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1932_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362569 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1930_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362568 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1928_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362567 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1926_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_4.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362566 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362565 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362564 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362563 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362562 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362561 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362560 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362559 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_5.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362558 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362557 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362556 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362555 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362554 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362553 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362552 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362551 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mac_sa_reg_6.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362550 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362549 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362548 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362547 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362546 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362545 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362544 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362543 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362542 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362541 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362540 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362539 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362538 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362537 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362536 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362535 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.max_pkt_sz_reg1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362534 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362533 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362532 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362531 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362530 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362529 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362528 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362527 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362526 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362525 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362524 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362523 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362522 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362521 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362520 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362519 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362518 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1956_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362517 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1954_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362516 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1952_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362515 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1950_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362514 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1948_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362513 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1946_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362512 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1944_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362511 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1942_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362510 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1940_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362509 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1938_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362508 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1936_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362507 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1934_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362506 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1932_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362505 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1930_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362504 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1928_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.mdio_cmd_reg_4.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362503 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8973_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362501 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8918_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [16]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362500 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8907_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [17]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362499 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8896_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [18]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362498 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8885_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [19]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362497 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8874_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362496 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8851_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [20]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362495 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8840_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [21]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362494 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8827_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [24]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362493 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8817_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [25]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362492 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8807_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [26]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362491 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8797_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [27]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362490 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8787_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [28]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362489 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8777_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [29]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362487 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8741_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [30]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362486 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8731_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [31]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362485 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8720_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362484 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8699_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [5]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362483 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8677_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [6]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362482 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8654_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.reg_rdata [7]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362481 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362480 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362479 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362478 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362477 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362476 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362475 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362474 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362473 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362472 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362471 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362470 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362469 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362468 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362467 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362466 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362465 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1956_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362464 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1954_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362463 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1952_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362462 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1950_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362461 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1948_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362460 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1946_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362459 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1944_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362458 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1942_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362457 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1940_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362456 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1938_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362455 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1936_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362454 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1934_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362453 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1932_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362452 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1930_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362451 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1928_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362450 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1926_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_ip_sa_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362449 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362448 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362447 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362446 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362445 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362444 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362443 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362442 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362441 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362440 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362439 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362438 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362437 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362436 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362435 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362434 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362433 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1956_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362432 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1954_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362431 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1952_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362430 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1950_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362429 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1948_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362428 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1946_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362427 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1944_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362426 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1942_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_cntrl_reg_3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362425 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8548_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362424 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[1].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362423 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8545_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362422 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[3].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362421 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[4].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362420 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[5].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362419 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[6].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362418 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_core.u_cfg_mgmt.dfl_params1_en_reg.gen_bit_reg[7].u_bit_reg.data_in, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_mac_filter_0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362417 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1988_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362416 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1968_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [10]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362415 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1966_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [11]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362414 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1964_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [12]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362413 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1962_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [13]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362412 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1960_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [14]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362411 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1958_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [15]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362410 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1986_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362409 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1984_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362408 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1982_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362407 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1980_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362406 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1978_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [5]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362405 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1976_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [6]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362404 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1974_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [7]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362403 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1972_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [8]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362402 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n1970_, Q = \u_eth_dut.u_mac_core.u_cfg_mgmt.u_stat_rx_good_frm.reg_trig_cntr [9]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362401 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n5299_, Q = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362400 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$li290_li290, Q = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362399 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$li289_li289, Q = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362398 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_rxfifo.grey_rd_ptr [0], Q = \u_eth_dut.u_mac_rxfifo.rd_ptr [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362397 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8500_, Q = \u_eth_dut.u_mac_rxfifo.rd_ptr [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362395 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n5402_, Q = \u_eth_dut.u_mac_txfifo.grey_wr_ptr [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362392 ($_DFF_PN0_) from module turbo8051 (D = \u_eth_dut.u_mac_txfifo.grey_wr_ptr [0], Q = \u_eth_dut.u_mac_txfifo.wr_ptr [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362391 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8478_, Q = \u_eth_dut.u_mac_txfifo.wr_ptr [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362389 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8470_, Q = \u_spi_core.u_cfg.reg_rdata [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362388 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8467_, Q = \u_spi_core.u_cfg.reg_rdata [10]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362387 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8464_, Q = \u_spi_core.u_cfg.reg_rdata [11]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362386 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8461_, Q = \u_spi_core.u_cfg.reg_rdata [12]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362385 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8458_, Q = \u_spi_core.u_cfg.reg_rdata [13]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362384 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8455_, Q = \u_spi_core.u_cfg.reg_rdata [14]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362383 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8452_, Q = \u_spi_core.u_cfg.reg_rdata [15]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362382 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8449_, Q = \u_spi_core.u_cfg.reg_rdata [16]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362381 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8446_, Q = \u_spi_core.u_cfg.reg_rdata [17]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362380 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8443_, Q = \u_spi_core.u_cfg.reg_rdata [18]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362379 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8440_, Q = \u_spi_core.u_cfg.reg_rdata [19]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362378 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8437_, Q = \u_spi_core.u_cfg.reg_rdata [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362377 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8434_, Q = \u_spi_core.u_cfg.reg_rdata [20]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362376 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8431_, Q = \u_spi_core.u_cfg.reg_rdata [21]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362375 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8428_, Q = \u_spi_core.u_cfg.reg_rdata [22]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362374 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8425_, Q = \u_spi_core.u_cfg.reg_rdata [23]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362373 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8422_, Q = \u_spi_core.u_cfg.reg_rdata [24]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362372 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8418_, Q = \u_spi_core.u_cfg.reg_rdata [25]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362371 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8414_, Q = \u_spi_core.u_cfg.reg_rdata [26]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362370 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8410_, Q = \u_spi_core.u_cfg.reg_rdata [27]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362369 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8406_, Q = \u_spi_core.u_cfg.reg_rdata [28]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362368 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8402_, Q = \u_spi_core.u_cfg.reg_rdata [29]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362367 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8398_, Q = \u_spi_core.u_cfg.reg_rdata [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362366 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8395_, Q = \u_spi_core.u_cfg.reg_rdata [30]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362365 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8391_, Q = \u_spi_core.u_cfg.reg_rdata [31]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362364 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8388_, Q = \u_spi_core.u_cfg.reg_rdata [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362363 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8385_, Q = \u_spi_core.u_cfg.reg_rdata [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362362 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8382_, Q = \u_spi_core.u_cfg.reg_rdata [5]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362361 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8379_, Q = \u_spi_core.u_cfg.reg_rdata [6]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362360 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8376_, Q = \u_spi_core.u_cfg.reg_rdata [7]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362359 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8373_, Q = \u_spi_core.u_cfg.reg_rdata [8]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362358 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8370_, Q = \u_spi_core.u_cfg.reg_rdata [9]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362357 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2125_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362356 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2123_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362355 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2121_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362354 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2119_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362353 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2117_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362352 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2115_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362351 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2113_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362350 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2111_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362349 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2109_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362348 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2107_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362347 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2105_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362346 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2103_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362345 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2101_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362344 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2099_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362343 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2097_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362342 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2095_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362341 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2093_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362340 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2091_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362339 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2089_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362338 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2087_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362337 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2085_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362336 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2083_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362335 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2081_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362334 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2079_, Q = \u_spi_core.u_cfg.u_spi_ctrl_be2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362333 ($_DFF_PN0_) from module turbo8051 (D = $abc$305859$flatten\u_spi_core.\u_cfg.\u_spi_ctrl_req.$0\data_out[0:0], Q = \u_spi_core.u_cfg.u_spi_ctrl_req.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362332 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2125_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362331 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2123_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362330 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2121_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362329 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2119_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362328 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2117_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362327 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2115_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362326 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2113_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362325 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2111_, Q = \u_spi_core.u_cfg.u_spi_din_be0.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362324 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2109_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362323 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2107_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362322 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2105_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362321 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2103_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362320 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2101_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362319 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2099_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362318 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2097_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362317 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2095_, Q = \u_spi_core.u_cfg.u_spi_din_be1.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362316 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2093_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362315 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2091_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362314 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2089_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362313 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2087_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362312 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2085_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362311 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2083_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362310 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2081_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362309 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2079_, Q = \u_spi_core.u_cfg.u_spi_din_be2.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362308 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2077_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362307 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2075_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362306 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2073_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362305 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2071_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362304 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2069_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362303 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2067_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[5].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362302 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2065_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[6].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362301 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2063_, Q = \u_spi_core.u_cfg.u_spi_din_be3.gen_bit_reg[7].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362300 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8250_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362299 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8269_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [10]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362298 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8262_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [11]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362297 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8260_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [12]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362296 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8258_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [13]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362295 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8256_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [14]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362294 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8254_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [15]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362293 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8250_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [16]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362292 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8248_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [17]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362291 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8269_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [18]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362290 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8262_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [19]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362289 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8248_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362288 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8260_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [20]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362287 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8258_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [21]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362286 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8256_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [22]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362285 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8254_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [23]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362284 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8250_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [24]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362283 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8248_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [25]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362282 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8269_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [26]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362281 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8262_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [27]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362280 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8260_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [28]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362279 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8258_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [29]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362278 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8269_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362277 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8256_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [30]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362276 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8254_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [31]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362275 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8262_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362274 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8260_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362273 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8258_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [5]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362272 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8256_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [6]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362271 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8254_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [7]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362270 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8250_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [8]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362269 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8248_, Q = \u_spi_core.u_spi_ctrl.cfg_dataout [9]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362268 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8235_, Q = \u_spi_core.u_spi_ctrl.shift_enb).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362267 ($_DFF_PN0_) from module turbo8051 (D = \spi_si, Q = \u_spi_core.u_spi_if.si_reg [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362266 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [0], Q = \u_spi_core.u_spi_if.si_reg [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362265 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [1], Q = \u_spi_core.u_spi_if.si_reg [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362264 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [2], Q = \u_spi_core.u_spi_if.si_reg [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362263 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [3], Q = \u_spi_core.u_spi_if.si_reg [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362262 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [4], Q = \u_spi_core.u_spi_if.si_reg [5]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362261 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [5], Q = \u_spi_core.u_spi_if.si_reg [6]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362260 ($_DFF_PN0_) from module turbo8051 (D = \u_spi_core.u_spi_if.si_reg [6], Q = \u_spi_core.u_spi_if.si_reg [7]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362259 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8211_, Q = \u_spi_core.u_spi_if.so_reg [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362252 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8132_, Q = \u_uart_core.u_cfg.reg_rdata [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362251 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8130_, Q = \u_uart_core.u_cfg.reg_rdata [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362250 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8128_, Q = \u_uart_core.u_cfg.reg_rdata [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362247 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8115_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[0].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362246 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8113_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[1].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362245 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8111_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[2].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362244 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2033_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[3].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362243 ($_DFF_PN0_) from module turbo8051 (D = $abc$281166$new_n2031_, Q = \u_uart_core.u_cfg.u_uart_ctrl_be0.gen_bit_reg[4].u_bit_reg.data_out).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362242 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n5296_, Q = \u_uart_core.u_rxfifo.grey_rd_ptr [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362240 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8092_, Q = \u_uart_core.u_rxfifo.grey_rd_ptr [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362239 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n5398_, Q = \u_uart_core.u_rxfifo.grey_wr_ptr [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362238 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$li128_li128, Q = \u_uart_core.u_rxfifo.grey_wr_ptr [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362237 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$li127_li127, Q = \u_uart_core.u_rxfifo.grey_wr_ptr [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362236 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfifo.grey_rd_ptr [0], Q = \u_uart_core.u_rxfifo.rd_ptr [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362235 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8082_, Q = \u_uart_core.u_rxfifo.rd_ptr [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362234 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfifo.grey_wr_ptr [0], Q = \u_uart_core.u_rxfifo.wr_ptr [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362233 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n8078_, Q = \u_uart_core.u_rxfifo.wr_ptr [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362231 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_si_sync.in_data_3s, Q = \u_uart_core.u_rxfsm.fifo_data [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362230 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_si_sync.in_data_3s, Q = \u_uart_core.u_rxfsm.fifo_data [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362229 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_si_sync.in_data_3s, Q = \u_uart_core.u_rxfsm.fifo_data [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362228 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_si_sync.in_data_3s, Q = \u_uart_core.u_rxfsm.fifo_data [6]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362227 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfsm.offset [0], Q = \u_uart_core.u_rxfsm.rxpos [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362226 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfsm.offset [1], Q = \u_uart_core.u_rxfsm.rxpos [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362225 ($_DFF_PN0_) from module turbo8051 (D = \u_uart_core.u_rxfsm.offset [2], Q = \u_uart_core.u_rxfsm.rxpos [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362224 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n5371_, Q = \u_uart_core.u_rxfsm.rxpos [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362223 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7962_, Q = \u_uart_core.u_rxfsm.rxstate [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362221 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7921_, Q = \u_uart_core.u_txfsm.txstate [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362220 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7915_, Q = \u_wb_gmac_rx.mem_eop_l).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362219 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7508_, Q = \u_wb_gmac_rx.tWrData [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362218 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7755_, Q = \u_wb_gmac_rx.tWrData [10]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362217 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7721_, Q = \u_wb_gmac_rx.tWrData [11]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362216 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7685_, Q = \u_wb_gmac_rx.tWrData [12]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362215 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7639_, Q = \u_wb_gmac_rx.tWrData [13]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362214 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7602_, Q = \u_wb_gmac_rx.tWrData [14]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362213 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7556_, Q = \u_wb_gmac_rx.tWrData [15]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362212 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7508_, Q = \u_wb_gmac_rx.tWrData [16]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362211 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7462_, Q = \u_wb_gmac_rx.tWrData [17]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362210 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7755_, Q = \u_wb_gmac_rx.tWrData [18]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362209 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7721_, Q = \u_wb_gmac_rx.tWrData [19]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362208 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7462_, Q = \u_wb_gmac_rx.tWrData [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362207 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7685_, Q = \u_wb_gmac_rx.tWrData [20]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362206 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7639_, Q = \u_wb_gmac_rx.tWrData [21]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362205 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7602_, Q = \u_wb_gmac_rx.tWrData [22]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362204 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7556_, Q = \u_wb_gmac_rx.tWrData [23]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362203 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7755_, Q = \u_wb_gmac_rx.tWrData [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362202 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7721_, Q = \u_wb_gmac_rx.tWrData [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362201 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7685_, Q = \u_wb_gmac_rx.tWrData [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362200 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7639_, Q = \u_wb_gmac_rx.tWrData [5]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362199 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7602_, Q = \u_wb_gmac_rx.tWrData [6]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362198 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7556_, Q = \u_wb_gmac_rx.tWrData [7]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362197 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7508_, Q = \u_wb_gmac_rx.tWrData [8]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362196 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7462_, Q = \u_wb_gmac_rx.tWrData [9]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362195 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7879_, Q = \u_wb_gmac_rx.wbo_addr [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362194 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7877_, Q = \u_wb_gmac_rx.wbo_addr [10]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362193 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7875_, Q = \u_wb_gmac_rx.wbo_addr [11]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362192 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7873_, Q = \u_wb_gmac_rx.wbo_addr [12]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362191 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7871_, Q = \u_wb_gmac_rx.wbo_addr [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362190 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7869_, Q = \u_wb_gmac_rx.wbo_addr [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362189 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7867_, Q = \u_wb_gmac_rx.wbo_addr [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362188 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7865_, Q = \u_wb_gmac_rx.wbo_addr [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362187 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7863_, Q = \u_wb_gmac_rx.wbo_addr [5]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362186 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7861_, Q = \u_wb_gmac_rx.wbo_addr [6]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362185 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7859_, Q = \u_wb_gmac_rx.wbo_addr [7]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362184 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7857_, Q = \u_wb_gmac_rx.wbo_addr [8]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362183 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7855_, Q = \u_wb_gmac_rx.wbo_addr [9]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362182 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7427_, Q = \u_wb_gmac_rx.wbo_be [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362180 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7849_, Q = \u_wb_gmac_rx.wbo_din [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362179 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7845_, Q = \u_wb_gmac_rx.wbo_din [10]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362178 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7838_, Q = \u_wb_gmac_rx.wbo_din [11]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362177 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7832_, Q = \u_wb_gmac_rx.wbo_din [12]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362176 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7825_, Q = \u_wb_gmac_rx.wbo_din [13]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362175 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7818_, Q = \u_wb_gmac_rx.wbo_din [14]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362174 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7812_, Q = \u_wb_gmac_rx.wbo_din [15]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362173 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7805_, Q = \u_wb_gmac_rx.wbo_din [16]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362172 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7800_, Q = \u_wb_gmac_rx.wbo_din [17]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362171 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7795_, Q = \u_wb_gmac_rx.wbo_din [18]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362170 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7790_, Q = \u_wb_gmac_rx.wbo_din [19]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362169 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7785_, Q = \u_wb_gmac_rx.wbo_din [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362168 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7777_, Q = \u_wb_gmac_rx.wbo_din [20]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362167 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7772_, Q = \u_wb_gmac_rx.wbo_din [21]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362166 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7767_, Q = \u_wb_gmac_rx.wbo_din [22]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362165 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7762_, Q = \u_wb_gmac_rx.wbo_din [23]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362164 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7757_, Q = \u_wb_gmac_rx.wbo_din [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362163 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7723_, Q = \u_wb_gmac_rx.wbo_din [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362162 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7687_, Q = \u_wb_gmac_rx.wbo_din [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362161 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7641_, Q = \u_wb_gmac_rx.wbo_din [5]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362160 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7604_, Q = \u_wb_gmac_rx.wbo_din [6]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362159 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7562_, Q = \u_wb_gmac_rx.wbo_din [7]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362158 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7513_, Q = \u_wb_gmac_rx.wbo_din [8]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362157 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7469_, Q = \u_wb_gmac_rx.wbo_din [9]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362156 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7379_, Q = \u_wb_gmac_tx.mem_din [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362155 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7375_, Q = \u_wb_gmac_tx.mem_din [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362154 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7371_, Q = \u_wb_gmac_tx.mem_din [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362153 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7367_, Q = \u_wb_gmac_tx.mem_din [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362152 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7363_, Q = \u_wb_gmac_tx.mem_din [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362151 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7359_, Q = \u_wb_gmac_tx.mem_din [5]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362150 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7355_, Q = \u_wb_gmac_tx.mem_din [6]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362149 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7351_, Q = \u_wb_gmac_tx.mem_din [7]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362148 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7347_, Q = \u_wb_gmac_tx.mem_din [8]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362147 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[8], Q = \u_wb_gmac_tx.tWrData [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362146 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[18], Q = \u_wb_gmac_tx.tWrData [10]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362145 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[19], Q = \u_wb_gmac_tx.tWrData [11]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362144 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[20], Q = \u_wb_gmac_tx.tWrData [12]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362143 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[21], Q = \u_wb_gmac_tx.tWrData [13]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362142 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[22], Q = \u_wb_gmac_tx.tWrData [14]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362141 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[23], Q = \u_wb_gmac_tx.tWrData [15]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362140 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[24], Q = \u_wb_gmac_tx.tWrData [16]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362139 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[25], Q = \u_wb_gmac_tx.tWrData [17]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362138 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[26], Q = \u_wb_gmac_tx.tWrData [18]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362137 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[27], Q = \u_wb_gmac_tx.tWrData [19]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362136 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[9], Q = \u_wb_gmac_tx.tWrData [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362135 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[28], Q = \u_wb_gmac_tx.tWrData [20]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362134 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[29], Q = \u_wb_gmac_tx.tWrData [21]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362133 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[30], Q = \u_wb_gmac_tx.tWrData [22]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362132 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[31], Q = \u_wb_gmac_tx.tWrData [23]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362131 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[10], Q = \u_wb_gmac_tx.tWrData [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362130 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[11], Q = \u_wb_gmac_tx.tWrData [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362129 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[12], Q = \u_wb_gmac_tx.tWrData [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362128 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[13], Q = \u_wb_gmac_tx.tWrData [5]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362127 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[14], Q = \u_wb_gmac_tx.tWrData [6]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362126 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[15], Q = \u_wb_gmac_tx.tWrData [7]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362125 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[16], Q = \u_wb_gmac_tx.tWrData [8]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362124 ($_DFF_PN0_) from module turbo8051 (D = $abc$294616$auto$rtlil.cc:2491:Mux$147587[17], Q = \u_wb_gmac_tx.tWrData [9]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362123 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7311_, Q = \u_wb_gmac_tx.wbo_addr [0]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362122 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7309_, Q = \u_wb_gmac_tx.wbo_addr [10]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362121 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7307_, Q = \u_wb_gmac_tx.wbo_addr [11]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362120 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7305_, Q = \u_wb_gmac_tx.wbo_addr [12]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362119 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7303_, Q = \u_wb_gmac_tx.wbo_addr [1]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362118 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7301_, Q = \u_wb_gmac_tx.wbo_addr [2]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362117 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7299_, Q = \u_wb_gmac_tx.wbo_addr [3]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362116 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7297_, Q = \u_wb_gmac_tx.wbo_addr [4]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362115 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7295_, Q = \u_wb_gmac_tx.wbo_addr [5]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362114 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7293_, Q = \u_wb_gmac_tx.wbo_addr [6]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362113 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7291_, Q = \u_wb_gmac_tx.wbo_addr [7]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362112 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7289_, Q = \u_wb_gmac_tx.wbo_addr [8]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362111 ($_DFF_PN0_) from module turbo8051 (D = $abc$362109$new_n7287_, Q = \u_wb_gmac_tx.wbo_addr [9]).
Adding EN signal on $abc$362109$auto$blifparse.cc:362:parse_blif$362110 ($_DFF_PN0_) from module turbo8051 (D = $abc$334398$new_n5512_, Q = \u_wb_gmac_tx.wbo_cyc).
[#visit=2780, #solve=0, #remove=0, time=0.33 sec.]

63.460. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~20 debug messages>

63.461. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 1767 unused cells and 1787 unused wires.
<suppressed ~1768 debug messages>

63.462. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

63.463. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

63.464. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.465. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.466. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

63.467. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.468. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.469. Executing OPT_SHARE pass.

63.470. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2785, #solve=0, #remove=0, time=0.25 sec.]

63.471. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.472. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 1

63.473. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.474. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.475. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

63.476. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.477. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.478. Executing OPT_SHARE pass.

63.479. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2785, #solve=0, #remove=0, time=0.26 sec.]

63.480. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.481. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 1

63.482. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.483. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.484. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

63.485. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.486. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.487. Executing OPT_SHARE pass.

63.488. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2785, #solve=0, #remove=0, time=0.25 sec.]

63.489. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2785, #solve=2742, #remove=0, time=0.75 sec.]

63.490. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..

63.491. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 1

63.492. Executing BMUXMAP pass.

63.493. Executing DEMUXMAP pass.

63.494. Printing statistics.

=== turbo8051 ===

   Number of wires:              15906
   Number of wire bits:          29588
   Number of public wires:        3882
   Number of public wire bits:   15767
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16240
     $_ANDNOT_                     801
     $_AND_                       3379
     $_DFFE_PN0N_                   62
     $_DFFE_PN0P_                 1449
     $_DFFE_PN1P_                    3
     $_DFFE_PN_                    128
     $_DFFE_PP_                    741
     $_DFF_PN0_                    393
     $_DFF_P_                        9
     $_MUX_                       3487
     $_NAND_                      1394
     $_NOR_                        598
     $_NOT_                        667
     $_ORNOT_                      386
     $_OR_                        1023
     $_XNOR_                       912
     $_XOR_                        568
     $mux                           47
     CARRY                         192
     TDP_RAM18KX2                    1

63.495. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

63.496. Executing RS_DFFSR_CONV pass.

63.497. Printing statistics.

=== turbo8051 ===

   Number of wires:              15906
   Number of wire bits:          29588
   Number of public wires:        3882
   Number of public wire bits:   15767
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16240
     $_ANDNOT_                     801
     $_AND_                       3379
     $_DFFE_PN0N_                   62
     $_DFFE_PN0P_                 1449
     $_DFFE_PN1P_                    3
     $_DFFE_PP0N_                  128
     $_DFFE_PP0P_                  741
     $_DFF_PN0_                    393
     $_DFF_P_                        9
     $_MUX_                       3487
     $_NAND_                      1394
     $_NOR_                        598
     $_NOT_                        667
     $_ORNOT_                      386
     $_OR_                        1023
     $_XNOR_                       912
     $_XOR_                        568
     $mux                           47
     CARRY                         192
     TDP_RAM18KX2                    1

63.498. Executing TECHMAP pass (map to technology primitives).

63.498.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

63.498.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

63.498.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~4017 debug messages>

63.499. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~870 debug messages>

63.500. Executing SIMPLEMAP pass (map simple cells to gate primitives).

63.501. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.502. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
<suppressed ~510 debug messages>
Removed a total of 170 cells.

63.503. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.30 sec.]

63.504. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 1 unused cells and 14558 unused wires.
<suppressed ~2 debug messages>

63.505. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.506. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.507. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.508. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.509. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.510. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$239969$auto$blifparse.cc:381:parse_blif$239984 in front of them:
        $abc$239969$auto$blifparse.cc:381:parse_blif$239983
        $abc$239969$auto$blifparse.cc:381:parse_blif$239981

63.511. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.28 sec.]

63.512. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

63.513. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.
<suppressed ~1 debug messages>

63.514. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

63.515. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.516. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.517. Executing OPT_SHARE pass.

63.518. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.29 sec.]

63.519. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

63.520. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 2

63.521. Executing TECHMAP pass (map to technology primitives).

63.521.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

63.521.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~72 debug messages>

63.522. Executing ABC pass (technology mapping using ABC).

63.522.1. Extracting gate netlist of module `\turbo8051' to `<abc-temp-dir>/input.blif'..
Extracted 13285 gates and 16192 wires to a netlist network with 2905 inputs and 1927 outputs (dfl=1).

63.522.1.1. Executing ABC.
DE:   Version : 7.5
DE:   #PIs = 2905  #Luts =  4504  Max Lvl =  17  Avg Lvl =   3.65  [   0.35 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 2905  #Luts =  3970  Max Lvl =  24  Avg Lvl =   4.40  [  14.97 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs = 2905  #Luts =  3868  Max Lvl =  25  Avg Lvl =   4.28  [   4.73 sec. at Pass 2]{map}[6]
DE:   #PIs = 2905  #Luts =  3839  Max Lvl =  24  Avg Lvl =   4.33  [   6.59 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 2905  #Luts =  3828  Max Lvl =  24  Avg Lvl =   4.29  [   4.97 sec. at Pass 4]{map}[16]
DE:   #PIs = 2905  #Luts =  3785  Max Lvl =  26  Avg Lvl =   4.42  [   5.48 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 2905  #Luts =  3772  Max Lvl =  25  Avg Lvl =   4.34  [   4.51 sec. at Pass 6]{map}[16]
DE:   #PIs = 2905  #Luts =  3753  Max Lvl =  25  Avg Lvl =   4.33  [   5.81 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 2905  #Luts =  3746  Max Lvl =  23  Avg Lvl =   4.21  [   4.54 sec. at Pass 8]{map}[16]
DE:   #PIs = 2905  #Luts =  3729  Max Lvl =  24  Avg Lvl =   4.27  [   5.72 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 2905  #Luts =  3726  Max Lvl =  24  Avg Lvl =   4.26  [   4.65 sec. at Pass 10]{map}[16]
DE:   #PIs = 2905  #Luts =  3723  Max Lvl =  24  Avg Lvl =   4.28  [   5.49 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 2905  #Luts =  3723  Max Lvl =  24  Avg Lvl =   4.28  [   5.25 sec. at Pass 12]{map}[16]
DE:   #PIs = 2905  #Luts =  3722  Max Lvl =  25  Avg Lvl =   4.28  [   5.66 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 2905  #Luts =  3722  Max Lvl =  25  Avg Lvl =   4.28  [   4.40 sec. at Pass 14]{map}[16]
DE:   #PIs = 2905  #Luts =  3720  Max Lvl =  24  Avg Lvl =   4.27  [   6.21 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 2905  #Luts =  3712  Max Lvl =  23  Avg Lvl =   4.24  [   4.16 sec. at Pass 16]{map}[16]
DE:   #PIs = 2905  #Luts =  3709  Max Lvl =  24  Avg Lvl =   4.18  [   6.19 sec. at Pass 17]{postMap}[16]
DE:   #PIs = 2905  #Luts =  3706  Max Lvl =  24  Avg Lvl =   4.22  [   4.18 sec. at Pass 18]{map}[16]
DE:   #PIs = 2905  #Luts =  3703  Max Lvl =  24  Avg Lvl =   4.25  [   5.35 sec. at Pass 19]{postMap}[16]
DE:   #PIs = 2905  #Luts =  3703  Max Lvl =  24  Avg Lvl =   4.25  [   4.07 sec. at Pass 20]{map}[16]
DE:   #PIs = 2905  #Luts =  3703  Max Lvl =  24  Avg Lvl =   4.25  [   5.11 sec. at Pass 21]{postMap}[16]
DE:   #PIs = 2905  #Luts =  3703  Max Lvl =  24  Avg Lvl =   4.25  [   4.22 sec. at Pass 22]{map}[16]
DE:   #PIs = 2905  #Luts =  3676  Max Lvl =  23  Avg Lvl =   4.17  [  20.04 sec. at Pass 23]{pushMap}[16]
DE:   #PIs = 2905  #Luts =  3664  Max Lvl =  23  Avg Lvl =   4.15  [   6.43 sec. at Pass 24]{postMap}[16]
DE:   #PIs = 2905  #Luts =  3661  Max Lvl =  22  Avg Lvl =   4.16  [   2.38 sec. at Pass 25]{finalMap}[16]
DE:   
DE:   total time =  151.57 sec.
[Time = 154.03 sec.]

63.523. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

63.524. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.525. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \turbo8051..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

63.526. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \turbo8051.
Performed a total of 0 changes.

63.527. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\turbo8051'.
Removed a total of 0 cells.

63.528. Executing OPT_SHARE pass.

63.529. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.12 sec.]

63.530. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 15530 unused wires.
<suppressed ~142 debug messages>

63.531. Executing OPT_EXPR pass (perform const folding).
Optimizing module turbo8051.

RUN-OPT ITERATIONS DONE : 1

63.532. Executing HIERARCHY pass (managing design hierarchy).

63.532.1. Analyzing design hierarchy..
Top module:  \turbo8051

63.532.2. Analyzing design hierarchy..
Top module:  \turbo8051
Removed 0 unused modules.
Warning: Resizing cell port turbo8051.u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port turbo8051.u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.ADDR_B1 from 15 bits to 14 bits.
Warning: Resizing cell port turbo8051.u_8051_core.oc8051_ram_top1.oc8051_idata.buff.0.0.BE_B1 from 1 bits to 2 bits.

63.533. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \turbo8051..
Removed 0 unused cells and 2774 unused wires.
<suppressed ~2774 debug messages>

63.534. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

63.535. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CARRY_CHAIN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-48.10.
Generating RTLIL representation for module `\CARRY_CHAIN'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:58.1-63.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:73.1-81.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:91.1-99.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:109.1-143.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:153.1-179.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:189.1-236.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:246.1-271.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:281.1-291.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:301.1-313.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:323.1-330.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:340.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-379.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:389.1-395.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:405.1-411.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:421.1-427.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:437.1-443.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:453.1-459.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:469.1-475.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:485.1-497.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:507.1-519.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:529.1-541.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:551.1-563.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:573.1-580.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:590.1-601.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:611.1-627.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:637.1-646.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:656.1-671.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:681.1-695.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:705.1-722.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:732.1-771.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:781.1-820.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:830.1-836.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:846.1-852.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:862.1-870.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:880.1-888.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:898.1-951.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:961.1-990.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1007.1-1012.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.1-1025.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1034.1-1040.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1048.1-1054.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1063.1-1069.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1078.1-1084.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\RS_DSP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1091.1-1116.10.
Generating RTLIL representation for module `\RS_DSP'.
Replacing existing blackbox module `\RS_DSP_MULT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1122.1-1135.10.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Replacing existing blackbox module `\RS_DSP_MULT_REGIN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1156.10.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Replacing existing blackbox module `\RS_DSP_MULT_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1161.1-1178.10.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULT_REGIN_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1184.1-1202.10.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTADD' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1208.1-1235.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Replacing existing blackbox module `\RS_DSP_MULTADD_REGIN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1240.1-1266.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Replacing existing blackbox module `\RS_DSP_MULTADD_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1271.1-1297.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTADD_REGIN_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1302.1-1327.10.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTACC' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1332.1-1353.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Replacing existing blackbox module `\RS_DSP_MULTACC_REGIN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1358.1-1382.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Replacing existing blackbox module `\RS_DSP_MULTACC_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1387.1-1409.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Replacing existing blackbox module `\RS_DSP_MULTACC_REGIN_REGOUT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1414.1-1436.10.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Replacing existing blackbox module `\RS_TDP36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1443.1-1514.10.
Generating RTLIL representation for module `\RS_TDP36K'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1520.1-1570.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1575.1-1609.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1614.1-1660.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

63.536. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on turbo8051.clkout[0].
Inserting rs__CLK_BUF on turbo8051.phy_rx_clk[0].
Inserting rs__CLK_BUF on turbo8051.phy_tx_clk[0].
Inserting rs__CLK_BUF on turbo8051.xtal_clk[0].

63.537. Executing TECHMAP pass (map to technology primitives).

63.537.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

63.537.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~10 debug messages>

63.538. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port turbo8051.xtal_clk using rs__I_BUF.
Mapping port turbo8051.MDC using rs__O_BUF.
Mapping port turbo8051.MDIO using rs__O_BUF.
Mapping port turbo8051.clkout using rs__O_BUF.
Mapping port turbo8051.ea_in using rs__I_BUF.
Mapping port turbo8051.ext_reg_ack using rs__O_BUF.
Mapping port turbo8051.ext_reg_addr using rs__I_BUF.
Mapping port turbo8051.ext_reg_be using rs__I_BUF.
Mapping port turbo8051.ext_reg_cs using rs__I_BUF.
Mapping port turbo8051.ext_reg_rdata using rs__O_BUF.
Mapping port turbo8051.ext_reg_tid using rs__I_BUF.
Mapping port turbo8051.ext_reg_wdata using rs__I_BUF.
Mapping port turbo8051.ext_reg_wr using rs__I_BUF.
Mapping port turbo8051.fastsim_mode using rs__I_BUF.
Mapping port turbo8051.mastermode using rs__I_BUF.
Mapping port turbo8051.phy_rx_dv using rs__O_BUF.
Mapping port turbo8051.phy_rxd using rs__O_BUF.
Mapping port turbo8051.phy_rx_clk using rs__I_BUF.
Mapping port turbo8051.phy_tx_en using rs__O_BUF.
Mapping port turbo8051.phy_txd using rs__O_BUF.
Mapping port turbo8051.reset_n using rs__I_BUF.
Mapping port turbo8051.reset_out_n using rs__O_BUF.
Mapping port turbo8051.si using rs__I_BUF.
Mapping port turbo8051.so using rs__O_BUF.
Mapping port turbo8051.spi_cs_n using rs__O_BUF.
Mapping port turbo8051.spi_sck using rs__O_BUF.
Mapping port turbo8051.spi_si using rs__I_BUF.
Mapping port turbo8051.spi_so using rs__O_BUF.
Mapping port turbo8051.wb_xram_ack using rs__I_BUF.
Mapping port turbo8051.wb_xram_adr using rs__O_BUF.
Mapping port turbo8051.wb_xram_be using rs__O_BUF.
Mapping port turbo8051.wb_xram_cyc using rs__O_BUF.
Mapping port turbo8051.wb_xram_err using rs__O_BUF.
Mapping port turbo8051.wb_xram_rdata using rs__I_BUF.
Mapping port turbo8051.wb_xram_stb using rs__O_BUF.
Mapping port turbo8051.wb_xram_wdata using rs__O_BUF.
Mapping port turbo8051.wb_xram_wr using rs__O_BUF.
Mapping port turbo8051.wb_xrom_ack using rs__I_BUF.
Mapping port turbo8051.wb_xrom_adr using rs__O_BUF.
Mapping port turbo8051.wb_xrom_cyc using rs__O_BUF.
Mapping port turbo8051.wb_xrom_err using rs__O_BUF.
Mapping port turbo8051.wb_xrom_rdata using rs__I_BUF.
Mapping port turbo8051.wb_xrom_stb using rs__O_BUF.
Mapping port turbo8051.wb_xrom_wdata using rs__O_BUF.
Mapping port turbo8051.wb_xrom_wr using rs__O_BUF.
Mapping port turbo8051.phy_tx_clk using rs__I_BUF.

63.539. Executing TECHMAP pass (map to technology primitives).

63.539.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

63.539.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~308 debug messages>

63.540. Printing statistics.

=== turbo8051 ===

   Number of wires:               5158
   Number of wire bits:           8993
   Number of public wires:         967
   Number of public wire bits:    3892
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6932
     $lut                         3648
     CARRY                         192
     CLK_BUF                         4
     DFFRE                        2785
     I_BUF                         132
     O_BUF                         170
     TDP_RAM18KX2                    1

63.541. Executing TECHMAP pass (map to technology primitives).

63.541.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

63.541.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~16833 debug messages>

63.542. Printing statistics.

=== turbo8051 ===

   Number of wires:              12454
   Number of wire bits:          29375
   Number of public wires:         967
   Number of public wire bits:    3892
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6932
     CARRY                         192
     CLK_BUF                         4
     DFFRE                        2785
     I_BUF                         132
     LUT1                          189
     LUT2                          314
     LUT3                          447
     LUT4                          415
     LUT5                          782
     LUT6                         1501
     O_BUF                         170
     TDP_RAM18KX2                    1

   Number of LUTs:                3648
   Number of REGs:                2785
   Number of CARRY ADDERs:         192
   Number of CARRY CHAINs:           6 (6x32)

64. Executing Verilog backend.
Dumping module `\turbo8051'.

65. Executing BLIF backend.

66. Executing Verilog backend.
Dumping module `\turbo8051'.
Dumping module `\interface_turbo8051'.

67. Executing BLIF backend.

68. Executing SPLITNETS pass (splitting up multi-bit signals).

69. Executing Verilog backend.
Dumping module `\interface_turbo8051'.
Dumping module `\turbo8051'.

70. Executing BLIF backend.

71. Executing Verilog backend.
Dumping module `\fabric_turbo8051'.

72. Executing BLIF backend.

Warnings: 1059 unique messages, 1068 total
End of script. Logfile hash: 7459470e56, CPU: user 339.06s system 22.25s, MEM: 366.70 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 87% 9x abc (1731 sec), 3% 142x opt_expr (78 sec), ...
