;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-426
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 104, 10
	SPL <0, 90
	ADD -1, <-20
	ADD -1, <-20
	SUB #204, -4
	SLT 40, @40
	SUB -7, <-426
	SUB <0, @2
	JMZ 104, 10
	SUB @0, 90
	JMZ 104, 10
	SUB #204, -4
	JMN 261, 0
	JMN -7, @-426
	JMP <0, 2
	CMP <0, @2
	SUB @127, 100
	SUB <0, @2
	JMN @204, -4
	JMZ 104, 10
	JMN 1, @8
	JMN 1, @8
	JMZ 104, 10
	SUB #204, -4
	SUB #12, @201
	SUB #204, -4
	SUB @121, 103
	SPL 400, #20
	MOV @127, 100
	DJN -1, @-20
	MOV @127, 100
	DJN -1, @-20
	SLT 40, @40
	ADD 100, 9
	SUB -2, <-426
	MOV @127, 100
	ADD 210, 30
	ADD 0, 20
	DJN -1, @-20
	JMZ 104, 10
	CMP -7, <-426
	SPL 0, -202
	CMP -7, <-421
	CMP -7, <-421
	SUB -1, <-20
	CMP -7, <-426
	JMZ 104, 10
