

================================================================
== Vitis HLS Report for 'forward_layer_2_1_s'
================================================================
* Date:           Sun Nov  9 15:33:01 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.535 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_0_val" [./components.h:8->./components.h:48]   --->   Operation 12 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %x_0_val_read" [./components.h:12->./components.h:48]   --->   Operation 13 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%add_ln12 = add i17 %sext_ln12, i17 2048" [./components.h:12->./components.h:48]   --->   Operation 14 'add' 'add_ln12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i17.i10, i17 %add_ln12, i10 0" [./components.h:12->./components.h:48]   --->   Operation 15 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i27 %tmp" [./components.h:12->./components.h:48]   --->   Operation 16 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %add_ln12, i8 0" [./components.h:12->./components.h:48]   --->   Operation 17 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i25 %tmp_1" [./components.h:12->./components.h:48]   --->   Operation 18 'sext' 'sext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%add_ln12_1 = add i29 %sext_ln12_1, i29 %sext_ln12_3" [./components.h:12->./components.h:48]   --->   Operation 19 'add' 'add_ln12_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 28" [./components.h:12->./components.h:48]   --->   Operation 20 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%t = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln12_1, i32 10, i32 25" [./components.h:12->./components.h:48]   --->   Operation 21 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 9" [./components.h:12->./components.h:48]   --->   Operation 22 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i29 %add_ln12_1" [./components.h:12->./components.h:48]   --->   Operation 23 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%icmp_ln12 = icmp_ne  i9 %trunc_ln12, i9 0" [./components.h:12->./components.h:48]   --->   Operation 24 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 25" [./components.h:12->./components.h:48]   --->   Operation 25 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 10" [./components.h:12->./components.h:48]   --->   Operation 26 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%or_ln12 = or i1 %tmp_5, i1 %icmp_ln12" [./components.h:12->./components.h:48]   --->   Operation 27 'or' 'or_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%and_ln12 = and i1 %or_ln12, i1 %tmp_3" [./components.h:12->./components.h:48]   --->   Operation 28 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%zext_ln12 = zext i1 %and_ln12" [./components.h:12->./components.h:48]   --->   Operation 29 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns) (out node of the LUT)   --->   "%t_1 = add i16 %t, i16 %zext_ln12" [./components.h:12->./components.h:48]   --->   Operation 30 'add' 't_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_1, i32 15" [./components.h:12->./components.h:48]   --->   Operation 31 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_1)   --->   "%xor_ln12 = xor i1 %tmp_6, i1 1" [./components.h:12->./components.h:48]   --->   Operation 32 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln12_1 = and i1 %tmp_4, i1 %xor_ln12" [./components.h:12->./components.h:48]   --->   Operation 33 'and' 'and_ln12_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 26" [./components.h:12->./components.h:48]   --->   Operation 34 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln12_1, i32 27, i32 28" [./components.h:12->./components.h:48]   --->   Operation 35 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.43ns)   --->   "%icmp_ln12_1 = icmp_eq  i2 %tmp_7, i2 3" [./components.h:12->./components.h:48]   --->   Operation 36 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i29.i32.i32, i29 %add_ln12_1, i32 26, i32 28" [./components.h:12->./components.h:48]   --->   Operation 37 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.57ns)   --->   "%icmp_ln12_2 = icmp_eq  i3 %tmp_8, i3 7" [./components.h:12->./components.h:48]   --->   Operation 38 'icmp' 'icmp_ln12_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.57ns)   --->   "%icmp_ln12_3 = icmp_eq  i3 %tmp_8, i3 0" [./components.h:12->./components.h:48]   --->   Operation 39 'icmp' 'icmp_ln12_3' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%select_ln12 = select i1 %and_ln12_1, i1 %icmp_ln12_2, i1 %icmp_ln12_3" [./components.h:12->./components.h:48]   --->   Operation 40 'select' 'select_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%xor_ln12_1 = xor i1 %tmp_9, i1 1" [./components.h:12->./components.h:48]   --->   Operation 41 'xor' 'xor_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%and_ln12_2 = and i1 %icmp_ln12_1, i1 %xor_ln12_1" [./components.h:12->./components.h:48]   --->   Operation 42 'and' 'and_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%select_ln12_1 = select i1 %and_ln12_1, i1 %and_ln12_2, i1 %icmp_ln12_2" [./components.h:12->./components.h:48]   --->   Operation 43 'select' 'select_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%xor_ln12_3 = xor i1 %select_ln12, i1 1" [./components.h:12->./components.h:48]   --->   Operation 44 'xor' 'xor_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%or_ln12_1 = or i1 %tmp_6, i1 %xor_ln12_3" [./components.h:12->./components.h:48]   --->   Operation 45 'or' 'or_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%xor_ln12_4 = xor i1 %tmp_2, i1 1" [./components.h:12->./components.h:48]   --->   Operation 46 'xor' 'xor_ln12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln12_4 = and i1 %or_ln12_1, i1 %xor_ln12_4" [./components.h:12->./components.h:48]   --->   Operation 47 'and' 'and_ln12_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%and_ln12_5 = and i1 %tmp_6, i1 %select_ln12_1" [./components.h:12->./components.h:48]   --->   Operation 48 'and' 'and_ln12_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln12_5 = xor i1 %and_ln12_5, i1 1" [./components.h:12->./components.h:48]   --->   Operation 49 'xor' 'xor_ln12_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%x_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_1_val" [./components.h:8->./components.h:48]   --->   Operation 50 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%and_ln12_3 = and i1 %and_ln12_1, i1 %icmp_ln12_2" [./components.h:12->./components.h:48]   --->   Operation 51 'and' 'and_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%xor_ln12_2 = xor i1 %and_ln12_3, i1 1" [./components.h:12->./components.h:48]   --->   Operation 52 'xor' 'xor_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%empty = and i1 %tmp_2, i1 %xor_ln12_2" [./components.h:12->./components.h:48]   --->   Operation 53 'and' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%and_ln12_6 = and i1 %empty, i1 %xor_ln12_5" [./components.h:12->./components.h:48]   --->   Operation 54 'and' 'and_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%select_ln12_2 = select i1 %and_ln12_4, i16 32767, i16 32768" [./components.h:12->./components.h:48]   --->   Operation 55 'select' 'select_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln12_2 = or i1 %and_ln12_4, i1 %and_ln12_6" [./components.h:12->./components.h:48]   --->   Operation 56 'or' 'or_ln12_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.24ns) (out node of the LUT)   --->   "%t_2 = select i1 %or_ln12_2, i16 %select_ln12_2, i16 %t_1" [./components.h:12->./components.h:48]   --->   Operation 57 'select' 't_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_2, i32 15" [./components.h:15->./components.h:48]   --->   Operation 58 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.78ns)   --->   "%icmp_ln19 = icmp_sgt  i16 %t_2, i16 5119" [./components.h:19->./components.h:48]   --->   Operation 59 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %t_2, i32 10, i32 15" [./components.h:24->./components.h:48]   --->   Operation 60 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i16 %t_2" [./components.h:24->./components.h:48]   --->   Operation 61 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.72ns)   --->   "%icmp_ln24 = icmp_ne  i10 %trunc_ln24, i10 0" [./components.h:24->./components.h:48]   --->   Operation 62 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln24 = add i6 %tmp_s, i6 1" [./components.h:24->./components.h:48]   --->   Operation 63 'add' 'add_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp_i_i_i_0)   --->   "%select_ln24 = select i1 %icmp_ln24, i6 %add_ln24, i6 %tmp_s" [./components.h:24->./components.h:48]   --->   Operation 64 'select' 'select_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.29ns) (out node of the LUT)   --->   "%ref_tmp_i_i_i_0 = select i1 %tmp_10, i6 %select_ln24, i6 %tmp_s" [./components.h:15->./components.h:48]   --->   Operation 65 'select' 'ref_tmp_i_i_i_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i6 %ref_tmp_i_i_i_0" [./components.h:25->./components.h:48]   --->   Operation 66 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ref_tmp_i_i_i_0, i32 5" [./components.h:25->./components.h:48]   --->   Operation 67 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %ref_tmp_i_i_i_0, i10 0" [./components.h:25->./components.h:48]   --->   Operation 68 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%select_ln25 = select i1 %tmp_11, i16 32768, i16 %shl_ln" [./components.h:25->./components.h:48]   --->   Operation 69 'select' 'select_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%zext_ln25 = zext i16 %t_2" [./components.h:25->./components.h:48]   --->   Operation 70 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%zext_ln25_1 = zext i16 %select_ln25" [./components.h:25->./components.h:48]   --->   Operation 71 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln25 = sub i17 %zext_ln25, i17 %zext_ln25_1" [./components.h:25->./components.h:48]   --->   Operation 72 'sub' 'sub_ln25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25, i32 16" [./components.h:25->./components.h:48]   --->   Operation 73 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln25_1 = trunc i17 %sub_ln25" [./components.h:25->./components.h:48]   --->   Operation 74 'trunc' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25, i32 15" [./components.h:25->./components.h:48]   --->   Operation 75 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%xor_ln25 = xor i1 %tmp_12, i1 1" [./components.h:25->./components.h:48]   --->   Operation 76 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%and_ln25 = and i1 %tmp_13, i1 %xor_ln25" [./components.h:25->./components.h:48]   --->   Operation 77 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln25_1 = xor i1 %tmp_12, i1 %tmp_13" [./components.h:25->./components.h:48]   --->   Operation 78 'xor' 'xor_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln25_1 = select i1 %and_ln25, i16 32767, i16 32768" [./components.h:25->./components.h:48]   --->   Operation 79 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%xor_ln15 = xor i1 %tmp_10, i1 1" [./components.h:15->./components.h:48]   --->   Operation 80 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln19 = and i1 %icmp_ln19, i1 %xor_ln15" [./components.h:19->./components.h:48]   --->   Operation 81 'and' 'and_ln19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln19 = or i1 %tmp_10, i1 %icmp_ln19" [./components.h:19->./components.h:48]   --->   Operation 82 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln19 = xor i1 %or_ln19, i1 1" [./components.h:19->./components.h:48]   --->   Operation 83 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln25_2 = and i1 %xor_ln25_1, i1 %xor_ln19" [./components.h:25->./components.h:48]   --->   Operation 84 'and' 'and_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_10, i1 %and_ln19, i1 %and_ln25_2" [./components.h:15->./components.h:48]   --->   Operation 85 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.41ns) (out node of the LUT)   --->   "%u = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i3, i3 4, i16 0, i3 2, i16 1024, i3 1, i16 %select_ln25_1, i3 0, i16 %trunc_ln25_1, i16 0, i3 %sel_tmp" [./components.h:25->./components.h:48]   --->   Operation 86 'sparsemux' 'u' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i16 %x_1_val_read" [./components.h:12->./components.h:48]   --->   Operation 87 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln12_2 = add i17 %sext_ln12_2, i17 2048" [./components.h:12->./components.h:48]   --->   Operation 88 'add' 'add_ln12_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i17.i10, i17 %add_ln12_2, i10 0" [./components.h:12->./components.h:48]   --->   Operation 89 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln12_4 = sext i27 %tmp_17" [./components.h:12->./components.h:48]   --->   Operation 90 'sext' 'sext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %add_ln12_2, i8 0" [./components.h:12->./components.h:48]   --->   Operation 91 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln12_5 = sext i25 %tmp_18" [./components.h:12->./components.h:48]   --->   Operation 92 'sext' 'sext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.85ns)   --->   "%add_ln12_4 = add i29 %sext_ln12_4, i29 %sext_ln12_5" [./components.h:12->./components.h:48]   --->   Operation 93 'add' 'add_ln12_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 28" [./components.h:12->./components.h:48]   --->   Operation 94 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%t_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln12_4, i32 10, i32 25" [./components.h:12->./components.h:48]   --->   Operation 95 'partselect' 't_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 9" [./components.h:12->./components.h:48]   --->   Operation 96 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = trunc i29 %add_ln12_4" [./components.h:12->./components.h:48]   --->   Operation 97 'trunc' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.71ns)   --->   "%icmp_ln12_4 = icmp_ne  i9 %trunc_ln12_1, i9 0" [./components.h:12->./components.h:48]   --->   Operation 98 'icmp' 'icmp_ln12_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_8)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 25" [./components.h:12->./components.h:48]   --->   Operation 99 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 10" [./components.h:12->./components.h:48]   --->   Operation 100 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%or_ln12_3 = or i1 %tmp_22, i1 %icmp_ln12_4" [./components.h:12->./components.h:48]   --->   Operation 101 'or' 'or_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%and_ln12_7 = and i1 %or_ln12_3, i1 %tmp_20" [./components.h:12->./components.h:48]   --->   Operation 102 'and' 'and_ln12_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%zext_ln12_1 = zext i1 %and_ln12_7" [./components.h:12->./components.h:48]   --->   Operation 103 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.78ns) (out node of the LUT)   --->   "%t_4 = add i16 %t_3, i16 %zext_ln12_1" [./components.h:12->./components.h:48]   --->   Operation 104 'add' 't_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_4, i32 15" [./components.h:12->./components.h:48]   --->   Operation 105 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_8)   --->   "%xor_ln12_6 = xor i1 %tmp_25, i1 1" [./components.h:12->./components.h:48]   --->   Operation 106 'xor' 'xor_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln12_8 = and i1 %tmp_21, i1 %xor_ln12_6" [./components.h:12->./components.h:48]   --->   Operation 107 'and' 'and_ln12_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 26" [./components.h:12->./components.h:48]   --->   Operation 108 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln12_4, i32 27, i32 28" [./components.h:12->./components.h:48]   --->   Operation 109 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.43ns)   --->   "%icmp_ln12_5 = icmp_eq  i2 %tmp_23, i2 3" [./components.h:12->./components.h:48]   --->   Operation 110 'icmp' 'icmp_ln12_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i3 @_ssdm_op_PartSelect.i3.i29.i32.i32, i29 %add_ln12_4, i32 26, i32 28" [./components.h:12->./components.h:48]   --->   Operation 111 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.57ns)   --->   "%icmp_ln12_6 = icmp_eq  i3 %tmp_24, i3 7" [./components.h:12->./components.h:48]   --->   Operation 112 'icmp' 'icmp_ln12_6' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.57ns)   --->   "%icmp_ln12_7 = icmp_eq  i3 %tmp_24, i3 0" [./components.h:12->./components.h:48]   --->   Operation 113 'icmp' 'icmp_ln12_7' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_11)   --->   "%select_ln12_4 = select i1 %and_ln12_8, i1 %icmp_ln12_6, i1 %icmp_ln12_7" [./components.h:12->./components.h:48]   --->   Operation 114 'select' 'select_ln12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%xor_ln12_7 = xor i1 %tmp_26, i1 1" [./components.h:12->./components.h:48]   --->   Operation 115 'xor' 'xor_ln12_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%and_ln12_9 = and i1 %icmp_ln12_5, i1 %xor_ln12_7" [./components.h:12->./components.h:48]   --->   Operation 116 'and' 'and_ln12_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%select_ln12_5 = select i1 %and_ln12_8, i1 %and_ln12_9, i1 %icmp_ln12_6" [./components.h:12->./components.h:48]   --->   Operation 117 'select' 'select_ln12_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_11)   --->   "%xor_ln12_9 = xor i1 %select_ln12_4, i1 1" [./components.h:12->./components.h:48]   --->   Operation 118 'xor' 'xor_ln12_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_11)   --->   "%or_ln12_4 = or i1 %tmp_25, i1 %xor_ln12_9" [./components.h:12->./components.h:48]   --->   Operation 119 'or' 'or_ln12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_11)   --->   "%xor_ln12_10 = xor i1 %tmp_19, i1 1" [./components.h:12->./components.h:48]   --->   Operation 120 'xor' 'xor_ln12_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln12_11 = and i1 %or_ln12_4, i1 %xor_ln12_10" [./components.h:12->./components.h:48]   --->   Operation 121 'and' 'and_ln12_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%and_ln12_12 = and i1 %tmp_25, i1 %select_ln12_5" [./components.h:12->./components.h:48]   --->   Operation 122 'and' 'and_ln12_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln12_11 = xor i1 %and_ln12_12, i1 1" [./components.h:12->./components.h:48]   --->   Operation 123 'xor' 'xor_ln12_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.83>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_10, i1 %and_ln19" [./components.h:15->./components.h:48]   --->   Operation 124 'bitconcatenate' 'sel_tmp2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.38ns)   --->   "%k = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.3i3.i3.i2, i2 2, i3 0, i2 1, i3 4, i2 0, i3 %trunc_ln25, i3 0, i2 %sel_tmp2" [./components.h:25->./components.h:48]   --->   Operation 125 'sparsemux' 'k' <Predicate = true> <Delay = 0.38> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i3 %k" [./components.h:19->./components.h:48]   --->   Operation 126 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2" [./components.h:47]   --->   Operation 127 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i1 %tmp_14" [./components.h:47]   --->   Operation 128 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i16 %u" [./components.h:49]   --->   Operation 129 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %u, i15 0" [./components.h:49]   --->   Operation 130 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln49_2 = sext i31 %tmp_15" [./components.h:49]   --->   Operation 131 'sext' 'sext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49 = sub i32 %sext_ln49_2, i32 %sext_ln49" [./components.h:49]   --->   Operation 132 'sub' 'sub_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49 = add i32 %sub_ln49, i32 524288" [./components.h:49]   --->   Operation 133 'add' 'add_ln49' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_14_cast1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln49, i32 20, i32 27" [./components.h:49]   --->   Operation 134 'partselect' 'tmp_14_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node ui)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln49, i32 31" [./components.h:49]   --->   Operation 135 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %add_ln49" [./components.h:49]   --->   Operation 136 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.80ns)   --->   "%icmp_ln49 = icmp_ne  i20 %trunc_ln49, i20 0" [./components.h:49]   --->   Operation 137 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.70ns)   --->   "%add_ln49_1 = add i8 %tmp_14_cast1, i8 1" [./components.h:49]   --->   Operation 138 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node ui)   --->   "%select_ln49 = select i1 %icmp_ln49, i8 %add_ln49_1, i8 %tmp_14_cast1" [./components.h:49]   --->   Operation 139 'select' 'select_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.30ns) (out node of the LUT)   --->   "%ui = select i1 %tmp_16, i8 %select_ln49, i8 %tmp_14_cast1" [./components.h:49]   --->   Operation 140 'select' 'ui' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_5)   --->   "%and_ln12_10 = and i1 %and_ln12_8, i1 %icmp_ln12_6" [./components.h:12->./components.h:48]   --->   Operation 141 'and' 'and_ln12_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_5)   --->   "%xor_ln12_8 = xor i1 %and_ln12_10, i1 1" [./components.h:12->./components.h:48]   --->   Operation 142 'xor' 'xor_ln12_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_5)   --->   "%empty_14 = and i1 %tmp_19, i1 %xor_ln12_8" [./components.h:12->./components.h:48]   --->   Operation 143 'and' 'empty_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_5)   --->   "%and_ln12_13 = and i1 %empty_14, i1 %xor_ln12_11" [./components.h:12->./components.h:48]   --->   Operation 144 'and' 'and_ln12_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node t_5)   --->   "%select_ln12_6 = select i1 %and_ln12_11, i16 32767, i16 32768" [./components.h:12->./components.h:48]   --->   Operation 145 'select' 'select_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln12_5 = or i1 %and_ln12_11, i1 %and_ln12_13" [./components.h:12->./components.h:48]   --->   Operation 146 'or' 'or_ln12_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.24ns) (out node of the LUT)   --->   "%t_5 = select i1 %or_ln12_5, i16 %select_ln12_6, i16 %t_4" [./components.h:12->./components.h:48]   --->   Operation 147 'select' 't_5' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_5, i32 15" [./components.h:15->./components.h:48]   --->   Operation 148 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.78ns)   --->   "%icmp_ln19_1 = icmp_sgt  i16 %t_5, i16 5119" [./components.h:19->./components.h:48]   --->   Operation 149 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %t_5, i32 10, i32 15" [./components.h:24->./components.h:48]   --->   Operation 150 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i16 %t_5" [./components.h:24->./components.h:48]   --->   Operation 151 'trunc' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.72ns)   --->   "%icmp_ln24_1 = icmp_ne  i10 %trunc_ln24_1, i10 0" [./components.h:24->./components.h:48]   --->   Operation 152 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.70ns)   --->   "%add_ln24_1 = add i6 %tmp_28, i6 1" [./components.h:24->./components.h:48]   --->   Operation 153 'add' 'add_ln24_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp_i_i_i_0_1)   --->   "%select_ln24_1 = select i1 %icmp_ln24_1, i6 %add_ln24_1, i6 %tmp_28" [./components.h:24->./components.h:48]   --->   Operation 154 'select' 'select_ln24_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.29ns) (out node of the LUT)   --->   "%ref_tmp_i_i_i_0_1 = select i1 %tmp_27, i6 %select_ln24_1, i6 %tmp_28" [./components.h:15->./components.h:48]   --->   Operation 155 'select' 'ref_tmp_i_i_i_0_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = trunc i6 %ref_tmp_i_i_i_0_1" [./components.h:25->./components.h:48]   --->   Operation 156 'trunc' 'trunc_ln25_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ref_tmp_i_i_i_0_1, i32 5" [./components.h:25->./components.h:48]   --->   Operation 157 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%shl_ln25_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %ref_tmp_i_i_i_0_1, i10 0" [./components.h:25->./components.h:48]   --->   Operation 158 'bitconcatenate' 'shl_ln25_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%select_ln25_2 = select i1 %tmp_29, i16 32768, i16 %shl_ln25_1" [./components.h:25->./components.h:48]   --->   Operation 159 'select' 'select_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%zext_ln25_2 = zext i16 %t_5" [./components.h:25->./components.h:48]   --->   Operation 160 'zext' 'zext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%zext_ln25_3 = zext i16 %select_ln25_2" [./components.h:25->./components.h:48]   --->   Operation 161 'zext' 'zext_ln25_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln25_1 = sub i17 %zext_ln25_2, i17 %zext_ln25_3" [./components.h:25->./components.h:48]   --->   Operation 162 'sub' 'sub_ln25_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25_1, i32 16" [./components.h:25->./components.h:48]   --->   Operation 163 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%trunc_ln25_3 = trunc i17 %sub_ln25_1" [./components.h:25->./components.h:48]   --->   Operation 164 'trunc' 'trunc_ln25_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25_1, i32 15" [./components.h:25->./components.h:48]   --->   Operation 165 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_3)   --->   "%xor_ln25_2 = xor i1 %tmp_30, i1 1" [./components.h:25->./components.h:48]   --->   Operation 166 'xor' 'xor_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_3)   --->   "%and_ln25_1 = and i1 %tmp_31, i1 %xor_ln25_2" [./components.h:25->./components.h:48]   --->   Operation 167 'and' 'and_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%xor_ln25_3 = xor i1 %tmp_30, i1 %tmp_31" [./components.h:25->./components.h:48]   --->   Operation 168 'xor' 'xor_ln25_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln25_3 = select i1 %and_ln25_1, i16 32767, i16 32768" [./components.h:25->./components.h:48]   --->   Operation 169 'select' 'select_ln25_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%xor_ln15_1 = xor i1 %tmp_27, i1 1" [./components.h:15->./components.h:48]   --->   Operation 170 'xor' 'xor_ln15_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln19_1 = and i1 %icmp_ln19_1, i1 %xor_ln15_1" [./components.h:19->./components.h:48]   --->   Operation 171 'and' 'and_ln19_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%or_ln19_1 = or i1 %tmp_27, i1 %icmp_ln19_1" [./components.h:19->./components.h:48]   --->   Operation 172 'or' 'or_ln19_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%xor_ln19_1 = xor i1 %or_ln19_1, i1 1" [./components.h:19->./components.h:48]   --->   Operation 173 'xor' 'xor_ln19_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%and_ln25_3 = and i1 %xor_ln25_3, i1 %xor_ln19_1" [./components.h:25->./components.h:48]   --->   Operation 174 'and' 'and_ln25_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%sel_tmp3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_27, i1 %and_ln19_1, i1 %and_ln25_3" [./components.h:15->./components.h:48]   --->   Operation 175 'bitconcatenate' 'sel_tmp3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.41ns) (out node of the LUT)   --->   "%u_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i3, i3 4, i16 0, i3 2, i16 1024, i3 1, i16 %select_ln25_3, i3 0, i16 %trunc_ln25_3, i16 0, i3 %sel_tmp3" [./components.h:25->./components.h:48]   --->   Operation 176 'sparsemux' 'u_1' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln66 = store i3 %k, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0" [./components.h:66]   --->   Operation 177 'store' 'store_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln67 = store i8 %ui, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0" [./components.h:67]   --->   Operation 178 'store' 'store_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i8 %ui" [./components.h:70]   --->   Operation 179 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%LUT_B0_addr = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln70" [./components.h:70]   --->   Operation 180 'getelementptr' 'LUT_B0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [2/2] (0.62ns)   --->   "%b0 = load i8 %LUT_B0_addr" [./components.h:70]   --->   Operation 181 'load' 'b0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%LUT_B1_addr = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln70" [./components.h:71]   --->   Operation 182 'getelementptr' 'LUT_B1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [2/2] (0.64ns)   --->   "%b1 = load i8 %LUT_B1_addr" [./components.h:71]   --->   Operation 183 'load' 'b1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%LUT_B2_addr = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln70" [./components.h:72]   --->   Operation 184 'getelementptr' 'LUT_B2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [2/2] (0.64ns)   --->   "%b2 = load i8 %LUT_B2_addr" [./components.h:72]   --->   Operation 185 'load' 'b2' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%LUT_B3_addr = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln70" [./components.h:73]   --->   Operation 186 'getelementptr' 'LUT_B3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [2/2] (0.62ns)   --->   "%b3 = load i8 %LUT_B3_addr" [./components.h:73]   --->   Operation 187 'load' 'b3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln47" [./components.h:76]   --->   Operation 188 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln47" [./components.h:76]   --->   Operation 189 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln47" [./components.h:76]   --->   Operation 190 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln47" [./components.h:76]   --->   Operation 191 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:76]   --->   Operation 192 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 193 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:76]   --->   Operation 193 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 194 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:76]   --->   Operation 194 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 195 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:76]   --->   Operation 195 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 2.48>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_27, i1 %and_ln19_1" [./components.h:15->./components.h:48]   --->   Operation 196 'bitconcatenate' 'sel_tmp1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.38ns)   --->   "%k_1 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.3i3.i3.i2, i2 2, i3 0, i2 1, i3 4, i2 0, i3 %trunc_ln25_2, i3 0, i2 %sel_tmp1" [./components.h:25->./components.h:48]   --->   Operation 197 'sparsemux' 'k_1' <Predicate = true> <Delay = 0.38> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i3 %k_1" [./components.h:19->./components.h:48]   --->   Operation 198 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_1, i32 2" [./components.h:47]   --->   Operation 199 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i1 %tmp_32" [./components.h:47]   --->   Operation 200 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i16 %u_1" [./components.h:49]   --->   Operation 201 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %u_1, i15 0" [./components.h:49]   --->   Operation 202 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln49_3 = sext i31 %tmp_37" [./components.h:49]   --->   Operation 203 'sext' 'sext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_1 = sub i32 %sext_ln49_3, i32 %sext_ln49_1" [./components.h:49]   --->   Operation 204 'sub' 'sub_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_2 = add i32 %sub_ln49_1, i32 524288" [./components.h:49]   --->   Operation 205 'add' 'add_ln49_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_32_cast1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln49_2, i32 20, i32 27" [./components.h:49]   --->   Operation 206 'partselect' 'tmp_32_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node ui_1)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln49_2, i32 31" [./components.h:49]   --->   Operation 207 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %add_ln49_2" [./components.h:49]   --->   Operation 208 'trunc' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.80ns)   --->   "%icmp_ln49_1 = icmp_ne  i20 %trunc_ln49_1, i20 0" [./components.h:49]   --->   Operation 209 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.70ns)   --->   "%add_ln49_3 = add i8 %tmp_32_cast1, i8 1" [./components.h:49]   --->   Operation 210 'add' 'add_ln49_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node ui_1)   --->   "%select_ln49_1 = select i1 %icmp_ln49_1, i8 %add_ln49_3, i8 %tmp_32_cast1" [./components.h:49]   --->   Operation 211 'select' 'select_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.30ns) (out node of the LUT)   --->   "%ui_1 = select i1 %tmp_38, i8 %select_ln49_1, i8 %tmp_32_cast1" [./components.h:49]   --->   Operation 212 'select' 'ui_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 213 [1/2] (0.62ns)   --->   "%b0 = load i8 %LUT_B0_addr" [./components.h:70]   --->   Operation 213 'load' 'b0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 214 [1/2] (0.64ns)   --->   "%b1 = load i8 %LUT_B1_addr" [./components.h:71]   --->   Operation 214 'load' 'b1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_4 : Operation 215 [1/2] (0.64ns)   --->   "%b2 = load i8 %LUT_B2_addr" [./components.h:72]   --->   Operation 215 'load' 'b2' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_4 : Operation 216 [1/2] (0.62ns)   --->   "%b3 = load i8 %LUT_B3_addr" [./components.h:73]   --->   Operation 216 'load' 'b3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln76_8 = zext i8 %b0" [./components.h:76]   --->   Operation 217 'zext' 'zext_ln76_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.57ns)   --->   "%add_ln76 = add i3 %k, i3 1" [./components.h:76]   --->   Operation 218 'add' 'add_ln76' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln76, i32 2" [./components.h:76]   --->   Operation 219 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i1 %tmp_39" [./components.h:76]   --->   Operation 220 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln76" [./components.h:76]   --->   Operation 221 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1' <Predicate = (trunc_ln19 == 3)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln76" [./components.h:76]   --->   Operation 222 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1' <Predicate = (trunc_ln19 == 0)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln76" [./components.h:76]   --->   Operation 223 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1' <Predicate = (trunc_ln19 == 1)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln76" [./components.h:76]   --->   Operation 224 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1' <Predicate = (trunc_ln19 == 2)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.57ns)   --->   "%add_ln76_1 = add i3 %k, i3 2" [./components.h:76]   --->   Operation 225 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln76_1, i32 2" [./components.h:76]   --->   Operation 226 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i1 %tmp_40" [./components.h:76]   --->   Operation 227 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln76_1" [./components.h:76]   --->   Operation 228 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2' <Predicate = (trunc_ln19 == 2)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln76_1" [./components.h:76]   --->   Operation 229 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2' <Predicate = (trunc_ln19 == 3)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln76_1" [./components.h:76]   --->   Operation 230 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2' <Predicate = (trunc_ln19 == 0)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln76_1" [./components.h:76]   --->   Operation 231 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2' <Predicate = (trunc_ln19 == 1)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.57ns)   --->   "%add_ln76_2 = add i3 %k, i3 3" [./components.h:76]   --->   Operation 232 'add' 'add_ln76_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln76_2, i32 2" [./components.h:76]   --->   Operation 233 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:76]   --->   Operation 234 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 235 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1" [./components.h:76]   --->   Operation 235 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_1' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 236 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2" [./components.h:76]   --->   Operation 236 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_2' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 237 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:76]   --->   Operation 237 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 238 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1" [./components.h:76]   --->   Operation 238 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_1' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 239 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2" [./components.h:76]   --->   Operation 239 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_2' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 240 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:76]   --->   Operation 240 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 241 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1" [./components.h:76]   --->   Operation 241 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_1' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 242 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2" [./components.h:76]   --->   Operation 242 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_2' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 243 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:76]   --->   Operation 243 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 244 [1/1] (0.45ns)   --->   "%tmp_33 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, i16 0, i2 %trunc_ln19" [./components.h:76]   --->   Operation 244 'sparsemux' 'tmp_33' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i16 %tmp_33" [./components.h:76]   --->   Operation 245 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_3)   --->   "%mul_ln76 = mul i24 %sext_ln76, i24 %zext_ln76_8" [./components.h:76]   --->   Operation 246 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 247 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1" [./components.h:76]   --->   Operation 247 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_1' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 248 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2" [./components.h:76]   --->   Operation 248 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_2' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln66 = store i3 %k_1, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1" [./components.h:66]   --->   Operation 249 'store' 'store_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln67 = store i8 %ui_1, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1" [./components.h:67]   --->   Operation 250 'store' 'store_ln67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i8 %ui_1" [./components.h:70]   --->   Operation 251 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%LUT_B0_addr_1 = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln70_1" [./components.h:70]   --->   Operation 252 'getelementptr' 'LUT_B0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [2/2] (0.62ns)   --->   "%b0_1 = load i8 %LUT_B0_addr_1" [./components.h:70]   --->   Operation 253 'load' 'b0_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%LUT_B1_addr_1 = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln70_1" [./components.h:71]   --->   Operation 254 'getelementptr' 'LUT_B1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [2/2] (0.64ns)   --->   "%b1_1 = load i8 %LUT_B1_addr_1" [./components.h:71]   --->   Operation 255 'load' 'b1_1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%LUT_B2_addr_1 = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln70_1" [./components.h:72]   --->   Operation 256 'getelementptr' 'LUT_B2_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [2/2] (0.64ns)   --->   "%b2_1 = load i8 %LUT_B2_addr_1" [./components.h:72]   --->   Operation 257 'load' 'b2_1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%LUT_B3_addr_1 = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln70_1" [./components.h:73]   --->   Operation 258 'getelementptr' 'LUT_B3_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [2/2] (0.62ns)   --->   "%b3_1 = load i8 %LUT_B3_addr_1" [./components.h:73]   --->   Operation 259 'load' 'b3_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln47_1" [./components.h:76]   --->   Operation 260 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln47_1" [./components.h:76]   --->   Operation 261 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln47_1" [./components.h:76]   --->   Operation 262 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln47_1" [./components.h:76]   --->   Operation 263 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:76]   --->   Operation 264 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 265 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:76]   --->   Operation 265 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 266 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:76]   --->   Operation 266 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 267 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:76]   --->   Operation 267 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln76_10 = zext i10 %b2" [./components.h:76]   --->   Operation 268 'zext' 'zext_ln76_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i1 %tmp_41" [./components.h:76]   --->   Operation 269 'zext' 'zext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln76_2" [./components.h:76]   --->   Operation 270 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3' <Predicate = (trunc_ln19 == 1)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln76_2" [./components.h:76]   --->   Operation 271 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3' <Predicate = (trunc_ln19 == 2)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln76_2" [./components.h:76]   --->   Operation 272 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3' <Predicate = (trunc_ln19 == 3)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln76_2" [./components.h:76]   --->   Operation 273 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3' <Predicate = (trunc_ln19 == 0)> <Delay = 0.00>
ST_5 : Operation 274 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1" [./components.h:76]   --->   Operation 274 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_1' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 275 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2" [./components.h:76]   --->   Operation 275 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_2' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 276 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3" [./components.h:76]   --->   Operation 276 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_3' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 277 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1" [./components.h:76]   --->   Operation 277 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_1' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 278 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2" [./components.h:76]   --->   Operation 278 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_2' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 279 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3" [./components.h:76]   --->   Operation 279 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_3' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 280 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1" [./components.h:76]   --->   Operation 280 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_1' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 281 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2" [./components.h:76]   --->   Operation 281 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_2' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 282 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3" [./components.h:76]   --->   Operation 282 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_3' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 283 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_3)   --->   "%mul_ln76 = mul i24 %sext_ln76, i24 %zext_ln76_8" [./components.h:76]   --->   Operation 283 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 284 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1" [./components.h:76]   --->   Operation 284 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_1' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 285 [1/1] (0.45ns)   --->   "%tmp_34 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_1, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_1, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_1, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_1, i16 0, i2 %trunc_ln19" [./components.h:76]   --->   Operation 285 'sparsemux' 'tmp_34' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2" [./components.h:76]   --->   Operation 286 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_2' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 287 [1/1] (0.45ns)   --->   "%tmp_35 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_2, i16 0, i2 %trunc_ln19" [./components.h:76]   --->   Operation 287 'sparsemux' 'tmp_35' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln76_4 = sext i16 %tmp_35" [./components.h:76]   --->   Operation 288 'sext' 'sext_ln76_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_4)   --->   "%mul_ln76_2 = mul i26 %sext_ln76_4, i26 %zext_ln76_10" [./components.h:76]   --->   Operation 289 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 290 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3" [./components.h:76]   --->   Operation 290 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_3' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 291 [1/2] (0.62ns)   --->   "%b0_1 = load i8 %LUT_B0_addr_1" [./components.h:70]   --->   Operation 291 'load' 'b0_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 292 [1/2] (0.64ns)   --->   "%b1_1 = load i8 %LUT_B1_addr_1" [./components.h:71]   --->   Operation 292 'load' 'b1_1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_5 : Operation 293 [1/2] (0.64ns)   --->   "%b2_1 = load i8 %LUT_B2_addr_1" [./components.h:72]   --->   Operation 293 'load' 'b2_1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_5 : Operation 294 [1/2] (0.62ns)   --->   "%b3_1 = load i8 %LUT_B3_addr_1" [./components.h:73]   --->   Operation 294 'load' 'b3_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln76_12 = zext i8 %b0_1" [./components.h:76]   --->   Operation 295 'zext' 'zext_ln76_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.57ns)   --->   "%add_ln76_7 = add i3 %k_1, i3 1" [./components.h:76]   --->   Operation 296 'add' 'add_ln76_7' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln76_7, i32 2" [./components.h:76]   --->   Operation 297 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i1 %tmp_51" [./components.h:76]   --->   Operation 298 'zext' 'zext_ln76_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln76_4" [./components.h:76]   --->   Operation 299 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln76_4" [./components.h:76]   --->   Operation 300 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln76_4" [./components.h:76]   --->   Operation 301 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln76_4" [./components.h:76]   --->   Operation 302 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.57ns)   --->   "%add_ln76_8 = add i3 %k_1, i3 2" [./components.h:76]   --->   Operation 303 'add' 'add_ln76_8' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln76_8, i32 2" [./components.h:76]   --->   Operation 304 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln76_5 = zext i1 %tmp_52" [./components.h:76]   --->   Operation 305 'zext' 'zext_ln76_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln76_5" [./components.h:76]   --->   Operation 306 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln76_5" [./components.h:76]   --->   Operation 307 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln76_5" [./components.h:76]   --->   Operation 308 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln76_5" [./components.h:76]   --->   Operation 309 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.57ns)   --->   "%add_ln76_9 = add i3 %k_1, i3 3" [./components.h:76]   --->   Operation 310 'add' 'add_ln76_9' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln76_9, i32 2" [./components.h:76]   --->   Operation 311 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:76]   --->   Operation 312 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 313 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1" [./components.h:76]   --->   Operation 313 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_1' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 314 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2" [./components.h:76]   --->   Operation 314 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_2' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 315 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:76]   --->   Operation 315 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 316 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1" [./components.h:76]   --->   Operation 316 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_1' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 317 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2" [./components.h:76]   --->   Operation 317 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_2' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 318 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:76]   --->   Operation 318 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 319 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1" [./components.h:76]   --->   Operation 319 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_1' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 320 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2" [./components.h:76]   --->   Operation 320 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_2' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 321 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:76]   --->   Operation 321 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 322 [1/1] (0.45ns)   --->   "%tmp_43 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, i16 0, i2 %trunc_ln19_1" [./components.h:76]   --->   Operation 322 'sparsemux' 'tmp_43' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln76_8 = sext i16 %tmp_43" [./components.h:76]   --->   Operation 323 'sext' 'sext_ln76_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_10)   --->   "%mul_ln76_4 = mul i24 %sext_ln76_8, i24 %zext_ln76_12" [./components.h:76]   --->   Operation 324 'mul' 'mul_ln76_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 325 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1" [./components.h:76]   --->   Operation 325 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_1' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 326 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2" [./components.h:76]   --->   Operation 326 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_2' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 2.58>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln76_9 = zext i10 %b1" [./components.h:76]   --->   Operation 327 'zext' 'zext_ln76_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 328 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3" [./components.h:76]   --->   Operation 328 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_3' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 329 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3" [./components.h:76]   --->   Operation 329 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_3' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 330 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3" [./components.h:76]   --->   Operation 330 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_3' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 331 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_3)   --->   "%mul_ln76 = mul i24 %sext_ln76, i24 %zext_ln76_8" [./components.h:76]   --->   Operation 331 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 332 [1/1] (0.00ns) (grouped into DSP with root node add_ln76_3)   --->   "%sext_ln76_1 = sext i24 %mul_ln76" [./components.h:76]   --->   Operation 332 'sext' 'sext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln76_2 = sext i16 %tmp_34" [./components.h:76]   --->   Operation 333 'sext' 'sext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (1.94ns)   --->   "%mul_ln76_1 = mul i26 %sext_ln76_2, i26 %zext_ln76_9" [./components.h:76]   --->   Operation 334 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_3 = add i26 %mul_ln76_1, i26 %sext_ln76_1" [./components.h:76]   --->   Operation 335 'add' 'add_ln76_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 336 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_4)   --->   "%mul_ln76_2 = mul i26 %sext_ln76_4, i26 %zext_ln76_10" [./components.h:76]   --->   Operation 336 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 337 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3" [./components.h:76]   --->   Operation 337 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_3' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 338 [1/1] (0.45ns)   --->   "%tmp_36 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_3, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_3, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_3, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_3, i16 0, i2 %trunc_ln19" [./components.h:76]   --->   Operation 338 'sparsemux' 'tmp_36' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln76_6 = sext i16 %tmp_36" [./components.h:76]   --->   Operation 339 'sext' 'sext_ln76_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln76_11 = zext i8 %b3" [./components.h:76]   --->   Operation 340 'zext' 'zext_ln76_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_5)   --->   "%mul_ln76_3 = mul i24 %sext_ln76_6, i24 %zext_ln76_11" [./components.h:76]   --->   Operation 341 'mul' 'mul_ln76_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln76_14 = zext i10 %b2_1" [./components.h:76]   --->   Operation 342 'zext' 'zext_ln76_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln76_6 = zext i1 %tmp_53" [./components.h:76]   --->   Operation 343 'zext' 'zext_ln76_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln76_6" [./components.h:76]   --->   Operation 344 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln76_6" [./components.h:76]   --->   Operation 345 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln76_6" [./components.h:76]   --->   Operation 346 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln76_6" [./components.h:76]   --->   Operation 347 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.00>
ST_6 : Operation 348 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1" [./components.h:76]   --->   Operation 348 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_1' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 349 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2" [./components.h:76]   --->   Operation 349 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_2' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 350 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3" [./components.h:76]   --->   Operation 350 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_3' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 351 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1" [./components.h:76]   --->   Operation 351 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_1' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 352 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2" [./components.h:76]   --->   Operation 352 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_2' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 353 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3" [./components.h:76]   --->   Operation 353 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_3' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 354 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1" [./components.h:76]   --->   Operation 354 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_1' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 355 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2" [./components.h:76]   --->   Operation 355 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_2' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 356 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3" [./components.h:76]   --->   Operation 356 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_3' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 357 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_10)   --->   "%mul_ln76_4 = mul i24 %sext_ln76_8, i24 %zext_ln76_12" [./components.h:76]   --->   Operation 357 'mul' 'mul_ln76_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 358 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1" [./components.h:76]   --->   Operation 358 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_1' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 359 [1/1] (0.45ns)   --->   "%tmp_44 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_1, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_1, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_1, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_1, i16 0, i2 %trunc_ln19_1" [./components.h:76]   --->   Operation 359 'sparsemux' 'tmp_44' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 360 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2" [./components.h:76]   --->   Operation 360 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_2' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 361 [1/1] (0.45ns)   --->   "%tmp_45 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_2, i16 0, i2 %trunc_ln19_1" [./components.h:76]   --->   Operation 361 'sparsemux' 'tmp_45' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln76_12 = sext i16 %tmp_45" [./components.h:76]   --->   Operation 362 'sext' 'sext_ln76_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 363 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_11)   --->   "%mul_ln76_6 = mul i26 %sext_ln76_12, i26 %zext_ln76_14" [./components.h:76]   --->   Operation 363 'mul' 'mul_ln76_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 364 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3" [./components.h:76]   --->   Operation 364 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_3' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 2.58>
ST_7 : Operation 365 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_3 = add i26 %mul_ln76_1, i26 %sext_ln76_1" [./components.h:76]   --->   Operation 365 'add' 'add_ln76_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln76_3 = sext i26 %add_ln76_3" [./components.h:76]   --->   Operation 366 'sext' 'sext_ln76_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 367 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_4)   --->   "%mul_ln76_2 = mul i26 %sext_ln76_4, i26 %zext_ln76_10" [./components.h:76]   --->   Operation 367 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 368 [1/1] (0.00ns) (grouped into DSP with root node add_ln76_4)   --->   "%sext_ln76_5 = sext i26 %mul_ln76_2" [./components.h:76]   --->   Operation 368 'sext' 'sext_ln76_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 369 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_4 = add i27 %sext_ln76_3, i27 %sext_ln76_5" [./components.h:76]   --->   Operation 369 'add' 'add_ln76_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 370 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_5)   --->   "%mul_ln76_3 = mul i24 %sext_ln76_6, i24 %zext_ln76_11" [./components.h:76]   --->   Operation 370 'mul' 'mul_ln76_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln76_13 = zext i10 %b1_1" [./components.h:76]   --->   Operation 371 'zext' 'zext_ln76_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 372 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3" [./components.h:76]   --->   Operation 372 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_3' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 373 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3" [./components.h:76]   --->   Operation 373 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_3' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 374 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3" [./components.h:76]   --->   Operation 374 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_3' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 375 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_10)   --->   "%mul_ln76_4 = mul i24 %sext_ln76_8, i24 %zext_ln76_12" [./components.h:76]   --->   Operation 375 'mul' 'mul_ln76_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 376 [1/1] (0.00ns) (grouped into DSP with root node add_ln76_10)   --->   "%sext_ln76_9 = sext i24 %mul_ln76_4" [./components.h:76]   --->   Operation 376 'sext' 'sext_ln76_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln76_10 = sext i16 %tmp_44" [./components.h:76]   --->   Operation 377 'sext' 'sext_ln76_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 378 [1/1] (1.94ns)   --->   "%mul_ln76_5 = mul i26 %sext_ln76_10, i26 %zext_ln76_13" [./components.h:76]   --->   Operation 378 'mul' 'mul_ln76_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_10 = add i26 %mul_ln76_5, i26 %sext_ln76_9" [./components.h:76]   --->   Operation 379 'add' 'add_ln76_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 380 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_11)   --->   "%mul_ln76_6 = mul i26 %sext_ln76_12, i26 %zext_ln76_14" [./components.h:76]   --->   Operation 380 'mul' 'mul_ln76_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 381 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3" [./components.h:76]   --->   Operation 381 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_3' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 382 [1/1] (0.45ns)   --->   "%tmp_46 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_3, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_3, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_3, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_3, i16 0, i2 %trunc_ln19_1" [./components.h:76]   --->   Operation 382 'sparsemux' 'tmp_46' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln76_14 = sext i16 %tmp_46" [./components.h:76]   --->   Operation 383 'sext' 'sext_ln76_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln76_15 = zext i8 %b3_1" [./components.h:76]   --->   Operation 384 'zext' 'zext_ln76_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 385 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_12)   --->   "%mul_ln76_7 = mul i24 %sext_ln76_14, i24 %zext_ln76_15" [./components.h:76]   --->   Operation 385 'mul' 'mul_ln76_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 386 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_4 = add i27 %sext_ln76_3, i27 %sext_ln76_5" [./components.h:76]   --->   Operation 386 'add' 'add_ln76_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 387 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_5)   --->   "%mul_ln76_3 = mul i24 %sext_ln76_6, i24 %zext_ln76_11" [./components.h:76]   --->   Operation 387 'mul' 'mul_ln76_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 388 [1/1] (0.00ns) (grouped into DSP with root node add_ln76_5)   --->   "%sext_ln76_7 = sext i24 %mul_ln76_3" [./components.h:76]   --->   Operation 388 'sext' 'sext_ln76_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 389 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_5 = add i27 %add_ln76_4, i27 %sext_ln76_7" [./components.h:76]   --->   Operation 389 'add' 'add_ln76_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 390 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_10 = add i26 %mul_ln76_5, i26 %sext_ln76_9" [./components.h:76]   --->   Operation 390 'add' 'add_ln76_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln76_11 = sext i26 %add_ln76_10" [./components.h:76]   --->   Operation 391 'sext' 'sext_ln76_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 392 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_11)   --->   "%mul_ln76_6 = mul i26 %sext_ln76_12, i26 %zext_ln76_14" [./components.h:76]   --->   Operation 392 'mul' 'mul_ln76_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 393 [1/1] (0.00ns) (grouped into DSP with root node add_ln76_11)   --->   "%sext_ln76_13 = sext i26 %mul_ln76_6" [./components.h:76]   --->   Operation 393 'sext' 'sext_ln76_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 394 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_11 = add i27 %sext_ln76_11, i27 %sext_ln76_13" [./components.h:76]   --->   Operation 394 'add' 'add_ln76_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 395 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_12)   --->   "%mul_ln76_7 = mul i24 %sext_ln76_14, i24 %zext_ln76_15" [./components.h:76]   --->   Operation 395 'mul' 'mul_ln76_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.51>
ST_9 : Operation 396 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_5 = add i27 %add_ln76_4, i27 %sext_ln76_7" [./components.h:76]   --->   Operation 396 'add' 'add_ln76_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_5, i32 26" [./components.h:76]   --->   Operation 397 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_6)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln76_5, i32 10, i32 25" [./components.h:76]   --->   Operation 398 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_6)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_5, i32 9" [./components.h:76]   --->   Operation 399 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i27 %add_ln76_5" [./components.h:76]   --->   Operation 400 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.71ns)   --->   "%icmp_ln76 = icmp_ne  i9 %trunc_ln76, i9 0" [./components.h:76]   --->   Operation 401 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_5, i32 25" [./components.h:76]   --->   Operation 402 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_6)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_5, i32 10" [./components.h:76]   --->   Operation 403 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_6)   --->   "%or_ln76 = or i1 %tmp_49, i1 %icmp_ln76" [./components.h:76]   --->   Operation 404 'or' 'or_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_6)   --->   "%and_ln76 = and i1 %or_ln76, i1 %tmp_47" [./components.h:76]   --->   Operation 405 'and' 'and_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_6)   --->   "%zext_ln76_3 = zext i1 %and_ln76" [./components.h:76]   --->   Operation 406 'zext' 'zext_ln76_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 407 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln76_6 = add i16 %trunc_ln2, i16 %zext_ln76_3" [./components.h:76]   --->   Operation 407 'add' 'add_ln76_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln76_6, i32 15" [./components.h:76]   --->   Operation 408 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%xor_ln76 = xor i1 %tmp_48, i1 1" [./components.h:76]   --->   Operation 409 'xor' 'xor_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%or_ln76_6 = or i1 %tmp_50, i1 %xor_ln76" [./components.h:76]   --->   Operation 410 'or' 'or_ln76_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%xor_ln76_2 = xor i1 %tmp_42, i1 %or_ln76_6" [./components.h:76]   --->   Operation 411 'xor' 'xor_ln76_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%xor_ln76_1 = xor i1 %tmp_42, i1 1" [./components.h:76]   --->   Operation 412 'xor' 'xor_ln76_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%xor_ln76_3 = xor i1 %xor_ln76_2, i1 1" [./components.h:76]   --->   Operation 413 'xor' 'xor_ln76_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%or_ln76_1 = or i1 %tmp_50, i1 %xor_ln76_3" [./components.h:76]   --->   Operation 414 'or' 'or_ln76_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 415 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln76_1 = and i1 %or_ln76_1, i1 %xor_ln76_1" [./components.h:76]   --->   Operation 415 'and' 'and_ln76_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%or_ln76_8 = or i1 %tmp_48, i1 %tmp_50" [./components.h:76]   --->   Operation 416 'or' 'or_ln76_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%xor_ln76_4 = xor i1 %or_ln76_8, i1 1" [./components.h:76]   --->   Operation 417 'xor' 'xor_ln76_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%and_ln76_2 = and i1 %tmp_42, i1 %xor_ln76_4" [./components.h:76]   --->   Operation 418 'and' 'and_ln76_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%select_ln76 = select i1 %and_ln76_1, i16 32767, i16 32768" [./components.h:76]   --->   Operation 419 'select' 'select_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%or_ln76_2 = or i1 %and_ln76_1, i1 %and_ln76_2" [./components.h:76]   --->   Operation 420 'or' 'or_ln76_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 421 [1/1] (0.24ns) (out node of the LUT)   --->   "%o_sum = select i1 %or_ln76_2, i16 %select_ln76, i16 %add_ln76_6" [./components.h:76]   --->   Operation 421 'select' 'o_sum' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 422 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_11 = add i27 %sext_ln76_11, i27 %sext_ln76_13" [./components.h:76]   --->   Operation 422 'add' 'add_ln76_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 423 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_12)   --->   "%mul_ln76_7 = mul i24 %sext_ln76_14, i24 %zext_ln76_15" [./components.h:76]   --->   Operation 423 'mul' 'mul_ln76_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 424 [1/1] (0.00ns) (grouped into DSP with root node add_ln76_12)   --->   "%sext_ln76_15 = sext i24 %mul_ln76_7" [./components.h:76]   --->   Operation 424 'sext' 'sext_ln76_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 425 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_12 = add i27 %add_ln76_11, i27 %sext_ln76_15" [./components.h:76]   --->   Operation 425 'add' 'add_ln76_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.29>
ST_10 : Operation 426 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_12 = add i27 %add_ln76_11, i27 %sext_ln76_15" [./components.h:76]   --->   Operation 426 'add' 'add_ln76_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_12, i32 26" [./components.h:76]   --->   Operation 427 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_13)   --->   "%trunc_ln76_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln76_12, i32 10, i32 25" [./components.h:76]   --->   Operation 428 'partselect' 'trunc_ln76_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_13)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_12, i32 9" [./components.h:76]   --->   Operation 429 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln76_2 = trunc i27 %add_ln76_12" [./components.h:76]   --->   Operation 430 'trunc' 'trunc_ln76_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 431 [1/1] (0.71ns)   --->   "%icmp_ln76_1 = icmp_ne  i9 %trunc_ln76_2, i9 0" [./components.h:76]   --->   Operation 431 'icmp' 'icmp_ln76_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_12, i32 25" [./components.h:76]   --->   Operation 432 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_13)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_12, i32 10" [./components.h:76]   --->   Operation 433 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_13)   --->   "%or_ln76_3 = or i1 %tmp_57, i1 %icmp_ln76_1" [./components.h:76]   --->   Operation 434 'or' 'or_ln76_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_13)   --->   "%and_ln76_3 = and i1 %or_ln76_3, i1 %tmp_55" [./components.h:76]   --->   Operation 435 'and' 'and_ln76_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_13)   --->   "%zext_ln76_7 = zext i1 %and_ln76_3" [./components.h:76]   --->   Operation 436 'zext' 'zext_ln76_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 437 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln76_13 = add i16 %trunc_ln76_1, i16 %zext_ln76_7" [./components.h:76]   --->   Operation 437 'add' 'add_ln76_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln76_13, i32 15" [./components.h:76]   --->   Operation 438 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%xor_ln76_5 = xor i1 %tmp_56, i1 1" [./components.h:76]   --->   Operation 439 'xor' 'xor_ln76_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%or_ln76_7 = or i1 %tmp_58, i1 %xor_ln76_5" [./components.h:76]   --->   Operation 440 'or' 'or_ln76_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%xor_ln76_6 = xor i1 %tmp_54, i1 %or_ln76_7" [./components.h:76]   --->   Operation 441 'xor' 'xor_ln76_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%xor_ln76_7 = xor i1 %tmp_54, i1 1" [./components.h:76]   --->   Operation 442 'xor' 'xor_ln76_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%xor_ln76_8 = xor i1 %xor_ln76_6, i1 1" [./components.h:76]   --->   Operation 443 'xor' 'xor_ln76_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%or_ln76_4 = or i1 %tmp_58, i1 %xor_ln76_8" [./components.h:76]   --->   Operation 444 'or' 'or_ln76_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 445 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln76_4 = and i1 %or_ln76_4, i1 %xor_ln76_7" [./components.h:76]   --->   Operation 445 'and' 'and_ln76_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_3)   --->   "%or_ln76_9 = or i1 %tmp_56, i1 %tmp_58" [./components.h:76]   --->   Operation 446 'or' 'or_ln76_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_3)   --->   "%xor_ln76_9 = xor i1 %or_ln76_9, i1 1" [./components.h:76]   --->   Operation 447 'xor' 'xor_ln76_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_3)   --->   "%and_ln76_5 = and i1 %tmp_54, i1 %xor_ln76_9" [./components.h:76]   --->   Operation 448 'and' 'and_ln76_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_3)   --->   "%select_ln76_2 = select i1 %and_ln76_4, i16 32767, i16 32768" [./components.h:76]   --->   Operation 449 'select' 'select_ln76_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_3)   --->   "%or_ln76_5 = or i1 %and_ln76_4, i1 %and_ln76_5" [./components.h:76]   --->   Operation 450 'or' 'or_ln76_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 451 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln76_3 = select i1 %or_ln76_5, i16 %select_ln76_2, i16 %add_ln76_13" [./components.h:76]   --->   Operation 451 'select' 'select_ln76_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i16 %o_sum" [./components.h:82]   --->   Operation 452 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i16 %select_ln76_3" [./components.h:82]   --->   Operation 453 'sext' 'sext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 454 [1/1] (0.78ns)   --->   "%o_sum_1 = add i16 %o_sum, i16 %select_ln76_3" [./components.h:82]   --->   Operation 454 'add' 'o_sum_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 455 [1/1] (0.78ns)   --->   "%add_ln82_1 = add i17 %sext_ln82, i17 %sext_ln82_1" [./components.h:82]   --->   Operation 455 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln82_1, i32 16" [./components.h:82]   --->   Operation 456 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %o_sum_1, i32 15" [./components.h:82]   --->   Operation 457 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.24>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 458 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 459 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 460 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 461 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 462 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 462 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 463 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 463 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 464 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 464 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 465 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 465 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 466 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B3, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 466 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 467 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B2, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 467 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 468 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B1, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 468 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 469 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B0, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 469 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node o_sum_2)   --->   "%xor_ln82 = xor i1 %tmp_59, i1 1" [./components.h:82]   --->   Operation 470 'xor' 'xor_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node o_sum_2)   --->   "%and_ln82 = and i1 %tmp_60, i1 %xor_ln82" [./components.h:82]   --->   Operation 471 'and' 'and_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node o_sum_2)   --->   "%xor_ln82_1 = xor i1 %tmp_59, i1 %tmp_60" [./components.h:82]   --->   Operation 472 'xor' 'xor_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node o_sum_2)   --->   "%select_ln82 = select i1 %and_ln82, i16 32767, i16 32768" [./components.h:82]   --->   Operation 473 'select' 'select_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 474 [1/1] (0.24ns) (out node of the LUT)   --->   "%o_sum_2 = select i1 %xor_ln82_1, i16 %select_ln82, i16 %o_sum_1" [./components.h:82]   --->   Operation 474 'select' 'o_sum_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 475 [1/1] (0.00ns)   --->   "%ret_ln88 = ret i16 %o_sum_2" [./components.h:88]   --->   Operation 475 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.535ns
The critical path consists of the following:
	wire read operation ('x_0_val_read', ./components.h:8->./components.h:48) on port 'x_0_val' (./components.h:8->./components.h:48) [32]  (0.000 ns)
	'add' operation 17 bit ('add_ln12', ./components.h:12->./components.h:48) [34]  (0.785 ns)
	'add' operation 29 bit ('add_ln12_1', ./components.h:12->./components.h:48) [39]  (0.850 ns)
	'icmp' operation 1 bit ('icmp_ln12', ./components.h:12->./components.h:48) [44]  (0.715 ns)
	'or' operation 1 bit ('or_ln12', ./components.h:12->./components.h:48) [47]  (0.000 ns)
	'and' operation 1 bit ('and_ln12', ./components.h:12->./components.h:48) [48]  (0.000 ns)
	'add' operation 16 bit ('t', ./components.h:12->./components.h:48) [50]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln12', ./components.h:12->./components.h:48) [52]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_1', ./components.h:12->./components.h:48) [53]  (0.122 ns)
	'select' operation 1 bit ('select_ln12', ./components.h:12->./components.h:48) [60]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln12_3', ./components.h:12->./components.h:48) [67]  (0.000 ns)
	'or' operation 1 bit ('or_ln12_1', ./components.h:12->./components.h:48) [68]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_4', ./components.h:12->./components.h:48) [70]  (0.278 ns)

 <State 2>: 3.535ns
The critical path consists of the following:
	wire read operation ('x_1_val_read', ./components.h:8->./components.h:48) on port 'x_1_val' (./components.h:8->./components.h:48) [31]  (0.000 ns)
	'add' operation 17 bit ('add_ln12_2', ./components.h:12->./components.h:48) [124]  (0.785 ns)
	'add' operation 29 bit ('add_ln12_4', ./components.h:12->./components.h:48) [129]  (0.850 ns)
	'icmp' operation 1 bit ('icmp_ln12_4', ./components.h:12->./components.h:48) [134]  (0.715 ns)
	'or' operation 1 bit ('or_ln12_3', ./components.h:12->./components.h:48) [137]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_7', ./components.h:12->./components.h:48) [138]  (0.000 ns)
	'add' operation 16 bit ('t', ./components.h:12->./components.h:48) [140]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln12_6', ./components.h:12->./components.h:48) [142]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_8', ./components.h:12->./components.h:48) [143]  (0.122 ns)
	'select' operation 1 bit ('select_ln12_4', ./components.h:12->./components.h:48) [150]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln12_9', ./components.h:12->./components.h:48) [157]  (0.000 ns)
	'or' operation 1 bit ('or_ln12_4', ./components.h:12->./components.h:48) [158]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_11', ./components.h:12->./components.h:48) [160]  (0.278 ns)

 <State 3>: 2.831ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln12_10', ./components.h:12->./components.h:48) [154]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln12_8', ./components.h:12->./components.h:48) [155]  (0.000 ns)
	'and' operation 1 bit ('empty_14', ./components.h:12->./components.h:48) [156]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_13', ./components.h:12->./components.h:48) [163]  (0.000 ns)
	'or' operation 1 bit ('or_ln12_5', ./components.h:12->./components.h:48) [165]  (0.122 ns)
	'select' operation 16 bit ('t', ./components.h:12->./components.h:48) [166]  (0.243 ns)
	'icmp' operation 1 bit ('icmp_ln24_1', ./components.h:24->./components.h:48) [171]  (0.725 ns)
	'select' operation 6 bit ('select_ln24_1', ./components.h:24->./components.h:48) [173]  (0.000 ns)
	'select' operation 6 bit ('ref_tmp_i_i_i_0_1', ./components.h:15->./components.h:48) [174]  (0.293 ns)
	'select' operation 16 bit ('select_ln25_2', ./components.h:25->./components.h:48) [178]  (0.000 ns)
	'sub' operation 17 bit ('sub_ln25_1', ./components.h:25->./components.h:48) [181]  (0.785 ns)
	'and' operation 1 bit ('and_ln25_1', ./components.h:25->./components.h:48) [186]  (0.000 ns)
	'select' operation 16 bit ('select_ln25_3', ./components.h:25->./components.h:48) [188]  (0.243 ns)
	'sparsemux' operation 16 bit ('u', ./components.h:25->./components.h:48) [198]  (0.420 ns)

 <State 4>: 2.484ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln49_1', ./components.h:49) [204]  (0.000 ns)
	'add' operation 32 bit ('add_ln49_2', ./components.h:49) [205]  (0.731 ns)
	'icmp' operation 1 bit ('icmp_ln49_1', ./components.h:49) [209]  (0.809 ns)
	'select' operation 8 bit ('select_ln49_1', ./components.h:49) [211]  (0.000 ns)
	'select' operation 8 bit ('ui', ./components.h:49) [212]  (0.303 ns)
	'getelementptr' operation 8 bit ('LUT_B1_addr_1', ./components.h:71) [318]  (0.000 ns)
	'load' operation 10 bit ('b1', ./components.h:71) on array 'LUT_B1' [319]  (0.641 ns)

 <State 5>: 2.132ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_2', ./components.h:76) on array 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0' [254]  (0.683 ns)
	'sparsemux' operation 16 bit ('tmp_35', ./components.h:76) [276]  (0.453 ns)
	'mul' operation 26 bit of DSP[280] ('mul_ln76_2', ./components.h:76) [278]  (0.996 ns)

 <State 6>: 2.585ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln76_1', ./components.h:76) [272]  (1.940 ns)
	'add' operation 26 bit of DSP[273] ('add_ln76_3', ./components.h:76) [273]  (0.645 ns)

 <State 7>: 2.585ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln76_5', ./components.h:76) [372]  (1.940 ns)
	'add' operation 26 bit of DSP[373] ('add_ln76_10', ./components.h:76) [373]  (0.645 ns)

 <State 8>: 1.290ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[280] ('add_ln76_4', ./components.h:76) [280]  (0.645 ns)
	'add' operation 27 bit of DSP[287] ('add_ln76_5', ./components.h:76) [287]  (0.645 ns)

 <State 9>: 2.510ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[287] ('add_ln76_5', ./components.h:76) [287]  (0.645 ns)
	'icmp' operation 1 bit ('icmp_ln76', ./components.h:76) [292]  (0.715 ns)
	'or' operation 1 bit ('or_ln76', ./components.h:76) [295]  (0.000 ns)
	'and' operation 1 bit ('and_ln76', ./components.h:76) [296]  (0.000 ns)
	'add' operation 16 bit ('add_ln76_6', ./components.h:76) [298]  (0.785 ns)
	'or' operation 1 bit ('or_ln76_1', ./components.h:76) [305]  (0.000 ns)
	'and' operation 1 bit ('and_ln76_1', ./components.h:76) [306]  (0.122 ns)
	'select' operation 16 bit ('select_ln76', ./components.h:76) [310]  (0.000 ns)
	'select' operation 16 bit ('o_sum', ./components.h:76) [312]  (0.243 ns)

 <State 10>: 3.295ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[387] ('add_ln76_12', ./components.h:76) [387]  (0.645 ns)
	'icmp' operation 1 bit ('icmp_ln76_1', ./components.h:76) [392]  (0.715 ns)
	'or' operation 1 bit ('or_ln76_3', ./components.h:76) [395]  (0.000 ns)
	'and' operation 1 bit ('and_ln76_3', ./components.h:76) [396]  (0.000 ns)
	'add' operation 16 bit ('add_ln76_13', ./components.h:76) [398]  (0.785 ns)
	'or' operation 1 bit ('or_ln76_4', ./components.h:76) [405]  (0.000 ns)
	'and' operation 1 bit ('and_ln76_4', ./components.h:76) [406]  (0.122 ns)
	'select' operation 16 bit ('select_ln76_2', ./components.h:76) [410]  (0.000 ns)
	'select' operation 16 bit ('select_ln76_3', ./components.h:76) [412]  (0.243 ns)
	'add' operation 16 bit ('o_sum', ./components.h:82) [415]  (0.785 ns)

 <State 11>: 0.243ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln82', ./components.h:82) [419]  (0.000 ns)
	'and' operation 1 bit ('and_ln82', ./components.h:82) [420]  (0.000 ns)
	'select' operation 16 bit ('select_ln82', ./components.h:82) [422]  (0.000 ns)
	'select' operation 16 bit ('o_sum', ./components.h:82) [423]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
