import React from "react";

import "./Frentend.css";

const Frenend = () => {
  return (
    <>
      <div id="et-main-area">
        <div id="main-content">
          <article
            id="post-407"
            className="post-407 page type-page status-publish hentry"
          >
            <div className="entry-content">
              <div className="et-l et-l--post">
                <div className="et_builder_inner_content et_pb_gutters3">
                  <div className="et_pb_section et_pb_section_0 et_pb_section_parallax et_pb_with_background et_section_regular">
                    <div className="et_parallax_bg_wrap">
                      <div
                        className="et_parallax_bg"
                        style={{
                          backgroundImage:
                            "url(https://insemitech.com/wp-content/uploads/2022/05/front-end-banner.jpg)",
                        }}
                      />
                    </div>
                    <div className="et_pb_row et_pb_row_0 mt-5">
                      <div className="vet_pb_column et_pb_column_1_2 et_pb_column_0  ">
                        <div className="et_pb_module et_pb_text et_pb_text_0  et_pb_text_align_left et_pb_bg_layout_light">
                          <div className="et_pb_text_inner">
                            <h1 className="display-4 font-white mt-5">
                              Front End Design &amp; Verification
                            </h1>
                          </div>
                        </div>
                        <div className="et_pb_module et_pb_divider et_pb_divider_0 et_pb_divider_position_ et_pb_space">
                          <div className="et_pb_divider_internal" />
                        </div>
                        <div className="et_pb_module et_pb_text et_pb_text_1  et_pb_text_align_left et_pb_bg_layout_light">
                          <div className="et_pb_text_inner text-white">
                            Helping businesses develop error-free HDL models,
                            completely in line with the defined specifications
                          </div>
                        </div>
                        <div className="et_pb_module et_pb_code et_pb_code_0">
                          <div className="et_pb_code_inner">
                            <a href="" className="btn btn-blue">
                              TALK TO AN EXPERT →
                            </a>
                          </div>
                        </div>
                      </div>
                      <div className="  "></div>
                    </div>
                  </div>
                  <div className="et_pb_section et_pb_section_1 et_section_regular">
                    <div className="et_pb_row et_pb_row_1 col-center col-sm-9">
                      <div className="et_pb_column et_pb_column_1_2 et_pb_column_2  ">
                        <div className="et_pb_module et_pb_text et_pb_text_2  et_pb_text_align_left et_pb_bg_layout_light">
                          <div className="et_pb_text_inner">
                            <h2>
                              Since our inception, SoC Circuite has been a{" "}
                              <span className="text-blue">
                                global market leader and customers’ first choice
                              </span>{" "}
                              for expertise around VHDL, Verilog Systems, Vera,
                              Specman, OVM, UVM, and many others.
                            </h2>
                          </div>
                        </div>
                      </div>
                      <div className="">
                        <div className=" et_pb_text_align_left et_pb_bg_layout_light">
                          <div className="et_pb_text_inner">
                            <p>
                              Interestingly, the success of an advanced IC
                              design greatly relies on the ease with which it
                              traverses the front-end designs and the related
                              verifications. Much happily, the highly
                              accomplished team of proficient engineers at
                              SoC Circuite specializes in delivering multiple projects
                              in front-end RTL Designs and SoC integrations of
                              multi-million gates IPs, FPGA &amp; system
                              architecture design, and ASIC &amp; IP prototyping
                              with FPGA. The team possesses hands-on experience
                              across Automotive, Graphics, Server, Modem, 5G
                              domains.
                            </p>
                            <p>
                              With client-centric administrations in place,
                              SoC Circuite also has been a prominent leader in
                              developing the most creative and error-free
                              designs in the least turnaround time. UVM based
                              functional &amp; formal techniques, VIP
                              Development, and Gate level simulations of IP and
                              SoC designs are what make SoC Circuite a one-stop
                              destination.
                            </p>
                          </div>
                        </div>
                      </div>
                    </div>
                  </div>
                  <h2 className="text-center">Our Service Offerings</h2>
                  <div className="et_pb_section et_pb_section_3 ourServiceOfferingsWrapper et_pb_with_background et_section_regular">
                    <div className="et_pb_row et_pb_row_3 col-center col-sm-9">
                      <div className="et_pb_column et_pb_column_4_4 et_pb_column_5   et-last-child">
                        <div className="et_pb_module et_pb_code et_pb_code_1">
                          <div className="et_pb_code_inner">
                            <style
                              dangerouslySetInnerHTML={{
                                __html:
                                  "\n  .serviceOfferings h2{\n    padding-bottom: 40px;\n    line-height: 1.3;\n  }\n  .serviceOfferingItem{\n    min-height: 660px;\n    background:#fff;\n    padding: 30px;\n    border-radius: 20px;\n    margin-bottom: 30px;\n    box-shadow: 0 1rem 3rem rgba(0, 0, 0, 0.175) !important;\n  }\n  .serviceOfferingItem img{\n    padding-bottom: 20px\n  }\n  .serviceOfferingItem h4{\n    padding-bottom:10px;\n    line-height: 1.4\n  }\n  .serviceOfferingItem ul li{\n    font-size: 14px;\n    line-height:1.8\n  }\n  .serviceOfferingItem ul li ul{\n    list-style: circle;\n    padding-bottom: 10px;\n    padding-top:5px\n  }\n  \n",
                              }}
                            />
                            <div className="row">
                              <div className="col-sm-11 col-center">
                                <div className="serviceOfferings">
                                  <div className="row">
                                    <div className="col-sm-4">
                                      <div className="serviceOfferingItem">
                                        <img
                                          decoding="async"
                                          src="https://insemitech.com/wp-content/uploads/2022/04/front-end-design.png"
                                        />
                                        <h4>Design</h4>
                                        <ul>
                                          <li>
                                            SoC Architecture and IP Micro Arch
                                          </li>
                                          <li>
                                            SoC and Sub-System Integration
                                          </li>
                                          <li>
                                            DFT RTL Design and Integration
                                          </li>
                                          <li>RTL Quality Checks</li>
                                          <li>
                                            Synthesis, Timing, Caliber and FEV
                                          </li>
                                          <li>
                                            Timing, Constraints and Constraints
                                            Validation
                                          </li>
                                        </ul>
                                      </div>
                                    </div>
                                    <div className="col-sm-4">
                                      <div className="serviceOfferingItem">
                                        <img
                                          decoding="async"
                                          src="https://insemitech.com/wp-content/uploads/2022/04/front-end-verification-icon.png"
                                        />
                                        <h4>Verification</h4>
                                        <ul>
                                          <li>
                                            Environment Architecture Development
                                          </li>
                                          <li>
                                            Verification
                                            <ul>
                                              <li>SoC Verification</li>
                                              <li>IP/SS Verification</li>
                                              <li>DFT/DFD Validation</li>
                                              <li>Power-aware Verification</li>
                                              <li>AMS</li>
                                              <li>CPU Verification</li>
                                              <li>
                                                Gate Level Simulations (GLS)
                                              </li>
                                            </ul>
                                          </li>
                                          <li>
                                            VIP Development, 3rd party VIP
                                            Integration, Development and
                                            Modelling
                                          </li>
                                          <li>
                                            Assertions, Coverage and Formal
                                            Verification
                                          </li>
                                          <li>
                                            Automation and Regression Management
                                          </li>
                                        </ul>
                                      </div>
                                    </div>
                                    <div className="col-sm-4">
                                      <div className="serviceOfferingItem">
                                        <img
                                          decoding="async"
                                          src="https://insemitech.com/wp-content/uploads/2022/04/front-end-fpga.png"
                                        />
                                        <h4>FPGA</h4>
                                        <ul>
                                          <li>
                                            ASIC and IP Prototyping with FPGA
                                          </li>
                                          <li>
                                            FPGA and System Architecture Design
                                          </li>
                                          <li>
                                            RTL Design from Microarchitecture
                                          </li>
                                          <li>
                                            Verification of RTL in UVM/OVM and
                                            other Methodology
                                          </li>
                                          <li>
                                            Porting to Different FPGA, FPGA to
                                            ASIC Porting and Vice Versa
                                          </li>
                                          <li>Board Design and Bring up</li>
                                          <li>
                                            FPGA Fitment, Bitmap Generation
                                          </li>
                                          <li>
                                            FPGA/System Validation on Board
                                          </li>
                                          <li>
                                            Multi-Million Gates Complex FPGA
                                            Design and Validation
                                          </li>
                                        </ul>
                                      </div>
                                    </div>
                                  </div>
                                </div>
                              </div>
                            </div>
                          </div>
                        </div>
                      </div>
                    </div>
                  </div>
                  <div className="">
                    <div className="">

                  
                            <h2 className="text-center">
                              Front End Design &amp; Verification Expertise
                            </h2>
                     
                    
                            <p>
                              With a laser-sharp focus on all design parameters,
                              Team SoC Circuite leaves no stone unturned in Front End
                              Design and Verifications. This helps you get
                              error-free designs in the least turnaround time.
                            </p>
                         
                      
                    </div>
                  </div>
                </div>
              </div>
            </div>
          </article>
        </div>
    
     
      </div>
    </>
  );
};

export default Frenend;
