
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 10.89

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by clk)
Endpoint: cpu_inst.addr[8]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    5.20    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ u_pad_reset_n/pad (sg13g2_IOPadIn)
     3    0.02    0.05    0.08    2.08 ^ u_pad_reset_n/p2c (sg13g2_IOPadIn)
                                         cpu_inst.reset_n (net)
                  0.04    0.00    2.08 ^ fanout860/A (sg13g2_buf_1)
     4    0.02    0.09    0.11    2.19 ^ fanout860/X (sg13g2_buf_1)
                                         net860 (net)
                  0.09    0.00    2.19 ^ cpu_inst.addr[8]$_DFFE_PN0P_/RESET_B (sg13g2_dfrbp_1)
                                  2.19   data arrival time

                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ cpu_inst.addr[8]$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.09    0.06   library removal time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -2.19   data arrival time
-----------------------------------------------------------------------------
                                  2.13   slack (MET)


Startpoint: cpu_inst.IR[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: cpu_inst.IR[3]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.25    0.00    0.00 ^ cpu_inst.IR[3]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.02    0.27    0.27 v cpu_inst.IR[3]$_DFFE_PN1P_/Q (sg13g2_dfrbp_1)
                                         _0053_ (net)
                  0.02    0.00    0.27 v _4558_/A (sg13g2_nand2_1)
     1    0.00    0.02    0.03    0.31 ^ _4558_/Y (sg13g2_nand2_1)
                                         _0429_ (net)
                  0.02    0.00    0.31 ^ _4559_/B1 (sg13g2_o21ai_1)
     1    0.00    0.03    0.04    0.34 v _4559_/Y (sg13g2_o21ai_1)
                                         _0080_ (net)
                  0.03    0.00    0.34 v cpu_inst.IR[3]$_DFFE_PN1P_/D (sg13g2_dfrbp_1)
                                  0.34   data arrival time

                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ cpu_inst.IR[3]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
                          0.02    0.17   library hold time
                                  0.17   data required time
-----------------------------------------------------------------------------
                                  0.17   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by clk)
Endpoint: cpu_inst.IR[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    5.24    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ u_pad_reset_n/pad (sg13g2_IOPadIn)
     3    0.02    0.05    0.08    2.08 ^ u_pad_reset_n/p2c (sg13g2_IOPadIn)
                                         cpu_inst.reset_n (net)
                  0.04    0.00    2.08 ^ fanout853/A (sg13g2_buf_1)
     4    0.01    0.06    0.09    2.17 ^ fanout853/X (sg13g2_buf_1)
                                         net853 (net)
                  0.06    0.00    2.17 ^ fanout848/A (sg13g2_buf_1)
     7    0.05    0.20    0.20    2.37 ^ fanout848/X (sg13g2_buf_1)
                                         net848 (net)
                  0.20    0.00    2.37 ^ fanout847/A (sg13g2_buf_1)
     8    0.05    0.21    0.25    2.62 ^ fanout847/X (sg13g2_buf_1)
                                         net847 (net)
                  0.21    0.00    2.62 ^ fanout846/A (sg13g2_buf_1)
     8    0.05    0.23    0.27    2.89 ^ fanout846/X (sg13g2_buf_1)
                                         net846 (net)
                  0.23    0.00    2.89 ^ cpu_inst.IR[0]$_DFFE_PN0P_/RESET_B (sg13g2_dfrbp_1)
                                  2.89   data arrival time

                  0.25   20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock network delay (ideal)
                         -0.15   20.68   clock uncertainty
                          0.00   20.68   clock reconvergence pessimism
                                 20.68 ^ cpu_inst.IR[0]$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.15   20.54   library recovery time
                                 20.54   data required time
-----------------------------------------------------------------------------
                                 20.54   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                 17.65   slack (MET)


Startpoint: data_1 (input port clocked by clk)
Endpoint: cpu_inst.Z$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    5.20    4.53    2.23    4.23 v data_1 (inout)
                                         data_1 (net)
                  4.53    0.00    4.23 v u_pad_data_1/pad (sg13g2_IOPadInOut4mA)
     1    0.01    0.13    2.77    7.01 v u_pad_data_1/p2c (sg13g2_IOPadInOut4mA)
                                         data_in_phy_1 (net)
                  0.10    0.00    7.01 v _3624_/A (sg13g2_buf_1)
     3    0.01    0.04    0.11    7.11 v _3624_/X (sg13g2_buf_1)
                                         _2432_ (net)
                  0.04    0.00    7.11 v _3625_/A (sg13g2_buf_1)
     3    0.01    0.03    0.08    7.19 v _3625_/X (sg13g2_buf_1)
                                         _2443_ (net)
                  0.03    0.00    7.19 v fanout838/A (sg13g2_buf_1)
     8    0.04    0.13    0.16    7.35 v fanout838/X (sg13g2_buf_1)
                                         net838 (net)
                  0.13    0.00    7.35 v _3635_/B (sg13g2_nor2_1)
     7    0.03    0.27    0.27    7.61 ^ _3635_/Y (sg13g2_nor2_1)
                                         _2551_ (net)
                  0.27    0.00    7.61 ^ _3762_/A2 (sg13g2_a22oi_1)
     1    0.00    0.08    0.14    7.75 v _3762_/Y (sg13g2_a22oi_1)
                                         _3015_ (net)
                  0.08    0.00    7.75 v _3763_/A (sg13g2_buf_1)
     4    0.01    0.05    0.11    7.85 v _3763_/X (sg13g2_buf_1)
                                         _3016_ (net)
                  0.05    0.00    7.85 v _3791_/A (sg13g2_nor4_1)
     4    0.01    0.27    0.26    8.11 ^ _3791_/Y (sg13g2_nor4_1)
                                         _3044_ (net)
                  0.27    0.00    8.11 ^ _3806_/A (sg13g2_nor2_1)
     2    0.01    0.07    0.11    8.22 v _3806_/Y (sg13g2_nor2_1)
                                         _3059_ (net)
                  0.07    0.00    8.22 v _3865_/A1 (sg13g2_a221oi_1)
     1    0.00    0.10    0.14    8.36 ^ _3865_/Y (sg13g2_a221oi_1)
                                         _3118_ (net)
                  0.10    0.00    8.36 ^ _3866_/A (sg13g2_buf_1)
     3    0.01    0.05    0.11    8.47 ^ _3866_/X (sg13g2_buf_1)
                                         _3119_ (net)
                  0.05    0.00    8.47 ^ fanout598/A (sg13g2_buf_1)
     8    0.03    0.12    0.14    8.61 ^ fanout598/X (sg13g2_buf_1)
                                         net598 (net)
                  0.12    0.00    8.61 ^ _4032_/A (sg13g2_xnor2_1)
     2    0.01    0.06    0.11    8.72 v _4032_/Y (sg13g2_xnor2_1)
                                         _3282_ (net)
                  0.06    0.00    8.72 v _4151_/A2 (sg13g2_a221oi_1)
     1    0.00    0.11    0.15    8.87 ^ _4151_/Y (sg13g2_a221oi_1)
                                         _3400_ (net)
                  0.11    0.00    8.87 ^ _4155_/B1 (sg13g2_a221oi_1)
     3    0.01    0.11    0.12    8.99 v _4155_/Y (sg13g2_a221oi_1)
                                         _3404_ (net)
                  0.11    0.00    8.99 v _4157_/A2 (sg13g2_o21ai_1)
     3    0.01    0.13    0.15    9.14 ^ _4157_/Y (sg13g2_o21ai_1)
                                         _3406_ (net)
                  0.13    0.00    9.14 ^ _4173_/A (sg13g2_and3_1)
     1    0.00    0.03    0.14    9.27 ^ _4173_/X (sg13g2_and3_1)
                                         _3422_ (net)
                  0.03    0.00    9.27 ^ _4174_/A (sg13g2_buf_1)
     4    0.02    0.08    0.11    9.38 ^ _4174_/X (sg13g2_buf_1)
                                         _3423_ (net)
                  0.08    0.00    9.38 ^ _6103_/S (sg13g2_mux2_1)
     1    0.01    0.04    0.18    9.56 v _6103_/X (sg13g2_mux2_1)
                                         _1926_ (net)
                  0.04    0.00    9.56 v _6130_/A2 (sg13g2_a221oi_1)
     1    0.00    0.10    0.14    9.70 ^ _6130_/Y (sg13g2_a221oi_1)
                                         _0128_ (net)
                  0.10    0.00    9.70 ^ cpu_inst.Z$_DFFE_PN0P_/D (sg13g2_dfrbp_1)
                                  9.70   data arrival time

                  0.25   20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock network delay (ideal)
                         -0.15   20.68   clock uncertainty
                          0.00   20.68   clock reconvergence pessimism
                                 20.68 ^ cpu_inst.Z$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.10   20.58   library setup time
                                 20.58   data required time
-----------------------------------------------------------------------------
                                 20.58   data required time
                                 -9.70   data arrival time
-----------------------------------------------------------------------------
                                 10.89   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_n (input port clocked by clk)
Endpoint: cpu_inst.IR[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     2    5.24    0.00    0.00    2.00 ^ reset_n (in)
                                         reset_n (net)
                  0.00    0.00    2.00 ^ u_pad_reset_n/pad (sg13g2_IOPadIn)
     3    0.02    0.05    0.08    2.08 ^ u_pad_reset_n/p2c (sg13g2_IOPadIn)
                                         cpu_inst.reset_n (net)
                  0.04    0.00    2.08 ^ fanout853/A (sg13g2_buf_1)
     4    0.01    0.06    0.09    2.17 ^ fanout853/X (sg13g2_buf_1)
                                         net853 (net)
                  0.06    0.00    2.17 ^ fanout848/A (sg13g2_buf_1)
     7    0.05    0.20    0.20    2.37 ^ fanout848/X (sg13g2_buf_1)
                                         net848 (net)
                  0.20    0.00    2.37 ^ fanout847/A (sg13g2_buf_1)
     8    0.05    0.21    0.25    2.62 ^ fanout847/X (sg13g2_buf_1)
                                         net847 (net)
                  0.21    0.00    2.62 ^ fanout846/A (sg13g2_buf_1)
     8    0.05    0.23    0.27    2.89 ^ fanout846/X (sg13g2_buf_1)
                                         net846 (net)
                  0.23    0.00    2.89 ^ cpu_inst.IR[0]$_DFFE_PN0P_/RESET_B (sg13g2_dfrbp_1)
                                  2.89   data arrival time

                  0.25   20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock network delay (ideal)
                         -0.15   20.68   clock uncertainty
                          0.00   20.68   clock reconvergence pessimism
                                 20.68 ^ cpu_inst.IR[0]$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.15   20.54   library recovery time
                                 20.54   data required time
-----------------------------------------------------------------------------
                                 20.54   data required time
                                 -2.89   data arrival time
-----------------------------------------------------------------------------
                                 17.65   slack (MET)


Startpoint: data_1 (input port clocked by clk)
Endpoint: cpu_inst.Z$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     2    5.20    4.53    2.23    4.23 v data_1 (inout)
                                         data_1 (net)
                  4.53    0.00    4.23 v u_pad_data_1/pad (sg13g2_IOPadInOut4mA)
     1    0.01    0.13    2.77    7.01 v u_pad_data_1/p2c (sg13g2_IOPadInOut4mA)
                                         data_in_phy_1 (net)
                  0.10    0.00    7.01 v _3624_/A (sg13g2_buf_1)
     3    0.01    0.04    0.11    7.11 v _3624_/X (sg13g2_buf_1)
                                         _2432_ (net)
                  0.04    0.00    7.11 v _3625_/A (sg13g2_buf_1)
     3    0.01    0.03    0.08    7.19 v _3625_/X (sg13g2_buf_1)
                                         _2443_ (net)
                  0.03    0.00    7.19 v fanout838/A (sg13g2_buf_1)
     8    0.04    0.13    0.16    7.35 v fanout838/X (sg13g2_buf_1)
                                         net838 (net)
                  0.13    0.00    7.35 v _3635_/B (sg13g2_nor2_1)
     7    0.03    0.27    0.27    7.61 ^ _3635_/Y (sg13g2_nor2_1)
                                         _2551_ (net)
                  0.27    0.00    7.61 ^ _3762_/A2 (sg13g2_a22oi_1)
     1    0.00    0.08    0.14    7.75 v _3762_/Y (sg13g2_a22oi_1)
                                         _3015_ (net)
                  0.08    0.00    7.75 v _3763_/A (sg13g2_buf_1)
     4    0.01    0.05    0.11    7.85 v _3763_/X (sg13g2_buf_1)
                                         _3016_ (net)
                  0.05    0.00    7.85 v _3791_/A (sg13g2_nor4_1)
     4    0.01    0.27    0.26    8.11 ^ _3791_/Y (sg13g2_nor4_1)
                                         _3044_ (net)
                  0.27    0.00    8.11 ^ _3806_/A (sg13g2_nor2_1)
     2    0.01    0.07    0.11    8.22 v _3806_/Y (sg13g2_nor2_1)
                                         _3059_ (net)
                  0.07    0.00    8.22 v _3865_/A1 (sg13g2_a221oi_1)
     1    0.00    0.10    0.14    8.36 ^ _3865_/Y (sg13g2_a221oi_1)
                                         _3118_ (net)
                  0.10    0.00    8.36 ^ _3866_/A (sg13g2_buf_1)
     3    0.01    0.05    0.11    8.47 ^ _3866_/X (sg13g2_buf_1)
                                         _3119_ (net)
                  0.05    0.00    8.47 ^ fanout598/A (sg13g2_buf_1)
     8    0.03    0.12    0.14    8.61 ^ fanout598/X (sg13g2_buf_1)
                                         net598 (net)
                  0.12    0.00    8.61 ^ _4032_/A (sg13g2_xnor2_1)
     2    0.01    0.06    0.11    8.72 v _4032_/Y (sg13g2_xnor2_1)
                                         _3282_ (net)
                  0.06    0.00    8.72 v _4151_/A2 (sg13g2_a221oi_1)
     1    0.00    0.11    0.15    8.87 ^ _4151_/Y (sg13g2_a221oi_1)
                                         _3400_ (net)
                  0.11    0.00    8.87 ^ _4155_/B1 (sg13g2_a221oi_1)
     3    0.01    0.11    0.12    8.99 v _4155_/Y (sg13g2_a221oi_1)
                                         _3404_ (net)
                  0.11    0.00    8.99 v _4157_/A2 (sg13g2_o21ai_1)
     3    0.01    0.13    0.15    9.14 ^ _4157_/Y (sg13g2_o21ai_1)
                                         _3406_ (net)
                  0.13    0.00    9.14 ^ _4173_/A (sg13g2_and3_1)
     1    0.00    0.03    0.14    9.27 ^ _4173_/X (sg13g2_and3_1)
                                         _3422_ (net)
                  0.03    0.00    9.27 ^ _4174_/A (sg13g2_buf_1)
     4    0.02    0.08    0.11    9.38 ^ _4174_/X (sg13g2_buf_1)
                                         _3423_ (net)
                  0.08    0.00    9.38 ^ _6103_/S (sg13g2_mux2_1)
     1    0.01    0.04    0.18    9.56 v _6103_/X (sg13g2_mux2_1)
                                         _1926_ (net)
                  0.04    0.00    9.56 v _6130_/A2 (sg13g2_a221oi_1)
     1    0.00    0.10    0.14    9.70 ^ _6130_/Y (sg13g2_a221oi_1)
                                         _0128_ (net)
                  0.10    0.00    9.70 ^ cpu_inst.Z$_DFFE_PN0P_/D (sg13g2_dfrbp_1)
                                  9.70   data arrival time

                  0.25   20.83   20.83   clock clk (rise edge)
                          0.00   20.83   clock network delay (ideal)
                         -0.15   20.68   clock uncertainty
                          0.00   20.68   clock reconvergence pessimism
                                 20.68 ^ cpu_inst.Z$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
                         -0.10   20.58   library setup time
                                 20.58   data required time
-----------------------------------------------------------------------------
                                 20.58   data required time
                                 -9.70   data arrival time
-----------------------------------------------------------------------------
                                 10.89   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
u_pad_data_0/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_1/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_2/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_3/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_4/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_5/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_6/pad                        1.20    4.92   -3.72 (VIOLATED)
u_pad_data_7/pad                        1.20    4.92   -3.72 (VIOLATED)
data_0                                  1.20    4.92   -3.72 (VIOLATED)
data_1                                  1.20    4.92   -3.72 (VIOLATED)
data_2                                  1.20    4.92   -3.72 (VIOLATED)
data_3                                  1.20    4.92   -3.72 (VIOLATED)
data_4                                  1.20    4.92   -3.72 (VIOLATED)
data_5                                  1.20    4.92   -3.72 (VIOLATED)
data_6                                  1.20    4.92   -3.72 (VIOLATED)
data_7                                  1.20    4.92   -3.72 (VIOLATED)
u_pad_addr_15/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_2/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_3/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_4/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_rw/pad                            1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_1/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_7/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_0/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_12/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_6/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_8/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_11/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_13/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_14/pad                       1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_5/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_9/pad                        1.20    4.68   -3.48 (VIOLATED)
u_pad_addr_10/pad                       1.20    4.68   -3.48 (VIOLATED)
RW                                      1.20    3.51   -2.31 (VIOLATED)
addr_15                                 1.20    3.51   -2.31 (VIOLATED)
addr_2                                  1.20    3.51   -2.31 (VIOLATED)
addr_3                                  1.20    3.51   -2.31 (VIOLATED)
addr_4                                  1.20    3.51   -2.31 (VIOLATED)
addr_1                                  1.20    3.51   -2.31 (VIOLATED)
addr_7                                  1.20    3.51   -2.31 (VIOLATED)
addr_0                                  1.20    3.51   -2.31 (VIOLATED)
addr_12                                 1.20    3.51   -2.31 (VIOLATED)
addr_6                                  1.20    3.51   -2.31 (VIOLATED)
addr_8                                  1.20    3.51   -2.31 (VIOLATED)
addr_11                                 1.20    3.51   -2.31 (VIOLATED)
addr_13                                 1.20    3.51   -2.31 (VIOLATED)
addr_14                                 1.20    3.51   -2.31 (VIOLATED)
addr_5                                  1.20    3.51   -2.31 (VIOLATED)
addr_9                                  1.20    3.51   -2.31 (VIOLATED)
addr_10                                 1.20    3.51   -2.31 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
data_0                                  1.08    5.21   -4.13 (VIOLATED)
data_1                                  1.08    5.21   -4.13 (VIOLATED)
data_2                                  1.08    5.21   -4.13 (VIOLATED)
data_3                                  1.08    5.21   -4.13 (VIOLATED)
data_4                                  1.08    5.21   -4.13 (VIOLATED)
data_5                                  1.08    5.21   -4.13 (VIOLATED)
data_6                                  1.08    5.21   -4.13 (VIOLATED)
data_7                                  1.08    5.21   -4.13 (VIOLATED)
u_pad_data_0/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_1/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_2/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_3/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_4/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_5/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_6/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_data_7/pad                        1.08    5.21   -4.13 (VIOLATED)
u_pad_addr_0/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_1/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_10/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_11/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_12/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_13/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_14/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_15/pad                       1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_2/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_3/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_4/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_5/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_6/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_7/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_8/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_addr_9/pad                        1.11    5.00   -3.89 (VIOLATED)
u_pad_rw/pad                            1.11    5.00   -3.89 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-3.717264413833618

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
1.2000000476837158

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-3.0977

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
0.0

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
detailed place max_fanout_check_slack_limit
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-4.132936000823975

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
1.0759299993515015

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-3.8413

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 50

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 33

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cpu_inst.ACC[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: cpu_inst.Z$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cpu_inst.ACC[0]$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
   0.29    0.29 ^ cpu_inst.ACC[0]$_DFFE_PN0P_/Q (sg13g2_dfrbp_1)
   0.08    0.38 ^ _3588_/X (sg13g2_buf_1)
   0.13    0.51 ^ fanout843/X (sg13g2_buf_1)
   0.08    0.59 v _3754_/Y (sg13g2_nor2_1)
   0.18    0.77 v _3775_/X (sg13g2_or4_1)
   0.10    0.87 v _3776_/X (sg13g2_buf_1)
   0.08    0.95 v _3780_/X (sg13g2_and2_1)
   0.08    1.03 v _3781_/X (sg13g2_buf_1)
   0.24    1.27 ^ _3791_/Y (sg13g2_nor4_1)
   0.11    1.38 v _3806_/Y (sg13g2_nor2_1)
   0.14    1.52 ^ _3865_/Y (sg13g2_a221oi_1)
   0.11    1.62 ^ _3866_/X (sg13g2_buf_1)
   0.14    1.77 ^ fanout598/X (sg13g2_buf_1)
   0.11    1.87 v _4032_/Y (sg13g2_xnor2_1)
   0.15    2.03 ^ _4151_/Y (sg13g2_a221oi_1)
   0.12    2.15 v _4155_/Y (sg13g2_a221oi_1)
   0.15    2.29 ^ _4157_/Y (sg13g2_o21ai_1)
   0.14    2.43 ^ _4173_/X (sg13g2_and3_1)
   0.11    2.54 ^ _4174_/X (sg13g2_buf_1)
   0.18    2.72 v _6103_/X (sg13g2_mux2_1)
   0.14    2.85 ^ _6130_/Y (sg13g2_a221oi_1)
   0.00    2.85 ^ cpu_inst.Z$_DFFE_PN0P_/D (sg13g2_dfrbp_1)
           2.85   data arrival time

  20.83   20.83   clock clk (rise edge)
   0.00   20.83   clock network delay (ideal)
  -0.15   20.68   clock uncertainty
   0.00   20.68   clock reconvergence pessimism
          20.68 ^ cpu_inst.Z$_DFFE_PN0P_/CLK (sg13g2_dfrbp_1)
  -0.10   20.58   library setup time
          20.58   data required time
---------------------------------------------------------
          20.58   data required time
          -2.85   data arrival time
---------------------------------------------------------
          17.73   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cpu_inst.IR[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: cpu_inst.IR[3]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cpu_inst.IR[3]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
   0.27    0.27 v cpu_inst.IR[3]$_DFFE_PN1P_/Q (sg13g2_dfrbp_1)
   0.03    0.31 ^ _4558_/Y (sg13g2_nand2_1)
   0.04    0.34 v _4559_/Y (sg13g2_o21ai_1)
   0.00    0.34 v cpu_inst.IR[3]$_DFFE_PN1P_/D (sg13g2_dfrbp_1)
           0.34   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.15    0.15   clock uncertainty
   0.00    0.15   clock reconvergence pessimism
           0.15 ^ cpu_inst.IR[3]$_DFFE_PN1P_/CLK (sg13g2_dfrbp_1)
   0.02    0.17   library hold time
           0.17   data required time
---------------------------------------------------------
           0.17   data required time
          -0.34   data arrival time
---------------------------------------------------------
           0.18   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
9.6973

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
10.8856

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
112.253926

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.92e-05   3.78e-07   5.39e-08   1.96e-05  70.9%
Combinational          2.18e-06   4.02e-06   4.51e-07   6.64e-06  24.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    2.63e-07   1.14e-06   2.97e-08   1.43e-06   5.2%
----------------------------------------------------------------
Total                  2.16e-05   5.53e-06   5.35e-07   2.77e-05 100.0%
                          78.1%      20.0%       1.9%
