INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.sim/sim_1/impl/timing/xsim/tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_ieee754_verilog
INFO: [VRFC 10-311] analyzing module mul_ieee754_vhdl
INFO: [VRFC 10-311] analyzing module tl
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/parallels/Desktop/elaborato_754/mutilplexer_ieee754/mutilplexer_ieee754.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
