Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/hardware/ISEProjects/sdram_hexdisplay_test/ipcore_dir/sdram_pll.v" into library work
Parsing module <sdram_pll>.
Analyzing Verilog file "/home/ise/hardware/ISEProjects/sdram_hexdisplay_test/top.v" into library work
Parsing verilog file "../../HDL/computer/io/segcom.v" included at line 3.
Parsing module <segcom>.
Parsing verilog file "../../HDL/computer/sdram/sdram_core.v" included at line 4.
Parsing module <sdram_core>.
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <sdram_pll>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=8,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=4,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=4,CLKOUT1_PHASE=90.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/ise/hardware/ISEProjects/sdram_hexdisplay_test/ipcore_dir/sdram_pll.v" Line 119: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/hardware/ISEProjects/sdram_hexdisplay_test/ipcore_dir/sdram_pll.v" Line 120: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/hardware/ISEProjects/sdram_hexdisplay_test/ipcore_dir/sdram_pll.v" Line 121: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/hardware/ISEProjects/sdram_hexdisplay_test/ipcore_dir/sdram_pll.v" Line 122: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/hardware/ISEProjects/sdram_hexdisplay_test/ipcore_dir/sdram_pll.v" Line 123: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:413 - "/home/ise/hardware/ISEProjects/sdram_hexdisplay_test/top.v" Line 111: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <sdram_core>.
WARNING:HDLCompiler:1127 - "/home/ise/hardware/ISEProjects/sdram_hexdisplay_test/top.v" Line 155: Assignment to write_burst_data_req ignored, since the identifier is never used

Elaborating module <segcom>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/ise/hardware/ISEProjects/sdram_hexdisplay_test/top.v".
INFO:Xst:3210 - "/home/ise/hardware/ISEProjects/sdram_hexdisplay_test/top.v" line 138: Output port <wr_burst_data_req> of the instance <sdram_core0> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 16-bit register for signal <write_buffer>.
    Found 16-bit register for signal <read_buffer>.
    Found 8-bit register for signal <hexdisplay_sel>.
    Found 8-bit register for signal <hexdisplay_data>.
    Found 10-bit register for signal <segcounter>.
    Found 32-bit register for signal <tick_counter>.
    Found 1-bit register for signal <write_burst_req_r>.
    Found 1-bit register for signal <read_burst_req_r>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | sdram_clk_ref (rising_edge)                    |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <tick_counter[31]_GND_1_o_add_4_OUT> created at line 90.
    Found 16-bit adder for signal <write_buffer[15]_GND_1_o_add_8_OUT> created at line 111.
    Found 10-bit adder for signal <segcounter[9]_GND_1_o_add_23_OUT> created at line 187.
    Found 4x8-bit Read Only RAM for signal <segcounter[9]_PWR_1_o_wide_mux_24_OUT>
    Found 8-bit 4-to-1 multiplexer for signal <segcounter[9]_segdata3[7]_wide_mux_25_OUT> created at line 188.
    Found 32-bit comparator greater for signal <tick_counter[31]_GND_1_o_LessThan_4_o> created at line 89
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <sdram_pll>.
    Related source file is "/home/ise/hardware/ISEProjects/sdram_hexdisplay_test/ipcore_dir/sdram_pll.v".
    Summary:
	no macro.
Unit <sdram_pll> synthesized.

Synthesizing Unit <sdram_core>.
    Related source file is "/home/ise/hardware/HDL/computer/sdram/sdram_core.v".
        T_RP = 4
        T_RC = 6
        T_MRD = 6
        T_RCD = 2
        T_WR = 3
        CASn = 3
        SDR_BA_WIDTH = 2
        SDR_ROW_WIDTH = 13
        SDR_COL_WIDTH = 9
        SDR_DQ_WIDTH = 16
        SDR_DQM_WIDTH = 2
        APP_ADDR_WIDTH = 24
        APP_BURST_WIDTH = 10
    Found 15-bit register for signal <cnt_200us>.
    Found 11-bit register for signal <cnt_7p5us>.
    Found 5-bit register for signal <state>.
    Found 10-bit register for signal <cnt_clk_r>.
    Found 16-bit register for signal <sdr_dq_out>.
    Found 16-bit register for signal <sdr_dq_in>.
    Found 13-bit register for signal <sdram_addr_r>.
    Found 1-bit register for signal <wr_burst_data_req_d1>.
    Found 1-bit register for signal <rd_burst_data_valid_d0>.
    Found 1-bit register for signal <rd_burst_data_valid_d1>.
    Found 1-bit register for signal <sdram_ref_req>.
    Found 1-bit register for signal <sdr_dq_oe>.
    Found 1-bit register for signal <wr_burst_data_req_d0>.
    Found 1-bit register for signal <sdram_cas_n>.
    Found 1-bit register for signal <sdram_ras_n>.
    Found 1-bit register for signal <sdram_we_n>.
    Found 2-bit register for signal <sdram_ba_r>.
    Found 1-bit register for signal <read_flag>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 39                                             |
    | Inputs             | 12                                             |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit adder for signal <cnt_200us[14]_GND_6_o_add_24_OUT> created at line 144.
    Found 11-bit adder for signal <cnt_7p5us[10]_GND_6_o_add_30_OUT> created at line 157.
    Found 10-bit adder for signal <cnt_clk_r[9]_GND_6_o_add_66_OUT> created at line 283.
    Found 1-bit tristate buffer for signal <sdram_dq<15>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<14>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<13>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<12>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<11>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<10>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<9>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<8>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<7>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<6>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<5>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<4>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<3>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<2>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<1>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<0>> created at line 131
    Found 15-bit comparator greater for signal <cnt_200us[14]_PWR_6_o_LessThan_24_o> created at line 143
    Found 11-bit comparator greater for signal <cnt_7p5us[10]_GND_6_o_LessThan_30_o> created at line 156
    Found 10-bit comparator greater for signal <cnt_clk_r[9]_wr_burst_len[9]_LessThan_61_o> created at line 271
    Found 10-bit comparator lessequal for signal <n0092> created at line 273
    Found 10-bit comparator greater for signal <cnt_clk_r[9]_rd_burst_len[9]_LessThan_65_o> created at line 273
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  38 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <sdram_core> synthesized.

Synthesizing Unit <segcom>.
    Related source file is "/home/ise/hardware/HDL/computer/io/segcom.v".
    Found 16x8-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
Unit <segcom> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x8-bit single-port Read Only RAM                    : 4
 4x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 11-bit adder                                          : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 32-bit adder                                          : 1
# Registers                                            : 25
 1-bit register                                        : 12
 10-bit register                                       : 2
 11-bit register                                       : 1
 13-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 4
 2-bit register                                        : 1
 32-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 25
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 5
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <sdram_core>.
The following registers are absorbed into counter <cnt_7p5us>: 1 register on signal <cnt_7p5us>.
The following registers are absorbed into counter <cnt_clk_r>: 1 register on signal <cnt_clk_r>.
The following registers are absorbed into counter <cnt_200us>: 1 register on signal <cnt_200us>.
Unit <sdram_core> synthesized (advanced).

Synthesizing (advanced) Unit <segcom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <val>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <segcom> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <tick_counter>: 1 register on signal <tick_counter>.
The following registers are absorbed into counter <segcounter>: 1 register on signal <segcounter>.
The following registers are absorbed into counter <write_buffer>: 1 register on signal <write_buffer>.
INFO:Xst:3217 - HDL ADVISOR - Register <sel_temp> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_segcounter[9]_PWR_1_o_wide_mux_24_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <segcounter>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x8-bit single-port distributed Read Only RAM        : 4
 4x8-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 6
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 15-bit up counter                                     : 1
 16-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 91
 Flip-Flops                                            : 91
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 25
 13-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 5
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sdram_core0/FSM_1> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 10101 | 10101
 01100 | 01100
 10000 | 10000
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10011 | 10011
 10001 | 10001
 10010 | 10010
 10100 | 10100
 10110 | 10110
-------------------
INFO:Xst:1901 - Instance sdram_pll0/pll_base_inst in unit sdram_pll0/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <sel_temp_4> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <sel_temp_5> <sel_temp_6> <sel_temp_7> <data_temp_7> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <state_FSM_FFd2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <write_burst_req_r> 
INFO:Xst:2261 - The FF/Latch <sdram_core0/sdram_addr_r_12> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <sdram_core0/sdram_addr_r_3> <sdram_core0/sdram_ba_r_1> <sdram_core0/sdram_ba_r_0> 
INFO:Xst:2261 - The FF/Latch <sdram_core0/sdram_addr_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sdram_core0/sdram_addr_r_0> 
INFO:Xst:2261 - The FF/Latch <tick_counter_31> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <tick_counter_27> <tick_counter_28> <tick_counter_29> <tick_counter_30> <sdram_core0/cnt_7p5us_10> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 4.
FlipFlop sdram_core0/state_FSM_FFd1 has been replicated 2 time(s)
FlipFlop sdram_core0/state_FSM_FFd3 has been replicated 2 time(s)
FlipFlop sdram_core0/state_FSM_FFd4 has been replicated 2 time(s)
FlipFlop sel_temp_4 has been replicated 4 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 188
 Flip-Flops                                            : 188

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 459
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 38
#      LUT2                        : 9
#      LUT3                        : 76
#      LUT4                        : 24
#      LUT5                        : 26
#      LUT6                        : 84
#      MUXCY                       : 92
#      MUXF7                       : 11
#      VCC                         : 1
#      XORCY                       : 89
# FlipFlops/Latches                : 188
#      FDC                         : 126
#      FDCE                        : 47
#      FDP                         : 14
#      FDSE                        : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 57
#      IBUF                        : 1
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 39
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             183  out of  11440     1%  
 Number of Slice LUTs:                  265  out of   5720     4%  
    Number used as Logic:               265  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    287
   Number with an unused Flip Flop:     104  out of    287    36%  
   Number with an unused LUT:            22  out of    287     7%  
   Number of fully used LUT-FF pairs:   161  out of    287    56%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          57
 Number of bonded IOBs:                  57  out of    102    55%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sdram_pll0/pll_base_inst/CLKOUT1   | BUFG                   | 188   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.035ns (Maximum Frequency: 142.141MHz)
   Minimum input arrival time before clock: 5.168ns
   Maximum output required time after clock: 5.554ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sdram_pll0/pll_base_inst/CLKOUT1'
  Clock period: 7.035ns (frequency: 142.141MHz)
  Total number of paths / destination ports: 24409 / 232
-------------------------------------------------------------------------
Delay:               7.035ns (Levels of Logic = 14)
  Source:            sdram_core0/cnt_clk_r_9 (FF)
  Destination:       sdram_core0/cnt_clk_r_9 (FF)
  Source Clock:      sdram_pll0/pll_base_inst/CLKOUT1 rising
  Destination Clock: sdram_pll0/pll_base_inst/CLKOUT1 rising

  Data Path: sdram_core0/cnt_clk_r_9 to sdram_core0/cnt_clk_r_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.525   1.296  sdram_core0/cnt_clk_r_9 (sdram_core0/cnt_clk_r_9)
     LUT6:I0->O           13   0.254   1.098  sdram_core0/end_tcl<9>11 (sdram_core0/end_tcl<9>1)
     LUT4:I3->O            1   0.254   0.910  sdram_core0/end_trcd<9>11 (sdram_core0/end_trcd<9>1)
     LUT6:I3->O           11   0.235   1.039  sdram_core0/Mmux_cnt_rst_n48 (sdram_core0/Mmux_cnt_rst_n47)
     LUT6:I5->O            1   0.254   0.681  sdram_core0/Mmux_cnt_rst_n49 (sdram_core0/cnt_rst_n)
     MUXCY:CI->O           1   0.023   0.000  sdram_core0/Mcount_cnt_clk_r_cy<0> (sdram_core0/Mcount_cnt_clk_r_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  sdram_core0/Mcount_cnt_clk_r_cy<1> (sdram_core0/Mcount_cnt_clk_r_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  sdram_core0/Mcount_cnt_clk_r_cy<2> (sdram_core0/Mcount_cnt_clk_r_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  sdram_core0/Mcount_cnt_clk_r_cy<3> (sdram_core0/Mcount_cnt_clk_r_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  sdram_core0/Mcount_cnt_clk_r_cy<4> (sdram_core0/Mcount_cnt_clk_r_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  sdram_core0/Mcount_cnt_clk_r_cy<5> (sdram_core0/Mcount_cnt_clk_r_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  sdram_core0/Mcount_cnt_clk_r_cy<6> (sdram_core0/Mcount_cnt_clk_r_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  sdram_core0/Mcount_cnt_clk_r_cy<7> (sdram_core0/Mcount_cnt_clk_r_cy<7>)
     MUXCY:CI->O           0   0.023   0.000  sdram_core0/Mcount_cnt_clk_r_cy<8> (sdram_core0/Mcount_cnt_clk_r_cy<8>)
     XORCY:CI->O           1   0.206   0.000  sdram_core0/Mcount_cnt_clk_r_xor<9> (sdram_core0/Mcount_cnt_clk_r9)
     FDC:D                     0.074          sdram_core0/cnt_clk_r_9
    ----------------------------------------
    Total                      7.035ns (2.011ns logic, 5.024ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sdram_pll0/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 205 / 205
-------------------------------------------------------------------------
Offset:              5.168ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       sel_temp_0 (FF)
  Destination Clock: sdram_pll0/pll_base_inst/CLKOUT1 rising

  Data Path: rst_n to sel_temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            187   0.255   2.401  rst_n_inv1_INV_0 (rst_n_inv)
     FDC:CLR                   0.459          sel_temp_0
    ----------------------------------------
    Total                      5.168ns (2.042ns logic, 3.126ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sdram_pll0/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 66 / 50
-------------------------------------------------------------------------
Offset:              5.554ns (Levels of Logic = 2)
  Source:            sdram_core0/sdr_dq_oe (FF)
  Destination:       sdram_dq<15> (PAD)
  Source Clock:      sdram_pll0/pll_base_inst/CLKOUT1 rising

  Data Path: sdram_core0/sdr_dq_oe to sdram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  sdram_core0/sdr_dq_oe (sdram_core0/sdr_dq_oe)
     INV:I->O             16   0.255   1.181  sdram_core0/sdr_dq_oe_inv1_INV_0 (sdram_core0/sdr_dq_oe_inv)
     IOBUF:T->IO               2.912          sdram_dq_15_IOBUF (sdram_dq<15>)
    ----------------------------------------
    Total                      5.554ns (3.692ns logic, 1.862ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sdram_pll0/pll_base_inst/CLKOUT1
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
sdram_pll0/pll_base_inst/CLKOUT1|    7.035|         |         |         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.91 secs
 
--> 


Total memory usage is 485376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    9 (   0 filtered)

