Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.xbip_dsp48_macro_0
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.PU_default
Compiling module xil_defaultlib.single_port_bram(WIDTH=64,INIT_F...
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,INIT_FI...
Compiling module xil_defaultlib.single_port_bram(WIDTH=8,INIT_FI...
Compiling module xil_defaultlib.parameter_bram
Compiling module xil_defaultlib.single_port_bram_temp_default
Compiling module xil_defaultlib.temp_bram_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
