m255
K3
13
cModel Technology
Z0 dC:\Users\Joel-\Desktop\Civ_Data\Digital_Electronics\VHDL\Labbar\Lab7\simulation\modelsim
Ealtera_pll
Z1 w1683095105
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\Joel-\Desktop\Civ_Data\Digital_Electronics\VHDL\Labbar\Lab7\simulation\modelsim
Z5 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/altera_pll_cyclone2.vhd
Z6 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/altera_pll_cyclone2.vhd
l0
L42
VgoFkEzXlUegbo9QGz7O6o3
Z7 OV;C;10.1d;51
31
Z8 !s108 1684320799.323000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/altera_pll_cyclone2.vhd|
Z10 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/altera_pll_cyclone2.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 KfUf0fhbB824<lceIQd<d0
!i10b 1
Asyn
R2
R3
Z13 DEx4 work 10 altera_pll 0 22 goFkEzXlUegbo9QGz7O6o3
l143
L55
VVFA1mCgDU5VD?<_b4HmNC0
R7
31
R8
R9
R10
R11
R12
!s100 oe?I_>fJ86APBoA`iKDz71
!i10b 1
Ebcd_decode_rom
Z14 w1684238144
Z15 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R2
R3
R4
Z16 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/bcd_decode_rom_rtl.vhd
Z17 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/bcd_decode_rom_rtl.vhd
l0
L16
Vl_Lc?7`_=>S8XEEiiEmNl3
R7
31
Z18 !s108 1684320799.251000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/bcd_decode_rom_rtl.vhd|
Z20 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/bcd_decode_rom_rtl.vhd|
R11
R12
!s100 75?Zh2YT]d3]_P<CA4kK;1
!i10b 1
Artl
R15
R2
R3
Z21 DEx4 work 14 bcd_decode_rom 0 22 l_Lc?7`_=>S8XEEiiEmNl3
l84
L33
VL<05S`f_AE_b^Ko315KON2
R7
31
R18
R19
R20
R11
R12
!s100 9IX`Bk>lgBLEY8>?]UjO<0
!i10b 1
Edc_disp_ctrl
Z22 w1684754504
R15
R2
R3
R4
Z23 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/dc_disp_ctrl.vhd
Z24 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/dc_disp_ctrl.vhd
l0
L5
VW0JkYOjgd^WG0V?HTP>AF1
!s100 6;IZ8bCV^aX1?kLlNON@03
R7
32
!i10b 1
Z25 !s108 1684754509.820000
Z26 !s90 -reportprogress|300|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/dc_disp_ctrl.vhd|
Z27 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/dc_disp_ctrl.vhd|
Z28 o-work work -O0
R12
Artl
R15
R2
R3
Z29 DEx4 work 12 dc_disp_ctrl 0 22 W0JkYOjgd^WG0V?HTP>AF1
l125
L33
Z30 VZO[;Z^j>;M6QM;Nbo4fT82
Z31 !s100 jJR<2MD^Y?LWD3XOKm]j`0
R7
32
!i10b 1
R25
R26
R27
R28
R12
Ekey_ctrl
Z32 w1684237951
R15
R2
R3
R4
Z33 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/key_ctrl.vhd
Z34 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/key_ctrl.vhd
l0
L5
VQFZXAf5X<_MGcHel3EIc62
R7
31
Z35 !s108 1684320799.123000
Z36 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/key_ctrl.vhd|
Z37 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/key_ctrl.vhd|
R11
R12
!s100 gjUFMMoHRQbJemdE>YEcg1
!i10b 1
Artl
R15
R2
R3
Z38 DEx4 work 8 key_ctrl 0 22 QFZXAf5X<_MGcHel3EIc62
l48
L18
VL2A;52ZGoQniGScY3R?Kd2
R7
31
R35
R36
R37
R11
R12
!s100 GlkcKUOT]kVzO;S7PFWGA3
!i10b 1
Epwm_ctrl
Z39 w1684316585
R15
R2
R3
R4
Z40 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_ctrl.vhd
Z41 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_ctrl.vhd
l0
L5
V`Zz]V71@L5AeTk?2?[Yn83
R7
32
Z42 !s108 1684323895.401000
Z43 !s90 -reportprogress|300|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_ctrl.vhd|
Z44 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_ctrl.vhd|
R28
R12
!s100 7SUAj6?099JGkdgOQ?QND3
!i10b 1
Artl
R15
R2
R3
DEx4 work 8 pwm_ctrl 0 22 `Zz]V71@L5AeTk?2?[Yn83
l49
L27
VAZV?X4iWLYbLEBBS[^@kP0
R7
32
R42
R43
R44
R28
R12
!s100 EQUDga]1PQzG52;WzTJhJ0
!i10b 1
Epwm_module
Z45 w1684320598
R15
R2
R3
R4
Z46 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_module.vhd
Z47 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_module.vhd
l0
L5
VW81A=B6E=SejJWnlCco0X2
R7
31
Z48 !s108 1684320799.387000
Z49 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_module.vhd|
Z50 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/pwm_module.vhd|
R11
R12
!s100 Ti3aZGMa@cC_@aSRG46]91
!i10b 1
Artl
Z51 DEx4 work 11 serial_ctrl 0 22 2no=]Y2Z^WA_E@S:2P]h22
Z52 DEx4 work 11 serial_uart 0 22 Lo_^b6XlNKG=z8N@1BU]O1
R21
DEx4 work 12 dc_disp_ctrl 0 22 Wf@de?TgKPecH_8]]Y4;R2
DEx4 work 8 pwm_ctrl 0 22 5IbnAnTReX:H0^e75QbgY0
R38
Z53 DEx4 work 10 reset_ctrl 0 22 Q4_ISz?@[:0jjj0hcY5bK3
R13
R15
R2
R3
Z54 DEx4 work 10 pwm_module 0 22 W81A=B6E=SejJWnlCco0X2
l74
L22
VO5I:9on5i8F;C<XIHJ5m`1
R7
31
R48
R49
R50
R11
R12
!s100 oI>SEHDIM:dXDcdN>lndB2
!i10b 1
Ereset_ctrl
Z55 w1683557454
R2
R3
R4
Z56 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/reset_ctrl_rtl.vhd
Z57 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/reset_ctrl_rtl.vhd
l0
L17
VQ4_ISz?@[:0jjj0hcY5bK3
R7
31
Z58 !s108 1684320798.931000
Z59 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/reset_ctrl_rtl.vhd|
Z60 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/reset_ctrl_rtl.vhd|
R11
R12
!s100 F@UjI>06hV5KAi8zL7=Zj1
!i10b 1
Artl
R2
R3
R53
l31
L29
VmjGB?XRdTdB1PT=DVI8:a1
R7
31
R58
R59
R60
R11
R12
!s100 OQC1`XSGGQF]WL<mM?]OL2
!i10b 1
Eserial_ctrl
Z61 w1684320262
R15
R2
R3
R4
Z62 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_ctrl.vhd
Z63 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_ctrl.vhd
l0
L5
V2no=]Y2Z^WA_E@S:2P]h22
R7
31
Z64 !s108 1684320798.859000
Z65 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_ctrl.vhd|
Z66 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_ctrl.vhd|
R11
R12
!s100 78fPF:J@g6e6Kd4B5gYR30
!i10b 1
Artl
R15
R2
R3
R51
l31
L20
VcPUMOJk=3MS89n^7]N:Qn3
R7
31
R64
R65
R66
R11
R12
!s100 ;_9S^g@MZAbn:6cieKeS02
!i10b 1
Eserial_uart
Z67 w1684153936
R2
R3
R4
Z68 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_uart_rtl.vhd
Z69 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_uart_rtl.vhd
l0
L15
VLo_^b6XlNKG=z8N@1BU]O1
R7
31
Z70 !s108 1684320798.747000
Z71 !s90 -reportprogress|300|-93|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_uart_rtl.vhd|
Z72 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/serial_uart_rtl.vhd|
R11
R12
!s100 demP_I;cIkOBgS@^Jf4H>3
!i10b 1
Artl
R2
R3
R52
l80
L37
VB>dYJm2O??Ao<V^V5Zada1
R7
31
R70
R71
R72
R11
R12
!s100 bMaGHJ6R_T4lL:d=MfF?N3
!i10b 1
Ptestbench_pkg
R15
R2
R3
Z73 w1683095151
R4
Z74 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_pkg.vhd
Z75 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_pkg.vhd
l0
L16
V_TO2hgS8cO^P2iJTQf3SL1
R7
32
b1
Z76 !s108 1684747030.698000
Z77 !s90 -reportprogress|300|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_pkg.vhd|
Z78 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_pkg.vhd|
R28
R12
!s100 llJ:WKVDQ0[d?RPk4Y?iL1
!i10b 1
Bbody
Z79 DPx4 work 13 testbench_pkg 0 22 _TO2hgS8cO^P2iJTQf3SL1
R15
R2
R3
l0
L69
VN3cESVYP6Wnok6Mck2<9]3
R7
32
R76
R77
R78
R28
R12
nbody
!s100 jF]nc=z0B[iV]zWDhjgNV0
!i10b 1
Etestbench_top
Z80 w1683803258
R79
Z81 DPx4 ieee 9 math_real 0 22 :iME`dTX54_U49lJNF5JI3
R15
R2
R3
R4
Z82 8C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_top.vhd
Z83 FC:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_top.vhd
l0
L26
VB>B^P?^Km<A3i><3m[dQ72
R7
32
Z84 !s108 1684747030.778000
Z85 !s90 -reportprogress|300|-work|work|C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_top.vhd|
Z86 !s107 C:/Users/Joel-/Desktop/Civ_Data/Digital_Electronics/VHDL/Labbar/Lab7/testbench_top.vhd|
R28
R12
!s100 M4E0F@:H:@zn7?zEg5b]V2
!i10b 1
Abhv
R52
R54
R79
R81
R15
R2
R3
DEx4 work 13 testbench_top 0 22 B>B^P?^Km<A3i><3m[dQ72
l157
L29
V7O9d`G7Ec9]9DG_WbYI?F3
R7
32
R84
R85
R86
R28
R12
!s100 Sc7kHLbSN;nM_id@:C6T31
!i10b 1
