#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun 12 11:15:56 2023
# Process ID: 28708
# Current directory: F:/Study/FPGA/Project/car
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10628 F:\Study\FPGA\Project\car\car.xpr
# Log file: F:/Study/FPGA/Project/car/vivado.log
# Journal file: F:/Study/FPGA/Project/car\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Study/FPGA/Project/car/car.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_motor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source sim_motor.tcl
run 20 ms
run 20 ms
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_motor1.v w ]
add_files -fileset sim_1 F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_motor1.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_motor1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source sim_motor1.tcl
run 20 ms
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_sr04 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source sim_sr04.tcl
run 20 ms
relaunch_sim
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
run 4 ms
export_ip_user_files -of_objects  [get_files F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_calculate.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_calculate.v
file delete -force F:/Study/FPGA/Project/car/car.srcs/sim_1/new/sim_calculate.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_motor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
launch_simulation
source sim_motor.tcl
run 4 ms
close_sim
current_sim simulation_3
launch_simulation
source sim_motor.tcl
run 4 ms
run 4 ms
run 4 ms
relaunch_sim
run 4 ms
open_hw
close_sim
current_sim simulation_3
close_sim
close_sim
