<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4093" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4093{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4093{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4093{left:558px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4093{left:70px;bottom:1084px;}
#t5_4093{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#t6_4093{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.21px;}
#t7_4093{left:70px;bottom:1045px;}
#t8_4093{left:96px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t9_4093{left:70px;bottom:1024px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_4093{left:70px;bottom:1007px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_4093{left:70px;bottom:982px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_4093{left:70px;bottom:965px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#td_4093{left:70px;bottom:949px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_4093{left:70px;bottom:932px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tf_4093{left:70px;bottom:882px;letter-spacing:-0.1px;}
#tg_4093{left:156px;bottom:882px;letter-spacing:-0.1px;word-spacing:0.02px;}
#th_4093{left:70px;bottom:858px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#ti_4093{left:70px;bottom:841px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#tj_4093{left:423px;bottom:841px;letter-spacing:-0.15px;word-spacing:-0.35px;}
#tk_4093{left:569px;bottom:841px;letter-spacing:-0.13px;word-spacing:-0.64px;}
#tl_4093{left:70px;bottom:824px;letter-spacing:-0.16px;word-spacing:-0.28px;}
#tm_4093{left:70px;bottom:800px;letter-spacing:-0.19px;word-spacing:-0.93px;}
#tn_4093{left:173px;bottom:800px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#to_4093{left:70px;bottom:783px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tp_4093{left:70px;bottom:766px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_4093{left:70px;bottom:749px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_4093{left:70px;bottom:725px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#ts_4093{left:70px;bottom:708px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_4093{left:70px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#tu_4093{left:455px;bottom:684px;letter-spacing:-0.16px;word-spacing:-0.99px;}
#tv_4093{left:811px;bottom:684px;letter-spacing:-0.1px;word-spacing:-1.07px;}
#tw_4093{left:70px;bottom:667px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tx_4093{left:70px;bottom:650px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ty_4093{left:70px;bottom:633px;letter-spacing:-0.14px;word-spacing:-0.38px;}
#tz_4093{left:70px;bottom:575px;letter-spacing:0.14px;}
#t10_4093{left:152px;bottom:575px;letter-spacing:0.14px;word-spacing:0.01px;}
#t11_4093{left:70px;bottom:551px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t12_4093{left:70px;bottom:534px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t13_4093{left:70px;bottom:507px;}
#t14_4093{left:96px;bottom:511px;letter-spacing:-0.19px;word-spacing:-1.2px;}
#t15_4093{left:282px;bottom:511px;letter-spacing:-0.13px;word-spacing:-1.26px;}
#t16_4093{left:96px;bottom:494px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_4093{left:96px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t18_4093{left:96px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t19_4093{left:70px;bottom:434px;}
#t1a_4093{left:96px;bottom:438px;letter-spacing:-0.18px;}
#t1b_4093{left:156px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_4093{left:96px;bottom:421px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#t1d_4093{left:96px;bottom:404px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#t1e_4093{left:642px;bottom:404px;letter-spacing:-0.12px;word-spacing:-1.16px;}
#t1f_4093{left:96px;bottom:387px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_4093{left:70px;bottom:361px;}
#t1h_4093{left:96px;bottom:364px;letter-spacing:-0.2px;word-spacing:-0.48px;}
#t1i_4093{left:347px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1j_4093{left:96px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1k_4093{left:96px;bottom:331px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#t1l_4093{left:70px;bottom:304px;}
#t1m_4093{left:96px;bottom:308px;letter-spacing:-0.19px;}
#t1n_4093{left:181px;bottom:308px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t1o_4093{left:96px;bottom:291px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_4093{left:96px;bottom:274px;letter-spacing:-0.19px;word-spacing:-0.93px;}
#t1q_4093{left:210px;bottom:274px;letter-spacing:-0.13px;}
#t1r_4093{left:240px;bottom:281px;}
#t1s_4093{left:251px;bottom:274px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#t1t_4093{left:96px;bottom:257px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1u_4093{left:70px;bottom:231px;}
#t1v_4093{left:96px;bottom:234px;letter-spacing:-0.19px;}
#t1w_4093{left:185px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t1x_4093{left:96px;bottom:218px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1y_4093{left:96px;bottom:201px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1z_4093{left:70px;bottom:149px;letter-spacing:-0.11px;}
#t20_4093{left:92px;bottom:149px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#t21_4093{left:92px;bottom:133px;letter-spacing:-0.11px;}
#t22_4093{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_4093{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4093{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4093{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4093{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4093{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4093{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_4093{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4093{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s9_4093{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4093" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4093Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4093" style="-webkit-user-select: none;"><object width="935" height="1210" data="4093/4093.svg" type="image/svg+xml" id="pdf4093" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4093" class="t s1_4093">Vol. 3C </span><span id="t2_4093" class="t s1_4093">30-11 </span>
<span id="t3_4093" class="t s2_4093">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_4093" class="t s3_4093">• </span><span id="t5_4093" class="t s4_4093">310H–313H (interrupt command — high). The processor clears bytes 2:0 of VICR_HI. No other virtualization or </span>
<span id="t6_4093" class="t s4_4093">VM exit occurs. </span>
<span id="t7_4093" class="t s3_4093">• </span><span id="t8_4093" class="t s4_4093">Any other page offset. The processor causes an APIC-write VM exit. </span>
<span id="t9_4093" class="t s4_4093">APIC-write emulation takes priority over system-management interrupts (SMIs), INIT signals, and lower priority </span>
<span id="ta_4093" class="t s4_4093">events. APIC-write emulation is not blocked if RFLAGS.IF = 0 or by the MOV SS, POP SS, or STI instructions. </span>
<span id="tb_4093" class="t s4_4093">If an operation causes a fault after a write access to the APIC-access page and before APIC-write emulation, and </span>
<span id="tc_4093" class="t s4_4093">that fault is delivered without a VM exit, APIC-write emulation occurs after the fault is delivered and before the fault </span>
<span id="td_4093" class="t s4_4093">handler can execute. If an operation causes a VM exit (perhaps due to a fault) after a write access to the APIC- </span>
<span id="te_4093" class="t s4_4093">access page and before APIC-write emulation, the APIC-write emulation does not occur. </span>
<span id="tf_4093" class="t s5_4093">30.4.3.3 </span><span id="tg_4093" class="t s5_4093">APIC-Write VM Exits </span>
<span id="th_4093" class="t s4_4093">In certain cases, VMM software must be invoked to complete the virtualization of a write access to the APIC-access </span>
<span id="ti_4093" class="t s4_4093">page. In this case, APIC-write emulation causes an </span><span id="tj_4093" class="t s6_4093">APIC-write VM exit</span><span id="tk_4093" class="t s4_4093">. (Section 30.4.3.2 details the cases that </span>
<span id="tl_4093" class="t s4_4093">causes APIC-write VM exits.) </span>
<span id="tm_4093" class="t s4_4093">APIC-write VM </span><span id="tn_4093" class="t s4_4093">exits are invoked by APIC-write emulation, and APIC-write emulation occurs after an operation that </span>
<span id="to_4093" class="t s4_4093">performs a write access to the APIC-access page. Because of this, every APIC-write VM exit is trap-like: it occurs </span>
<span id="tp_4093" class="t s4_4093">after completion of the operation containing the write access that caused the VM exit (for example, the value of </span>
<span id="tq_4093" class="t s4_4093">CS:RIP saved in the guest-state area of the VMCS references the next instruction). </span>
<span id="tr_4093" class="t s4_4093">The basic exit reason for an APIC-write VM exit is “APIC write.” The exit qualification is the page offset of the write </span>
<span id="ts_4093" class="t s4_4093">access that led to the VM exit. </span>
<span id="tt_4093" class="t s4_4093">As noted in Section 30.5, execution of WRMSR with ECX </span><span id="tu_4093" class="t s4_4093">= 83FH (self-IPI MSR) can lead to an APIC-write VM </span><span id="tv_4093" class="t s4_4093">exit if </span>
<span id="tw_4093" class="t s4_4093">the “virtual-interrupt delivery” VM-execution control is 1; the exit qualification for the APIC-write VM exit is 3F0H. </span>
<span id="tx_4093" class="t s4_4093">As noted in Section 30.1.6 and in Section 30.7, IPI virtualization and execution of SENDUIPI may lead to APIC- </span>
<span id="ty_4093" class="t s4_4093">write VM exits; these VM exits produce an exit qualification of 300H. </span>
<span id="tz_4093" class="t s7_4093">30.4.4 </span><span id="t10_4093" class="t s7_4093">Instruction-Specific Considerations </span>
<span id="t11_4093" class="t s4_4093">Certain instructions that use linear address may cause page faults even though they do not use those addresses to </span>
<span id="t12_4093" class="t s4_4093">access memory. The APIC-virtualization features may affect these instructions as well: </span>
<span id="t13_4093" class="t s3_4093">• </span><span id="t14_4093" class="t s6_4093">CLFLUSH, CLFLUSHOPT. </span><span id="t15_4093" class="t s4_4093">With regard to faulting, the processor operates as if each of these instructions reads </span>
<span id="t16_4093" class="t s4_4093">from the linear address in its source operand. If that address translates to one on the APIC-access page, the </span>
<span id="t17_4093" class="t s4_4093">instruction may cause an APIC-access VM exit. If it does not, it will flush the corresponding cache line on the </span>
<span id="t18_4093" class="t s4_4093">virtual-APIC page instead of the APIC-access page. </span>
<span id="t19_4093" class="t s3_4093">• </span><span id="t1a_4093" class="t s6_4093">ENTER. </span><span id="t1b_4093" class="t s4_4093">With regard to faulting, the processor operates if ENTER writes to the byte referenced by the final </span>
<span id="t1c_4093" class="t s4_4093">value of the stack pointer (even though it does not if its size operand is non-zero). If that value translates to an </span>
<span id="t1d_4093" class="t s4_4093">address on the APIC-access page, the instruction may cause an APIC-access VM </span><span id="t1e_4093" class="t s4_4093">exit. If it does not, it will cause </span>
<span id="t1f_4093" class="t s4_4093">the APIC-write emulation appropriate to the address’s page offset. </span>
<span id="t1g_4093" class="t s3_4093">• </span><span id="t1h_4093" class="t s6_4093">MASKMOVQ and MASKMOVDQU. </span><span id="t1i_4093" class="t s4_4093">Even if the instruction’s mask is zero, the processor may operate with </span>
<span id="t1j_4093" class="t s4_4093">regard to faulting as if MASKMOVQ or MASKMOVDQU writes to memory (the behavior is implementation- </span>
<span id="t1k_4093" class="t s4_4093">specific). In such a situation, an APIC-access VM exit may occur. </span>
<span id="t1l_4093" class="t s3_4093">• </span><span id="t1m_4093" class="t s6_4093">MONITOR. </span><span id="t1n_4093" class="t s4_4093">With regard to faulting, the processor operates as if MONITOR reads from the effective address in </span>
<span id="t1o_4093" class="t s4_4093">RAX. If the resulting linear address translates to one on the APIC-access page, the instruction may cause an </span>
<span id="t1p_4093" class="t s4_4093">APIC-access VM </span><span id="t1q_4093" class="t s4_4093">exit. </span>
<span id="t1r_4093" class="t s8_4093">9 </span>
<span id="t1s_4093" class="t s4_4093">If it does not, it will monitor the corresponding address on the virtual-APIC page instead </span>
<span id="t1t_4093" class="t s4_4093">of the APIC-access page. </span>
<span id="t1u_4093" class="t s3_4093">• </span><span id="t1v_4093" class="t s6_4093">PREFETCH. </span><span id="t1w_4093" class="t s4_4093">An execution of the PREFETCH instruction that would result in an access to the APIC-access page </span>
<span id="t1x_4093" class="t s4_4093">does not cause an APIC-access VM exit. Such an access may prefetch data; if so, it is from the corresponding </span>
<span id="t1y_4093" class="t s4_4093">address on the virtual-APIC page. </span>
<span id="t1z_4093" class="t s9_4093">9. </span><span id="t20_4093" class="t s9_4093">This chapter uses the notation RAX, RIP, RSP, RFLAGS, etc. for processor registers because most processors that support VMX oper- </span>
<span id="t21_4093" class="t s9_4093">ation also support Intel 64 architecture. For IA-32 processors, this notation refers to the 32-bit forms of those registers (EAX, EIP, </span>
<span id="t22_4093" class="t s9_4093">ESP, EFLAGS, etc.). In a few places, notation such as EAX is used to refer specifically to lower 32 bits of the indicated register. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
