
---------- Begin Simulation Statistics ----------
final_tick                               123207300000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 272625                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662904                       # Number of bytes of host memory used
host_op_rate                                   298337                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   366.80                       # Real time elapsed on the host
host_tick_rate                              335894222                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123207                       # Number of seconds simulated
sim_ticks                                123207300000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.232073                       # CPI: cycles per instruction
system.cpu.discardedOps                        376444                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         9699520                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.811640                       # IPC: instructions per cycle
system.cpu.numCycles                        123207300                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       113507780                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46536                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       583335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          416                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1169112                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            420                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20360172                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16297420                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53383                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737442                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736055                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984126                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050564                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                324                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433997                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300031                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133966                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1037                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35617450                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35617450                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35620781                       # number of overall hits
system.cpu.dcache.overall_hits::total        35620781                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        68699                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68699                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        68729                       # number of overall misses
system.cpu.dcache.overall_misses::total         68729                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6047204000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6047204000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6047204000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6047204000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686149                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686149                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689510                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689510                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001925                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001925                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001926                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001926                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88024.629179                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88024.629179                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87986.206696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87986.206696                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47059                       # number of writebacks
system.cpu.dcache.writebacks::total             47059                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18067                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18067                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18067                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18067                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        50632                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        50632                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        50657                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        50657                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4544397000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4544397000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4545988000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4545988000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001419                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001419                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001419                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001419                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89753.456312                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89753.456312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89740.568924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89740.568924                       # average overall mshr miss latency
system.cpu.dcache.replacements                  48609                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21418512                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21418512                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13369                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13369                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    404812000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    404812000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431881                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431881                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000624                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000624                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30279.901264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30279.901264                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1548                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1548                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11821                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11821                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    328306000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    328306000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27773.115642                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27773.115642                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198938                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198938                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5642392000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5642392000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101977.082957                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101977.082957                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16519                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16519                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38811                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38811                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4216091000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4216091000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108631.341630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108631.341630                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008926                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008926                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1591000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1591000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007438                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007438                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        63640                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        63640                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123207300000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2035.381021                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35849598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             50657                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            707.692876                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2035.381021                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1580                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71785997                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71785997                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123207300000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123207300000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123207300000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49060386                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106364                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9763844                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27560899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27560899                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27560899                       # number of overall hits
system.cpu.icache.overall_hits::total        27560899                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       535124                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         535124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       535124                       # number of overall misses
system.cpu.icache.overall_misses::total        535124                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13956220000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13956220000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13956220000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13956220000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28096023                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28096023                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28096023                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28096023                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26080.347732                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26080.347732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26080.347732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26080.347732                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       534722                       # number of writebacks
system.cpu.icache.writebacks::total            534722                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       535124                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       535124                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       535124                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       535124                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12885972000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12885972000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12885972000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12885972000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24080.347732                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24080.347732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24080.347732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24080.347732                       # average overall mshr miss latency
system.cpu.icache.replacements                 534722                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27560899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27560899                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       535124                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        535124                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13956220000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13956220000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28096023                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28096023                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26080.347732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26080.347732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       535124                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       535124                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12885972000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12885972000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24080.347732                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24080.347732                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123207300000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           401.832736                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28096023                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            535124                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.503762                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   401.832736                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.784830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.784830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56727170                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56727170                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123207300000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123207300000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123207300000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 123207300000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431277                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               534601                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11314                       # number of demand (read+write) hits
system.l2.demand_hits::total                   545915                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              534601                       # number of overall hits
system.l2.overall_hits::.cpu.data               11314                       # number of overall hits
system.l2.overall_hits::total                  545915                       # number of overall hits
system.l2.demand_misses::.cpu.inst                523                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39343                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39866                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               523                       # number of overall misses
system.l2.overall_misses::.cpu.data             39343                       # number of overall misses
system.l2.overall_misses::total                 39866                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4156390000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4207406000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51016000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4156390000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4207406000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           535124                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            50657                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               585781                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          535124                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           50657                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              585781                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000977                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.776655                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068056                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000977                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.776655                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068056                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97544.933078                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105644.968609                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105538.704661                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97544.933078                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105644.968609                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105538.704661                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6501                       # number of writebacks
system.l2.writebacks::total                      6501                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39860                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39860                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40496000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3369224000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3409720000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40496000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3369224000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3409720000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.776556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068046                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.776556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068046                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77578.544061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85648.075652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85542.398394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77578.544061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85648.075652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85542.398394                       # average overall mshr miss latency
system.l2.replacements                           7095                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47059                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47059                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       534715                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           534715                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       534715                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       534715                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4099633000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4099633000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105633.419222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105633.419222                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3323433000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3323433000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85633.419222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85633.419222                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         534601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             534601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51016000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51016000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       535124                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         535124                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97544.933078                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97544.933078                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40496000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40496000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77578.544061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77578.544061                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             533                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     56757000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     56757000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.044994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106485.928705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106485.928705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          528                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          528                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     45791000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     45791000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.044572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86725.378788                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86725.378788                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 123207300000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26362.771472                       # Cycle average of tags in use
system.l2.tags.total_refs                     1169085                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39863                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.327572                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.954954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       338.055096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26023.761422                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.794182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.804528                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1780                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30792                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9392599                       # Number of tag accesses
system.l2.tags.data_accesses                  9392599                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123207300000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039909944000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          359                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          359                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              117845                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6114                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39860                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6501                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39860                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6501                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.31                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39860                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6501                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.988858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.156175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1701.881054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          358     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           359                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.025070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.023930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.203148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.28%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              347     96.66%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      3.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           359                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2551040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               416064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     20.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  123202192000                       # Total gap between requests
system.mem_ctrls.avgGap                    2657453.29                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2517632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       414144                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 271152.764487169159                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 20434113.887732300907                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3361359.270108183380                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          522                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39338                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6501                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13710500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1348684000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1072609712750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26265.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34284.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 164991495.58                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2517632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2551040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       416064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       416064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          522                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39860                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6501                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6501                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       271153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     20434114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         20705267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       271153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       271153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3376943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3376943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3376943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       271153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     20434114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        24082209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39860                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6471                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          354                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          438                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               615019500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             199300000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1362394500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15429.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34179.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20861                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5424                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.34                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.82                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        20045                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   147.923173                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.073633                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   148.545129                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         9570     47.74%     47.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7456     37.20%     84.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1201      5.99%     90.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1075      5.36%     96.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          414      2.07%     98.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           41      0.20%     98.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           53      0.26%     98.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           44      0.22%     99.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          191      0.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        20045                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2551040                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             414144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               20.705267                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                3.361359                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.19                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 123207300000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        72642360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        38606535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141743280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      16719660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9725448720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21890770770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  28877269920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   60763201245                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   493.178580                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  74862674250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4113980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44230645750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        70486080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        37464240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142857120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17058960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9725448720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21591598290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29129204640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   60714118050                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   492.780201                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  75520467250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4113980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  43572852750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 123207300000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1050                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6501                       # Transaction distribution
system.membus.trans_dist::CleanEvict              175                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1050                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86396                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86396                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2967104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2967104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39860                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39860    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39860                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123207300000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            72540000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          213755750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            546970                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        53560                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       534722                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38811                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38811                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        535124                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11846                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1604970                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       149923                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1754893                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     68470144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6253824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               74723968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7095                       # Total snoops (count)
system.tol2bus.snoopTraffic                    416064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           592876                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000756                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027723                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 592432     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    440      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             592876                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 123207300000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2332674000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1605372999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         151977993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
