{"Source Block": ["oh/emesh/dv/ememory.v@66:76@HdlStmAssign", "\t.packet_in\t(packet_in[PW-1:0])\n\t);\n      \n   //Access-in\n   assign mem_rd = (access_in & ~write_in & ~wait_in);\n   assign mem_wr = (access_in & write_in );\n   \n   assign en =  mem_rd | mem_wr;\n\n   //Pushback Circuit (pass through problems?)\n   assign wait_out = access_in & wait_in;\n"], "Clone Blocks": [["oh/emesh/dv/ememory.v@65:75", "\t.srcaddr_out\t(srcaddr_in[AW-1:0]),\n\t.packet_in\t(packet_in[PW-1:0])\n\t);\n      \n   //Access-in\n   assign mem_rd = (access_in & ~write_in & ~wait_in);\n   assign mem_wr = (access_in & write_in );\n   \n   assign en =  mem_rd | mem_wr;\n\n   //Pushback Circuit (pass through problems?)\n"], ["oh/emesh/dv/ememory.v@68:78", "      \n   //Access-in\n   assign mem_rd = (access_in & ~write_in & ~wait_in);\n   assign mem_wr = (access_in & write_in );\n   \n   assign en =  mem_rd | mem_wr;\n\n   //Pushback Circuit (pass through problems?)\n   assign wait_out = access_in & wait_in;\n   \n   //Address-in (shifted by three bits, 64 bit wide memory)\n"]], "Diff Content": {"Delete": [[71, "   assign mem_wr = (access_in & write_in );\n"]], "Add": []}}