$date
	Sat Oct 31 09:41:51 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # EN $end
$var reg 1 $ reset $end
$scope module FFT $end
$var wire 1 " CLK $end
$var wire 1 # En $end
$var wire 1 $ reset $end
$var wire 1 ! Q $end
$scope module FFT $end
$var wire 1 " CLK $end
$var wire 1 % D $end
$var wire 1 # En $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#1
0$
0#
1"
#2
1%
0!
0"
1$
#3
1"
0$
#4
0"
1#
#5
0%
1!
1"
#6
0"
#7
1%
0!
1"
#8
0"
#9
1"
0#
#10
0"
#11
1"
#12
0"
#13
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
