// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xthreshold2.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XThreshold2_CfgInitialize(XThreshold2 *InstancePtr, XThreshold2_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XThreshold2_Start(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_AP_CTRL) & 0x80;
    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XThreshold2_IsDone(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XThreshold2_IsIdle(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XThreshold2_IsReady(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XThreshold2_EnableAutoRestart(XThreshold2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XThreshold2_DisableAutoRestart(XThreshold2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_AP_CTRL, 0);
}

u32 XThreshold2_Get_h(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_H_DATA);
    return Data;
}

u32 XThreshold2_Get_h_vld(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_H_CTRL);
    return Data & 0x1;
}

u32 XThreshold2_Get_s(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_S_DATA);
    return Data;
}

u32 XThreshold2_Get_s_vld(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_S_CTRL);
    return Data & 0x1;
}

u32 XThreshold2_Get_v(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_V_DATA);
    return Data;
}

u32 XThreshold2_Get_v_vld(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_V_CTRL);
    return Data & 0x1;
}

void XThreshold2_Set_rows(XThreshold2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_ROWS_DATA, Data);
}

u32 XThreshold2_Get_rows(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_ROWS_DATA);
    return Data;
}

void XThreshold2_Set_cols(XThreshold2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_COLS_DATA, Data);
}

u32 XThreshold2_Get_cols(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_COLS_DATA);
    return Data;
}

void XThreshold2_Set_max_h(XThreshold2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_MAX_H_DATA, Data);
}

u32 XThreshold2_Get_max_h(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_MAX_H_DATA);
    return Data;
}

void XThreshold2_Set_min_h(XThreshold2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_MIN_H_DATA, Data);
}

u32 XThreshold2_Get_min_h(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_MIN_H_DATA);
    return Data;
}

void XThreshold2_Set_max_s(XThreshold2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_MAX_S_DATA, Data);
}

u32 XThreshold2_Get_max_s(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_MAX_S_DATA);
    return Data;
}

void XThreshold2_Set_min_s(XThreshold2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_MIN_S_DATA, Data);
}

u32 XThreshold2_Get_min_s(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_MIN_S_DATA);
    return Data;
}

void XThreshold2_Set_max_v(XThreshold2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_MAX_V_DATA, Data);
}

u32 XThreshold2_Get_max_v(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_MAX_V_DATA);
    return Data;
}

void XThreshold2_Set_min_v(XThreshold2 *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_MIN_V_DATA, Data);
}

u32 XThreshold2_Get_min_v(XThreshold2 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_MIN_V_DATA);
    return Data;
}

void XThreshold2_InterruptGlobalEnable(XThreshold2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_GIE, 1);
}

void XThreshold2_InterruptGlobalDisable(XThreshold2 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_GIE, 0);
}

void XThreshold2_InterruptEnable(XThreshold2 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_IER);
    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_IER, Register | Mask);
}

void XThreshold2_InterruptDisable(XThreshold2 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_IER);
    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_IER, Register & (~Mask));
}

void XThreshold2_InterruptClear(XThreshold2 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XThreshold2_WriteReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_ISR, Mask);
}

u32 XThreshold2_InterruptGetEnabled(XThreshold2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_IER);
}

u32 XThreshold2_InterruptGetStatus(XThreshold2 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XThreshold2_ReadReg(InstancePtr->Axilites_BaseAddress, XTHRESHOLD2_AXILITES_ADDR_ISR);
}

