m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/Exercise2
Ecrc_parallel
Z0 w1650457469
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 741
Z6 dC:/intelFPGA/Mac-learning
Z7 8C:/intelFPGA/Mac-learning/Mac_Hashing.vhd
Z8 FC:/intelFPGA/Mac-learning/Mac_Hashing.vhd
l0
L6 1
V3zOOkH6INaEcZdb6F`05D0
!s100 D`:7K3LLNUzcjKYd8eEOU1
Z9 OV;C;2020.1;71
32
!s110 1651059637
!i10b 1
!s108 1651059637.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/intelFPGA/Mac-learning/Mac_Hashing.vhd|
Z11 !s107 C:/intelFPGA/Mac-learning/Mac_Hashing.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Acrc_parallel_arc
R1
R2
R3
R4
R5
DEx4 work 12 crc_parallel 0 22 3zOOkH6INaEcZdb6F`05D0
!i122 175
l26
L18 113
VGIL?aNcC4L_k@DK0CmEzo3
!s100 BAVkBSHC8^i36E;`6R7OP2
R9
32
!s110 1650456575
!i10b 1
!s108 1650456574.000000
R10
R11
!i113 1
R12
R13
Emac_learning
Z14 w1651061041
R1
R2
R3
R4
R5
!i122 752
Z15 dC:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/MACLearning
Z16 8C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd
Z17 FC:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd
l0
L6 1
VJ@?zc:Q@Ua:0jkPS6jb761
!s100 FYCU_MSZCgZ79[3ickZ>P1
R9
32
Z18 !s110 1651061162
!i10b 1
Z19 !s108 1651061162.000000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd|
Z21 !s107 C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd|
!i113 1
R12
R13
Amac_learning_arc
R1
R2
R3
R4
R5
DEx4 work 12 mac_learning 0 22 J@?zc:Q@Ua:0jkPS6jb761
!i122 752
l55
L25 154
VJ6@FIe=^YBRPSb3]cYm^H3
!s100 IWA1kE9`W_B[d;1]l2iKd1
R9
32
R18
!i10b 1
R19
R20
R21
!i113 1
R12
R13
Amac_learning_arc_tb
R1
R2
R3
R4
R5
DEx4 work 12 mac_learning 0 22 mmNCaSfeanMg;OV[INbeL3
!i122 241
8C:/intelFPGA/Mac-learning/Mac_learning_tb.vhd
FC:/intelFPGA/Mac-learning/Mac_learning_tb.vhd
l40
L14 90
V`8=0c;0GM]Alzd1F:Gn3I3
!s100 dOZnn5O;KcgAeIX@@GSdo3
R9
32
!s110 1650874731
!i10b 1
!s108 1650874730.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/intelFPGA/Mac-learning/Mac_learning_tb.vhd|
!s107 C:/intelFPGA/Mac-learning/Mac_learning_tb.vhd|
!i113 1
R12
R13
w1650874727
R6
Emac_learning_tb
Z22 w1651060889
R1
R2
R3
R4
R5
!i122 751
R15
Z23 8C:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/MACLearning/Mac_learning_tb.vhd
Z24 FC:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/MACLearning/Mac_learning_tb.vhd
l0
L8 1
VL]dH]G5E;fhcX0j6Vc1XQ1
!s100 OKRnkBdZ1M>l:IXYL2FgR0
R9
32
R18
!i10b 1
R19
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/MACLearning/Mac_learning_tb.vhd|
Z26 !s107 C:/Users/victo/Documents/34349-4PortEthernetSwitch/ModelsimProjects/MACLearning/Mac_learning_tb.vhd|
!i113 1
R12
R13
Amac_learning_arc_tb
R1
R2
R3
R4
R5
DEx4 work 15 mac_learning_tb 0 22 L]dH]G5E;fhcX0j6Vc1XQ1
!i122 751
l44
L14 78
Vm2UjHK=LfB1To2f@S_To33
!s100 jU3Pf2b7X=nV:FK;Cm7530
R9
32
R18
!i10b 1
R19
R25
R26
!i113 1
R12
R13
Emac_memory
Z27 w1651061055
R1
R2
R3
R4
R5
!i122 753
R15
Z28 8C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd
Z29 FC:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd
l0
L7 1
Vz2Y=HIX<<CYeVgd<NGJ<b3
!s100 F<omTjGbRmJGOcaTL9On<0
R9
32
R18
!i10b 1
R19
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd|
Z31 !s107 C:/Users/victo/Documents/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd|
!i113 1
R12
R13
Amac_memory_arc
R1
R2
R3
R4
R5
DEx4 work 10 mac_memory 0 22 z2Y=HIX<<CYeVgd<NGJ<b3
!i122 753
l24
Z32 L21 17
VgkkoQ@f=mG3>V<31db<UF1
!s100 _2_JYHNjMX_0zB_fekB_l3
R9
32
R18
!i10b 1
R19
R30
R31
!i113 1
R12
R13
Amac_arc
R1
R2
R3
R5
DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R4
DEx4 work 10 mac_memory 0 22 >Xi?PZTm;j=o;F8>g3hEW2
!i122 3
l23
L20 14
VZg[5m?YT4h0J5B[;oZzKB2
!s100 _mmH8n7Hk8UflAPo;2:J=0
R9
32
!s110 1648631206
!i10b 1
!s108 1648631206.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/intelFPGA/Mac-learning/Mac_memory.vhd|
!s107 C:/intelFPGA/Mac-learning/Mac_memory.vhd|
!i113 1
R12
R13
w1648630829
R6
FC:/intelFPGA/Mac-learning/Mac_memory.vhd
8C:/intelFPGA/Mac-learning/Mac_memory.vhd
