=====
SETUP
12.759
11.672
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
n383_s1
9.447
10.508
rx_data_2_s0
11.672
=====
SETUP
12.965
11.465
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
bit_counter_3_s3
9.300
9.925
bit_counter_0_s1
11.465
=====
SETUP
12.984
11.447
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
receiving_s3
9.300
9.925
receiving_s1
11.447
=====
SETUP
13.126
11.304
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
n383_s1
9.447
10.508
rx_data_3_s0
11.304
=====
SETUP
13.126
11.304
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
n383_s1
9.447
10.508
rx_data_4_s0
11.304
=====
SETUP
13.126
11.304
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
n383_s1
9.447
10.508
rx_data_5_s0
11.304
=====
SETUP
13.126
11.304
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
n383_s1
9.447
10.508
rx_data_6_s0
11.304
=====
SETUP
13.131
11.300
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
n383_s1
9.447
10.508
rx_data_0_s0
11.300
=====
SETUP
13.131
11.300
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
n383_s1
9.447
10.508
rx_data_1_s0
11.300
=====
SETUP
13.131
11.300
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
n383_s1
9.447
10.508
rx_data_7_s0
11.300
=====
SETUP
13.264
10.810
24.074
clk_ibuf
0.000
4.230
rx_data_6_s0
4.474
4.932
n200_s8
5.351
6.450
n200_s7
6.455
7.277
n195_s2
8.907
10.006
leds_1_s2
10.810
=====
SETUP
13.374
11.057
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
bit_counter_3_s3
9.300
9.925
bit_counter_2_s1
11.057
=====
SETUP
13.374
11.057
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
bit_counter_3_s3
9.300
9.925
bit_counter_3_s1
11.057
=====
SETUP
13.381
11.050
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
shift_reg_9_s2
9.300
9.925
shift_reg_0_s0
11.050
=====
SETUP
13.381
11.050
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
shift_reg_9_s2
9.300
9.925
shift_reg_1_s0
11.050
=====
SETUP
13.381
11.050
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
shift_reg_9_s2
9.300
9.925
shift_reg_6_s0
11.050
=====
SETUP
13.381
11.050
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
shift_reg_9_s2
9.300
9.925
shift_reg_7_s0
11.050
=====
SETUP
13.423
11.008
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
shift_reg_9_s2
9.300
9.925
shift_reg_2_s0
11.008
=====
SETUP
13.423
11.008
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
shift_reg_9_s2
9.300
9.925
shift_reg_3_s0
11.008
=====
SETUP
13.423
11.008
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
shift_reg_9_s2
9.300
9.925
shift_reg_4_s0
11.008
=====
SETUP
13.423
11.008
24.430
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
shift_reg_9_s2
9.300
9.925
shift_reg_5_s0
11.008
=====
SETUP
13.831
10.243
24.074
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n115_s5
5.355
6.177
n115_s3
7.807
8.433
n115_s2
9.617
10.243
baud_counter_15_s1
10.243
=====
SETUP
13.831
10.243
24.074
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n115_s5
5.355
6.177
n115_s3
7.807
8.433
n119_s2
9.617
10.243
baud_counter_11_s1
10.243
=====
SETUP
13.904
10.169
24.074
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
n125_s1
9.137
10.169
baud_counter_5_s1
10.169
=====
SETUP
13.904
10.169
24.074
clk_ibuf
0.000
4.230
baud_counter_5_s1
4.474
4.932
n383_s7
5.747
6.773
n383_s2
7.192
8.291
n124_s1
9.137
10.169
baud_counter_6_s1
10.169
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
bit_counter_0_s1
3.311
3.644
n153_s3
3.647
4.019
bit_counter_0_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
bit_counter_1_s1
3.311
3.644
n152_s2
3.647
4.019
bit_counter_1_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
bit_counter_2_s1
3.311
3.644
n151_s4
3.647
4.019
bit_counter_2_s1
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
baud_counter_10_s1
3.311
3.644
n120_s2
3.647
4.019
baud_counter_10_s1
4.019
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
baud_counter_1_s1
3.311
3.644
n129_s2
3.648
4.020
baud_counter_1_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
baud_counter_3_s1
3.311
3.644
n127_s2
3.648
4.020
baud_counter_3_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
baud_counter_4_s1
3.311
3.644
n126_s1
3.648
4.020
baud_counter_4_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
baud_counter_9_s1
3.311
3.644
n121_s2
3.648
4.020
baud_counter_9_s1
4.020
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
baud_counter_0_s3
3.311
3.644
n130_s4
3.649
4.021
baud_counter_0_s3
4.021
=====
HOLD
0.892
4.203
3.311
clk_ibuf
0.000
3.126
baud_counter_13_s1
3.311
3.644
n117_s2
3.647
4.203
baud_counter_13_s1
4.203
=====
HOLD
0.894
4.205
3.311
clk_ibuf
0.000
3.126
baud_counter_5_s1
3.311
3.644
n125_s1
3.649
4.205
baud_counter_5_s1
4.205
=====
HOLD
0.937
4.248
3.311
clk_ibuf
0.000
3.126
shift_reg_5_s0
3.311
3.644
shift_reg_4_s0
4.248
=====
HOLD
0.940
4.251
3.311
clk_ibuf
0.000
3.126
shift_reg_3_s0
3.311
3.644
rx_data_2_s0
4.251
=====
HOLD
0.940
4.251
3.311
clk_ibuf
0.000
3.126
shift_reg_8_s0
3.311
3.644
rx_data_7_s0
4.251
=====
HOLD
0.940
4.251
3.311
clk_ibuf
0.000
3.126
shift_reg_9_s0
3.311
3.644
shift_reg_8_s0
4.251
=====
HOLD
0.943
4.254
3.311
clk_ibuf
0.000
3.126
baud_counter_2_s1
3.311
3.644
n128_s1
3.882
4.254
baud_counter_2_s1
4.254
=====
HOLD
0.948
4.259
3.311
clk_ibuf
0.000
3.126
bit_counter_3_s1
3.311
3.644
n150_s2
3.887
4.259
bit_counter_3_s1
4.259
=====
HOLD
0.956
4.267
3.311
clk_ibuf
0.000
3.126
shift_reg_1_s0
3.311
3.644
rx_data_0_s0
4.267
=====
HOLD
0.956
4.267
3.311
clk_ibuf
0.000
3.126
shift_reg_6_s0
3.311
3.644
rx_data_5_s0
4.267
=====
HOLD
0.956
4.267
3.311
clk_ibuf
0.000
3.126
shift_reg_7_s0
3.311
3.644
rx_data_6_s0
4.267
=====
HOLD
0.956
4.267
3.311
clk_ibuf
0.000
3.126
shift_reg_1_s0
3.311
3.644
shift_reg_0_s0
4.267
=====
HOLD
0.956
4.267
3.311
clk_ibuf
0.000
3.126
shift_reg_3_s0
3.311
3.644
shift_reg_2_s0
4.267
=====
HOLD
0.956
4.267
3.311
clk_ibuf
0.000
3.126
shift_reg_4_s0
3.311
3.644
shift_reg_3_s0
4.267
=====
HOLD
0.956
4.267
3.311
clk_ibuf
0.000
3.126
shift_reg_7_s0
3.311
3.644
shift_reg_6_s0
4.267
=====
HOLD
1.060
4.371
3.311
clk_ibuf
0.000
3.126
baud_counter_15_s1
3.311
3.644
n115_s2
3.647
4.371
baud_counter_15_s1
4.371
