high
speed
counter
uses
surface
barrier
transistor
complete
circuit
given
four
stage
reversible
binary
counter
used
decoding
signals
high
cut
frequency
surface
barrier
transistors
employed
permits
attainment
counting
rate
pulses
