[01/18 22:19:11      0s] 
[01/18 22:19:11      0s] Cadence Innovus(TM) Implementation System.
[01/18 22:19:11      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/18 22:19:11      0s] 
[01/18 22:19:11      0s] Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
[01/18 22:19:11      0s] Options:	
[01/18 22:19:11      0s] Date:		Thu Jan 18 22:19:11 2024
[01/18 22:19:11      0s] Host:		cn91.it.auth.gr (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (12cores*12cpus*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB)
[01/18 22:19:11      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/18 22:19:11      0s] 
[01/18 22:19:11      0s] License:
[01/18 22:19:11      0s] 		[22:19:11.187777] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

[01/18 22:19:11      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/18 22:19:11      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/18 22:19:30     16s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
[01/18 22:19:34     20s] @(#)CDS: NanoRoute 21.35-s114_1 NR220912-2004/21_15-UB (database version 18.20.592_1) {superthreading v2.17}
[01/18 22:19:34     20s] @(#)CDS: AAE 21.15-s039 (64bit) 10/13/2022 (Linux 3.10.0-693.el7.x86_64)
[01/18 22:19:34     20s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[01/18 22:19:34     20s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[01/18 22:19:34     20s] @(#)CDS: CPE v21.15-s076
[01/18 22:19:34     20s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[01/18 22:19:34     20s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[01/18 22:19:34     20s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/18 22:19:34     20s] @(#)CDS: RCDB 11.15.0
[01/18 22:19:34     20s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[01/18 22:19:34     20s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[01/18 22:19:34     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt.

[01/18 22:19:34     20s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[01/18 22:19:36     22s] 
[01/18 22:19:36     22s] **INFO:  MMMC transition support version v31-84 
[01/18 22:19:36     22s] 
[01/18 22:19:36     22s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/18 22:19:36     22s] <CMD> suppressMessage ENCEXT-2799
[01/18 22:19:36     22s] <CMD> getVersion
[01/18 22:19:36     22s] <CMD> getVersion
[01/18 22:19:37     22s] <CMD> getVersion
[01/18 22:19:37     23s] [INFO] Loading PVS 21.12 fill procedures
[01/18 22:19:38     23s] <CMD> win
[01/18 22:20:09     25s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/18 22:20:09     25s] <CMD> set dbgDualViewAwareXTree 1
[01/18 22:20:09     25s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[01/18 22:20:09     25s] <CMD> set defHierChar /
[01/18 22:20:09     25s] <CMD> set distributed_client_message_echo 1
[01/18 22:20:09     25s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[01/18 22:20:09     25s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[01/18 22:20:09     25s] <CMD> set enc_enable_print_mode_command_reset_options 1
[01/18 22:20:09     25s] <CMD> set init_design_settop 0
[01/18 22:20:09     25s] <CMD> set init_gnd_net VSS
[01/18 22:20:09     25s] <CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
[01/18 22:20:09     25s] <CMD> set init_mmmc_file Desktop/Default1.view
[01/18 22:20:09     25s] <CMD> set init_original_verilog_files genus_invs_des/genus.v
[01/18 22:20:09     25s] <CMD> set init_pwr_net VDD
[01/18 22:20:09     25s] <CMD> set init_verilog genus_invs_des/genus.v
[01/18 22:20:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[01/18 22:20:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[01/18 22:20:09     25s] <CMD> set latch_time_borrow_mode max_borrow
[01/18 22:20:09     25s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[01/18 22:20:09     25s] <CMD> set pegDefaultResScaleFactor 1
[01/18 22:20:09     25s] <CMD> set pegDetailResScaleFactor 1
[01/18 22:20:09     25s] <CMD> set pegEnableDualViewForTQuantus 1
[01/18 22:20:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[01/18 22:20:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[01/18 22:20:09     25s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[01/18 22:20:09     25s] <CMD> set spgUnflattenIlmInCheckPlace 2
[01/18 22:20:09     25s] <CMD> set timing_library_ca_derate_data_consistency 0
[01/18 22:20:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[01/18 22:20:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[01/18 22:20:09     25s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[01/18 22:20:09     25s] <CMD> set defStreamOutCheckUncolored false
[01/18 22:20:09     25s] <CMD> set init_verilog_tolerate_port_mismatch 0
[01/18 22:20:09     25s] <CMD> set lefdefInputCheckColoredShape 0
[01/18 22:20:09     25s] <CMD> set load_netlist_ignore_undefined_cell 1
[01/18 22:20:11     25s] <CMD> init_design
[01/18 22:20:11     25s] #% Begin Load MMMC data ... (date=01/18 22:20:11, mem=825.0M)
[01/18 22:20:11     26s] #% End Load MMMC data ... (date=01/18 22:20:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.2M, current mem=825.2M)
[01/18 22:20:11     26s] 
[01/18 22:20:11     26s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[01/18 22:20:11     26s] 
[01/18 22:20:11     26s] Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[01/18 22:20:11     26s] Set DBUPerIGU to M2 pitch 400.
[01/18 22:20:11     26s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 22:20:11     26s] Type 'man IMPLF-200' for more detail.
[01/18 22:20:11     26s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[01/18 22:20:11     26s] Loading view definition file from Desktop/Default1.view
[01/18 22:20:11     26s] Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[01/18 22:20:12     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 22:20:12     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 22:20:12     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 22:20:12     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 22:20:12     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 22:20:12     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 22:20:12     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 22:20:12     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 22:20:12     26s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 22:20:12     26s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[01/18 22:20:12     26s] Read 489 cells in library 'slow_vdd1v0' 
[01/18 22:20:12     26s] Ending "PreSetAnalysisView" (total cpu=0:00:00.6, real=0:00:01.0, peak res=889.2M, current mem=844.6M)
[01/18 22:20:12     26s] *** End library_loading (cpu=0.01min, real=0.02min, mem=14.5M, fe_cpu=0.45min, fe_real=1.02min, fe_mem=1129.1M) ***
[01/18 22:20:12     26s] #% Begin Load netlist data ... (date=01/18 22:20:12, mem=844.6M)
[01/18 22:20:12     26s] *** Begin netlist parsing (mem=1129.1M) ***
[01/18 22:20:12     27s] Created 489 new cells from 1 timing libraries.
[01/18 22:20:12     27s] Reading netlist ...
[01/18 22:20:12     27s] Backslashed names will retain backslash and a trailing blank character.
[01/18 22:20:12     27s] Reading verilog netlist 'genus_invs_des/genus.v'
[01/18 22:20:12     27s] 
[01/18 22:20:12     27s] *** Memory Usage v#1 (Current mem = 1131.062M, initial mem = 476.039M) ***
[01/18 22:20:12     27s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1131.1M) ***
[01/18 22:20:12     27s] #% End Load netlist data ... (date=01/18 22:20:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=856.0M, current mem=856.0M)
[01/18 22:20:12     27s] Top level cell is picorv32.
[01/18 22:20:12     27s] Hooked 489 DB cells to tlib cells.
[01/18 22:20:12     27s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=861.8M, current mem=861.8M)
[01/18 22:20:12     27s] Starting recursive module instantiation check.
[01/18 22:20:12     27s] No recursion found.
[01/18 22:20:12     27s] Building hierarchical netlist for Cell picorv32 ...
[01/18 22:20:12     27s] *** Netlist is unique.
[01/18 22:20:12     27s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[01/18 22:20:12     27s] ** info: there are 584 modules.
[01/18 22:20:12     27s] ** info: there are 9104 stdCell insts.
[01/18 22:20:12     27s] 
[01/18 22:20:12     27s] *** Memory Usage v#1 (Current mem = 1190.988M, initial mem = 476.039M) ***
[01/18 22:20:12     27s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/18 22:20:12     27s] Type 'man IMPFP-3961' for more detail.
[01/18 22:20:12     27s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/18 22:20:12     27s] Type 'man IMPFP-3961' for more detail.
[01/18 22:20:12     27s] Start create_tracks
[01/18 22:20:12     27s] Extraction setup Started 
[01/18 22:20:13     27s] 
[01/18 22:20:13     27s] Trim Metal Layers:
[01/18 22:20:13     27s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/18 22:20:13     27s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[01/18 22:20:13     27s] __QRC_SADV_USE_LE__ is set 0
[01/18 22:20:13     28s] Metal Layer Id 1 is Metal1 
[01/18 22:20:13     28s] Metal Layer Id 2 is Metal2 
[01/18 22:20:13     28s] Metal Layer Id 3 is Metal3 
[01/18 22:20:13     28s] Metal Layer Id 4 is Metal4 
[01/18 22:20:13     28s] Metal Layer Id 5 is Metal5 
[01/18 22:20:13     28s] Metal Layer Id 6 is Metal6 
[01/18 22:20:13     28s] Metal Layer Id 7 is Metal7 
[01/18 22:20:13     28s] Metal Layer Id 8 is Metal8 
[01/18 22:20:13     28s] Metal Layer Id 9 is Metal9 
[01/18 22:20:13     28s] Metal Layer Id 10 is Metal10 
[01/18 22:20:13     28s] Metal Layer Id 11 is Metal11 
[01/18 22:20:13     28s] Via Layer Id 33 is Cont 
[01/18 22:20:13     28s] Via Layer Id 34 is Via1 
[01/18 22:20:13     28s] Via Layer Id 35 is Via2 
[01/18 22:20:13     28s] Via Layer Id 36 is Via3 
[01/18 22:20:13     28s] Via Layer Id 37 is Via4 
[01/18 22:20:13     28s] Via Layer Id 38 is Via5 
[01/18 22:20:13     28s] Via Layer Id 39 is Via6 
[01/18 22:20:13     28s] Via Layer Id 40 is Via7 
[01/18 22:20:13     28s] Via Layer Id 41 is Via8 
[01/18 22:20:13     28s] Via Layer Id 42 is Via9 
[01/18 22:20:13     28s] Via Layer Id 43 is Via10 
[01/18 22:20:13     28s] Via Layer Id 44 is Bondpad 
[01/18 22:20:13     28s] 
[01/18 22:20:13     28s] Trim Metal Layers:
[01/18 22:20:13     28s] Generating auto layer map file.
[01/18 22:20:13     28s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[01/18 22:20:13     28s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[01/18 22:20:13     28s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[01/18 22:20:13     28s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[01/18 22:20:13     28s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[01/18 22:20:13     28s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[01/18 22:20:13     28s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[01/18 22:20:13     28s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[01/18 22:20:13     28s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[01/18 22:20:13     28s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[01/18 22:20:13     28s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[01/18 22:20:13     28s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[01/18 22:20:13     28s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[01/18 22:20:13     28s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[01/18 22:20:13     28s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[01/18 22:20:13     28s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[01/18 22:20:13     28s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[01/18 22:20:13     28s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[01/18 22:20:13     28s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[01/18 22:20:13     28s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[01/18 22:20:13     28s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[01/18 22:20:13     28s] Metal Layer Id 1 mapped to 5 
[01/18 22:20:13     28s] Via Layer Id 1 mapped to 6 
[01/18 22:20:13     28s] Metal Layer Id 2 mapped to 7 
[01/18 22:20:13     28s] Via Layer Id 2 mapped to 8 
[01/18 22:20:13     28s] Metal Layer Id 3 mapped to 9 
[01/18 22:20:13     28s] Via Layer Id 3 mapped to 10 
[01/18 22:20:13     28s] Metal Layer Id 4 mapped to 11 
[01/18 22:20:13     28s] Via Layer Id 4 mapped to 12 
[01/18 22:20:13     28s] Metal Layer Id 5 mapped to 13 
[01/18 22:20:13     28s] Via Layer Id 5 mapped to 14 
[01/18 22:20:13     28s] Metal Layer Id 6 mapped to 15 
[01/18 22:20:13     28s] Via Layer Id 6 mapped to 16 
[01/18 22:20:13     28s] Metal Layer Id 7 mapped to 17 
[01/18 22:20:13     28s] Via Layer Id 7 mapped to 18 
[01/18 22:20:13     28s] Metal Layer Id 8 mapped to 19 
[01/18 22:20:13     28s] Via Layer Id 8 mapped to 20 
[01/18 22:20:13     28s] Metal Layer Id 9 mapped to 21 
[01/18 22:20:13     28s] Via Layer Id 9 mapped to 22 
[01/18 22:20:13     28s] Metal Layer Id 10 mapped to 23 
[01/18 22:20:13     28s] Via Layer Id 10 mapped to 24 
[01/18 22:20:13     28s] Metal Layer Id 11 mapped to 25 
[01/18 22:20:13     28s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[01/18 22:20:13     28s] eee: Reading patterns meta data.
[01/18 22:20:13     28s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[01/18 22:20:13     28s] Restore PreRoute Pattern Extraction data failed.
[01/18 22:20:13     28s] Importing multi-corner technology file(s) for preRoute extraction...
[01/18 22:20:13     28s] /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/18 22:20:14     29s] Metal Layer Id 1 is Metal1 
[01/18 22:20:14     29s] Metal Layer Id 2 is Metal2 
[01/18 22:20:14     29s] Metal Layer Id 3 is Metal3 
[01/18 22:20:14     29s] Metal Layer Id 4 is Metal4 
[01/18 22:20:14     29s] Metal Layer Id 5 is Metal5 
[01/18 22:20:14     29s] Metal Layer Id 6 is Metal6 
[01/18 22:20:14     29s] Metal Layer Id 7 is Metal7 
[01/18 22:20:14     29s] Metal Layer Id 8 is Metal8 
[01/18 22:20:14     29s] Metal Layer Id 9 is Metal9 
[01/18 22:20:14     29s] Metal Layer Id 10 is Metal10 
[01/18 22:20:14     29s] Metal Layer Id 11 is Metal11 
[01/18 22:20:14     29s] Via Layer Id 33 is Cont 
[01/18 22:20:14     29s] Via Layer Id 34 is Via1 
[01/18 22:20:14     29s] Via Layer Id 35 is Via2 
[01/18 22:20:14     29s] Via Layer Id 36 is Via3 
[01/18 22:20:14     29s] Via Layer Id 37 is Via4 
[01/18 22:20:14     29s] Via Layer Id 38 is Via5 
[01/18 22:20:14     29s] Via Layer Id 39 is Via6 
[01/18 22:20:14     29s] Via Layer Id 40 is Via7 
[01/18 22:20:14     29s] Via Layer Id 41 is Via8 
[01/18 22:20:14     29s] Via Layer Id 42 is Via9 
[01/18 22:20:14     29s] Via Layer Id 43 is Via10 
[01/18 22:20:14     29s] Via Layer Id 44 is Bondpad 
[01/18 22:20:14     29s] 
[01/18 22:20:14     29s] Trim Metal Layers:
[01/18 22:20:14     29s] Generating auto layer map file.
[01/18 22:20:14     29s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[01/18 22:20:14     29s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[01/18 22:20:14     29s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[01/18 22:20:14     29s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[01/18 22:20:14     29s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[01/18 22:20:14     29s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[01/18 22:20:14     29s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[01/18 22:20:14     29s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[01/18 22:20:14     29s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[01/18 22:20:14     29s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[01/18 22:20:14     29s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[01/18 22:20:14     29s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[01/18 22:20:14     29s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[01/18 22:20:14     29s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[01/18 22:20:14     29s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[01/18 22:20:14     29s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[01/18 22:20:14     29s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[01/18 22:20:14     29s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[01/18 22:20:14     29s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[01/18 22:20:14     29s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[01/18 22:20:14     29s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[01/18 22:20:14     29s] Metal Layer Id 1 mapped to 5 
[01/18 22:20:14     29s] Via Layer Id 1 mapped to 6 
[01/18 22:20:14     29s] Metal Layer Id 2 mapped to 7 
[01/18 22:20:14     29s] Via Layer Id 2 mapped to 8 
[01/18 22:20:14     29s] Metal Layer Id 3 mapped to 9 
[01/18 22:20:14     29s] Via Layer Id 3 mapped to 10 
[01/18 22:20:14     29s] Metal Layer Id 4 mapped to 11 
[01/18 22:20:14     29s] Via Layer Id 4 mapped to 12 
[01/18 22:20:14     29s] Metal Layer Id 5 mapped to 13 
[01/18 22:20:14     29s] Via Layer Id 5 mapped to 14 
[01/18 22:20:14     29s] Metal Layer Id 6 mapped to 15 
[01/18 22:20:14     29s] Via Layer Id 6 mapped to 16 
[01/18 22:20:14     29s] Metal Layer Id 7 mapped to 17 
[01/18 22:20:14     29s] Via Layer Id 7 mapped to 18 
[01/18 22:20:14     29s] Metal Layer Id 8 mapped to 19 
[01/18 22:20:14     29s] Via Layer Id 8 mapped to 20 
[01/18 22:20:14     29s] Metal Layer Id 9 mapped to 21 
[01/18 22:20:14     29s] Via Layer Id 9 mapped to 22 
[01/18 22:20:14     29s] Metal Layer Id 10 mapped to 23 
[01/18 22:20:14     29s] Via Layer Id 10 mapped to 24 
[01/18 22:20:14     29s] Metal Layer Id 11 mapped to 25 
[01/18 22:20:17     32s] Completed (cpu: 0:00:04.8 real: 0:00:04.0)
[01/18 22:20:17     32s] Set Shrink Factor to 1.00000
[01/18 22:20:17     32s] Summary of Active RC-Corners : 
[01/18 22:20:17     32s]  
[01/18 22:20:17     32s]  Analysis View: default_emulate_view
[01/18 22:20:17     32s]     RC-Corner Name        : default_emulate_rc_corner
[01/18 22:20:17     32s]     RC-Corner Index       : 0
[01/18 22:20:17     32s]     RC-Corner Temperature : 125 Celsius
[01/18 22:20:17     32s]     RC-Corner Cap Table   : ''
[01/18 22:20:17     32s]     RC-Corner PreRoute Res Factor         : 1
[01/18 22:20:17     32s]     RC-Corner PreRoute Cap Factor         : 1
[01/18 22:20:17     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/18 22:20:17     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/18 22:20:17     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/18 22:20:17     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/18 22:20:17     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/18 22:20:17     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[01/18 22:20:17     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[01/18 22:20:17     32s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/18 22:20:17     32s]     RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[01/18 22:20:17     32s] 
[01/18 22:20:17     32s] Trim Metal Layers:
[01/18 22:20:17     32s] LayerId::1 widthSet size::1
[01/18 22:20:17     32s] LayerId::2 widthSet size::1
[01/18 22:20:17     32s] LayerId::3 widthSet size::1
[01/18 22:20:17     32s] LayerId::4 widthSet size::1
[01/18 22:20:17     32s] LayerId::5 widthSet size::1
[01/18 22:20:17     32s] LayerId::6 widthSet size::1
[01/18 22:20:17     32s] LayerId::7 widthSet size::1
[01/18 22:20:17     32s] LayerId::8 widthSet size::1
[01/18 22:20:17     32s] LayerId::9 widthSet size::1
[01/18 22:20:17     32s] LayerId::10 widthSet size::1
[01/18 22:20:17     32s] LayerId::11 widthSet size::1
[01/18 22:20:17     32s] Updating RC grid for preRoute extraction ...
[01/18 22:20:17     32s] eee: pegSigSF::1.070000
[01/18 22:20:17     32s] Initializing multi-corner resistance tables ...
[01/18 22:20:17     32s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:20:17     32s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:20:17     32s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:20:17     32s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:20:17     32s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:20:17     32s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:20:17     32s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:20:17     32s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:20:17     32s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:20:17     32s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:20:17     32s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:20:17     32s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:20:17     32s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:20:17     32s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[01/18 22:20:17     32s] *Info: initialize multi-corner CTS.
[01/18 22:20:18     32s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1131.3M, current mem=944.0M)
[01/18 22:20:18     32s] Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
[01/18 22:20:18     32s] Current (total cpu=0:00:32.6, real=0:01:07, peak res=1187.7M, current mem=1187.7M)
[01/18 22:20:18     32s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).
[01/18 22:20:18     32s] 
[01/18 22:20:18     32s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).
[01/18 22:20:18     32s] 
[01/18 22:20:18     32s] INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
[01/18 22:20:18     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1206.1M, current mem=1206.1M)
[01/18 22:20:18     32s] Current (total cpu=0:00:32.7, real=0:01:07, peak res=1206.1M, current mem=1206.1M)
[01/18 22:20:18     32s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/18 22:20:18     32s] 
[01/18 22:20:18     32s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/18 22:20:18     32s] Summary for sequential cells identification: 
[01/18 22:20:18     32s]   Identified SBFF number: 104
[01/18 22:20:18     32s]   Identified MBFF number: 0
[01/18 22:20:18     32s]   Identified SB Latch number: 0
[01/18 22:20:18     32s]   Identified MB Latch number: 0
[01/18 22:20:18     32s]   Not identified SBFF number: 16
[01/18 22:20:18     32s]   Not identified MBFF number: 0
[01/18 22:20:18     32s]   Not identified SB Latch number: 0
[01/18 22:20:18     32s]   Not identified MB Latch number: 0
[01/18 22:20:18     32s]   Number of sequential cells which are not FFs: 32
[01/18 22:20:18     32s] Total number of combinational cells: 327
[01/18 22:20:18     32s] Total number of sequential cells: 152
[01/18 22:20:18     32s] Total number of tristate cells: 10
[01/18 22:20:18     32s] Total number of level shifter cells: 0
[01/18 22:20:18     32s] Total number of power gating cells: 0
[01/18 22:20:18     32s] Total number of isolation cells: 0
[01/18 22:20:18     32s] Total number of power switch cells: 0
[01/18 22:20:18     32s] Total number of pulse generator cells: 0
[01/18 22:20:18     32s] Total number of always on buffers: 0
[01/18 22:20:18     32s] Total number of retention cells: 0
[01/18 22:20:18     32s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[01/18 22:20:18     32s] Total number of usable buffers: 16
[01/18 22:20:18     32s] List of unusable buffers:
[01/18 22:20:18     32s] Total number of unusable buffers: 0
[01/18 22:20:18     32s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[01/18 22:20:18     32s] Total number of usable inverters: 19
[01/18 22:20:18     32s] List of unusable inverters:
[01/18 22:20:18     32s] Total number of unusable inverters: 0
[01/18 22:20:18     32s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[01/18 22:20:18     32s] Total number of identified usable delay cells: 8
[01/18 22:20:18     32s] List of identified unusable delay cells:
[01/18 22:20:18     32s] Total number of identified unusable delay cells: 0
[01/18 22:20:18     32s] 
[01/18 22:20:18     32s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/18 22:20:18     32s] 
[01/18 22:20:18     32s] TimeStamp Deleting Cell Server Begin ...
[01/18 22:20:18     32s] 
[01/18 22:20:18     32s] TimeStamp Deleting Cell Server End ...
[01/18 22:20:18     32s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1227.0M, current mem=1226.9M)
[01/18 22:20:18     32s] 
[01/18 22:20:18     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 22:20:18     32s] Summary for sequential cells identification: 
[01/18 22:20:18     32s]   Identified SBFF number: 104
[01/18 22:20:18     32s]   Identified MBFF number: 0
[01/18 22:20:18     32s]   Identified SB Latch number: 0
[01/18 22:20:18     32s]   Identified MB Latch number: 0
[01/18 22:20:18     32s]   Not identified SBFF number: 16
[01/18 22:20:18     32s]   Not identified MBFF number: 0
[01/18 22:20:18     32s]   Not identified SB Latch number: 0
[01/18 22:20:18     32s]   Not identified MB Latch number: 0
[01/18 22:20:18     32s]   Number of sequential cells which are not FFs: 32
[01/18 22:20:18     32s]  Visiting view : default_emulate_view
[01/18 22:20:18     32s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 22:20:18     32s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:20:18     32s]  Visiting view : default_emulate_view
[01/18 22:20:18     32s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 22:20:18     32s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:20:18     32s] TLC MultiMap info (StdDelay):
[01/18 22:20:18     32s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 22:20:18     32s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 22:20:18     32s]  Setting StdDelay to: 38ps
[01/18 22:20:18     32s] 
[01/18 22:20:18     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 22:20:18     32s] 
[01/18 22:20:18     32s] TimeStamp Deleting Cell Server Begin ...
[01/18 22:20:18     32s] 
[01/18 22:20:18     32s] TimeStamp Deleting Cell Server End ...
[01/18 22:20:18     32s] 
[01/18 22:20:18     32s] *** Summary of all messages that are not suppressed in this session:
[01/18 22:20:18     32s] Severity  ID               Count  Summary                                  
[01/18 22:20:18     32s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/18 22:20:18     32s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[01/18 22:20:18     32s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/18 22:20:18     32s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[01/18 22:20:18     32s] *** Message Summary: 15 warning(s), 0 error(s)
[01/18 22:20:18     32s] 
[01/18 22:20:44     34s] <CMD> getIoFlowFlag
[01/18 22:21:06     36s] <CMD> setIoFlowFlag 0
[01/18 22:21:06     36s] <CMD> floorPlan -site CoreSite -r 0.99200565971 0.80 15 15 15 15
[01/18 22:21:06     36s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/18 22:21:06     36s] Type 'man IMPFP-3961' for more detail.
[01/18 22:21:06     36s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/18 22:21:06     36s] Type 'man IMPFP-3961' for more detail.
[01/18 22:21:06     36s] Start create_tracks
[01/18 22:21:06     36s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/18 22:21:06     36s] <CMD> uiSetTool select
[01/18 22:21:06     36s] <CMD> getIoFlowFlag
[01/18 22:21:06     36s] <CMD> fit
[01/18 22:24:42     51s] <CMD> set sprCreateIeRingOffset 1.0
[01/18 22:24:42     51s] <CMD> set sprCreateIeRingThreshold 1.0
[01/18 22:24:42     51s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/18 22:24:42     51s] <CMD> set sprCreateIeRingLayers {}
[01/18 22:24:42     51s] <CMD> set sprCreateIeRingOffset 1.0
[01/18 22:24:42     51s] <CMD> set sprCreateIeRingThreshold 1.0
[01/18 22:24:42     51s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/18 22:24:42     51s] <CMD> set sprCreateIeRingLayers {}
[01/18 22:24:42     51s] <CMD> set sprCreateIeStripeWidth 10.0
[01/18 22:24:42     51s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/18 22:24:42     51s] <CMD> set sprCreateIeStripeWidth 10.0
[01/18 22:24:42     51s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/18 22:24:42     51s] <CMD> set sprCreateIeRingOffset 1.0
[01/18 22:24:42     51s] <CMD> set sprCreateIeRingThreshold 1.0
[01/18 22:24:42     51s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/18 22:24:42     51s] <CMD> set sprCreateIeRingLayers {}
[01/18 22:24:42     51s] <CMD> set sprCreateIeStripeWidth 10.0
[01/18 22:24:42     51s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/18 22:25:21     54s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/18 22:25:21     54s] The ring targets are set to core/block ring wires.
[01/18 22:25:21     54s] addRing command will consider rows while creating rings.
[01/18 22:25:21     54s] addRing command will disallow rings to go over rows.
[01/18 22:25:21     54s] addRing command will ignore shorts while creating rings.
[01/18 22:25:21     54s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/18 22:25:21     54s] 
[01/18 22:25:21     54s] 
[01/18 22:25:21     54s] viaInitial starts at Thu Jan 18 22:25:21 2024
viaInitial ends at Thu Jan 18 22:25:21 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1656.0M)
[01/18 22:25:21     54s] Ring generation is complete.
[01/18 22:25:21     54s] vias are now being generated.
[01/18 22:25:21     54s] addRing created 8 wires.
[01/18 22:25:21     54s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/18 22:25:21     54s] +--------+----------------+----------------+
[01/18 22:25:21     54s] |  Layer |     Created    |     Deleted    |
[01/18 22:25:21     54s] +--------+----------------+----------------+
[01/18 22:25:21     54s] | Metal10|        4       |       NA       |
[01/18 22:25:21     54s] |  Via10 |        8       |        0       |
[01/18 22:25:21     54s] | Metal11|        4       |       NA       |
[01/18 22:25:21     54s] +--------+----------------+----------------+
[01/18 22:25:24     55s] <CMD> set sprCreateIeRingOffset 1.0
[01/18 22:25:24     55s] <CMD> set sprCreateIeRingThreshold 1.0
[01/18 22:25:24     55s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/18 22:25:24     55s] <CMD> set sprCreateIeRingLayers {}
[01/18 22:25:24     55s] <CMD> set sprCreateIeRingOffset 1.0
[01/18 22:25:24     55s] <CMD> set sprCreateIeRingThreshold 1.0
[01/18 22:25:24     55s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/18 22:25:24     55s] <CMD> set sprCreateIeRingLayers {}
[01/18 22:25:24     55s] <CMD> set sprCreateIeStripeWidth 10.0
[01/18 22:25:24     55s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/18 22:25:24     55s] <CMD> set sprCreateIeStripeWidth 10.0
[01/18 22:25:24     55s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/18 22:25:24     55s] <CMD> set sprCreateIeRingOffset 1.0
[01/18 22:25:24     55s] <CMD> set sprCreateIeRingThreshold 1.0
[01/18 22:25:24     55s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/18 22:25:24     55s] <CMD> set sprCreateIeRingLayers {}
[01/18 22:25:24     55s] <CMD> set sprCreateIeStripeWidth 10.0
[01/18 22:25:24     55s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/18 22:25:39     56s] <CMD> zoomBox 29.30950 9.65550 230.54250 189.80200
[01/18 22:25:40     56s] <CMD> zoomBox 15.43550 -18.64400 252.18050 193.29350
[01/18 22:25:40     56s] <CMD> zoomBox -1.42700 -51.45050 277.09650 197.88750
[01/18 22:26:10     59s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/18 22:26:10     59s] addStripe will allow jog to connect padcore ring and block ring.
[01/18 22:26:10     59s] 
[01/18 22:26:10     59s] Stripes will stop at the boundary of the specified area.
[01/18 22:26:10     59s] When breaking rings, the power planner will consider the existence of blocks.
[01/18 22:26:10     59s] Stripes will not extend to closest target.
[01/18 22:26:10     59s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/18 22:26:10     59s] Stripes will not be created over regions without power planning wires.
[01/18 22:26:10     59s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/18 22:26:10     59s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/18 22:26:10     59s] Offset for stripe breaking is set to 0.
[01/18 22:26:10     59s] <CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/18 22:26:10     59s] 
[01/18 22:26:10     59s] Initialize fgc environment(mem: 1658.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.7M)
[01/18 22:26:10     59s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.7M)
[01/18 22:26:10     59s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.7M)
[01/18 22:26:10     59s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.7M)
[01/18 22:26:10     59s] Starting stripe generation ...
[01/18 22:26:10     59s] Non-Default Mode Option Settings :
[01/18 22:26:10     59s]   NONE
[01/18 22:26:10     59s] Stripe generation is complete.
[01/18 22:26:10     59s] vias are now being generated.
[01/18 22:26:10     59s] addStripe created 6 wires.
[01/18 22:26:10     59s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[01/18 22:26:10     59s] +--------+----------------+----------------+
[01/18 22:26:10     59s] |  Layer |     Created    |     Deleted    |
[01/18 22:26:10     59s] +--------+----------------+----------------+
[01/18 22:26:10     59s] |  Via10 |       12       |        0       |
[01/18 22:26:10     59s] | Metal11|        6       |       NA       |
[01/18 22:26:10     59s] +--------+----------------+----------------+
[01/18 22:26:11     59s] <CMD> zoomBox -45.42800 -60.54350 282.24700 232.79550
[01/18 22:27:37     66s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[01/18 22:27:45     67s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename *
[01/18 22:27:54     67s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[01/18 22:28:03     68s] <CMD> globalNetConnect VSS -type tielo -instanceBasename *
[01/18 22:28:13     69s] <CMD> createPGPin VDD -net VDD -geom Metal10 9 0 12 12
[01/18 22:28:21     70s] <CMD> createPGPin VSS -net VSS -geom Metal10 3 0 6 6
[01/18 22:29:34     76s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[01/18 22:29:34     76s] <CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/18 22:29:34     76s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[01/18 22:29:34     76s] *** Begin SPECIAL ROUTE on Thu Jan 18 22:29:34 2024 ***
[01/18 22:29:34     76s] SPECIAL ROUTE ran on directory: /home/p/paschalk
[01/18 22:29:34     76s] SPECIAL ROUTE ran on machine: cn91.it.auth.gr (Linux 3.10.0-1160.105.1.el7.x86_64 Xeon 2.10Ghz)
[01/18 22:29:34     76s] 
[01/18 22:29:34     76s] Begin option processing ...
[01/18 22:29:34     76s] srouteConnectPowerBump set to false
[01/18 22:29:34     76s] routeSelectNet set to "VDD VSS"
[01/18 22:29:34     76s] routeSpecial set to true
[01/18 22:29:34     76s] srouteBottomLayerLimit set to 1
[01/18 22:29:34     76s] srouteBottomTargetLayerLimit set to 1
[01/18 22:29:34     76s] srouteConnectBlockPin set to false
[01/18 22:29:34     76s] srouteConnectConverterPin set to false
[01/18 22:29:34     76s] srouteConnectPadPin set to false
[01/18 22:29:34     76s] srouteConnectStripe set to false
[01/18 22:29:34     76s] srouteCrossoverViaBottomLayer set to 1
[01/18 22:29:34     76s] srouteCrossoverViaTopLayer set to 11
[01/18 22:29:34     76s] srouteFollowCorePinEnd set to 3
[01/18 22:29:34     76s] srouteFollowPadPin set to false
[01/18 22:29:34     76s] srouteJogControl set to "preferWithChanges differentLayer"
[01/18 22:29:34     76s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[01/18 22:29:34     76s] sroutePadPinAllPorts set to true
[01/18 22:29:34     76s] sroutePreserveExistingRoutes set to true
[01/18 22:29:34     76s] srouteRoutePowerBarPortOnBothDir set to true
[01/18 22:29:34     76s] srouteStopBlockPin set to "nearestTarget"
[01/18 22:29:34     76s] srouteTopLayerLimit set to 11
[01/18 22:29:34     76s] srouteTopTargetLayerLimit set to 11
[01/18 22:29:34     76s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3099.00 megs.
[01/18 22:29:34     76s] 
[01/18 22:29:34     76s] Reading DB technology information...
[01/18 22:29:34     76s] Finished reading DB technology information.
[01/18 22:29:34     76s] Reading floorplan and netlist information...
[01/18 22:29:34     76s] Finished reading floorplan and netlist information.
[01/18 22:29:34     76s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/18 22:29:34     76s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/18 22:29:34     76s] Read in 2 nondefault rules, 0 used
[01/18 22:29:34     76s] Read in 583 macros, 115 used
[01/18 22:29:34     76s] Read in 115 components
[01/18 22:29:34     76s]   115 core components: 115 unplaced, 0 placed, 0 fixed
[01/18 22:29:34     76s] Read in 2 physical pins
[01/18 22:29:34     76s]   2 physical pins: 0 unplaced, 0 placed, 2 fixed
[01/18 22:29:34     76s] Read in 409 logical pins
[01/18 22:29:34     76s] Read in 401 nets
[01/18 22:29:34     76s] Read in 2 special nets, 2 routed
[01/18 22:29:34     76s] Read in 232 terminals
[01/18 22:29:34     76s] 2 nets selected.
[01/18 22:29:34     76s] 
[01/18 22:29:34     76s] Begin power routing ...
[01/18 22:29:34     76s] CPU time for VDD FollowPin 0 seconds
[01/18 22:29:34     76s] CPU time for VSS FollowPin 0 seconds
[01/18 22:29:34     76s]   Number of Core ports routed: 232
[01/18 22:29:34     76s]   Number of Followpin connections: 116
[01/18 22:29:34     76s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3101.00 megs.
[01/18 22:29:34     76s] 
[01/18 22:29:34     76s] 
[01/18 22:29:34     76s] 
[01/18 22:29:34     76s]  Begin updating DB with routing results ...
[01/18 22:29:34     76s]  Updating DB with 2 io pins ...
[01/18 22:29:34     76s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/18 22:29:35     76s] Pin and blockage extraction finished
[01/18 22:29:35     76s] 
[01/18 22:29:35     76s] sroute created 348 wires.
[01/18 22:29:35     76s] ViaGen created 2088 vias, deleted 0 via to avoid violation.
[01/18 22:29:35     76s] +--------+----------------+----------------+
[01/18 22:29:35     76s] |  Layer |     Created    |     Deleted    |
[01/18 22:29:35     76s] +--------+----------------+----------------+
[01/18 22:29:35     76s] | Metal1 |       348      |       NA       |
[01/18 22:29:35     76s] |  Via1  |       232      |        0       |
[01/18 22:29:35     76s] |  Via2  |       232      |        0       |
[01/18 22:29:35     76s] |  Via3  |       232      |        0       |
[01/18 22:29:35     76s] |  Via4  |       232      |        0       |
[01/18 22:29:35     76s] |  Via5  |       232      |        0       |
[01/18 22:29:35     76s] |  Via6  |       232      |        0       |
[01/18 22:29:35     76s] |  Via7  |       232      |        0       |
[01/18 22:29:35     76s] |  Via8  |       232      |        0       |
[01/18 22:29:35     76s] |  Via9  |       232      |        0       |
[01/18 22:29:35     76s] +--------+----------------+----------------+
[01/18 22:31:41     85s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/18 22:31:41     85s] <CMD> setEndCapMode -reset
[01/18 22:31:41     85s] <CMD> setEndCapMode -boundary_tap false
[01/18 22:31:41     85s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[01/18 22:31:41     86s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[01/18 22:31:41     86s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[01/18 22:31:41     86s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/18 22:31:41     86s] <CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints true -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
[01/18 22:31:41     86s] <CMD> setPlaceMode -reset
[01/18 22:31:41     86s] <CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[01/18 22:31:59     87s] <CMD> setDesignMode -process 45
[01/18 22:31:59     87s] ##  Process: 45            (User Set)               
[01/18 22:31:59     87s] ##     Node: (not set)                           
[01/18 22:31:59     87s] 
##  Check design process and node:  
##  Design tech node is not set.

[01/18 22:31:59     87s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[01/18 22:31:59     87s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[01/18 22:31:59     87s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[01/18 22:31:59     87s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[01/18 22:31:59     87s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[01/18 22:32:08     88s] <CMD> getPlaceMode
[01/18 22:32:08     88s] -place_design_floorplan_mode false         # bool, default=false
[01/18 22:32:08     88s] -place_design_refine_macro false           # bool, default=false
[01/18 22:32:08     88s] -place_design_refine_place true            # bool, default=true
[01/18 22:32:08     88s] -place_detail_activity_power_driven false
[01/18 22:32:08     88s]                                            # bool, default=false
[01/18 22:32:08     88s] -place_detail_allow_border_pin_abut false
[01/18 22:32:08     88s]                                            # bool, default=false
[01/18 22:32:08     88s] -place_detail_allow_single_height_row_symmetry_x {}
[01/18 22:32:08     88s]                                            # string, default=""
[01/18 22:32:08     88s] -place_detail_check_cut_spacing false      # bool, default=false
[01/18 22:32:08     88s] -place_detail_check_inst_space_group false
[01/18 22:32:08     88s]                                            # bool, default=false
[01/18 22:32:08     88s] -place_detail_check_route false            # bool, default=false, user setting
[01/18 22:32:08     88s] -place_detail_color_aware_legal false      # bool, default=false
[01/18 22:32:08     88s] -place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
[01/18 22:32:08     88s] -place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
[01/18 22:32:08     88s] -place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
[01/18 22:32:08     88s] -place_detail_fixed_shifter false          # bool, default=false
[01/18 22:32:08     88s] -place_detail_honor_inst_pad false         # bool, default=false
[01/18 22:32:08     88s] -place_detail_io_pin_blockage false        # bool, default=false
[01/18 22:32:08     88s] -place_detail_iraware_max_drive_strength 0
[01/18 22:32:08     88s]                                            # float, default=0, min=0, max=2147483647
[01/18 22:32:08     88s] -place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
[01/18 22:32:08     88s] -place_detail_irdrop_aware_timing_effort high
[01/18 22:32:08     88s]                                            # enums={none standard high}, default=high
[01/18 22:32:08     88s] -place_detail_irdrop_region_number 100     # uint, default=100
[01/18 22:32:08     88s] -place_detail_legalization_inst_gap 0      # int, default=0
[01/18 22:32:08     88s] -place_detail_max_shifter_column_depth 9999
[01/18 22:32:08     88s]                                            # float, default=9999
[01/18 22:32:08     88s] -place_detail_max_shifter_depth 9999       # float, default=9999
[01/18 22:32:08     88s] -place_detail_max_shifter_row_depth 9999
[01/18 22:32:08     88s]                                            # float, default=9999
[01/18 22:32:08     88s] -place_detail_no_filler_without_implant false
[01/18 22:32:08     88s]                                            # bool, default=false
[01/18 22:32:08     88s] -place_detail_pad_fixed_insts false        # bool, default=false
[01/18 22:32:08     88s] -place_detail_pad_physical_cells false     # bool, default=false
[01/18 22:32:08     88s] -place_detail_preroute_as_obs {}           # string, default=""
[01/18 22:32:08     88s] -place_detail_preserve_routing true        # bool, default=true, user setting
[01/18 22:32:08     88s] -place_detail_remove_affected_routing false
[01/18 22:32:08     88s]                                            # bool, default=false, user setting
[01/18 22:32:08     88s] -place_detail_sdp_alignment_in_refine false
[01/18 22:32:08     88s]                                            # bool, default=false
[01/18 22:32:08     88s] -place_detail_swap_eeq_cells false         # bool, default=false, user setting
[01/18 22:32:08     88s] -place_detail_use_check_drc false          # bool, default=false
[01/18 22:32:08     88s] -place_detail_use_diffusion_transition_fill false
[01/18 22:32:08     88s]                                            # bool, default=false
[01/18 22:32:08     88s] -place_detail_use_GA_filler_groups false
[01/18 22:32:08     88s]                                            # bool, default=false
[01/18 22:32:08     88s] -place_detail_use_no_diffusion_one_site_filler false
[01/18 22:32:08     88s]                                            # bool, default=false
[01/18 22:32:08     88s] -place_detail_wire_length_opt_effort medium
[01/18 22:32:08     88s]                                            # enums={none medium high}, default=medium
[01/18 22:32:08     88s] -place_global_activity_power_driven false
[01/18 22:32:08     88s]                                            # enums={false true}, default=false
[01/18 22:32:08     88s] -place_global_activity_power_driven_effort standard
[01/18 22:32:08     88s]                                            # enums={standard high}, default=standard
[01/18 22:32:08     88s] -place_global_align_macro false            # bool, default=false
[01/18 22:32:08     88s] -place_global_allow_3d_stack false         # bool, default=false
[01/18 22:32:08     88s] -place_global_auto_blockage_in_channel partial
[01/18 22:32:08     88s]                                            # enums={none soft partial}, default=partial
[01/18 22:32:08     88s] -place_global_clock_gate_aware false       # bool, default=true, user setting
[01/18 22:32:08     88s] -place_global_clock_power_driven true      # bool, default=true
[01/18 22:32:08     88s] -place_global_clock_power_driven_effort low
[01/18 22:32:08     88s]                                            # enums={low standard high}, default=low
[01/18 22:32:08     88s] -place_global_cong_effort high             # enums={low medium high extreme auto}, default=auto, user setting
[01/18 22:32:08     88s] -place_global_cpg_effort low               # enums={low medium high}, default=low
[01/18 22:32:08     88s] -place_global_cpg_file {}                  # string, default=""
[01/18 22:32:08     88s] -place_global_enable_distributed_place false
[01/18 22:32:08     88s]                                            # bool, default=false
[01/18 22:32:08     88s] -place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true, user setting
[01/18 22:32:08     88s] -place_global_ignore_spare false           # bool, default=false, user setting
[01/18 22:32:08     88s] -place_global_max_density -1               # float, default=-1
[01/18 22:32:08     88s] -place_global_module_aware_spare false     # bool, default=false, user setting
[01/18 22:32:08     88s] -place_global_module_padding {}            # string, default=""
[01/18 22:32:08     88s] -place_global_place_io_pins false          # bool, default=false, user setting
[01/18 22:32:08     88s] -place_global_reorder_scan true            # bool, default=true, user setting
[01/18 22:32:08     88s] -place_global_sdp_alignment false          # bool, default=false
[01/18 22:32:08     88s] -place_global_sdp_place false              # enums={false true}, default=false
[01/18 22:32:08     88s] -place_global_soft_guide_strength low      # enums={low medium high}, default=low
[01/18 22:32:08     88s] -place_global_timing_effort medium         # enums={medium high}, default=medium
[01/18 22:32:08     88s] -place_global_uniform_density false        # enums={false true}, default=false
[01/18 22:32:08     88s] -place_hard_fence true                     # bool, default=true
[01/18 22:32:08     88s] -place_opt_post_place_tcl {}               # string, default=""
[01/18 22:32:08     88s] -place_opt_run_global_place full           # enums={none seed full}, default=full
[01/18 22:32:08     88s] -place_spare_update_timing_graph true      # bool, default=true
[01/18 22:32:08     88s] -powerDriven false                         # bool, default=false, user setting, private
[01/18 22:32:08     88s] -timingDriven true                         # bool, default=true, user setting, private
[01/18 22:32:08     88s] 
[01/18 22:32:15     88s] <CMD> place_opt_design
[01/18 22:32:15     88s] **INFO: User settings:
[01/18 22:32:15     88s] setDesignMode -process                              45
[01/18 22:32:15     88s] setExtractRCMode -coupling_c_th                     0.1
[01/18 22:32:15     88s] setExtractRCMode -relative_c_th                     1
[01/18 22:32:15     88s] setExtractRCMode -total_c_th                        0
[01/18 22:32:15     88s] setUsefulSkewMode -maxAllowedDelay                  1
[01/18 22:32:15     88s] setUsefulSkewMode -noBoundary                       false
[01/18 22:32:15     88s] setDelayCalMode -engine                             aae
[01/18 22:32:15     88s] setOptMode -allEndPoints                            true
[01/18 22:32:15     88s] setOptMode -drcMargin                               0
[01/18 22:32:15     88s] setOptMode -effort                                  high
[01/18 22:32:15     88s] setOptMode -holdTargetSlack                         0
[01/18 22:32:15     88s] setOptMode -leakageToDynamicRatio                   1
[01/18 22:32:15     88s] setOptMode -maxDensity                              0.95
[01/18 22:32:15     88s] setOptMode -powerEffort                             none
[01/18 22:32:15     88s] setOptMode -reclaimArea                             true
[01/18 22:32:15     88s] setOptMode -setupTargetSlack                        0
[01/18 22:32:15     88s] setOptMode -simplifyNetlist                         true
[01/18 22:32:15     88s] setOptMode -usefulSkew                              true
[01/18 22:32:15     88s] setPlaceMode -place_detail_check_route              false
[01/18 22:32:15     88s] setPlaceMode -place_detail_preserve_routing         true
[01/18 22:32:15     88s] setPlaceMode -place_detail_remove_affected_routing  false
[01/18 22:32:15     88s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/18 22:32:15     88s] setPlaceMode -place_global_clock_gate_aware         false
[01/18 22:32:15     88s] setPlaceMode -place_global_cong_effort              high
[01/18 22:32:15     88s] setPlaceMode -place_global_ignore_scan              true
[01/18 22:32:15     88s] setPlaceMode -place_global_ignore_spare             false
[01/18 22:32:15     88s] setPlaceMode -place_global_module_aware_spare       false
[01/18 22:32:15     88s] setPlaceMode -place_global_place_io_pins            false
[01/18 22:32:15     88s] setPlaceMode -place_global_reorder_scan             true
[01/18 22:32:15     88s] setPlaceMode -powerDriven                           false
[01/18 22:32:15     88s] setPlaceMode -timingDriven                          true
[01/18 22:32:15     88s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/18 22:32:15     88s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/18 22:32:15     88s] 
[01/18 22:32:15     88s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:28.8/0:13:02.6 (0.1), mem = 1660.1M
[01/18 22:32:15     88s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/18 22:32:15     88s] *** Starting GigaPlace ***
[01/18 22:32:15     88s] #optDebug: fT-E <X 2 3 1 0>
[01/18 22:32:15     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:1660.1M, EPOCH TIME: 1705609935.872700
[01/18 22:32:15     88s] Processing tracks to init pin-track alignment.
[01/18 22:32:15     88s] z: 2, totalTracks: 1
[01/18 22:32:15     88s] z: 4, totalTracks: 1
[01/18 22:32:15     88s] z: 6, totalTracks: 1
[01/18 22:32:15     88s] z: 8, totalTracks: 1
[01/18 22:32:15     88s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:32:16     88s] All LLGs are deleted
[01/18 22:32:16     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:16     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:16     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1660.1M, EPOCH TIME: 1705609936.005674
[01/18 22:32:16     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1660.1M, EPOCH TIME: 1705609936.006075
[01/18 22:32:16     88s] # Building picorv32 llgBox search-tree.
[01/18 22:32:16     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1660.1M, EPOCH TIME: 1705609936.008392
[01/18 22:32:16     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:16     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:16     88s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1660.1M, EPOCH TIME: 1705609936.010296
[01/18 22:32:16     88s] Max number of tech site patterns supported in site array is 256.
[01/18 22:32:16     88s] Core basic site is CoreSite
[01/18 22:32:16     88s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1660.1M, EPOCH TIME: 1705609936.038959
[01/18 22:32:16     88s] After signature check, allow fast init is false, keep pre-filter is false.
[01/18 22:32:16     88s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/18 22:32:16     88s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1660.1M, EPOCH TIME: 1705609936.039855
[01/18 22:32:16     88s] Use non-trimmed site array because memory saving is not enough.
[01/18 22:32:16     88s] SiteArray: non-trimmed site array dimensions = 115 x 993
[01/18 22:32:16     88s] SiteArray: use 589,824 bytes
[01/18 22:32:16     88s] SiteArray: current memory after site array memory allocation 1660.7M
[01/18 22:32:16     88s] SiteArray: FP blocked sites are writable
[01/18 22:32:16     88s] Estimated cell power/ground rail width = 0.160 um
[01/18 22:32:16     88s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 22:32:16     88s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1660.7M, EPOCH TIME: 1705609936.043891
[01/18 22:32:16     88s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1660.7M, EPOCH TIME: 1705609936.044090
[01/18 22:32:16     88s] SiteArray: number of non floorplan blocked sites for llg default is 114195
[01/18 22:32:16     88s] Atter site array init, number of instance map data is 0.
[01/18 22:32:16     88s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.036, MEM:1660.7M, EPOCH TIME: 1705609936.046757
[01/18 22:32:16     88s] 
[01/18 22:32:16     88s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:16     88s] OPERPROF:     Starting CMU at level 3, MEM:1660.7M, EPOCH TIME: 1705609936.048905
[01/18 22:32:16     88s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1660.7M, EPOCH TIME: 1705609936.050268
[01/18 22:32:16     88s] 
[01/18 22:32:16     88s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:32:16     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.043, MEM:1660.7M, EPOCH TIME: 1705609936.051628
[01/18 22:32:16     88s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1660.7M, EPOCH TIME: 1705609936.051723
[01/18 22:32:16     88s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1660.7M, EPOCH TIME: 1705609936.051806
[01/18 22:32:16     88s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1660.7MB).
[01/18 22:32:16     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.184, MEM:1660.7M, EPOCH TIME: 1705609936.056404
[01/18 22:32:16     88s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1660.7M, EPOCH TIME: 1705609936.056476
[01/18 22:32:16     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:16     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:16     88s] All LLGs are deleted
[01/18 22:32:16     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:16     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:16     88s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1660.7M, EPOCH TIME: 1705609936.062436
[01/18 22:32:16     88s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1660.7M, EPOCH TIME: 1705609936.062777
[01/18 22:32:16     88s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.024, MEM:1654.7M, EPOCH TIME: 1705609936.080701
[01/18 22:32:16     88s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.0/0:13:02.9 (0.1), mem = 1654.7M
[01/18 22:32:16     89s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/18 22:32:16     89s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1961, percentage of missing scan cell = 0.00% (0 / 1961)
[01/18 22:32:16     89s] no activity file in design. spp won't run.
[01/18 22:32:16     89s] #Start colorize_geometry on Thu Jan 18 22:32:16 2024
[01/18 22:32:16     89s] #
[01/18 22:32:16     89s] ### Time Record (colorize_geometry) is installed.
[01/18 22:32:16     89s] ### Time Record (Pre Callback) is installed.
[01/18 22:32:16     89s] ### Time Record (Pre Callback) is uninstalled.
[01/18 22:32:16     89s] ### Time Record (DB Import) is installed.
[01/18 22:32:16     89s] #create default rule from bind_ndr_rule rule=0x7f9f8efb8cc0 0x7f9f77b58568
[01/18 22:32:16     89s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1625185048 placement=1784484494 pin_access=1 inst_pattern=1
[01/18 22:32:16     89s] ### Time Record (DB Import) is uninstalled.
[01/18 22:32:16     89s] ### Time Record (DB Export) is installed.
[01/18 22:32:16     89s] Extracting standard cell pins and blockage ...... 
[01/18 22:32:16     89s] Pin and blockage extraction finished
[01/18 22:32:16     89s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1625185048 placement=1784484494 pin_access=1 inst_pattern=1
[01/18 22:32:16     89s] ### Time Record (DB Export) is uninstalled.
[01/18 22:32:16     89s] ### Time Record (Post Callback) is installed.
[01/18 22:32:16     89s] ### Time Record (Post Callback) is uninstalled.
[01/18 22:32:16     89s] #
[01/18 22:32:16     89s] #colorize_geometry statistics:
[01/18 22:32:16     89s] #Cpu time = 00:00:00
[01/18 22:32:16     89s] #Elapsed time = 00:00:00
[01/18 22:32:16     89s] #Increased memory = 38.02 (MB)
[01/18 22:32:16     89s] #Total memory = 1357.40 (MB)
[01/18 22:32:16     89s] #Peak memory = 1358.30 (MB)
[01/18 22:32:16     89s] #Number of warnings = 0
[01/18 22:32:16     89s] #Total number of warnings = 0
[01/18 22:32:16     89s] #Number of fails = 0
[01/18 22:32:16     89s] #Total number of fails = 0
[01/18 22:32:16     89s] #Complete colorize_geometry on Thu Jan 18 22:32:16 2024
[01/18 22:32:16     89s] #
[01/18 22:32:16     89s] ### Time Record (colorize_geometry) is uninstalled.
[01/18 22:32:16     89s] ### 
[01/18 22:32:16     89s] ###   Scalability Statistics
[01/18 22:32:16     89s] ### 
[01/18 22:32:16     89s] ### ------------------------+----------------+----------------+----------------+
[01/18 22:32:16     89s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/18 22:32:16     89s] ### ------------------------+----------------+----------------+----------------+
[01/18 22:32:16     89s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/18 22:32:16     89s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/18 22:32:16     89s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/18 22:32:16     89s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/18 22:32:16     89s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[01/18 22:32:16     89s] ### ------------------------+----------------+----------------+----------------+
[01/18 22:32:16     89s] ### 
[01/18 22:32:16     89s] {MMLU 0 0 10118}
[01/18 22:32:16     89s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=1701.7M
[01/18 22:32:16     89s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=1701.7M
[01/18 22:32:16     89s] *** Start deleteBufferTree ***
[01/18 22:32:17     90s] Info: Detect buffers to remove automatically.
[01/18 22:32:17     90s] Analyzing netlist ...
[01/18 22:32:17     90s] Updating netlist
[01/18 22:32:17     90s] 
[01/18 22:32:17     90s] *summary: 30 instances (buffers/inverters) removed
[01/18 22:32:17     90s] *** Finish deleteBufferTree (0:00:00.7) ***
[01/18 22:32:17     90s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/18 22:32:17     90s] Info: 1 threads available for lower-level modules during optimization.
[01/18 22:32:17     90s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1761.5M, EPOCH TIME: 1705609937.480242
[01/18 22:32:17     90s] Deleted 0 physical inst  (cell - / prefix -).
[01/18 22:32:17     90s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1761.5M, EPOCH TIME: 1705609937.480821
[01/18 22:32:17     90s] INFO: #ExclusiveGroups=0
[01/18 22:32:17     90s] INFO: There are no Exclusive Groups.
[01/18 22:32:17     90s] No user-set net weight.
[01/18 22:32:17     90s] Net fanout histogram:
[01/18 22:32:17     90s] 2		: 6225 (61.8%) nets
[01/18 22:32:17     90s] 3		: 2455 (24.4%) nets
[01/18 22:32:17     90s] 4     -	14	: 1063 (10.6%) nets
[01/18 22:32:17     90s] 15    -	39	: 318 (3.2%) nets
[01/18 22:32:17     90s] 40    -	79	: 6 (0.1%) nets
[01/18 22:32:17     90s] 80    -	159	: 4 (0.0%) nets
[01/18 22:32:17     90s] 160   -	319	: 0 (0.0%) nets
[01/18 22:32:17     90s] 320   -	639	: 0 (0.0%) nets
[01/18 22:32:17     90s] 640   -	1279	: 0 (0.0%) nets
[01/18 22:32:17     90s] 1280  -	2559	: 1 (0.0%) nets
[01/18 22:32:17     90s] 2560  -	5119	: 0 (0.0%) nets
[01/18 22:32:17     90s] 5120+		: 0 (0.0%) nets
[01/18 22:32:17     90s] no activity file in design. spp won't run.
[01/18 22:32:17     90s] Options: timingDriven ignoreScan pinGuide congEffort=high gpeffort=medium 
[01/18 22:32:17     90s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[01/18 22:32:17     90s] Define the scan chains before using this option.
[01/18 22:32:17     90s] Type 'man IMPSP-9042' for more detail.
[01/18 22:32:17     90s] Processing tracks to init pin-track alignment.
[01/18 22:32:17     90s] z: 2, totalTracks: 1
[01/18 22:32:17     90s] z: 4, totalTracks: 1
[01/18 22:32:17     90s] z: 6, totalTracks: 1
[01/18 22:32:17     90s] z: 8, totalTracks: 1
[01/18 22:32:17     90s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:32:17     90s] All LLGs are deleted
[01/18 22:32:17     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:17     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:17     90s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1761.5M, EPOCH TIME: 1705609937.537661
[01/18 22:32:17     90s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1761.5M, EPOCH TIME: 1705609937.538027
[01/18 22:32:17     90s] #std cell=9076 (0 fixed + 9076 movable) #buf cell=0 #inv cell=283 #block=0 (0 floating + 0 preplaced)
[01/18 22:32:17     90s] #ioInst=0 #net=10072 #term=37149 #term/net=3.69, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
[01/18 22:32:17     90s] stdCell: 9076 single + 0 double + 0 multi
[01/18 22:32:17     90s] Total standard cell length = 18.2266 (mm), area = 0.0312 (mm^2)
[01/18 22:32:17     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1761.5M, EPOCH TIME: 1705609937.543722
[01/18 22:32:17     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:17     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:17     90s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1761.5M, EPOCH TIME: 1705609937.545309
[01/18 22:32:17     90s] Max number of tech site patterns supported in site array is 256.
[01/18 22:32:17     90s] Core basic site is CoreSite
[01/18 22:32:17     90s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1761.5M, EPOCH TIME: 1705609937.573201
[01/18 22:32:17     90s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 22:32:17     90s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[01/18 22:32:17     90s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1761.5M, EPOCH TIME: 1705609937.573973
[01/18 22:32:17     90s] SiteArray: non-trimmed site array dimensions = 115 x 993
[01/18 22:32:17     90s] SiteArray: use 589,824 bytes
[01/18 22:32:17     90s] SiteArray: current memory after site array memory allocation 1761.5M
[01/18 22:32:17     90s] SiteArray: FP blocked sites are writable
[01/18 22:32:17     90s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 22:32:17     90s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1761.5M, EPOCH TIME: 1705609937.577249
[01/18 22:32:17     90s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1761.5M, EPOCH TIME: 1705609937.577414
[01/18 22:32:17     90s] SiteArray: number of non floorplan blocked sites for llg default is 114195
[01/18 22:32:17     90s] Atter site array init, number of instance map data is 0.
[01/18 22:32:17     90s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1761.5M, EPOCH TIME: 1705609937.579375
[01/18 22:32:17     90s] 
[01/18 22:32:17     90s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:17     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1761.5M, EPOCH TIME: 1705609937.582049
[01/18 22:32:17     90s] 
[01/18 22:32:17     90s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:17     90s] Average module density = 0.798.
[01/18 22:32:17     90s] Density for the design = 0.798.
[01/18 22:32:17     90s]        = stdcell_area 91133 sites (31167 um^2) / alloc_area 114195 sites (39055 um^2).
[01/18 22:32:17     90s] Pin Density = 0.3253.
[01/18 22:32:17     90s]             = total # of pins 37149 / total area 114195.
[01/18 22:32:17     90s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1761.5M, EPOCH TIME: 1705609937.585921
[01/18 22:32:17     90s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.001, MEM:1761.5M, EPOCH TIME: 1705609937.587197
[01/18 22:32:17     90s] OPERPROF: Starting pre-place ADS at level 1, MEM:1761.5M, EPOCH TIME: 1705609937.587806
[01/18 22:32:17     90s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1761.5M, EPOCH TIME: 1705609937.591897
[01/18 22:32:17     90s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1761.5M, EPOCH TIME: 1705609937.591995
[01/18 22:32:17     90s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1761.5M, EPOCH TIME: 1705609937.592081
[01/18 22:32:17     90s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1761.5M, EPOCH TIME: 1705609937.592142
[01/18 22:32:17     90s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1761.5M, EPOCH TIME: 1705609937.592198
[01/18 22:32:17     90s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1761.5M, EPOCH TIME: 1705609937.592595
[01/18 22:32:17     90s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1761.5M, EPOCH TIME: 1705609937.592676
[01/18 22:32:17     90s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1761.5M, EPOCH TIME: 1705609937.592826
[01/18 22:32:17     90s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1761.5M, EPOCH TIME: 1705609937.592886
[01/18 22:32:17     90s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1761.5M, EPOCH TIME: 1705609937.593004
[01/18 22:32:17     90s] ADSU 0.798 -> 0.881. site 114195.000 -> 103465.400. GS 13.680
[01/18 22:32:17     90s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.020, REAL:0.014, MEM:1761.5M, EPOCH TIME: 1705609937.602230
[01/18 22:32:17     90s] OPERPROF: Starting spMPad at level 1, MEM:1758.5M, EPOCH TIME: 1705609937.602769
[01/18 22:32:17     90s] OPERPROF:   Starting spContextMPad at level 2, MEM:1758.5M, EPOCH TIME: 1705609937.603367
[01/18 22:32:17     90s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1758.5M, EPOCH TIME: 1705609937.603447
[01/18 22:32:17     90s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1758.5M, EPOCH TIME: 1705609937.603508
[01/18 22:32:17     90s] Initial padding reaches pin density 0.750 for top
[01/18 22:32:17     90s] InitPadU 0.881 -> 0.931 for top
[01/18 22:32:17     90s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1758.5M, EPOCH TIME: 1705609937.618501
[01/18 22:32:17     90s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.002, MEM:1758.5M, EPOCH TIME: 1705609937.620054
[01/18 22:32:17     90s] === lastAutoLevel = 8 
[01/18 22:32:17     90s] OPERPROF: Starting spInitNetWt at level 1, MEM:1758.5M, EPOCH TIME: 1705609937.624900
[01/18 22:32:17     90s] no activity file in design. spp won't run.
[01/18 22:32:17     90s] [spp] 0
[01/18 22:32:17     90s] [adp] 0:1:1:3
[01/18 22:32:17     90s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.003, MEM:1759.5M, EPOCH TIME: 1705609937.627497
[01/18 22:32:17     90s] OPERPROF: Starting npMain at level 1, MEM:1759.5M, EPOCH TIME: 1705609937.628938
[01/18 22:32:18     90s] OPERPROF:   Starting npPlace at level 2, MEM:1771.3M, EPOCH TIME: 1705609938.669966
[01/18 22:32:18     90s] Iteration  1: Total net bbox = 1.005e-08 (6.77e-09 3.27e-09)
[01/18 22:32:18     90s]               Est.  stn bbox = 1.065e-08 (7.21e-09 3.44e-09)
[01/18 22:32:18     90s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1774.3M
[01/18 22:32:18     90s] Iteration  2: Total net bbox = 1.005e-08 (6.77e-09 3.27e-09)
[01/18 22:32:18     90s]               Est.  stn bbox = 1.065e-08 (7.21e-09 3.44e-09)
[01/18 22:32:18     90s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1774.3M
[01/18 22:32:18     90s] OPERPROF:     Starting InitSKP at level 3, MEM:1775.3M, EPOCH TIME: 1705609938.697433
[01/18 22:32:18     90s] 
[01/18 22:32:18     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 22:32:18     90s] TLC MultiMap info (StdDelay):
[01/18 22:32:18     90s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 22:32:18     90s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 22:32:18     90s]  Setting StdDelay to: 38ps
[01/18 22:32:18     90s] 
[01/18 22:32:18     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 22:32:18     90s] 
[01/18 22:32:18     90s] TimeStamp Deleting Cell Server Begin ...
[01/18 22:32:18     90s] 
[01/18 22:32:18     90s] TimeStamp Deleting Cell Server End ...
[01/18 22:32:18     90s] 
[01/18 22:32:18     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 22:32:18     90s] TLC MultiMap info (StdDelay):
[01/18 22:32:18     90s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 22:32:18     90s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 22:32:18     90s]  Setting StdDelay to: 38ps
[01/18 22:32:18     90s] 
[01/18 22:32:18     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 22:32:19     91s] 
[01/18 22:32:19     91s] TimeStamp Deleting Cell Server Begin ...
[01/18 22:32:19     91s] 
[01/18 22:32:19     91s] TimeStamp Deleting Cell Server End ...
[01/18 22:32:19     91s] 
[01/18 22:32:19     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 22:32:19     91s] TLC MultiMap info (StdDelay):
[01/18 22:32:19     91s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 22:32:19     91s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 22:32:19     91s]  Setting StdDelay to: 38ps
[01/18 22:32:19     91s] 
[01/18 22:32:19     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 22:32:21     92s] *** Finished SKP initialization (cpu=0:00:02.4, real=0:00:03.0)***
[01/18 22:32:21     92s] OPERPROF:     Finished InitSKP at level 3, CPU:2.440, REAL:2.439, MEM:1845.9M, EPOCH TIME: 1705609941.136624
[01/18 22:32:21     93s] exp_mt_sequential is set from setPlaceMode option to 1
[01/18 22:32:21     93s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/18 22:32:21     93s] place_exp_mt_interval set to default 32
[01/18 22:32:21     93s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/18 22:32:21     93s] Iteration  3: Total net bbox = 9.987e+02 (5.60e+02 4.39e+02)
[01/18 22:32:21     93s]               Est.  stn bbox = 1.346e+03 (7.56e+02 5.90e+02)
[01/18 22:32:21     93s]               cpu = 0:00:03.1 real = 0:00:03.0 mem = 1860.7M
[01/18 22:32:24     96s] Iteration  4: Total net bbox = 8.973e+04 (4.04e+04 4.94e+04)
[01/18 22:32:24     96s]               Est.  stn bbox = 1.211e+05 (5.35e+04 6.77e+04)
[01/18 22:32:24     96s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 1882.4M
[01/18 22:32:24     96s] Iteration  5: Total net bbox = 8.973e+04 (4.04e+04 4.94e+04)
[01/18 22:32:24     96s]               Est.  stn bbox = 1.211e+05 (5.35e+04 6.77e+04)
[01/18 22:32:24     96s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1882.4M
[01/18 22:32:24     96s] OPERPROF:   Finished npPlace at level 2, CPU:5.860, REAL:5.835, MEM:1862.4M, EPOCH TIME: 1705609944.504970
[01/18 22:32:24     96s] OPERPROF: Finished npMain at level 1, CPU:5.920, REAL:6.888, MEM:1862.4M, EPOCH TIME: 1705609944.516488
[01/18 22:32:24     96s] OPERPROF: Starting npMain at level 1, MEM:1862.4M, EPOCH TIME: 1705609944.521231
[01/18 22:32:24     96s] OPERPROF:   Starting npPlace at level 2, MEM:1862.4M, EPOCH TIME: 1705609944.589100
[01/18 22:32:27     99s] Iteration  6: Total net bbox = 1.073e+05 (5.15e+04 5.58e+04)
[01/18 22:32:27     99s]               Est.  stn bbox = 1.444e+05 (6.60e+04 7.84e+04)
[01/18 22:32:27     99s]               cpu = 0:00:03.0 real = 0:00:03.0 mem = 1862.4M
[01/18 22:32:27     99s] OPERPROF:   Finished npPlace at level 2, CPU:3.040, REAL:3.020, MEM:1862.4M, EPOCH TIME: 1705609947.609287
[01/18 22:32:27     99s] OPERPROF: Finished npMain at level 1, CPU:3.130, REAL:3.107, MEM:1862.4M, EPOCH TIME: 1705609947.628015
[01/18 22:32:27     99s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1862.4M, EPOCH TIME: 1705609947.629195
[01/18 22:32:27     99s] Starting Early Global Route rough congestion estimation: mem = 1862.4M
[01/18 22:32:27     99s] (I)      ==================== Layers =====================
[01/18 22:32:27     99s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:27     99s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:32:27     99s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:27     99s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:32:27     99s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:32:27     99s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:32:27     99s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:32:27     99s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:32:27     99s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:32:27     99s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:32:27     99s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:32:27     99s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:32:27     99s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:32:27     99s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:32:27     99s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:32:27     99s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:32:27     99s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:32:27     99s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:32:27     99s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:32:27     99s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:32:27     99s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:32:27     99s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:32:27     99s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:32:27     99s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:32:27     99s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:32:27     99s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:27     99s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:32:27     99s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:32:27     99s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:32:27     99s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:32:27     99s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:32:27     99s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:32:27     99s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:32:27     99s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:32:27     99s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:32:27     99s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:32:27     99s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:32:27     99s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:32:27     99s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:32:27     99s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:32:27     99s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:27     99s] (I)      Started Import and model ( Curr Mem: 1862.43 MB )
[01/18 22:32:27     99s] (I)      Default pattern map key = picorv32_default.
[01/18 22:32:27     99s] (I)      == Non-default Options ==
[01/18 22:32:27     99s] (I)      Print mode                                         : 2
[01/18 22:32:27     99s] (I)      Stop if highly congested                           : false
[01/18 22:32:27     99s] (I)      Maximum routing layer                              : 11
[01/18 22:32:27     99s] (I)      Assign partition pins                              : false
[01/18 22:32:27     99s] (I)      Support large GCell                                : true
[01/18 22:32:27     99s] (I)      Number of threads                                  : 1
[01/18 22:32:27     99s] (I)      Number of rows per GCell                           : 8
[01/18 22:32:27     99s] (I)      Max num rows per GCell                             : 32
[01/18 22:32:27     99s] (I)      Method to set GCell size                           : row
[01/18 22:32:27     99s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:32:27     99s] (I)      Use row-based GCell size
[01/18 22:32:27     99s] (I)      Use row-based GCell align
[01/18 22:32:27     99s] (I)      layer 0 area = 80000
[01/18 22:32:27     99s] (I)      layer 1 area = 80000
[01/18 22:32:27     99s] (I)      layer 2 area = 80000
[01/18 22:32:27     99s] (I)      layer 3 area = 80000
[01/18 22:32:27     99s] (I)      layer 4 area = 80000
[01/18 22:32:27     99s] (I)      layer 5 area = 80000
[01/18 22:32:27     99s] (I)      layer 6 area = 80000
[01/18 22:32:27     99s] (I)      layer 7 area = 80000
[01/18 22:32:27     99s] (I)      layer 8 area = 80000
[01/18 22:32:27     99s] (I)      layer 9 area = 400000
[01/18 22:32:27     99s] (I)      layer 10 area = 400000
[01/18 22:32:27     99s] (I)      GCell unit size   : 3420
[01/18 22:32:27     99s] (I)      GCell multiplier  : 8
[01/18 22:32:27     99s] (I)      GCell row height  : 3420
[01/18 22:32:27     99s] (I)      Actual row height : 3420
[01/18 22:32:27     99s] (I)      GCell align ref   : 30000 30020
[01/18 22:32:27     99s] [NR-eGR] Track table information for default rule: 
[01/18 22:32:27     99s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:32:27     99s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:32:27     99s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:32:27     99s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:32:27     99s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:32:27     99s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:32:27     99s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:32:27     99s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:32:27     99s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:32:27     99s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:32:27     99s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:32:27     99s] (I)      ==================== Default via =====================
[01/18 22:32:27     99s] (I)      +----+------------------+----------------------------+
[01/18 22:32:27     99s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/18 22:32:27     99s] (I)      +----+------------------+----------------------------+
[01/18 22:32:27     99s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/18 22:32:27     99s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/18 22:32:27     99s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/18 22:32:27     99s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/18 22:32:27     99s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/18 22:32:27     99s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/18 22:32:27     99s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/18 22:32:27     99s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/18 22:32:27     99s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/18 22:32:27     99s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/18 22:32:27     99s] (I)      +----+------------------+----------------------------+
[01/18 22:32:27     99s] [NR-eGR] Read 3998 PG shapes
[01/18 22:32:27     99s] [NR-eGR] Read 0 clock shapes
[01/18 22:32:27     99s] [NR-eGR] Read 0 other shapes
[01/18 22:32:27     99s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:32:27     99s] [NR-eGR] #Instance Blockages : 0
[01/18 22:32:27     99s] [NR-eGR] #PG Blockages       : 3998
[01/18 22:32:27     99s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:32:27     99s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:32:27     99s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:32:27     99s] [NR-eGR] #Other Blockages    : 0
[01/18 22:32:27     99s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:32:27     99s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/18 22:32:27     99s] [NR-eGR] Read 9959 nets ( ignored 0 )
[01/18 22:32:27     99s] (I)      early_global_route_priority property id does not exist.
[01/18 22:32:27     99s] (I)      Read Num Blocks=3998  Num Prerouted Wires=0  Num CS=0
[01/18 22:32:27     99s] (I)      Layer 1 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:27     99s] (I)      Layer 2 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:27     99s] (I)      Layer 3 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:27     99s] (I)      Layer 4 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:27     99s] (I)      Layer 5 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:27     99s] (I)      Layer 6 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:27     99s] (I)      Layer 7 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:27     99s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:27     99s] (I)      Layer 9 (V) : #blockages 256 : #preroutes 0
[01/18 22:32:27     99s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/18 22:32:27     99s] (I)      Number of ignored nets                =      0
[01/18 22:32:27     99s] (I)      Number of connected nets              =      0
[01/18 22:32:27     99s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/18 22:32:27     99s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/18 22:32:27     99s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:32:27     99s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:32:27     99s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:32:27     99s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:32:27     99s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:32:27     99s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:32:27     99s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:32:27     99s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/18 22:32:27     99s] (I)      Ndr track 0 does not exist
[01/18 22:32:27     99s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:32:27     99s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:32:27     99s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:32:27     99s] (I)      Site width          :   400  (dbu)
[01/18 22:32:27     99s] (I)      Row height          :  3420  (dbu)
[01/18 22:32:27     99s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:32:27     99s] (I)      GCell width         : 27360  (dbu)
[01/18 22:32:27     99s] (I)      GCell height        : 27360  (dbu)
[01/18 22:32:27     99s] (I)      Grid                :    17    17    11
[01/18 22:32:27     99s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:32:27     99s] (I)      Vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0 27360     0
[01/18 22:32:27     99s] (I)      Horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360     0 27360
[01/18 22:32:27     99s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:32:27     99s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:32:27     99s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:32:27     99s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/18 22:32:27     99s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:32:27     99s] (I)      Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 72.00 68.40 72.00 27.36 28.80
[01/18 22:32:27     99s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:32:27     99s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:32:27     99s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:32:27     99s] (I)      --------------------------------------------------------
[01/18 22:32:27     99s] 
[01/18 22:32:27     99s] [NR-eGR] ============ Routing rule table ============
[01/18 22:32:27     99s] [NR-eGR] Rule id: 0  Nets: 9959
[01/18 22:32:27     99s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:32:27     99s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/18 22:32:27     99s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:32:27     99s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:32:27     99s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:32:27     99s] [NR-eGR] ========================================
[01/18 22:32:27     99s] [NR-eGR] 
[01/18 22:32:27     99s] (I)      =============== Blocked Tracks ===============
[01/18 22:32:27     99s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:27     99s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:32:27     99s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:27     99s] (I)      |     1 |       0 |        0 |         0.00% |
[01/18 22:32:27     99s] (I)      |     2 |   19431 |     1054 |         5.42% |
[01/18 22:32:27     99s] (I)      |     3 |   20281 |      464 |         2.29% |
[01/18 22:32:27     99s] (I)      |     4 |   19431 |     1054 |         5.42% |
[01/18 22:32:27     99s] (I)      |     5 |   20281 |      464 |         2.29% |
[01/18 22:32:27     99s] (I)      |     6 |   19431 |     1054 |         5.42% |
[01/18 22:32:27     99s] (I)      |     7 |   20281 |      464 |         2.29% |
[01/18 22:32:27     99s] (I)      |     8 |   19431 |     1054 |         5.42% |
[01/18 22:32:27     99s] (I)      |     9 |   20281 |      928 |         4.58% |
[01/18 22:32:27     99s] (I)      |    10 |    7752 |      561 |         7.24% |
[01/18 22:32:27     99s] (I)      |    11 |    8109 |     1435 |        17.70% |
[01/18 22:32:27     99s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:27     99s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1862.43 MB )
[01/18 22:32:27     99s] (I)      Reset routing kernel
[01/18 22:32:27     99s] (I)      numLocalWires=38102  numGlobalNetBranches=11014  numLocalNetBranches=8057
[01/18 22:32:27     99s] (I)      totalPins=36732  totalGlobalPin=11734 (31.94%)
[01/18 22:32:27     99s] (I)      total 2D Cap : 171122 = (86839 H, 84283 V)
[01/18 22:32:27     99s] (I)      
[01/18 22:32:27     99s] (I)      ============  Phase 1a Route ============
[01/18 22:32:27     99s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/18 22:32:27     99s] (I)      Usage: 9146 = (4400 H, 4746 V) = (5.07% H, 5.63% V) = (6.019e+04um H, 6.493e+04um V)
[01/18 22:32:27     99s] (I)      
[01/18 22:32:27     99s] (I)      ============  Phase 1b Route ============
[01/18 22:32:27     99s] (I)      Usage: 9146 = (4400 H, 4746 V) = (5.07% H, 5.63% V) = (6.019e+04um H, 6.493e+04um V)
[01/18 22:32:27     99s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/18 22:32:27     99s] 
[01/18 22:32:27     99s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:32:27     99s] Finished Early Global Route rough congestion estimation: mem = 1862.4M
[01/18 22:32:27     99s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.080, REAL:0.076, MEM:1862.4M, EPOCH TIME: 1705609947.705127
[01/18 22:32:27     99s] earlyGlobalRoute rough estimation gcell size 8 row height
[01/18 22:32:27     99s] OPERPROF: Starting CDPad at level 1, MEM:1862.4M, EPOCH TIME: 1705609947.705520
[01/18 22:32:27     99s] CDPadU 0.931 -> 0.930. R=0.881, N=9076, GS=13.680
[01/18 22:32:27     99s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.024, MEM:1862.4M, EPOCH TIME: 1705609947.729597
[01/18 22:32:27     99s] OPERPROF: Starting npMain at level 1, MEM:1862.4M, EPOCH TIME: 1705609947.730734
[01/18 22:32:27     99s] OPERPROF:   Starting npPlace at level 2, MEM:1862.4M, EPOCH TIME: 1705609947.795492
[01/18 22:32:27     99s] AB param 100.0% (9076/9076).
[01/18 22:32:27     99s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.054, MEM:1863.4M, EPOCH TIME: 1705609947.849794
[01/18 22:32:27     99s] OPERPROF: Finished npMain at level 1, CPU:0.140, REAL:0.137, MEM:1863.4M, EPOCH TIME: 1705609947.867698
[01/18 22:32:27     99s] Global placement CDP is working on the selected area.
[01/18 22:32:27     99s] OPERPROF: Starting npMain at level 1, MEM:1863.4M, EPOCH TIME: 1705609947.868997
[01/18 22:32:27     99s] OPERPROF:   Starting npPlace at level 2, MEM:1863.4M, EPOCH TIME: 1705609947.932981
[01/18 22:32:31    103s] OPERPROF:   Finished npPlace at level 2, CPU:3.340, REAL:3.308, MEM:1863.4M, EPOCH TIME: 1705609951.241407
[01/18 22:32:31    103s] OPERPROF: Finished npMain at level 1, CPU:3.420, REAL:3.393, MEM:1863.4M, EPOCH TIME: 1705609951.261991
[01/18 22:32:31    103s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1863.4M, EPOCH TIME: 1705609951.263244
[01/18 22:32:31    103s] Starting Early Global Route rough congestion estimation: mem = 1863.4M
[01/18 22:32:31    103s] (I)      ==================== Layers =====================
[01/18 22:32:31    103s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:31    103s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:32:31    103s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:31    103s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:32:31    103s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:32:31    103s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:32:31    103s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:32:31    103s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:32:31    103s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:32:31    103s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:32:31    103s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:32:31    103s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:32:31    103s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:32:31    103s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:32:31    103s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:32:31    103s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:32:31    103s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:32:31    103s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:32:31    103s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:32:31    103s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:32:31    103s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:32:31    103s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:32:31    103s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:32:31    103s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:32:31    103s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:32:31    103s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:31    103s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:32:31    103s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:32:31    103s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:32:31    103s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:32:31    103s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:32:31    103s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:32:31    103s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:32:31    103s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:32:31    103s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:32:31    103s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:32:31    103s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:32:31    103s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:32:31    103s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:32:31    103s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:32:31    103s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:31    103s] (I)      Started Import and model ( Curr Mem: 1863.43 MB )
[01/18 22:32:31    103s] (I)      Default pattern map key = picorv32_default.
[01/18 22:32:31    103s] (I)      == Non-default Options ==
[01/18 22:32:31    103s] (I)      Print mode                                         : 2
[01/18 22:32:31    103s] (I)      Stop if highly congested                           : false
[01/18 22:32:31    103s] (I)      Maximum routing layer                              : 11
[01/18 22:32:31    103s] (I)      Assign partition pins                              : false
[01/18 22:32:31    103s] (I)      Support large GCell                                : true
[01/18 22:32:31    103s] (I)      Number of threads                                  : 1
[01/18 22:32:31    103s] (I)      Number of rows per GCell                           : 8
[01/18 22:32:31    103s] (I)      Max num rows per GCell                             : 32
[01/18 22:32:31    103s] (I)      Method to set GCell size                           : row
[01/18 22:32:31    103s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:32:31    103s] (I)      Use row-based GCell size
[01/18 22:32:31    103s] (I)      Use row-based GCell align
[01/18 22:32:31    103s] (I)      layer 0 area = 80000
[01/18 22:32:31    103s] (I)      layer 1 area = 80000
[01/18 22:32:31    103s] (I)      layer 2 area = 80000
[01/18 22:32:31    103s] (I)      layer 3 area = 80000
[01/18 22:32:31    103s] (I)      layer 4 area = 80000
[01/18 22:32:31    103s] (I)      layer 5 area = 80000
[01/18 22:32:31    103s] (I)      layer 6 area = 80000
[01/18 22:32:31    103s] (I)      layer 7 area = 80000
[01/18 22:32:31    103s] (I)      layer 8 area = 80000
[01/18 22:32:31    103s] (I)      layer 9 area = 400000
[01/18 22:32:31    103s] (I)      layer 10 area = 400000
[01/18 22:32:31    103s] (I)      GCell unit size   : 3420
[01/18 22:32:31    103s] (I)      GCell multiplier  : 8
[01/18 22:32:31    103s] (I)      GCell row height  : 3420
[01/18 22:32:31    103s] (I)      Actual row height : 3420
[01/18 22:32:31    103s] (I)      GCell align ref   : 30000 30020
[01/18 22:32:31    103s] [NR-eGR] Track table information for default rule: 
[01/18 22:32:31    103s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:32:31    103s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:32:31    103s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:32:31    103s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:32:31    103s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:32:31    103s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:32:31    103s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:32:31    103s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:32:31    103s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:32:31    103s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:32:31    103s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:32:31    103s] (I)      ==================== Default via =====================
[01/18 22:32:31    103s] (I)      +----+------------------+----------------------------+
[01/18 22:32:31    103s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/18 22:32:31    103s] (I)      +----+------------------+----------------------------+
[01/18 22:32:31    103s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/18 22:32:31    103s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/18 22:32:31    103s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/18 22:32:31    103s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/18 22:32:31    103s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/18 22:32:31    103s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/18 22:32:31    103s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/18 22:32:31    103s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/18 22:32:31    103s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/18 22:32:31    103s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/18 22:32:31    103s] (I)      +----+------------------+----------------------------+
[01/18 22:32:31    103s] [NR-eGR] Read 3998 PG shapes
[01/18 22:32:31    103s] [NR-eGR] Read 0 clock shapes
[01/18 22:32:31    103s] [NR-eGR] Read 0 other shapes
[01/18 22:32:31    103s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:32:31    103s] [NR-eGR] #Instance Blockages : 0
[01/18 22:32:31    103s] [NR-eGR] #PG Blockages       : 3998
[01/18 22:32:31    103s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:32:31    103s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:32:31    103s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:32:31    103s] [NR-eGR] #Other Blockages    : 0
[01/18 22:32:31    103s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:32:31    103s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/18 22:32:31    103s] [NR-eGR] Read 9959 nets ( ignored 0 )
[01/18 22:32:31    103s] (I)      early_global_route_priority property id does not exist.
[01/18 22:32:31    103s] (I)      Read Num Blocks=3998  Num Prerouted Wires=0  Num CS=0
[01/18 22:32:31    103s] (I)      Layer 1 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:31    103s] (I)      Layer 2 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:31    103s] (I)      Layer 3 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:31    103s] (I)      Layer 4 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:31    103s] (I)      Layer 5 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:31    103s] (I)      Layer 6 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:31    103s] (I)      Layer 7 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:31    103s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:31    103s] (I)      Layer 9 (V) : #blockages 256 : #preroutes 0
[01/18 22:32:31    103s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/18 22:32:31    103s] (I)      Number of ignored nets                =      0
[01/18 22:32:31    103s] (I)      Number of connected nets              =      0
[01/18 22:32:31    103s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/18 22:32:31    103s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/18 22:32:31    103s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:32:31    103s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:32:31    103s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:32:31    103s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:32:31    103s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:32:31    103s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:32:31    103s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:32:31    103s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/18 22:32:31    103s] (I)      Ndr track 0 does not exist
[01/18 22:32:31    103s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:32:31    103s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:32:31    103s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:32:31    103s] (I)      Site width          :   400  (dbu)
[01/18 22:32:31    103s] (I)      Row height          :  3420  (dbu)
[01/18 22:32:31    103s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:32:31    103s] (I)      GCell width         : 27360  (dbu)
[01/18 22:32:31    103s] (I)      GCell height        : 27360  (dbu)
[01/18 22:32:31    103s] (I)      Grid                :    17    17    11
[01/18 22:32:31    103s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:32:31    103s] (I)      Vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0 27360     0
[01/18 22:32:31    103s] (I)      Horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360     0 27360
[01/18 22:32:31    103s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:32:31    103s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:32:31    103s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:32:31    103s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/18 22:32:31    103s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:32:31    103s] (I)      Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 72.00 68.40 72.00 27.36 28.80
[01/18 22:32:31    103s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:32:31    103s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:32:31    103s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:32:31    103s] (I)      --------------------------------------------------------
[01/18 22:32:31    103s] 
[01/18 22:32:31    103s] [NR-eGR] ============ Routing rule table ============
[01/18 22:32:31    103s] [NR-eGR] Rule id: 0  Nets: 9959
[01/18 22:32:31    103s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:32:31    103s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/18 22:32:31    103s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:32:31    103s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:32:31    103s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:32:31    103s] [NR-eGR] ========================================
[01/18 22:32:31    103s] [NR-eGR] 
[01/18 22:32:31    103s] (I)      =============== Blocked Tracks ===============
[01/18 22:32:31    103s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:31    103s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:32:31    103s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:31    103s] (I)      |     1 |       0 |        0 |         0.00% |
[01/18 22:32:31    103s] (I)      |     2 |   19431 |     1054 |         5.42% |
[01/18 22:32:31    103s] (I)      |     3 |   20281 |      464 |         2.29% |
[01/18 22:32:31    103s] (I)      |     4 |   19431 |     1054 |         5.42% |
[01/18 22:32:31    103s] (I)      |     5 |   20281 |      464 |         2.29% |
[01/18 22:32:31    103s] (I)      |     6 |   19431 |     1054 |         5.42% |
[01/18 22:32:31    103s] (I)      |     7 |   20281 |      464 |         2.29% |
[01/18 22:32:31    103s] (I)      |     8 |   19431 |     1054 |         5.42% |
[01/18 22:32:31    103s] (I)      |     9 |   20281 |      928 |         4.58% |
[01/18 22:32:31    103s] (I)      |    10 |    7752 |      561 |         7.24% |
[01/18 22:32:31    103s] (I)      |    11 |    8109 |     1435 |        17.70% |
[01/18 22:32:31    103s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:31    103s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1863.43 MB )
[01/18 22:32:31    103s] (I)      Reset routing kernel
[01/18 22:32:31    103s] (I)      numLocalWires=35433  numGlobalNetBranches=10601  numLocalNetBranches=7142
[01/18 22:32:31    103s] (I)      totalPins=36732  totalGlobalPin=13652 (37.17%)
[01/18 22:32:31    103s] (I)      total 2D Cap : 171122 = (86839 H, 84283 V)
[01/18 22:32:31    103s] (I)      
[01/18 22:32:31    103s] (I)      ============  Phase 1a Route ============
[01/18 22:32:31    103s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/18 22:32:31    103s] (I)      Usage: 11391 = (5466 H, 5925 V) = (6.29% H, 7.03% V) = (7.477e+04um H, 8.105e+04um V)
[01/18 22:32:31    103s] (I)      
[01/18 22:32:31    103s] (I)      ============  Phase 1b Route ============
[01/18 22:32:31    103s] (I)      Usage: 11391 = (5466 H, 5925 V) = (6.29% H, 7.03% V) = (7.477e+04um H, 8.105e+04um V)
[01/18 22:32:31    103s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/18 22:32:31    103s] 
[01/18 22:32:31    103s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:32:31    103s] Finished Early Global Route rough congestion estimation: mem = 1863.4M
[01/18 22:32:31    103s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.070, REAL:0.078, MEM:1863.4M, EPOCH TIME: 1705609951.341085
[01/18 22:32:31    103s] earlyGlobalRoute rough estimation gcell size 8 row height
[01/18 22:32:31    103s] OPERPROF: Starting CDPad at level 1, MEM:1863.4M, EPOCH TIME: 1705609951.341413
[01/18 22:32:31    103s] CDPadU 0.930 -> 0.930. R=0.881, N=9076, GS=13.680
[01/18 22:32:31    103s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.025, MEM:1863.4M, EPOCH TIME: 1705609951.366343
[01/18 22:32:31    103s] OPERPROF: Starting npMain at level 1, MEM:1863.4M, EPOCH TIME: 1705609951.367519
[01/18 22:32:31    103s] OPERPROF:   Starting npPlace at level 2, MEM:1863.4M, EPOCH TIME: 1705609951.442361
[01/18 22:32:31    103s] OPERPROF:   Finished npPlace at level 2, CPU:0.060, REAL:0.063, MEM:1863.4M, EPOCH TIME: 1705609951.505000
[01/18 22:32:31    103s] OPERPROF: Finished npMain at level 1, CPU:0.160, REAL:0.157, MEM:1863.4M, EPOCH TIME: 1705609951.524875
[01/18 22:32:31    103s] Global placement CDP skipped at cutLevel 7.
[01/18 22:32:31    103s] Iteration  7: Total net bbox = 2.001e+05 (1.03e+05 9.69e+04)
[01/18 22:32:31    103s]               Est.  stn bbox = 2.545e+05 (1.24e+05 1.30e+05)
[01/18 22:32:31    103s]               cpu = 0:00:03.9 real = 0:00:04.0 mem = 1863.4M
[01/18 22:32:31    103s] Iteration  8: Total net bbox = 2.001e+05 (1.03e+05 9.69e+04)
[01/18 22:32:31    103s]               Est.  stn bbox = 2.545e+05 (1.24e+05 1.30e+05)
[01/18 22:32:31    103s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1863.4M
[01/18 22:32:31    103s] OPERPROF: Starting npMain at level 1, MEM:1863.4M, EPOCH TIME: 1705609951.551147
[01/18 22:32:31    103s] OPERPROF:   Starting npPlace at level 2, MEM:1863.4M, EPOCH TIME: 1705609951.625564
[01/18 22:32:33    105s] OPERPROF:   Finished npPlace at level 2, CPU:2.340, REAL:2.322, MEM:1859.4M, EPOCH TIME: 1705609953.947596
[01/18 22:32:33    105s] OPERPROF: Finished npMain at level 1, CPU:2.450, REAL:2.423, MEM:1859.4M, EPOCH TIME: 1705609953.974505
[01/18 22:32:33    105s] Legalizing MH Cells... 0 / 0 (level 5)
[01/18 22:32:33    105s] No instances found in the vector
[01/18 22:32:33    105s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1859.4M, DRC: 0)
[01/18 22:32:33    105s] 0 (out of 0) MH cells were successfully legalized.
[01/18 22:32:33    105s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1859.4M, EPOCH TIME: 1705609953.977396
[01/18 22:32:33    105s] Starting Early Global Route rough congestion estimation: mem = 1859.4M
[01/18 22:32:33    105s] (I)      ==================== Layers =====================
[01/18 22:32:33    105s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:33    105s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:32:33    105s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:33    105s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:32:33    105s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:32:33    105s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:32:33    105s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:32:33    105s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:32:33    105s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:32:33    105s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:32:33    105s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:32:33    105s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:32:33    105s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:32:33    105s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:32:33    105s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:32:33    105s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:32:33    105s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:32:33    105s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:32:33    105s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:32:33    105s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:32:33    105s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:32:33    105s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:32:33    105s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:32:33    105s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:32:33    105s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:32:33    105s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:33    105s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:32:33    105s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:32:33    105s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:32:33    105s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:32:33    105s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:32:33    105s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:32:33    105s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:32:33    105s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:32:33    105s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:32:33    105s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:32:33    105s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:32:33    105s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:32:33    105s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:32:33    105s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:32:33    105s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:33    105s] (I)      Started Import and model ( Curr Mem: 1859.43 MB )
[01/18 22:32:33    105s] (I)      Default pattern map key = picorv32_default.
[01/18 22:32:34    105s] (I)      == Non-default Options ==
[01/18 22:32:34    105s] (I)      Print mode                                         : 2
[01/18 22:32:34    105s] (I)      Stop if highly congested                           : false
[01/18 22:32:34    105s] (I)      Maximum routing layer                              : 11
[01/18 22:32:34    105s] (I)      Assign partition pins                              : false
[01/18 22:32:34    105s] (I)      Support large GCell                                : true
[01/18 22:32:34    105s] (I)      Number of threads                                  : 1
[01/18 22:32:34    105s] (I)      Number of rows per GCell                           : 4
[01/18 22:32:34    105s] (I)      Max num rows per GCell                             : 32
[01/18 22:32:34    105s] (I)      Method to set GCell size                           : row
[01/18 22:32:34    105s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:32:34    105s] (I)      Use row-based GCell size
[01/18 22:32:34    105s] (I)      Use row-based GCell align
[01/18 22:32:34    105s] (I)      layer 0 area = 80000
[01/18 22:32:34    105s] (I)      layer 1 area = 80000
[01/18 22:32:34    105s] (I)      layer 2 area = 80000
[01/18 22:32:34    105s] (I)      layer 3 area = 80000
[01/18 22:32:34    105s] (I)      layer 4 area = 80000
[01/18 22:32:34    105s] (I)      layer 5 area = 80000
[01/18 22:32:34    105s] (I)      layer 6 area = 80000
[01/18 22:32:34    105s] (I)      layer 7 area = 80000
[01/18 22:32:34    105s] (I)      layer 8 area = 80000
[01/18 22:32:34    105s] (I)      layer 9 area = 400000
[01/18 22:32:34    105s] (I)      layer 10 area = 400000
[01/18 22:32:34    105s] (I)      GCell unit size   : 3420
[01/18 22:32:34    105s] (I)      GCell multiplier  : 4
[01/18 22:32:34    105s] (I)      GCell row height  : 3420
[01/18 22:32:34    105s] (I)      Actual row height : 3420
[01/18 22:32:34    105s] (I)      GCell align ref   : 30000 30020
[01/18 22:32:34    105s] [NR-eGR] Track table information for default rule: 
[01/18 22:32:34    105s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:32:34    105s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:32:34    105s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:32:34    105s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:32:34    105s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:32:34    105s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:32:34    105s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:32:34    105s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:32:34    105s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:32:34    105s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:32:34    105s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:32:34    105s] (I)      ==================== Default via =====================
[01/18 22:32:34    105s] (I)      +----+------------------+----------------------------+
[01/18 22:32:34    105s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/18 22:32:34    105s] (I)      +----+------------------+----------------------------+
[01/18 22:32:34    105s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/18 22:32:34    105s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/18 22:32:34    105s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/18 22:32:34    105s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/18 22:32:34    105s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/18 22:32:34    105s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/18 22:32:34    105s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/18 22:32:34    105s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/18 22:32:34    105s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/18 22:32:34    105s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/18 22:32:34    105s] (I)      +----+------------------+----------------------------+
[01/18 22:32:34    105s] [NR-eGR] Read 3998 PG shapes
[01/18 22:32:34    105s] [NR-eGR] Read 0 clock shapes
[01/18 22:32:34    105s] [NR-eGR] Read 0 other shapes
[01/18 22:32:34    105s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:32:34    105s] [NR-eGR] #Instance Blockages : 0
[01/18 22:32:34    105s] [NR-eGR] #PG Blockages       : 3998
[01/18 22:32:34    105s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:32:34    105s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:32:34    105s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:32:34    105s] [NR-eGR] #Other Blockages    : 0
[01/18 22:32:34    105s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:32:34    105s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/18 22:32:34    105s] [NR-eGR] Read 9959 nets ( ignored 0 )
[01/18 22:32:34    105s] (I)      early_global_route_priority property id does not exist.
[01/18 22:32:34    105s] (I)      Read Num Blocks=3998  Num Prerouted Wires=0  Num CS=0
[01/18 22:32:34    105s] (I)      Layer 1 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:34    105s] (I)      Layer 2 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:34    105s] (I)      Layer 3 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:34    105s] (I)      Layer 4 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:34    105s] (I)      Layer 5 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:34    105s] (I)      Layer 6 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:34    105s] (I)      Layer 7 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:34    105s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:34    105s] (I)      Layer 9 (V) : #blockages 256 : #preroutes 0
[01/18 22:32:34    105s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/18 22:32:34    105s] (I)      Number of ignored nets                =      0
[01/18 22:32:34    105s] (I)      Number of connected nets              =      0
[01/18 22:32:34    105s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/18 22:32:34    105s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/18 22:32:34    105s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:32:34    105s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:32:34    105s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:32:34    105s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:32:34    105s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:32:34    105s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:32:34    105s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:32:34    105s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/18 22:32:34    105s] (I)      Ndr track 0 does not exist
[01/18 22:32:34    105s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:32:34    105s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:32:34    105s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:32:34    105s] (I)      Site width          :   400  (dbu)
[01/18 22:32:34    105s] (I)      Row height          :  3420  (dbu)
[01/18 22:32:34    105s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:32:34    105s] (I)      GCell width         : 13680  (dbu)
[01/18 22:32:34    105s] (I)      GCell height        : 13680  (dbu)
[01/18 22:32:34    105s] (I)      Grid                :    34    33    11
[01/18 22:32:34    105s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:32:34    105s] (I)      Vertical capacity   :     0 13680     0 13680     0 13680     0 13680     0 13680     0
[01/18 22:32:34    105s] (I)      Horizontal capacity :     0     0 13680     0 13680     0 13680     0 13680     0 13680
[01/18 22:32:34    105s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:32:34    105s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:32:34    105s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:32:34    105s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/18 22:32:34    105s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:32:34    105s] (I)      Num tracks per GCell: 57.00 34.20 36.00 34.20 36.00 34.20 36.00 34.20 36.00 13.68 14.40
[01/18 22:32:34    105s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:32:34    105s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:32:34    105s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:32:34    105s] (I)      --------------------------------------------------------
[01/18 22:32:34    105s] 
[01/18 22:32:34    105s] [NR-eGR] ============ Routing rule table ============
[01/18 22:32:34    105s] [NR-eGR] Rule id: 0  Nets: 9959
[01/18 22:32:34    105s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:32:34    105s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/18 22:32:34    105s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:32:34    105s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:32:34    105s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:32:34    105s] [NR-eGR] ========================================
[01/18 22:32:34    105s] [NR-eGR] 
[01/18 22:32:34    105s] (I)      =============== Blocked Tracks ===============
[01/18 22:32:34    105s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:34    105s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:32:34    105s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:34    105s] (I)      |     1 |       0 |        0 |         0.00% |
[01/18 22:32:34    105s] (I)      |     2 |   37719 |     2006 |         5.32% |
[01/18 22:32:34    105s] (I)      |     3 |   40562 |      464 |         1.14% |
[01/18 22:32:34    105s] (I)      |     4 |   37719 |     2006 |         5.32% |
[01/18 22:32:34    105s] (I)      |     5 |   40562 |      464 |         1.14% |
[01/18 22:32:34    105s] (I)      |     6 |   37719 |     2006 |         5.32% |
[01/18 22:32:34    105s] (I)      |     7 |   40562 |      464 |         1.14% |
[01/18 22:32:34    105s] (I)      |     8 |   37719 |     2006 |         5.32% |
[01/18 22:32:34    105s] (I)      |     9 |   40562 |      928 |         2.29% |
[01/18 22:32:34    105s] (I)      |    10 |   15048 |     1088 |         7.23% |
[01/18 22:32:34    105s] (I)      |    11 |   16218 |     2783 |        17.16% |
[01/18 22:32:34    105s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:34    105s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1859.43 MB )
[01/18 22:32:34    105s] (I)      Reset routing kernel
[01/18 22:32:34    105s] (I)      numLocalWires=23259  numGlobalNetBranches=7644  numLocalNetBranches=4007
[01/18 22:32:34    105s] (I)      totalPins=36732  totalGlobalPin=21762 (59.25%)
[01/18 22:32:34    105s] (I)      total 2D Cap : 337263 = (173709 H, 163554 V)
[01/18 22:32:34    105s] (I)      
[01/18 22:32:34    105s] (I)      ============  Phase 1a Route ============
[01/18 22:32:34    105s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[01/18 22:32:34    105s] (I)      Usage: 24660 = (11927 H, 12733 V) = (6.87% H, 7.79% V) = (8.158e+04um H, 8.709e+04um V)
[01/18 22:32:34    105s] (I)      
[01/18 22:32:34    105s] (I)      ============  Phase 1b Route ============
[01/18 22:32:34    105s] (I)      Usage: 24660 = (11927 H, 12733 V) = (6.87% H, 7.79% V) = (8.158e+04um H, 8.709e+04um V)
[01/18 22:32:34    105s] (I)      eGR overflow: 0.00% H + 0.00% V
[01/18 22:32:34    105s] 
[01/18 22:32:34    105s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:32:34    105s] Finished Early Global Route rough congestion estimation: mem = 1859.4M
[01/18 22:32:34    105s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.100, REAL:0.106, MEM:1859.4M, EPOCH TIME: 1705609954.083348
[01/18 22:32:34    105s] earlyGlobalRoute rough estimation gcell size 4 row height
[01/18 22:32:34    105s] OPERPROF: Starting CDPad at level 1, MEM:1859.4M, EPOCH TIME: 1705609954.083714
[01/18 22:32:34    106s] CDPadU 0.930 -> 0.930. R=0.881, N=9076, GS=6.840
[01/18 22:32:34    106s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.028, MEM:1859.4M, EPOCH TIME: 1705609954.111632
[01/18 22:32:34    106s] OPERPROF: Starting npMain at level 1, MEM:1859.4M, EPOCH TIME: 1705609954.112772
[01/18 22:32:34    106s] OPERPROF:   Starting npPlace at level 2, MEM:1859.4M, EPOCH TIME: 1705609954.184833
[01/18 22:32:34    106s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.082, MEM:1860.4M, EPOCH TIME: 1705609954.266433
[01/18 22:32:34    106s] OPERPROF: Finished npMain at level 1, CPU:0.180, REAL:0.174, MEM:1860.4M, EPOCH TIME: 1705609954.287028
[01/18 22:32:34    106s] Global placement CDP skipped at cutLevel 9.
[01/18 22:32:34    106s] Iteration  9: Total net bbox = 2.087e+05 (1.09e+05 1.00e+05)
[01/18 22:32:34    106s]               Est.  stn bbox = 2.650e+05 (1.30e+05 1.35e+05)
[01/18 22:32:34    106s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 1860.4M
[01/18 22:32:34    106s] Iteration 10: Total net bbox = 2.087e+05 (1.09e+05 1.00e+05)
[01/18 22:32:34    106s]               Est.  stn bbox = 2.650e+05 (1.30e+05 1.35e+05)
[01/18 22:32:34    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1860.4M
[01/18 22:32:34    106s] Legalizing MH Cells... 0 / 0 (level 8)
[01/18 22:32:34    106s] No instances found in the vector
[01/18 22:32:34    106s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1860.4M, DRC: 0)
[01/18 22:32:34    106s] 0 (out of 0) MH cells were successfully legalized.
[01/18 22:32:34    106s] OPERPROF: Starting npMain at level 1, MEM:1860.4M, EPOCH TIME: 1705609954.314331
[01/18 22:32:34    106s] OPERPROF:   Starting npPlace at level 2, MEM:1860.4M, EPOCH TIME: 1705609954.390939
[01/18 22:32:41    113s] GP RA stats: MHOnly 0 nrInst 9076 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/18 22:32:43    115s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1861.4M, EPOCH TIME: 1705609963.160029
[01/18 22:32:43    115s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1861.4M, EPOCH TIME: 1705609963.160256
[01/18 22:32:43    115s] OPERPROF:   Finished npPlace at level 2, CPU:8.840, REAL:8.770, MEM:1861.4M, EPOCH TIME: 1705609963.161292
[01/18 22:32:43    115s] OPERPROF: Finished npMain at level 1, CPU:8.940, REAL:8.868, MEM:1861.4M, EPOCH TIME: 1705609963.182551
[01/18 22:32:43    115s] Iteration 11: Total net bbox = 1.982e+05 (1.00e+05 9.83e+04)
[01/18 22:32:43    115s]               Est.  stn bbox = 2.505e+05 (1.20e+05 1.31e+05)
[01/18 22:32:43    115s]               cpu = 0:00:09.0 real = 0:00:09.0 mem = 1861.4M
[01/18 22:32:43    115s] [adp] clock
[01/18 22:32:43    115s] [adp] weight, nr nets, wire length
[01/18 22:32:43    115s] [adp]      0        1  413.510500
[01/18 22:32:43    115s] [adp] data
[01/18 22:32:43    115s] [adp] weight, nr nets, wire length
[01/18 22:32:43    115s] [adp]      0    10071  197824.874500
[01/18 22:32:43    115s] [adp] 0.000000|0.000000|0.000000
[01/18 22:32:43    115s] Iteration 12: Total net bbox = 1.982e+05 (1.00e+05 9.83e+04)
[01/18 22:32:43    115s]               Est.  stn bbox = 2.505e+05 (1.20e+05 1.31e+05)
[01/18 22:32:43    115s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1861.4M
[01/18 22:32:43    115s] Clear WL Bound Manager after Global Placement... 
[01/18 22:32:43    115s] Finished Global Placement (cpu=0:00:24.8, real=0:00:26.0, mem=1861.4M)
[01/18 22:32:43    115s] Keep Tdgp Graph and DB for later use
[01/18 22:32:43    115s] Saved padding area to DB
[01/18 22:32:43    115s] All LLGs are deleted
[01/18 22:32:43    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:43    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:43    115s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1861.4M, EPOCH TIME: 1705609963.223364
[01/18 22:32:43    115s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1861.4M, EPOCH TIME: 1705609963.223711
[01/18 22:32:43    115s] Solver runtime cpu: 0:00:19.3 real: 0:00:19.1
[01/18 22:32:43    115s] Core Placement runtime cpu: 0:00:24.3 real: 0:00:25.0
[01/18 22:32:43    115s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/18 22:32:43    115s] Type 'man IMPSP-9025' for more detail.
[01/18 22:32:43    115s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1861.4M, EPOCH TIME: 1705609963.226051
[01/18 22:32:43    115s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1861.4M, EPOCH TIME: 1705609963.226206
[01/18 22:32:43    115s] Processing tracks to init pin-track alignment.
[01/18 22:32:43    115s] z: 2, totalTracks: 1
[01/18 22:32:43    115s] z: 4, totalTracks: 1
[01/18 22:32:43    115s] z: 6, totalTracks: 1
[01/18 22:32:43    115s] z: 8, totalTracks: 1
[01/18 22:32:43    115s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:32:43    115s] All LLGs are deleted
[01/18 22:32:43    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:43    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:43    115s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1861.4M, EPOCH TIME: 1705609963.233733
[01/18 22:32:43    115s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1861.4M, EPOCH TIME: 1705609963.234054
[01/18 22:32:43    115s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1861.4M, EPOCH TIME: 1705609963.236505
[01/18 22:32:43    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:43    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:43    115s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1861.4M, EPOCH TIME: 1705609963.238332
[01/18 22:32:43    115s] Max number of tech site patterns supported in site array is 256.
[01/18 22:32:43    115s] Core basic site is CoreSite
[01/18 22:32:43    115s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1861.4M, EPOCH TIME: 1705609963.266436
[01/18 22:32:43    115s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 22:32:43    115s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/18 22:32:43    115s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.002, MEM:1861.4M, EPOCH TIME: 1705609963.268194
[01/18 22:32:43    115s] Fast DP-INIT is on for default
[01/18 22:32:43    115s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 22:32:43    115s] Atter site array init, number of instance map data is 0.
[01/18 22:32:43    115s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.033, MEM:1861.4M, EPOCH TIME: 1705609963.271757
[01/18 22:32:43    115s] 
[01/18 22:32:43    115s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:43    115s] OPERPROF:       Starting CMU at level 4, MEM:1861.4M, EPOCH TIME: 1705609963.273952
[01/18 22:32:43    115s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1861.4M, EPOCH TIME: 1705609963.275450
[01/18 22:32:43    115s] 
[01/18 22:32:43    115s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:32:43    115s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.040, MEM:1861.4M, EPOCH TIME: 1705609963.276780
[01/18 22:32:43    115s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1861.4M, EPOCH TIME: 1705609963.276873
[01/18 22:32:43    115s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1861.4M, EPOCH TIME: 1705609963.276942
[01/18 22:32:43    115s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1861.4MB).
[01/18 22:32:43    115s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.055, MEM:1861.4M, EPOCH TIME: 1705609963.281616
[01/18 22:32:43    115s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.056, MEM:1861.4M, EPOCH TIME: 1705609963.281700
[01/18 22:32:43    115s] TDRefine: refinePlace mode is spiral
[01/18 22:32:43    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.1
[01/18 22:32:43    115s] OPERPROF: Starting RefinePlace at level 1, MEM:1861.4M, EPOCH TIME: 1705609963.281806
[01/18 22:32:43    115s] *** Starting refinePlace (0:01:55 mem=1861.4M) ***
[01/18 22:32:43    115s] Total net bbox length = 1.982e+05 (9.997e+04 9.827e+04) (ext = 6.369e+04)
[01/18 22:32:43    115s] 
[01/18 22:32:43    115s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:43    115s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:32:43    115s] (I)      Default pattern map key = picorv32_default.
[01/18 22:32:43    115s] (I)      Default pattern map key = picorv32_default.
[01/18 22:32:43    115s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1861.4M, EPOCH TIME: 1705609963.298819
[01/18 22:32:43    115s] Starting refinePlace ...
[01/18 22:32:43    115s] (I)      Default pattern map key = picorv32_default.
[01/18 22:32:43    115s] (I)      Default pattern map key = picorv32_default.
[01/18 22:32:43    115s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1861.4M, EPOCH TIME: 1705609963.323776
[01/18 22:32:43    115s] DDP initSite1 nrRow 115 nrJob 115
[01/18 22:32:43    115s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1861.4M, EPOCH TIME: 1705609963.323931
[01/18 22:32:43    115s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1861.4M, EPOCH TIME: 1705609963.324116
[01/18 22:32:43    115s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1861.4M, EPOCH TIME: 1705609963.324175
[01/18 22:32:43    115s] DDP markSite nrRow 115 nrJob 115
[01/18 22:32:43    115s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1861.4M, EPOCH TIME: 1705609963.324615
[01/18 22:32:43    115s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1861.4M, EPOCH TIME: 1705609963.324701
[01/18 22:32:43    115s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/18 22:32:43    115s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1861.4M, EPOCH TIME: 1705609963.330848
[01/18 22:32:43    115s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1861.4M, EPOCH TIME: 1705609963.330966
[01/18 22:32:43    115s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:1861.4M, EPOCH TIME: 1705609963.333104
[01/18 22:32:43    115s] ** Cut row section cpu time 0:00:00.0.
[01/18 22:32:43    115s]  ** Cut row section real time 0:00:00.0.
[01/18 22:32:43    115s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.002, MEM:1861.4M, EPOCH TIME: 1705609963.333236
[01/18 22:32:43    115s]   Spread Effort: high, standalone mode, useDDP on.
[01/18 22:32:43    115s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1861.4MB) @(0:01:55 - 0:01:55).
[01/18 22:32:43    115s] Move report: preRPlace moves 9076 insts, mean move: 0.66 um, max move: 6.38 um 
[01/18 22:32:43    115s] 	Max move on inst (cpuregs_reg[19][30]): (24.26, 59.46) --> (23.00, 54.34)
[01/18 22:32:43    115s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/18 22:32:43    115s] wireLenOptFixPriorityInst 0 inst fixed
[01/18 22:32:43    115s] Placement tweakage begins.
[01/18 22:32:43    115s] wire length = 1.719e+05
[01/18 22:32:44    116s] wire length = 1.702e+05
[01/18 22:32:44    116s] Placement tweakage ends.
[01/18 22:32:44    116s] Move report: tweak moves 2894 insts, mean move: 2.45 um, max move: 26.05 um 
[01/18 22:32:44    116s] 	Max move on inst (cpuregs_reg[24][16]): (55.60, 179.17) --> (55.20, 153.52)
[01/18 22:32:44    116s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:01.0, mem=1874.0MB) @(0:01:55 - 0:01:57).
[01/18 22:32:44    116s] 
[01/18 22:32:44    116s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:32:44    116s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/18 22:32:44    116s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/18 22:32:44    116s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:32:44    116s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1890.0MB) @(0:01:57 - 0:01:57).
[01/18 22:32:44    116s] Move report: Detail placement moves 9076 insts, mean move: 1.16 um, max move: 27.59 um 
[01/18 22:32:44    116s] 	Max move on inst (cpuregs_reg[24][16]): (54.96, 180.87) --> (55.20, 153.52)
[01/18 22:32:44    116s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1890.0MB
[01/18 22:32:44    116s] Statistics of distance of Instance movement in refine placement:
[01/18 22:32:44    116s]   maximum (X+Y) =        27.59 um
[01/18 22:32:44    116s]   inst (cpuregs_reg[24][16]) with max move: (54.9595, 180.87) -> (55.2, 153.52)
[01/18 22:32:44    116s]   mean    (X+Y) =         1.16 um
[01/18 22:32:44    116s] Summary Report:
[01/18 22:32:44    116s] Instances move: 9076 (out of 9076 movable)
[01/18 22:32:44    116s] Instances flipped: 0
[01/18 22:32:44    116s] Mean displacement: 1.16 um
[01/18 22:32:44    116s] Max displacement: 27.59 um (Instance: cpuregs_reg[24][16]) (54.9595, 180.87) -> (55.2, 153.52)
[01/18 22:32:44    116s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/18 22:32:44    116s] Total instances moved : 9076
[01/18 22:32:44    116s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.560, REAL:1.691, MEM:1890.0M, EPOCH TIME: 1705609964.990024
[01/18 22:32:44    116s] Total net bbox length = 2.010e+05 (1.016e+05 9.943e+04) (ext = 6.351e+04)
[01/18 22:32:44    116s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1890.0MB
[01/18 22:32:44    116s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=1890.0MB) @(0:01:55 - 0:01:57).
[01/18 22:32:44    116s] *** Finished refinePlace (0:01:57 mem=1890.0M) ***
[01/18 22:32:44    116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.1
[01/18 22:32:44    116s] OPERPROF: Finished RefinePlace at level 1, CPU:1.580, REAL:1.715, MEM:1890.0M, EPOCH TIME: 1705609964.996609
[01/18 22:32:44    116s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1890.0M, EPOCH TIME: 1705609964.996697
[01/18 22:32:44    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9076).
[01/18 22:32:44    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:45    116s] All LLGs are deleted
[01/18 22:32:45    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:45    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:45    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1890.0M, EPOCH TIME: 1705609965.006055
[01/18 22:32:45    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1890.0M, EPOCH TIME: 1705609965.006387
[01/18 22:32:45    116s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.014, MEM:1873.0M, EPOCH TIME: 1705609965.010891
[01/18 22:32:45    116s] *** Finished Initial Placement (cpu=0:00:26.5, real=0:00:28.0, mem=1873.0M) ***
[01/18 22:32:45    116s] Processing tracks to init pin-track alignment.
[01/18 22:32:45    116s] z: 2, totalTracks: 1
[01/18 22:32:45    116s] z: 4, totalTracks: 1
[01/18 22:32:45    116s] z: 6, totalTracks: 1
[01/18 22:32:45    116s] z: 8, totalTracks: 1
[01/18 22:32:45    116s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:32:45    116s] All LLGs are deleted
[01/18 22:32:45    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:45    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:45    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1873.0M, EPOCH TIME: 1705609965.019069
[01/18 22:32:45    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1873.0M, EPOCH TIME: 1705609965.019446
[01/18 22:32:45    116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1873.0M, EPOCH TIME: 1705609965.021470
[01/18 22:32:45    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:45    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:45    116s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1873.0M, EPOCH TIME: 1705609965.023133
[01/18 22:32:45    116s] Max number of tech site patterns supported in site array is 256.
[01/18 22:32:45    116s] Core basic site is CoreSite
[01/18 22:32:45    116s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1873.0M, EPOCH TIME: 1705609965.052029
[01/18 22:32:45    116s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 22:32:45    116s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/18 22:32:45    116s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1873.0M, EPOCH TIME: 1705609965.054036
[01/18 22:32:45    116s] Fast DP-INIT is on for default
[01/18 22:32:45    116s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 22:32:45    116s] Atter site array init, number of instance map data is 0.
[01/18 22:32:45    116s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1873.0M, EPOCH TIME: 1705609965.057552
[01/18 22:32:45    116s] 
[01/18 22:32:45    116s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:45    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.039, MEM:1873.0M, EPOCH TIME: 1705609965.060274
[01/18 22:32:45    116s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1873.0M, EPOCH TIME: 1705609965.062136
[01/18 22:32:45    116s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1873.0M, EPOCH TIME: 1705609965.063895
[01/18 22:32:45    116s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.003, MEM:1873.0M, EPOCH TIME: 1705609965.066424
[01/18 22:32:45    116s] default core: bins with density > 0.750 = 68.75 % ( 99 / 144 )
[01/18 22:32:45    116s] Density distribution unevenness ratio = 11.876%
[01/18 22:32:45    116s] Density distribution unevenness ratio (U70) = 11.876%
[01/18 22:32:45    116s] Density distribution unevenness ratio (U80) = 11.700%
[01/18 22:32:45    116s] Density distribution unevenness ratio (U90) = 3.864%
[01/18 22:32:45    116s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.004, MEM:1873.0M, EPOCH TIME: 1705609965.066575
[01/18 22:32:45    116s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1873.0M, EPOCH TIME: 1705609965.066651
[01/18 22:32:45    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:45    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:45    116s] All LLGs are deleted
[01/18 22:32:45    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:45    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:45    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1873.0M, EPOCH TIME: 1705609965.073743
[01/18 22:32:45    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1873.0M, EPOCH TIME: 1705609965.074059
[01/18 22:32:45    116s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1873.0M, EPOCH TIME: 1705609965.075438
[01/18 22:32:45    116s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/18 22:32:45    116s] 
[01/18 22:32:45    116s] *** Start incrementalPlace ***
[01/18 22:32:45    116s] User Input Parameters:
[01/18 22:32:45    116s] - Congestion Driven    : On
[01/18 22:32:45    116s] - Timing Driven        : On
[01/18 22:32:45    116s] - Area-Violation Based : On
[01/18 22:32:45    116s] - Start Rollback Level : -5
[01/18 22:32:45    116s] - Legalized            : On
[01/18 22:32:45    116s] - Window Based         : Off
[01/18 22:32:45    116s] - eDen incr mode       : Off
[01/18 22:32:45    116s] - Small incr mode      : Off
[01/18 22:32:45    116s] 
[01/18 22:32:45    116s] No Views given, use default active views for adaptive view pruning
[01/18 22:32:45    116s] SKP will enable view:
[01/18 22:32:45    116s]   default_emulate_view
[01/18 22:32:45    116s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1875.0M, EPOCH TIME: 1705609965.117569
[01/18 22:32:45    116s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:1875.0M, EPOCH TIME: 1705609965.127357
[01/18 22:32:45    116s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1875.0M, EPOCH TIME: 1705609965.127512
[01/18 22:32:45    116s] Starting Early Global Route congestion estimation: mem = 1875.0M
[01/18 22:32:45    116s] (I)      ==================== Layers =====================
[01/18 22:32:45    116s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:45    116s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:32:45    116s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:45    116s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:32:45    116s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:32:45    116s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:32:45    116s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:32:45    116s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:32:45    116s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:32:45    116s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:32:45    116s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:32:45    116s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:32:45    116s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:32:45    116s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:32:45    116s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:32:45    116s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:32:45    116s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:32:45    116s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:32:45    116s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:32:45    116s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:32:45    116s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:32:45    116s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:32:45    116s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:32:45    116s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:32:45    116s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:32:45    116s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:45    116s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:32:45    116s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:32:45    116s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:32:45    116s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:32:45    116s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:32:45    116s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:32:45    116s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:32:45    116s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:32:45    116s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:32:45    116s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:32:45    116s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:32:45    116s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:32:45    116s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:32:45    116s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:32:45    116s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:45    116s] (I)      Started Import and model ( Curr Mem: 1874.98 MB )
[01/18 22:32:45    116s] (I)      Default pattern map key = picorv32_default.
[01/18 22:32:45    117s] (I)      == Non-default Options ==
[01/18 22:32:45    117s] (I)      Maximum routing layer                              : 11
[01/18 22:32:45    117s] (I)      Number of threads                                  : 1
[01/18 22:32:45    117s] (I)      Use non-blocking free Dbs wires                    : false
[01/18 22:32:45    117s] (I)      Method to set GCell size                           : row
[01/18 22:32:45    117s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:32:45    117s] (I)      Use row-based GCell size
[01/18 22:32:45    117s] (I)      Use row-based GCell align
[01/18 22:32:45    117s] (I)      layer 0 area = 80000
[01/18 22:32:45    117s] (I)      layer 1 area = 80000
[01/18 22:32:45    117s] (I)      layer 2 area = 80000
[01/18 22:32:45    117s] (I)      layer 3 area = 80000
[01/18 22:32:45    117s] (I)      layer 4 area = 80000
[01/18 22:32:45    117s] (I)      layer 5 area = 80000
[01/18 22:32:45    117s] (I)      layer 6 area = 80000
[01/18 22:32:45    117s] (I)      layer 7 area = 80000
[01/18 22:32:45    117s] (I)      layer 8 area = 80000
[01/18 22:32:45    117s] (I)      layer 9 area = 400000
[01/18 22:32:45    117s] (I)      layer 10 area = 400000
[01/18 22:32:45    117s] (I)      GCell unit size   : 3420
[01/18 22:32:45    117s] (I)      GCell multiplier  : 1
[01/18 22:32:45    117s] (I)      GCell row height  : 3420
[01/18 22:32:45    117s] (I)      Actual row height : 3420
[01/18 22:32:45    117s] (I)      GCell align ref   : 30000 30020
[01/18 22:32:45    117s] [NR-eGR] Track table information for default rule: 
[01/18 22:32:45    117s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:32:45    117s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:32:45    117s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:32:45    117s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:32:45    117s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:32:45    117s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:32:45    117s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:32:45    117s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:32:45    117s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:32:45    117s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:32:45    117s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:32:45    117s] (I)      ==================== Default via =====================
[01/18 22:32:45    117s] (I)      +----+------------------+----------------------------+
[01/18 22:32:45    117s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/18 22:32:45    117s] (I)      +----+------------------+----------------------------+
[01/18 22:32:45    117s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/18 22:32:45    117s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/18 22:32:45    117s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/18 22:32:45    117s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/18 22:32:45    117s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/18 22:32:45    117s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/18 22:32:45    117s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/18 22:32:45    117s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/18 22:32:45    117s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/18 22:32:45    117s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/18 22:32:45    117s] (I)      +----+------------------+----------------------------+
[01/18 22:32:45    117s] [NR-eGR] Read 3998 PG shapes
[01/18 22:32:45    117s] [NR-eGR] Read 0 clock shapes
[01/18 22:32:45    117s] [NR-eGR] Read 0 other shapes
[01/18 22:32:45    117s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:32:45    117s] [NR-eGR] #Instance Blockages : 0
[01/18 22:32:45    117s] [NR-eGR] #PG Blockages       : 3998
[01/18 22:32:45    117s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:32:45    117s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:32:45    117s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:32:45    117s] [NR-eGR] #Other Blockages    : 0
[01/18 22:32:45    117s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:32:45    117s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/18 22:32:45    117s] [NR-eGR] Read 9959 nets ( ignored 0 )
[01/18 22:32:45    117s] (I)      early_global_route_priority property id does not exist.
[01/18 22:32:45    117s] (I)      Read Num Blocks=3998  Num Prerouted Wires=0  Num CS=0
[01/18 22:32:45    117s] (I)      Layer 1 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:45    117s] (I)      Layer 2 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:45    117s] (I)      Layer 3 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:45    117s] (I)      Layer 4 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:45    117s] (I)      Layer 5 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:45    117s] (I)      Layer 6 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:45    117s] (I)      Layer 7 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:45    117s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:45    117s] (I)      Layer 9 (V) : #blockages 256 : #preroutes 0
[01/18 22:32:45    117s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/18 22:32:45    117s] (I)      Number of ignored nets                =      0
[01/18 22:32:45    117s] (I)      Number of connected nets              =      0
[01/18 22:32:45    117s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/18 22:32:45    117s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/18 22:32:45    117s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:32:45    117s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:32:45    117s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:32:45    117s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:32:45    117s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:32:45    117s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:32:45    117s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:32:45    117s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/18 22:32:45    117s] (I)      Ndr track 0 does not exist
[01/18 22:32:45    117s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:32:45    117s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:32:45    117s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:32:45    117s] (I)      Site width          :   400  (dbu)
[01/18 22:32:45    117s] (I)      Row height          :  3420  (dbu)
[01/18 22:32:45    117s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:32:45    117s] (I)      GCell width         :  3420  (dbu)
[01/18 22:32:45    117s] (I)      GCell height        :  3420  (dbu)
[01/18 22:32:45    117s] (I)      Grid                :   133   132    11
[01/18 22:32:45    117s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:32:45    117s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/18 22:32:45    117s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/18 22:32:45    117s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:32:45    117s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:32:45    117s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:32:45    117s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/18 22:32:45    117s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:32:45    117s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/18 22:32:45    117s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:32:45    117s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:32:45    117s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:32:45    117s] (I)      --------------------------------------------------------
[01/18 22:32:45    117s] 
[01/18 22:32:45    117s] [NR-eGR] ============ Routing rule table ============
[01/18 22:32:45    117s] [NR-eGR] Rule id: 0  Nets: 9959
[01/18 22:32:45    117s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:32:45    117s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/18 22:32:45    117s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:32:45    117s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:32:45    117s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:32:45    117s] [NR-eGR] ========================================
[01/18 22:32:45    117s] [NR-eGR] 
[01/18 22:32:45    117s] (I)      =============== Blocked Tracks ===============
[01/18 22:32:45    117s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:45    117s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:32:45    117s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:45    117s] (I)      |     1 |       0 |        0 |         0.00% |
[01/18 22:32:45    117s] (I)      |     2 |  150876 |     7888 |         5.23% |
[01/18 22:32:45    117s] (I)      |     3 |  158669 |     1392 |         0.88% |
[01/18 22:32:45    117s] (I)      |     4 |  150876 |     7888 |         5.23% |
[01/18 22:32:45    117s] (I)      |     5 |  158669 |     1392 |         0.88% |
[01/18 22:32:45    117s] (I)      |     6 |  150876 |     7888 |         5.23% |
[01/18 22:32:45    117s] (I)      |     7 |  158669 |     1392 |         0.88% |
[01/18 22:32:45    117s] (I)      |     8 |  150876 |     7888 |         5.23% |
[01/18 22:32:45    117s] (I)      |     9 |  158669 |     2784 |         1.75% |
[01/18 22:32:45    117s] (I)      |    10 |   60192 |     4318 |         7.17% |
[01/18 22:32:45    117s] (I)      |    11 |   63441 |    11132 |        17.55% |
[01/18 22:32:45    117s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:45    117s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1882.79 MB )
[01/18 22:32:45    117s] (I)      Reset routing kernel
[01/18 22:32:45    117s] (I)      Started Global Routing ( Curr Mem: 1882.79 MB )
[01/18 22:32:45    117s] (I)      totalPins=36732  totalGlobalPin=35038 (95.39%)
[01/18 22:32:45    117s] (I)      total 2D Cap : 1331457 = (681341 H, 650116 V)
[01/18 22:32:45    117s] [NR-eGR] Layer group 1: route 9959 net(s) in layer range [2, 11]
[01/18 22:32:45    117s] (I)      
[01/18 22:32:45    117s] (I)      ============  Phase 1a Route ============
[01/18 22:32:45    117s] (I)      Usage: 95701 = (45252 H, 50449 V) = (6.64% H, 7.76% V) = (7.738e+04um H, 8.627e+04um V)
[01/18 22:32:45    117s] (I)      
[01/18 22:32:45    117s] (I)      ============  Phase 1b Route ============
[01/18 22:32:45    117s] (I)      Usage: 95701 = (45252 H, 50449 V) = (6.64% H, 7.76% V) = (7.738e+04um H, 8.627e+04um V)
[01/18 22:32:45    117s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.636487e+05um
[01/18 22:32:45    117s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/18 22:32:45    117s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/18 22:32:45    117s] (I)      
[01/18 22:32:45    117s] (I)      ============  Phase 1c Route ============
[01/18 22:32:45    117s] (I)      Usage: 95701 = (45252 H, 50449 V) = (6.64% H, 7.76% V) = (7.738e+04um H, 8.627e+04um V)
[01/18 22:32:45    117s] (I)      
[01/18 22:32:45    117s] (I)      ============  Phase 1d Route ============
[01/18 22:32:45    117s] (I)      Usage: 95701 = (45252 H, 50449 V) = (6.64% H, 7.76% V) = (7.738e+04um H, 8.627e+04um V)
[01/18 22:32:45    117s] (I)      
[01/18 22:32:45    117s] (I)      ============  Phase 1e Route ============
[01/18 22:32:45    117s] (I)      Usage: 95701 = (45252 H, 50449 V) = (6.64% H, 7.76% V) = (7.738e+04um H, 8.627e+04um V)
[01/18 22:32:45    117s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.636487e+05um
[01/18 22:32:45    117s] (I)      
[01/18 22:32:45    117s] (I)      ============  Phase 1l Route ============
[01/18 22:32:45    117s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/18 22:32:45    117s] (I)      Layer  2:     147603     43769        12           0      148967    ( 0.00%) 
[01/18 22:32:45    117s] (I)      Layer  3:     156368     39143         4           0      156816    ( 0.00%) 
[01/18 22:32:45    117s] (I)      Layer  4:     147603     19516         0           0      148967    ( 0.00%) 
[01/18 22:32:45    117s] (I)      Layer  5:     156368      8544         0           0      156816    ( 0.00%) 
[01/18 22:32:45    117s] (I)      Layer  6:     147603      2067         0           0      148967    ( 0.00%) 
[01/18 22:32:45    117s] (I)      Layer  7:     156368        75         0           0      156816    ( 0.00%) 
[01/18 22:32:45    117s] (I)      Layer  8:     147603         0         0           0      148967    ( 0.00%) 
[01/18 22:32:45    117s] (I)      Layer  9:     155468         0         0           0      156816    ( 0.00%) 
[01/18 22:32:45    117s] (I)      Layer 10:      55442         0         0        3447       56139    ( 5.79%) 
[01/18 22:32:45    117s] (I)      Layer 11:      51883         0         0        8230       54497    (13.12%) 
[01/18 22:32:45    117s] (I)      Total:       1322309    113114        16       11676     1333763    ( 0.87%) 
[01/18 22:32:45    117s] (I)      
[01/18 22:32:45    117s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/18 22:32:45    117s] [NR-eGR]                        OverCon            
[01/18 22:32:45    117s] [NR-eGR]                         #Gcell     %Gcell
[01/18 22:32:45    117s] [NR-eGR]        Layer             (1-2)    OverCon
[01/18 22:32:45    117s] [NR-eGR] ----------------------------------------------
[01/18 22:32:45    117s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:45    117s] [NR-eGR]  Metal2 ( 2)        11( 0.06%)   ( 0.06%) 
[01/18 22:32:45    117s] [NR-eGR]  Metal3 ( 3)         4( 0.02%)   ( 0.02%) 
[01/18 22:32:45    117s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:45    117s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:45    117s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:45    117s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:45    117s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:45    117s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:45    117s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:45    117s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:45    117s] [NR-eGR] ----------------------------------------------
[01/18 22:32:45    117s] [NR-eGR]        Total        15( 0.01%)   ( 0.01%) 
[01/18 22:32:45    117s] [NR-eGR] 
[01/18 22:32:45    117s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 1885.79 MB )
[01/18 22:32:45    117s] (I)      total 2D Cap : 1332398 = (681580 H, 650818 V)
[01/18 22:32:45    117s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:32:45    117s] Early Global Route congestion estimation runtime: 0.26 seconds, mem = 1885.8M
[01/18 22:32:45    117s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.270, REAL:0.265, MEM:1885.8M, EPOCH TIME: 1705609965.392159
[01/18 22:32:45    117s] OPERPROF: Starting HotSpotCal at level 1, MEM:1885.8M, EPOCH TIME: 1705609965.392236
[01/18 22:32:45    117s] [hotspot] +------------+---------------+---------------+
[01/18 22:32:45    117s] [hotspot] |            |   max hotspot | total hotspot |
[01/18 22:32:45    117s] [hotspot] +------------+---------------+---------------+
[01/18 22:32:45    117s] [hotspot] | normalized |          0.00 |          0.00 |
[01/18 22:32:45    117s] [hotspot] +------------+---------------+---------------+
[01/18 22:32:45    117s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/18 22:32:45    117s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/18 22:32:45    117s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1885.8M, EPOCH TIME: 1705609965.394353
[01/18 22:32:45    117s] Skipped repairing congestion.
[01/18 22:32:45    117s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1885.8M, EPOCH TIME: 1705609965.394492
[01/18 22:32:45    117s] Starting Early Global Route wiring: mem = 1885.8M
[01/18 22:32:45    117s] (I)      ============= Track Assignment ============
[01/18 22:32:45    117s] (I)      Started Track Assignment (1T) ( Curr Mem: 1885.79 MB )
[01/18 22:32:45    117s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/18 22:32:45    117s] (I)      Run Multi-thread track assignment
[01/18 22:32:45    117s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1885.79 MB )
[01/18 22:32:45    117s] (I)      Started Export ( Curr Mem: 1885.79 MB )
[01/18 22:32:45    117s] [NR-eGR]                  Length (um)   Vias 
[01/18 22:32:45    117s] [NR-eGR] ------------------------------------
[01/18 22:32:45    117s] [NR-eGR]  Metal1   (1H)             0  36732 
[01/18 22:32:45    117s] [NR-eGR]  Metal2   (2V)         57424  53042 
[01/18 22:32:45    117s] [NR-eGR]  Metal3   (3H)         64901   7063 
[01/18 22:32:45    117s] [NR-eGR]  Metal4   (4V)         32435   2232 
[01/18 22:32:45    117s] [NR-eGR]  Metal5   (5H)         14489    277 
[01/18 22:32:45    117s] [NR-eGR]  Metal6   (6V)          3533     11 
[01/18 22:32:45    117s] [NR-eGR]  Metal7   (7H)           128      0 
[01/18 22:32:45    117s] [NR-eGR]  Metal8   (8V)             0      0 
[01/18 22:32:45    117s] [NR-eGR]  Metal9   (9H)             0      0 
[01/18 22:32:45    117s] [NR-eGR]  Metal10  (10V)            0      0 
[01/18 22:32:45    117s] [NR-eGR]  Metal11  (11H)            0      0 
[01/18 22:32:45    117s] [NR-eGR] ------------------------------------
[01/18 22:32:45    117s] [NR-eGR]           Total       172910  99357 
[01/18 22:32:45    117s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:32:45    117s] [NR-eGR] Total half perimeter of net bounding box: 201045um
[01/18 22:32:45    117s] [NR-eGR] Total length: 172910um, number of vias: 99357
[01/18 22:32:45    117s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:32:45    117s] [NR-eGR] Total eGR-routed clock nets wire length: 6389um, number of vias: 5769
[01/18 22:32:45    117s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:32:45    117s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1885.79 MB )
[01/18 22:32:45    117s] Early Global Route wiring runtime: 0.28 seconds, mem = 1883.8M
[01/18 22:32:45    117s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.280, REAL:0.278, MEM:1883.8M, EPOCH TIME: 1705609965.672393
[01/18 22:32:45    117s] 0 delay mode for cte disabled.
[01/18 22:32:45    117s] SKP cleared!
[01/18 22:32:45    117s] 
[01/18 22:32:45    117s] *** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:00.0)***
[01/18 22:32:45    117s] Tdgp not successfully inited but do clear! skip clearing
[01/18 22:32:45    117s] **placeDesign ... cpu = 0: 0:29, real = 0: 0:29, mem = 1862.8M **
[01/18 22:32:46    118s] AAE DB initialization (MEM=1885.69 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/18 22:32:46    118s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/18 22:32:46    118s] VSMManager cleared!
[01/18 22:32:46    118s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:29.4/0:00:30.5 (1.0), totSession cpu/real = 0:01:58.4/0:13:33.3 (0.1), mem = 1885.7M
[01/18 22:32:46    118s] 
[01/18 22:32:46    118s] =============================================================================================
[01/18 22:32:46    118s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.35-s114_1
[01/18 22:32:46    118s] =============================================================================================
[01/18 22:32:46    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:32:46    118s] ---------------------------------------------------------------------------------------------
[01/18 22:32:46    118s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[01/18 22:32:46    118s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:32:46    118s] [ TimingUpdate           ]      3   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 22:32:46    118s] [ MISC                   ]          0:00:30.1  (  98.8 % )     0:00:30.1 /  0:00:29.1    1.0
[01/18 22:32:46    118s] ---------------------------------------------------------------------------------------------
[01/18 22:32:46    118s]  GlobalPlace #1 TOTAL               0:00:30.5  ( 100.0 % )     0:00:30.5 /  0:00:29.4    1.0
[01/18 22:32:46    118s] ---------------------------------------------------------------------------------------------
[01/18 22:32:46    118s] 
[01/18 22:32:46    118s] Enable CTE adjustment.
[01/18 22:32:46    118s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1478.9M, totSessionCpu=0:01:58 **
[01/18 22:32:46    118s] **WARN: (IMPOPT-576):	296 nets have unplaced terms. 
[01/18 22:32:46    118s] GigaOpt running with 1 threads.
[01/18 22:32:46    118s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:58.4/0:13:33.4 (0.1), mem = 1885.7M
[01/18 22:32:46    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:1885.7M, EPOCH TIME: 1705609966.592561
[01/18 22:32:46    118s] Processing tracks to init pin-track alignment.
[01/18 22:32:46    118s] z: 2, totalTracks: 1
[01/18 22:32:46    118s] z: 4, totalTracks: 1
[01/18 22:32:46    118s] z: 6, totalTracks: 1
[01/18 22:32:46    118s] z: 8, totalTracks: 1
[01/18 22:32:46    118s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:32:46    118s] All LLGs are deleted
[01/18 22:32:46    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:46    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:46    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1885.7M, EPOCH TIME: 1705609966.600135
[01/18 22:32:46    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1885.7M, EPOCH TIME: 1705609966.600500
[01/18 22:32:46    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1885.7M, EPOCH TIME: 1705609966.602930
[01/18 22:32:46    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:46    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:46    118s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1885.7M, EPOCH TIME: 1705609966.604796
[01/18 22:32:46    118s] Max number of tech site patterns supported in site array is 256.
[01/18 22:32:46    118s] Core basic site is CoreSite
[01/18 22:32:46    118s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1885.7M, EPOCH TIME: 1705609966.632879
[01/18 22:32:46    118s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 22:32:46    118s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/18 22:32:46    118s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1885.7M, EPOCH TIME: 1705609966.634596
[01/18 22:32:46    118s] Fast DP-INIT is on for default
[01/18 22:32:46    118s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 22:32:46    118s] Atter site array init, number of instance map data is 0.
[01/18 22:32:46    118s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:1885.7M, EPOCH TIME: 1705609966.638310
[01/18 22:32:46    118s] 
[01/18 22:32:46    118s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:46    118s] OPERPROF:     Starting CMU at level 3, MEM:1885.7M, EPOCH TIME: 1705609966.640295
[01/18 22:32:46    118s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1885.7M, EPOCH TIME: 1705609966.641273
[01/18 22:32:46    118s] 
[01/18 22:32:46    118s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:32:46    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:1885.7M, EPOCH TIME: 1705609966.642578
[01/18 22:32:46    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1885.7M, EPOCH TIME: 1705609966.642683
[01/18 22:32:46    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1885.7M, EPOCH TIME: 1705609966.642753
[01/18 22:32:46    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1885.7MB).
[01/18 22:32:46    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:1885.7M, EPOCH TIME: 1705609966.646899
[01/18 22:32:46    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1885.7M, EPOCH TIME: 1705609966.646997
[01/18 22:32:46    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:46    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:46    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:46    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:46    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:1885.7M, EPOCH TIME: 1705609966.676478
[01/18 22:32:46    118s] 
[01/18 22:32:46    118s] Trim Metal Layers:
[01/18 22:32:46    118s] LayerId::1 widthSet size::1
[01/18 22:32:46    118s] LayerId::2 widthSet size::1
[01/18 22:32:46    118s] LayerId::3 widthSet size::1
[01/18 22:32:46    118s] LayerId::4 widthSet size::1
[01/18 22:32:46    118s] LayerId::5 widthSet size::1
[01/18 22:32:46    118s] LayerId::6 widthSet size::1
[01/18 22:32:46    118s] LayerId::7 widthSet size::1
[01/18 22:32:46    118s] LayerId::8 widthSet size::1
[01/18 22:32:46    118s] LayerId::9 widthSet size::1
[01/18 22:32:46    118s] LayerId::10 widthSet size::1
[01/18 22:32:46    118s] LayerId::11 widthSet size::1
[01/18 22:32:46    118s] Updating RC grid for preRoute extraction ...
[01/18 22:32:46    118s] eee: pegSigSF::1.070000
[01/18 22:32:46    118s] Initializing multi-corner resistance tables ...
[01/18 22:32:46    118s] eee: l::1 avDens::0.090854 usedTrk::1488.190352 availTrk::16380.000000 sigTrk::1488.190352
[01/18 22:32:46    118s] eee: l::2 avDens::0.270872 usedTrk::3358.137429 availTrk::12397.500000 sigTrk::3358.137429
[01/18 22:32:46    118s] eee: l::3 avDens::0.290833 usedTrk::3795.364920 availTrk::13050.000000 sigTrk::3795.364920
[01/18 22:32:46    118s] eee: l::4 avDens::0.168065 usedTrk::1896.786843 availTrk::11286.000000 sigTrk::1896.786843
[01/18 22:32:46    118s] eee: l::5 avDens::0.078454 usedTrk::847.307020 availTrk::10800.000000 sigTrk::847.307020
[01/18 22:32:46    118s] eee: l::6 avDens::0.029831 usedTrk::206.594446 availTrk::6925.500000 sigTrk::206.594446
[01/18 22:32:46    118s] eee: l::7 avDens::0.007585 usedTrk::7.508772 availTrk::990.000000 sigTrk::7.508772
[01/18 22:32:46    118s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:32:46    118s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:32:46    118s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 22:32:46    118s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 22:32:46    118s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:32:46    118s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.279498 uaWl=1.000000 uaWlH=0.292552 aWlH=0.000000 lMod=0 pMax=0.826500 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:32:46    118s] 
[01/18 22:32:46    118s] Creating Lib Analyzer ...
[01/18 22:32:46    118s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/18 22:32:46    118s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/18 22:32:46    118s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:32:46    118s] 
[01/18 22:32:46    118s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:32:47    119s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:59 mem=1893.7M
[01/18 22:32:47    119s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:59 mem=1893.7M
[01/18 22:32:47    119s] Creating Lib Analyzer, finished. 
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	trap : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_instr : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_ready : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_addr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_addr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_addr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_addr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_addr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_addr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_addr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_addr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_addr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_addr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_addr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_addr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_addr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (IMPOPT-665):	mem_addr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:32:47    119s] Type 'man IMPOPT-665' for more detail.
[01/18 22:32:47    119s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[01/18 22:32:47    119s] To increase the message display limit, refer to the product command reference manual.
[01/18 22:32:47    119s] AAE DB initialization (MEM=1893.71 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/18 22:32:47    119s] #optDebug: fT-S <1 2 3 1 0>
[01/18 22:32:47    119s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/18 22:32:47    119s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/18 22:32:47    119s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1488.0M, totSessionCpu=0:01:59 **
[01/18 22:32:47    119s] *** optDesign -preCTS ***
[01/18 22:32:47    119s] DRC Margin: user margin 0.0; extra margin 0.2
[01/18 22:32:47    119s] Setup Target Slack: user slack 0; extra slack 0.0
[01/18 22:32:47    119s] Hold Target Slack: user slack 0
[01/18 22:32:47    119s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/18 22:32:47    119s] Type 'man IMPOPT-3195' for more detail.
[01/18 22:32:47    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1893.7M, EPOCH TIME: 1705609967.677777
[01/18 22:32:47    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:47    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:47    119s] 
[01/18 22:32:47    119s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:47    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:1893.7M, EPOCH TIME: 1705609967.712364
[01/18 22:32:47    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:47    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:47    119s] Multi-VT timing optimization disabled based on library information.
[01/18 22:32:47    119s] 
[01/18 22:32:47    119s] TimeStamp Deleting Cell Server Begin ...
[01/18 22:32:47    119s] Deleting Lib Analyzer.
[01/18 22:32:47    119s] 
[01/18 22:32:47    119s] TimeStamp Deleting Cell Server End ...
[01/18 22:32:47    119s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/18 22:32:47    119s] 
[01/18 22:32:47    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 22:32:47    119s] Summary for sequential cells identification: 
[01/18 22:32:47    119s]   Identified SBFF number: 104
[01/18 22:32:47    119s]   Identified MBFF number: 0
[01/18 22:32:47    119s]   Identified SB Latch number: 0
[01/18 22:32:47    119s]   Identified MB Latch number: 0
[01/18 22:32:47    119s]   Not identified SBFF number: 16
[01/18 22:32:47    119s]   Not identified MBFF number: 0
[01/18 22:32:47    119s]   Not identified SB Latch number: 0
[01/18 22:32:47    119s]   Not identified MB Latch number: 0
[01/18 22:32:47    119s]   Number of sequential cells which are not FFs: 32
[01/18 22:32:47    119s]  Visiting view : default_emulate_view
[01/18 22:32:47    119s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 22:32:47    119s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:32:47    119s]  Visiting view : default_emulate_view
[01/18 22:32:47    119s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 22:32:47    119s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:32:47    119s] TLC MultiMap info (StdDelay):
[01/18 22:32:47    119s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 22:32:47    119s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 22:32:47    119s]  Setting StdDelay to: 38ps
[01/18 22:32:47    119s] 
[01/18 22:32:47    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 22:32:47    119s] 
[01/18 22:32:47    119s] TimeStamp Deleting Cell Server Begin ...
[01/18 22:32:47    119s] 
[01/18 22:32:47    119s] TimeStamp Deleting Cell Server End ...
[01/18 22:32:47    119s] 
[01/18 22:32:47    119s] Creating Lib Analyzer ...
[01/18 22:32:47    119s] 
[01/18 22:32:47    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 22:32:47    119s] Summary for sequential cells identification: 
[01/18 22:32:47    119s]   Identified SBFF number: 104
[01/18 22:32:47    119s]   Identified MBFF number: 0
[01/18 22:32:47    119s]   Identified SB Latch number: 0
[01/18 22:32:47    119s]   Identified MB Latch number: 0
[01/18 22:32:47    119s]   Not identified SBFF number: 16
[01/18 22:32:47    119s]   Not identified MBFF number: 0
[01/18 22:32:47    119s]   Not identified SB Latch number: 0
[01/18 22:32:47    119s]   Not identified MB Latch number: 0
[01/18 22:32:47    119s]   Number of sequential cells which are not FFs: 32
[01/18 22:32:47    119s]  Visiting view : default_emulate_view
[01/18 22:32:47    119s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/18 22:32:47    119s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:32:47    119s]  Visiting view : default_emulate_view
[01/18 22:32:47    119s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/18 22:32:47    119s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:32:47    119s] TLC MultiMap info (StdDelay):
[01/18 22:32:47    119s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 22:32:47    119s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/18 22:32:47    119s]  Setting StdDelay to: 41.7ps
[01/18 22:32:47    119s] 
[01/18 22:32:47    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 22:32:47    119s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:32:47    119s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:32:47    119s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:32:47    119s] 
[01/18 22:32:47    119s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:32:48    120s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:00 mem=1895.7M
[01/18 22:32:48    120s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:00 mem=1895.7M
[01/18 22:32:48    120s] Creating Lib Analyzer, finished. 
[01/18 22:32:48    120s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1895.7M, EPOCH TIME: 1705609968.446589
[01/18 22:32:48    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:48    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:48    120s] All LLGs are deleted
[01/18 22:32:48    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:48    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:48    120s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1895.7M, EPOCH TIME: 1705609968.446730
[01/18 22:32:48    120s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1895.7M, EPOCH TIME: 1705609968.446827
[01/18 22:32:48    120s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1891.7M, EPOCH TIME: 1705609968.447141
[01/18 22:32:48    120s] {MMLU 0 0 10090}
[01/18 22:32:48    120s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=1891.7M
[01/18 22:32:48    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=1891.7M
[01/18 22:32:48    120s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1891.72 MB )
[01/18 22:32:48    120s] (I)      ==================== Layers =====================
[01/18 22:32:48    120s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:48    120s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:32:48    120s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:48    120s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:32:48    120s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:32:48    120s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:32:48    120s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:32:48    120s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:32:48    120s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:32:48    120s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:32:48    120s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:32:48    120s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:32:48    120s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:32:48    120s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:32:48    120s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:32:48    120s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:32:48    120s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:32:48    120s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:32:48    120s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:32:48    120s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:32:48    120s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:32:48    120s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:32:48    120s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:32:48    120s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:32:48    120s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:32:48    120s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:48    120s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:32:48    120s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:32:48    120s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:32:48    120s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:32:48    120s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:32:48    120s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:32:48    120s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:32:48    120s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:32:48    120s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:32:48    120s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:32:48    120s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:32:48    120s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:32:48    120s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:32:48    120s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:32:48    120s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:32:48    120s] (I)      Started Import and model ( Curr Mem: 1891.72 MB )
[01/18 22:32:48    120s] (I)      Default pattern map key = picorv32_default.
[01/18 22:32:48    120s] (I)      Number of ignored instance 0
[01/18 22:32:48    120s] (I)      Number of inbound cells 0
[01/18 22:32:48    120s] (I)      Number of opened ILM blockages 0
[01/18 22:32:48    120s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/18 22:32:48    120s] (I)      numMoveCells=9076, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[01/18 22:32:48    120s] (I)      cell height: 3420, count: 9076
[01/18 22:32:48    120s] (I)      Number of nets = 9959 ( 131 ignored )
[01/18 22:32:48    120s] (I)      Read rows... (mem=1898.2M)
[01/18 22:32:48    120s] (I)      Done Read rows (cpu=0.000s, mem=1898.2M)
[01/18 22:32:48    120s] (I)      Identified Clock instances: Flop 1961, Clock buffer/inverter 0, Gate 0, Logic 0
[01/18 22:32:48    120s] (I)      Read module constraints... (mem=1898.2M)
[01/18 22:32:48    120s] (I)      Done Read module constraints (cpu=0.000s, mem=1898.2M)
[01/18 22:32:48    120s] (I)      == Non-default Options ==
[01/18 22:32:48    120s] (I)      Maximum routing layer                              : 11
[01/18 22:32:48    120s] (I)      Buffering-aware routing                            : true
[01/18 22:32:48    120s] (I)      Spread congestion away from blockages              : true
[01/18 22:32:48    120s] (I)      Number of threads                                  : 1
[01/18 22:32:48    120s] (I)      Overflow penalty cost                              : 10
[01/18 22:32:48    120s] (I)      Punch through distance                             : 2506.730000
[01/18 22:32:48    120s] (I)      Source-to-sink ratio                               : 0.300000
[01/18 22:32:48    120s] (I)      Method to set GCell size                           : row
[01/18 22:32:48    120s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:32:48    120s] (I)      Use row-based GCell size
[01/18 22:32:48    120s] (I)      Use row-based GCell align
[01/18 22:32:48    120s] (I)      layer 0 area = 80000
[01/18 22:32:48    120s] (I)      layer 1 area = 80000
[01/18 22:32:48    120s] (I)      layer 2 area = 80000
[01/18 22:32:48    120s] (I)      layer 3 area = 80000
[01/18 22:32:48    120s] (I)      layer 4 area = 80000
[01/18 22:32:48    120s] (I)      layer 5 area = 80000
[01/18 22:32:48    120s] (I)      layer 6 area = 80000
[01/18 22:32:48    120s] (I)      layer 7 area = 80000
[01/18 22:32:48    120s] (I)      layer 8 area = 80000
[01/18 22:32:48    120s] (I)      layer 9 area = 400000
[01/18 22:32:48    120s] (I)      layer 10 area = 400000
[01/18 22:32:48    120s] (I)      GCell unit size   : 3420
[01/18 22:32:48    120s] (I)      GCell multiplier  : 1
[01/18 22:32:48    120s] (I)      GCell row height  : 3420
[01/18 22:32:48    120s] (I)      Actual row height : 3420
[01/18 22:32:48    120s] (I)      GCell align ref   : 30000 30020
[01/18 22:32:48    120s] [NR-eGR] Track table information for default rule: 
[01/18 22:32:48    120s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:32:48    120s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:32:48    120s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:32:48    120s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:32:48    120s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:32:48    120s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:32:48    120s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:32:48    120s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:32:48    120s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:32:48    120s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:32:48    120s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:32:48    120s] (I)      ==================== Default via =====================
[01/18 22:32:48    120s] (I)      +----+------------------+----------------------------+
[01/18 22:32:48    120s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/18 22:32:48    120s] (I)      +----+------------------+----------------------------+
[01/18 22:32:48    120s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/18 22:32:48    120s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/18 22:32:48    120s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/18 22:32:48    120s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/18 22:32:48    120s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/18 22:32:48    120s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/18 22:32:48    120s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/18 22:32:48    120s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/18 22:32:48    120s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/18 22:32:48    120s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/18 22:32:48    120s] (I)      +----+------------------+----------------------------+
[01/18 22:32:48    120s] [NR-eGR] Read 3998 PG shapes
[01/18 22:32:48    120s] [NR-eGR] Read 0 clock shapes
[01/18 22:32:48    120s] [NR-eGR] Read 0 other shapes
[01/18 22:32:48    120s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:32:48    120s] [NR-eGR] #Instance Blockages : 0
[01/18 22:32:48    120s] [NR-eGR] #PG Blockages       : 3998
[01/18 22:32:48    120s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:32:48    120s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:32:48    120s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:32:48    120s] [NR-eGR] #Other Blockages    : 0
[01/18 22:32:48    120s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:32:48    120s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/18 22:32:48    120s] [NR-eGR] Read 9959 nets ( ignored 0 )
[01/18 22:32:48    120s] (I)      early_global_route_priority property id does not exist.
[01/18 22:32:48    120s] (I)      Read Num Blocks=3998  Num Prerouted Wires=0  Num CS=0
[01/18 22:32:48    120s] (I)      Layer 1 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:48    120s] (I)      Layer 2 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:48    120s] (I)      Layer 3 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:48    120s] (I)      Layer 4 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:48    120s] (I)      Layer 5 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:48    120s] (I)      Layer 6 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:48    120s] (I)      Layer 7 (V) : #blockages 464 : #preroutes 0
[01/18 22:32:48    120s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[01/18 22:32:48    120s] (I)      Layer 9 (V) : #blockages 256 : #preroutes 0
[01/18 22:32:48    120s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/18 22:32:48    120s] (I)      Number of ignored nets                =      0
[01/18 22:32:48    120s] (I)      Number of connected nets              =      0
[01/18 22:32:48    120s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/18 22:32:48    120s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/18 22:32:48    120s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:32:48    120s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:32:48    120s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:32:48    120s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:32:48    120s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:32:48    120s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:32:48    120s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:32:48    120s] (I)      Constructing bin map
[01/18 22:32:48    120s] (I)      Initialize bin information with width=6840 height=6840
[01/18 22:32:48    120s] (I)      Done constructing bin map
[01/18 22:32:48    120s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/18 22:32:48    120s] (I)      Ndr track 0 does not exist
[01/18 22:32:48    120s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:32:48    120s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:32:48    120s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:32:48    120s] (I)      Site width          :   400  (dbu)
[01/18 22:32:48    120s] (I)      Row height          :  3420  (dbu)
[01/18 22:32:48    120s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:32:48    120s] (I)      GCell width         :  3420  (dbu)
[01/18 22:32:48    120s] (I)      GCell height        :  3420  (dbu)
[01/18 22:32:48    120s] (I)      Grid                :   133   132    11
[01/18 22:32:48    120s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:32:48    120s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/18 22:32:48    120s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/18 22:32:48    120s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:32:48    120s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:32:48    120s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:32:48    120s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/18 22:32:48    120s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:32:48    120s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/18 22:32:48    120s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:32:48    120s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:32:48    120s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:32:48    120s] (I)      --------------------------------------------------------
[01/18 22:32:48    120s] 
[01/18 22:32:48    120s] [NR-eGR] ============ Routing rule table ============
[01/18 22:32:48    120s] [NR-eGR] Rule id: 0  Nets: 9959
[01/18 22:32:48    120s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:32:48    120s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/18 22:32:48    120s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:32:48    120s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:32:48    120s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:32:48    120s] [NR-eGR] ========================================
[01/18 22:32:48    120s] [NR-eGR] 
[01/18 22:32:48    120s] (I)      =============== Blocked Tracks ===============
[01/18 22:32:48    120s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:48    120s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:32:48    120s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:48    120s] (I)      |     1 |       0 |        0 |         0.00% |
[01/18 22:32:48    120s] (I)      |     2 |  150876 |     7888 |         5.23% |
[01/18 22:32:48    120s] (I)      |     3 |  158669 |     1392 |         0.88% |
[01/18 22:32:48    120s] (I)      |     4 |  150876 |     7888 |         5.23% |
[01/18 22:32:48    120s] (I)      |     5 |  158669 |     1392 |         0.88% |
[01/18 22:32:48    120s] (I)      |     6 |  150876 |     7888 |         5.23% |
[01/18 22:32:48    120s] (I)      |     7 |  158669 |     1392 |         0.88% |
[01/18 22:32:48    120s] (I)      |     8 |  150876 |     7888 |         5.23% |
[01/18 22:32:48    120s] (I)      |     9 |  158669 |     2784 |         1.75% |
[01/18 22:32:48    120s] (I)      |    10 |   60192 |     4318 |         7.17% |
[01/18 22:32:48    120s] (I)      |    11 |   63441 |    11132 |        17.55% |
[01/18 22:32:48    120s] (I)      +-------+---------+----------+---------------+
[01/18 22:32:48    120s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1900.59 MB )
[01/18 22:32:48    120s] (I)      Reset routing kernel
[01/18 22:32:48    120s] (I)      Started Global Routing ( Curr Mem: 1900.59 MB )
[01/18 22:32:48    120s] (I)      totalPins=36732  totalGlobalPin=35038 (95.39%)
[01/18 22:32:48    120s] (I)      total 2D Cap : 1331457 = (681341 H, 650116 V)
[01/18 22:32:48    120s] (I)      #blocked areas for congestion spreading : 0
[01/18 22:32:48    120s] [NR-eGR] Layer group 1: route 9959 net(s) in layer range [2, 11]
[01/18 22:32:48    120s] (I)      
[01/18 22:32:48    120s] (I)      ============  Phase 1a Route ============
[01/18 22:32:48    120s] (I)      Usage: 96792 = (45681 H, 51111 V) = (6.70% H, 7.86% V) = (7.811e+04um H, 8.740e+04um V)
[01/18 22:32:48    120s] (I)      
[01/18 22:32:48    120s] (I)      ============  Phase 1b Route ============
[01/18 22:32:48    120s] (I)      Usage: 96792 = (45681 H, 51111 V) = (6.70% H, 7.86% V) = (7.811e+04um H, 8.740e+04um V)
[01/18 22:32:48    120s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.655143e+05um
[01/18 22:32:48    120s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/18 22:32:48    120s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/18 22:32:48    120s] (I)      
[01/18 22:32:48    120s] (I)      ============  Phase 1c Route ============
[01/18 22:32:48    120s] (I)      Usage: 96792 = (45681 H, 51111 V) = (6.70% H, 7.86% V) = (7.811e+04um H, 8.740e+04um V)
[01/18 22:32:48    120s] (I)      
[01/18 22:32:48    120s] (I)      ============  Phase 1d Route ============
[01/18 22:32:48    120s] (I)      Usage: 96792 = (45681 H, 51111 V) = (6.70% H, 7.86% V) = (7.811e+04um H, 8.740e+04um V)
[01/18 22:32:48    120s] (I)      
[01/18 22:32:48    120s] (I)      ============  Phase 1e Route ============
[01/18 22:32:48    120s] (I)      Usage: 96792 = (45681 H, 51111 V) = (6.70% H, 7.86% V) = (7.811e+04um H, 8.740e+04um V)
[01/18 22:32:48    120s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.655143e+05um
[01/18 22:32:48    120s] (I)      
[01/18 22:32:48    120s] (I)      ============  Phase 1l Route ============
[01/18 22:32:48    120s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/18 22:32:48    120s] (I)      Layer  2:     147603     44014        17           0      148967    ( 0.00%) 
[01/18 22:32:48    120s] (I)      Layer  3:     156368     39492         3           0      156816    ( 0.00%) 
[01/18 22:32:48    120s] (I)      Layer  4:     147603     19778         0           0      148967    ( 0.00%) 
[01/18 22:32:48    120s] (I)      Layer  5:     156368      8650         0           0      156816    ( 0.00%) 
[01/18 22:32:48    120s] (I)      Layer  6:     147603      2253         0           0      148967    ( 0.00%) 
[01/18 22:32:48    120s] (I)      Layer  7:     156368       109         0           0      156816    ( 0.00%) 
[01/18 22:32:48    120s] (I)      Layer  8:     147603         0         0           0      148967    ( 0.00%) 
[01/18 22:32:48    120s] (I)      Layer  9:     155468         0         0           0      156816    ( 0.00%) 
[01/18 22:32:48    120s] (I)      Layer 10:      55442         0         0        3447       56139    ( 5.79%) 
[01/18 22:32:48    120s] (I)      Layer 11:      51883         0         0        8230       54497    (13.12%) 
[01/18 22:32:48    120s] (I)      Total:       1322309    114296        20       11676     1333763    ( 0.87%) 
[01/18 22:32:48    120s] (I)      
[01/18 22:32:48    120s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/18 22:32:48    120s] [NR-eGR]                        OverCon            
[01/18 22:32:48    120s] [NR-eGR]                         #Gcell     %Gcell
[01/18 22:32:48    120s] [NR-eGR]        Layer             (1-2)    OverCon
[01/18 22:32:48    120s] [NR-eGR] ----------------------------------------------
[01/18 22:32:48    120s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:48    120s] [NR-eGR]  Metal2 ( 2)        15( 0.09%)   ( 0.09%) 
[01/18 22:32:48    120s] [NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[01/18 22:32:48    120s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:48    120s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:48    120s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:48    120s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:48    120s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:48    120s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:48    120s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:48    120s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/18 22:32:48    120s] [NR-eGR] ----------------------------------------------
[01/18 22:32:48    120s] [NR-eGR]        Total        18( 0.01%)   ( 0.01%) 
[01/18 22:32:48    120s] [NR-eGR] 
[01/18 22:32:48    120s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.17 sec, Curr Mem: 1903.59 MB )
[01/18 22:32:48    120s] (I)      total 2D Cap : 1332398 = (681580 H, 650818 V)
[01/18 22:32:48    120s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:32:48    120s] (I)      ============= Track Assignment ============
[01/18 22:32:48    120s] (I)      Started Track Assignment (1T) ( Curr Mem: 1903.59 MB )
[01/18 22:32:48    120s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/18 22:32:48    120s] (I)      Run Multi-thread track assignment
[01/18 22:32:48    120s] (I)      Finished Track Assignment (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1903.59 MB )
[01/18 22:32:48    120s] (I)      Started Export ( Curr Mem: 1903.59 MB )
[01/18 22:32:49    120s] [NR-eGR]                  Length (um)   Vias 
[01/18 22:32:49    120s] [NR-eGR] ------------------------------------
[01/18 22:32:49    120s] [NR-eGR]  Metal1   (1H)             0  36732 
[01/18 22:32:49    120s] [NR-eGR]  Metal2   (2V)         57948  53032 
[01/18 22:32:49    120s] [NR-eGR]  Metal3   (3H)         65489   7254 
[01/18 22:32:49    120s] [NR-eGR]  Metal4   (4V)         32811   2365 
[01/18 22:32:49    120s] [NR-eGR]  Metal5   (5H)         14642    315 
[01/18 22:32:49    120s] [NR-eGR]  Metal6   (6V)          3849     17 
[01/18 22:32:49    120s] [NR-eGR]  Metal7   (7H)           186      0 
[01/18 22:32:49    120s] [NR-eGR]  Metal8   (8V)             0      0 
[01/18 22:32:49    120s] [NR-eGR]  Metal9   (9H)             0      0 
[01/18 22:32:49    120s] [NR-eGR]  Metal10  (10V)            0      0 
[01/18 22:32:49    120s] [NR-eGR]  Metal11  (11H)            0      0 
[01/18 22:32:49    120s] [NR-eGR] ------------------------------------
[01/18 22:32:49    120s] [NR-eGR]           Total       174926  99715 
[01/18 22:32:49    120s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:32:49    120s] [NR-eGR] Total half perimeter of net bounding box: 201045um
[01/18 22:32:49    120s] [NR-eGR] Total length: 174926um, number of vias: 99715
[01/18 22:32:49    120s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:32:49    120s] [NR-eGR] Total eGR-routed clock nets wire length: 6684um, number of vias: 5785
[01/18 22:32:49    120s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:32:49    120s] (I)      Finished Export ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 1903.59 MB )
[01/18 22:32:49    120s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 0.58 sec, Curr Mem: 1899.59 MB )
[01/18 22:32:49    120s] (I)      ====================================== Runtime Summary =======================================
[01/18 22:32:49    120s] (I)       Step                                             %      Start     Finish      Real       CPU 
[01/18 22:32:49    120s] (I)      ----------------------------------------------------------------------------------------------
[01/18 22:32:49    120s] (I)       Early Global Route kernel                  100.00%  20.84 sec  21.42 sec  0.58 sec  0.58 sec 
[01/18 22:32:49    120s] (I)       +-Import and model                          15.23%  20.84 sec  20.93 sec  0.09 sec  0.08 sec 
[01/18 22:32:49    120s] (I)       | +-Create place DB                          7.34%  20.84 sec  20.89 sec  0.04 sec  0.04 sec 
[01/18 22:32:49    120s] (I)       | | +-Import place data                      7.30%  20.84 sec  20.89 sec  0.04 sec  0.04 sec 
[01/18 22:32:49    120s] (I)       | | | +-Read instances and placement         1.88%  20.84 sec  20.85 sec  0.01 sec  0.01 sec 
[01/18 22:32:49    120s] (I)       | | | +-Read nets                            4.60%  20.85 sec  20.88 sec  0.03 sec  0.02 sec 
[01/18 22:32:49    120s] (I)       | +-Create route DB                          6.10%  20.89 sec  20.92 sec  0.04 sec  0.03 sec 
[01/18 22:32:49    120s] (I)       | | +-Import route data (1T)                 6.01%  20.89 sec  20.92 sec  0.03 sec  0.03 sec 
[01/18 22:32:49    120s] (I)       | | | +-Read blockages ( Layer 2-11 )        0.83%  20.89 sec  20.90 sec  0.00 sec  0.01 sec 
[01/18 22:32:49    120s] (I)       | | | | +-Read routing blockages             0.00%  20.89 sec  20.89 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | | | +-Read instance blockages            0.38%  20.89 sec  20.89 sec  0.00 sec  0.01 sec 
[01/18 22:32:49    120s] (I)       | | | | +-Read PG blockages                  0.13%  20.89 sec  20.89 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | | | +-Read clock blockages               0.01%  20.89 sec  20.89 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | | | +-Read other blockages               0.01%  20.90 sec  20.90 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | | | +-Read halo blockages                0.02%  20.90 sec  20.90 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | | | +-Read boundary cut boxes            0.00%  20.90 sec  20.90 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | | +-Read blackboxes                      0.00%  20.90 sec  20.90 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | | +-Read prerouted                       0.10%  20.90 sec  20.90 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | | +-Read unlegalized nets                0.18%  20.90 sec  20.90 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | | +-Read nets                            0.71%  20.90 sec  20.90 sec  0.00 sec  0.01 sec 
[01/18 22:32:49    120s] (I)       | | | +-Set up via pillars                   0.01%  20.90 sec  20.90 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | | +-Initialize 3D grid graph             0.11%  20.90 sec  20.91 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | | +-Model blockage capacity              2.52%  20.91 sec  20.92 sec  0.01 sec  0.01 sec 
[01/18 22:32:49    120s] (I)       | | | | +-Initialize 3D capacity             2.35%  20.91 sec  20.92 sec  0.01 sec  0.01 sec 
[01/18 22:32:49    120s] (I)       | +-Read aux data                            0.32%  20.92 sec  20.92 sec  0.00 sec  0.01 sec 
[01/18 22:32:49    120s] (I)       | +-Others data preparation                  0.18%  20.92 sec  20.92 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | +-Create route kernel                      0.90%  20.92 sec  20.93 sec  0.01 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       +-Global Routing                            29.85%  20.93 sec  21.11 sec  0.17 sec  0.17 sec 
[01/18 22:32:49    120s] (I)       | +-Initialization                           0.55%  20.93 sec  20.94 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | +-Net group 1                             27.01%  20.94 sec  21.09 sec  0.16 sec  0.16 sec 
[01/18 22:32:49    120s] (I)       | | +-Generate topology                      3.01%  20.94 sec  20.95 sec  0.02 sec  0.02 sec 
[01/18 22:32:49    120s] (I)       | | +-Phase 1a                               6.43%  20.96 sec  20.99 sec  0.04 sec  0.04 sec 
[01/18 22:32:49    120s] (I)       | | | +-Pattern routing (1T)                 5.58%  20.96 sec  20.99 sec  0.03 sec  0.03 sec 
[01/18 22:32:49    120s] (I)       | | | +-Add via demand to 2D                 0.70%  20.99 sec  20.99 sec  0.00 sec  0.01 sec 
[01/18 22:32:49    120s] (I)       | | +-Phase 1b                               0.04%  21.00 sec  21.00 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | +-Phase 1c                               0.00%  21.00 sec  21.00 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | +-Phase 1d                               0.00%  21.00 sec  21.00 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | +-Phase 1e                               0.23%  21.00 sec  21.00 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | | +-Route legalization                   0.17%  21.00 sec  21.00 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | | | +-Legalize Reach Aware Violations    0.14%  21.00 sec  21.00 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | | +-Phase 1l                              16.33%  21.00 sec  21.09 sec  0.09 sec  0.10 sec 
[01/18 22:32:49    120s] (I)       | | | +-Layer assignment (1T)               15.93%  21.00 sec  21.09 sec  0.09 sec  0.10 sec 
[01/18 22:32:49    120s] (I)       | +-Clean cong LA                            0.00%  21.09 sec  21.09 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       +-Export 3D cong map                         1.61%  21.11 sec  21.11 sec  0.01 sec  0.01 sec 
[01/18 22:32:49    120s] (I)       | +-Export 2D cong map                       0.17%  21.11 sec  21.11 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       +-Extract Global 3D Wires                    0.52%  21.12 sec  21.12 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       +-Track Assignment (1T)                     29.26%  21.12 sec  21.29 sec  0.17 sec  0.17 sec 
[01/18 22:32:49    120s] (I)       | +-Initialization                           0.14%  21.12 sec  21.12 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       | +-Track Assignment Kernel                 28.55%  21.12 sec  21.29 sec  0.17 sec  0.17 sec 
[01/18 22:32:49    120s] (I)       | +-Free Memory                              0.01%  21.29 sec  21.29 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       +-Export                                    21.41%  21.29 sec  21.41 sec  0.12 sec  0.13 sec 
[01/18 22:32:49    120s] (I)       | +-Export DB wires                         11.33%  21.29 sec  21.36 sec  0.07 sec  0.07 sec 
[01/18 22:32:49    120s] (I)       | | +-Export all nets                        8.68%  21.29 sec  21.34 sec  0.05 sec  0.05 sec 
[01/18 22:32:49    120s] (I)       | | +-Set wire vias                          1.94%  21.34 sec  21.35 sec  0.01 sec  0.01 sec 
[01/18 22:32:49    120s] (I)       | +-Report wirelength                        4.79%  21.36 sec  21.38 sec  0.03 sec  0.03 sec 
[01/18 22:32:49    120s] (I)       | +-Update net boxes                         5.14%  21.38 sec  21.41 sec  0.03 sec  0.03 sec 
[01/18 22:32:49    120s] (I)       | +-Update timing                            0.00%  21.41 sec  21.41 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)       +-Postprocess design                         0.25%  21.41 sec  21.42 sec  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)      ====================== Summary by functions ======================
[01/18 22:32:49    120s] (I)       Lv  Step                                   %      Real       CPU 
[01/18 22:32:49    120s] (I)      ------------------------------------------------------------------
[01/18 22:32:49    120s] (I)        0  Early Global Route kernel        100.00%  0.58 sec  0.58 sec 
[01/18 22:32:49    120s] (I)        1  Global Routing                    29.85%  0.17 sec  0.17 sec 
[01/18 22:32:49    120s] (I)        1  Track Assignment (1T)             29.26%  0.17 sec  0.17 sec 
[01/18 22:32:49    120s] (I)        1  Export                            21.41%  0.12 sec  0.13 sec 
[01/18 22:32:49    120s] (I)        1  Import and model                  15.23%  0.09 sec  0.08 sec 
[01/18 22:32:49    120s] (I)        1  Export 3D cong map                 1.61%  0.01 sec  0.01 sec 
[01/18 22:32:49    120s] (I)        1  Extract Global 3D Wires            0.52%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        1  Postprocess design                 0.25%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        2  Track Assignment Kernel           28.55%  0.17 sec  0.17 sec 
[01/18 22:32:49    120s] (I)        2  Net group 1                       27.01%  0.16 sec  0.16 sec 
[01/18 22:32:49    120s] (I)        2  Export DB wires                   11.33%  0.07 sec  0.07 sec 
[01/18 22:32:49    120s] (I)        2  Create place DB                    7.34%  0.04 sec  0.04 sec 
[01/18 22:32:49    120s] (I)        2  Create route DB                    6.10%  0.04 sec  0.03 sec 
[01/18 22:32:49    120s] (I)        2  Update net boxes                   5.14%  0.03 sec  0.03 sec 
[01/18 22:32:49    120s] (I)        2  Report wirelength                  4.79%  0.03 sec  0.03 sec 
[01/18 22:32:49    120s] (I)        2  Create route kernel                0.90%  0.01 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        2  Initialization                     0.68%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        2  Read aux data                      0.32%  0.00 sec  0.01 sec 
[01/18 22:32:49    120s] (I)        2  Others data preparation            0.18%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        2  Export 2D cong map                 0.17%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        3  Phase 1l                          16.33%  0.09 sec  0.10 sec 
[01/18 22:32:49    120s] (I)        3  Export all nets                    8.68%  0.05 sec  0.05 sec 
[01/18 22:32:49    120s] (I)        3  Import place data                  7.30%  0.04 sec  0.04 sec 
[01/18 22:32:49    120s] (I)        3  Phase 1a                           6.43%  0.04 sec  0.04 sec 
[01/18 22:32:49    120s] (I)        3  Import route data (1T)             6.01%  0.03 sec  0.03 sec 
[01/18 22:32:49    120s] (I)        3  Generate topology                  3.01%  0.02 sec  0.02 sec 
[01/18 22:32:49    120s] (I)        3  Set wire vias                      1.94%  0.01 sec  0.01 sec 
[01/18 22:32:49    120s] (I)        3  Phase 1e                           0.23%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        3  Phase 1b                           0.04%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        4  Layer assignment (1T)             15.93%  0.09 sec  0.10 sec 
[01/18 22:32:49    120s] (I)        4  Pattern routing (1T)               5.58%  0.03 sec  0.03 sec 
[01/18 22:32:49    120s] (I)        4  Read nets                          5.31%  0.03 sec  0.03 sec 
[01/18 22:32:49    120s] (I)        4  Model blockage capacity            2.52%  0.01 sec  0.01 sec 
[01/18 22:32:49    120s] (I)        4  Read instances and placement       1.88%  0.01 sec  0.01 sec 
[01/18 22:32:49    120s] (I)        4  Read blockages ( Layer 2-11 )      0.83%  0.00 sec  0.01 sec 
[01/18 22:32:49    120s] (I)        4  Add via demand to 2D               0.70%  0.00 sec  0.01 sec 
[01/18 22:32:49    120s] (I)        4  Read unlegalized nets              0.18%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        4  Route legalization                 0.17%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        4  Initialize 3D grid graph           0.11%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        4  Read prerouted                     0.10%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        5  Initialize 3D capacity             2.35%  0.01 sec  0.01 sec 
[01/18 22:32:49    120s] (I)        5  Read instance blockages            0.38%  0.00 sec  0.01 sec 
[01/18 22:32:49    120s] (I)        5  Legalize Reach Aware Violations    0.14%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        5  Read PG blockages                  0.13%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        5  Read other blockages               0.01%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        5  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[01/18 22:32:49    120s] Extraction called for design 'picorv32' of instances=9076 and nets=10263 using extraction engine 'preRoute' .
[01/18 22:32:49    120s] PreRoute RC Extraction called for design picorv32.
[01/18 22:32:49    120s] RC Extraction called in multi-corner(1) mode.
[01/18 22:32:49    120s] RCMode: PreRoute
[01/18 22:32:49    120s]       RC Corner Indexes            0   
[01/18 22:32:49    120s] Capacitance Scaling Factor   : 1.00000 
[01/18 22:32:49    120s] Resistance Scaling Factor    : 1.00000 
[01/18 22:32:49    120s] Clock Cap. Scaling Factor    : 1.00000 
[01/18 22:32:49    120s] Clock Res. Scaling Factor    : 1.00000 
[01/18 22:32:49    120s] Shrink Factor                : 1.00000
[01/18 22:32:49    120s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/18 22:32:49    120s] Using Quantus QRC technology file ...
[01/18 22:32:49    120s] 
[01/18 22:32:49    120s] Trim Metal Layers:
[01/18 22:32:49    120s] LayerId::1 widthSet size::1
[01/18 22:32:49    120s] LayerId::2 widthSet size::1
[01/18 22:32:49    120s] LayerId::3 widthSet size::1
[01/18 22:32:49    120s] LayerId::4 widthSet size::1
[01/18 22:32:49    120s] LayerId::5 widthSet size::1
[01/18 22:32:49    120s] LayerId::6 widthSet size::1
[01/18 22:32:49    120s] LayerId::7 widthSet size::1
[01/18 22:32:49    120s] LayerId::8 widthSet size::1
[01/18 22:32:49    120s] LayerId::9 widthSet size::1
[01/18 22:32:49    120s] LayerId::10 widthSet size::1
[01/18 22:32:49    120s] LayerId::11 widthSet size::1
[01/18 22:32:49    120s] Updating RC grid for preRoute extraction ...
[01/18 22:32:49    120s] eee: pegSigSF::1.070000
[01/18 22:32:49    120s] Initializing multi-corner resistance tables ...
[01/18 22:32:49    120s] eee: l::1 avDens::0.090854 usedTrk::1488.190352 availTrk::16380.000000 sigTrk::1488.190352
[01/18 22:32:49    120s] eee: l::2 avDens::0.273344 usedTrk::3388.780992 availTrk::12397.500000 sigTrk::3388.780992
[01/18 22:32:49    120s] eee: l::3 avDens::0.293470 usedTrk::3829.782460 availTrk::13050.000000 sigTrk::3829.782460
[01/18 22:32:49    120s] eee: l::4 avDens::0.166237 usedTrk::1918.789466 availTrk::11542.500000 sigTrk::1918.789466
[01/18 22:32:49    120s] eee: l::5 avDens::0.078627 usedTrk::856.249118 availTrk::10890.000000 sigTrk::856.249118
[01/18 22:32:49    120s] eee: l::6 avDens::0.031337 usedTrk::225.060526 availTrk::7182.000000 sigTrk::225.060526
[01/18 22:32:49    120s] eee: l::7 avDens::0.010093 usedTrk::10.900585 availTrk::1080.000000 sigTrk::10.900585
[01/18 22:32:49    120s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:32:49    120s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:32:49    120s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 22:32:49    120s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 22:32:49    120s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:32:49    120s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274727 uaWl=1.000000 uaWlH=0.294343 aWlH=0.000000 lMod=0 pMax=0.826800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:32:49    121s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1894.594M)
[01/18 22:32:49    121s] All LLGs are deleted
[01/18 22:32:49    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:49    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:49    121s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1894.6M, EPOCH TIME: 1705609969.212624
[01/18 22:32:49    121s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1894.6M, EPOCH TIME: 1705609969.212962
[01/18 22:32:49    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1894.6M, EPOCH TIME: 1705609969.215447
[01/18 22:32:49    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:49    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:49    121s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1894.6M, EPOCH TIME: 1705609969.217298
[01/18 22:32:49    121s] Max number of tech site patterns supported in site array is 256.
[01/18 22:32:49    121s] Core basic site is CoreSite
[01/18 22:32:49    121s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1894.6M, EPOCH TIME: 1705609969.244944
[01/18 22:32:49    121s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 22:32:49    121s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/18 22:32:49    121s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1894.6M, EPOCH TIME: 1705609969.246677
[01/18 22:32:49    121s] Fast DP-INIT is on for default
[01/18 22:32:49    121s] Atter site array init, number of instance map data is 0.
[01/18 22:32:49    121s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1894.6M, EPOCH TIME: 1705609969.250418
[01/18 22:32:49    121s] 
[01/18 22:32:49    121s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:49    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1894.6M, EPOCH TIME: 1705609969.253544
[01/18 22:32:49    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:49    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:49    121s] Starting delay calculation for Setup views
[01/18 22:32:49    121s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/18 22:32:49    121s] #################################################################################
[01/18 22:32:49    121s] # Design Stage: PreRoute
[01/18 22:32:49    121s] # Design Name: picorv32
[01/18 22:32:49    121s] # Design Mode: 45nm
[01/18 22:32:49    121s] # Analysis Mode: MMMC Non-OCV 
[01/18 22:32:49    121s] # Parasitics Mode: No SPEF/RCDB 
[01/18 22:32:49    121s] # Signoff Settings: SI Off 
[01/18 22:32:49    121s] #################################################################################
[01/18 22:32:49    121s] Calculate delays in Single mode...
[01/18 22:32:49    121s] Topological Sorting (REAL = 0:00:00.0, MEM = 1900.4M, InitMEM = 1900.4M)
[01/18 22:32:49    121s] Start delay calculation (fullDC) (1 T). (MEM=1900.37)
[01/18 22:32:49    121s] siFlow : Timing analysis mode is single, using late cdB files
[01/18 22:32:49    121s] Start AAE Lib Loading. (MEM=1911.88)
[01/18 22:32:49    121s] End AAE Lib Loading. (MEM=1950.04 CPU=0:00:00.0 Real=0:00:00.0)
[01/18 22:32:49    121s] End AAE Lib Interpolated Model. (MEM=1950.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:32:52    123s] Total number of fetched objects 10090
[01/18 22:32:52    123s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/18 22:32:52    123s] End delay calculation. (MEM=2039.49 CPU=0:00:01.5 REAL=0:00:02.0)
[01/18 22:32:52    123s] End delay calculation (fullDC). (MEM=2002.87 CPU=0:00:02.0 REAL=0:00:03.0)
[01/18 22:32:52    123s] *** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 2002.9M) ***
[01/18 22:32:52    123s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:02:04 mem=2002.9M)
[01/18 22:32:52    123s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.471  |
|           TNS (ns):| -6.811  |
|    Violating Paths:|   28    |
|          All Paths:|  3396   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    319 (1585)    |   -2.269   |    319 (1587)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2018.1M, EPOCH TIME: 1705609972.871592
[01/18 22:32:52    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:52    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:52    124s] 
[01/18 22:32:52    124s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:52    124s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2018.1M, EPOCH TIME: 1705609972.905081
[01/18 22:32:52    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:52    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:52    124s] Density: 79.805%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1535.2M, totSessionCpu=0:02:04 **
[01/18 22:32:52    124s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.6/0:00:06.3 (0.9), totSession cpu/real = 0:02:04.0/0:13:39.7 (0.2), mem = 1972.1M
[01/18 22:32:52    124s] 
[01/18 22:32:52    124s] =============================================================================================
[01/18 22:32:52    124s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.35-s114_1
[01/18 22:32:52    124s] =============================================================================================
[01/18 22:32:52    124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:32:52    124s] ---------------------------------------------------------------------------------------------
[01/18 22:32:52    124s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:32:52    124s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.8 % )     0:00:03.7 /  0:00:03.0    0.8
[01/18 22:32:52    124s] [ DrvReport              ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:32:52    124s] [ CellServerInit         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[01/18 22:32:52    124s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  21.0 % )     0:00:01.3 /  0:00:01.3    1.0
[01/18 22:32:52    124s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:32:52    124s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:32:52    124s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (   9.3 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:32:52    124s] [ ExtractRC              ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:32:52    124s] [ TimingUpdate           ]      1   0:00:00.4  (   6.2 % )     0:00:03.3 /  0:00:02.7    0.8
[01/18 22:32:52    124s] [ FullDelayCalc          ]      1   0:00:02.9  (  45.8 % )     0:00:02.9 /  0:00:02.3    0.8
[01/18 22:32:52    124s] [ TimingReport           ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.0    0.3
[01/18 22:32:52    124s] [ MISC                   ]          0:00:00.5  (   8.7 % )     0:00:00.5 /  0:00:00.5    0.9
[01/18 22:32:52    124s] ---------------------------------------------------------------------------------------------
[01/18 22:32:52    124s]  InitOpt #1 TOTAL                   0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:05.6    0.9
[01/18 22:32:52    124s] ---------------------------------------------------------------------------------------------
[01/18 22:32:52    124s] 
[01/18 22:32:52    124s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/18 22:32:52    124s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:32:52    124s] ### Creating PhyDesignMc. totSessionCpu=0:02:04 mem=1972.1M
[01/18 22:32:52    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:1972.1M, EPOCH TIME: 1705609972.916662
[01/18 22:32:52    124s] Processing tracks to init pin-track alignment.
[01/18 22:32:52    124s] z: 2, totalTracks: 1
[01/18 22:32:52    124s] z: 4, totalTracks: 1
[01/18 22:32:52    124s] z: 6, totalTracks: 1
[01/18 22:32:52    124s] z: 8, totalTracks: 1
[01/18 22:32:52    124s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:32:52    124s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1972.1M, EPOCH TIME: 1705609972.926301
[01/18 22:32:52    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:52    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:52    124s] 
[01/18 22:32:52    124s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:52    124s] OPERPROF:     Starting CMU at level 3, MEM:1972.1M, EPOCH TIME: 1705609972.959037
[01/18 22:32:52    124s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1972.1M, EPOCH TIME: 1705609972.960086
[01/18 22:32:52    124s] 
[01/18 22:32:52    124s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:32:52    124s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:1972.1M, EPOCH TIME: 1705609972.961376
[01/18 22:32:52    124s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1972.1M, EPOCH TIME: 1705609972.961470
[01/18 22:32:52    124s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1972.1M, EPOCH TIME: 1705609972.961547
[01/18 22:32:52    124s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1972.1MB).
[01/18 22:32:52    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:1972.1M, EPOCH TIME: 1705609972.963877
[01/18 22:32:52    124s] TotalInstCnt at PhyDesignMc Initialization: 9076
[01/18 22:32:52    124s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:04 mem=1972.1M
[01/18 22:32:52    124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1972.1M, EPOCH TIME: 1705609972.978331
[01/18 22:32:52    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:52    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:53    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:53    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:53    124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:1972.1M, EPOCH TIME: 1705609973.009065
[01/18 22:32:53    124s] TotalInstCnt at PhyDesignMc Destruction: 9076
[01/18 22:32:53    124s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:32:53    124s] ### Creating PhyDesignMc. totSessionCpu=0:02:04 mem=1972.1M
[01/18 22:32:53    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:1972.1M, EPOCH TIME: 1705609973.009811
[01/18 22:32:53    124s] Processing tracks to init pin-track alignment.
[01/18 22:32:53    124s] z: 2, totalTracks: 1
[01/18 22:32:53    124s] z: 4, totalTracks: 1
[01/18 22:32:53    124s] z: 6, totalTracks: 1
[01/18 22:32:53    124s] z: 8, totalTracks: 1
[01/18 22:32:53    124s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:32:53    124s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1972.1M, EPOCH TIME: 1705609973.019339
[01/18 22:32:53    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:53    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:53    124s] 
[01/18 22:32:53    124s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:53    124s] OPERPROF:     Starting CMU at level 3, MEM:1972.1M, EPOCH TIME: 1705609973.052128
[01/18 22:32:53    124s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1972.1M, EPOCH TIME: 1705609973.053182
[01/18 22:32:53    124s] 
[01/18 22:32:53    124s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:32:53    124s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:1972.1M, EPOCH TIME: 1705609973.054550
[01/18 22:32:53    124s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1972.1M, EPOCH TIME: 1705609973.054656
[01/18 22:32:53    124s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1972.1M, EPOCH TIME: 1705609973.054742
[01/18 22:32:53    124s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1972.1MB).
[01/18 22:32:53    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:1972.1M, EPOCH TIME: 1705609973.057096
[01/18 22:32:53    124s] TotalInstCnt at PhyDesignMc Initialization: 9076
[01/18 22:32:53    124s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:04 mem=1972.1M
[01/18 22:32:53    124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1972.1M, EPOCH TIME: 1705609973.070919
[01/18 22:32:53    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:53    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:53    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:53    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:53    124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.030, MEM:1972.1M, EPOCH TIME: 1705609973.101340
[01/18 22:32:53    124s] TotalInstCnt at PhyDesignMc Destruction: 9076
[01/18 22:32:53    124s] *** Starting optimizing excluded clock nets MEM= 1972.1M) ***
[01/18 22:32:53    124s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1972.1M) ***
[01/18 22:32:53    124s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/18 22:32:53    124s] Begin: GigaOpt Route Type Constraints Refinement
[01/18 22:32:53    124s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:04.2/0:13:39.9 (0.2), mem = 1972.1M
[01/18 22:32:53    124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.1
[01/18 22:32:53    124s] ### Creating RouteCongInterface, started
[01/18 22:32:53    124s] ### Creating TopoMgr, started
[01/18 22:32:53    124s] ### Creating TopoMgr, finished
[01/18 22:32:53    124s] #optDebug: Start CG creation (mem=1972.1M)
[01/18 22:32:53    124s]  ...initializing CG  maxDriveDist 1248.131000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 124.813000 
[01/18 22:32:53    124s] (cpu=0:00:00.2, mem=2169.0M)
[01/18 22:32:53    124s]  ...processing cgPrt (cpu=0:00:00.2, mem=2169.0M)
[01/18 22:32:53    124s]  ...processing cgEgp (cpu=0:00:00.2, mem=2169.0M)
[01/18 22:32:53    124s]  ...processing cgPbk (cpu=0:00:00.2, mem=2169.0M)
[01/18 22:32:53    124s]  ...processing cgNrb(cpu=0:00:00.2, mem=2169.0M)
[01/18 22:32:53    124s]  ...processing cgObs (cpu=0:00:00.2, mem=2169.0M)
[01/18 22:32:53    124s]  ...processing cgCon (cpu=0:00:00.2, mem=2169.0M)
[01/18 22:32:53    124s]  ...processing cgPdm (cpu=0:00:00.2, mem=2169.0M)
[01/18 22:32:53    124s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2169.0M)
[01/18 22:32:53    124s] 
[01/18 22:32:53    124s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/18 22:32:53    124s] 
[01/18 22:32:53    124s] #optDebug: {0, 1.000}
[01/18 22:32:53    124s] ### Creating RouteCongInterface, finished
[01/18 22:32:53    124s] Updated routing constraints on 0 nets.
[01/18 22:32:53    124s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.1
[01/18 22:32:53    124s] Bottom Preferred Layer:
[01/18 22:32:53    124s]     None
[01/18 22:32:53    124s] Via Pillar Rule:
[01/18 22:32:53    124s]     None
[01/18 22:32:53    124s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:04.4/0:13:40.1 (0.2), mem = 2169.0M
[01/18 22:32:53    124s] 
[01/18 22:32:53    124s] =============================================================================================
[01/18 22:32:53    124s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.35-s114_1
[01/18 22:32:53    124s] =============================================================================================
[01/18 22:32:53    124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:32:53    124s] ---------------------------------------------------------------------------------------------
[01/18 22:32:53    124s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  94.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:32:53    124s] [ MISC                   ]          0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:32:53    124s] ---------------------------------------------------------------------------------------------
[01/18 22:32:53    124s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:32:53    124s] ---------------------------------------------------------------------------------------------
[01/18 22:32:53    124s] 
[01/18 22:32:53    124s] End: GigaOpt Route Type Constraints Refinement
[01/18 22:32:53    124s] The useful skew maximum allowed delay set by user is: 1
[01/18 22:32:53    124s] Deleting Lib Analyzer.
[01/18 22:32:53    124s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:04.8/0:13:40.5 (0.2), mem = 2076.0M
[01/18 22:32:53    124s] Info: 1 clock net  excluded from IPO operation.
[01/18 22:32:53    124s] ### Creating LA Mngr. totSessionCpu=0:02:05 mem=2076.0M
[01/18 22:32:53    124s] ### Creating LA Mngr, finished. totSessionCpu=0:02:05 mem=2076.0M
[01/18 22:32:53    124s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/18 22:32:53    124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.2
[01/18 22:32:53    124s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:32:53    124s] ### Creating PhyDesignMc. totSessionCpu=0:02:05 mem=2076.0M
[01/18 22:32:53    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:2076.0M, EPOCH TIME: 1705609973.793811
[01/18 22:32:53    124s] Processing tracks to init pin-track alignment.
[01/18 22:32:53    124s] z: 2, totalTracks: 1
[01/18 22:32:53    124s] z: 4, totalTracks: 1
[01/18 22:32:53    124s] z: 6, totalTracks: 1
[01/18 22:32:53    124s] z: 8, totalTracks: 1
[01/18 22:32:53    124s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:32:53    124s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2076.0M, EPOCH TIME: 1705609973.803922
[01/18 22:32:53    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:53    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:53    124s] 
[01/18 22:32:53    124s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:53    124s] OPERPROF:     Starting CMU at level 3, MEM:2076.0M, EPOCH TIME: 1705609973.837131
[01/18 22:32:53    124s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2076.0M, EPOCH TIME: 1705609973.838146
[01/18 22:32:53    124s] 
[01/18 22:32:53    124s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:32:53    124s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2076.0M, EPOCH TIME: 1705609973.839438
[01/18 22:32:53    124s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2076.0M, EPOCH TIME: 1705609973.839528
[01/18 22:32:53    124s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2076.0M, EPOCH TIME: 1705609973.839614
[01/18 22:32:53    124s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2076.0MB).
[01/18 22:32:53    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2076.0M, EPOCH TIME: 1705609973.841582
[01/18 22:32:53    125s] TotalInstCnt at PhyDesignMc Initialization: 9076
[01/18 22:32:53    125s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:05 mem=2076.0M
[01/18 22:32:53    125s] 
[01/18 22:32:53    125s] Footprint cell information for calculating maxBufDist
[01/18 22:32:53    125s] *info: There are 10 candidate Buffer cells
[01/18 22:32:53    125s] *info: There are 12 candidate Inverter cells
[01/18 22:32:53    125s] 
[01/18 22:32:54    125s] #optDebug: Start CG creation (mem=2076.0M)
[01/18 22:32:54    125s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/18 22:32:54    125s] (cpu=0:00:00.1, mem=2165.1M)
[01/18 22:32:54    125s]  ...processing cgPrt (cpu=0:00:00.1, mem=2165.1M)
[01/18 22:32:54    125s]  ...processing cgEgp (cpu=0:00:00.1, mem=2165.1M)
[01/18 22:32:54    125s]  ...processing cgPbk (cpu=0:00:00.1, mem=2165.1M)
[01/18 22:32:54    125s]  ...processing cgNrb(cpu=0:00:00.1, mem=2165.1M)
[01/18 22:32:54    125s]  ...processing cgObs (cpu=0:00:00.1, mem=2165.1M)
[01/18 22:32:54    125s]  ...processing cgCon (cpu=0:00:00.1, mem=2165.1M)
[01/18 22:32:54    125s]  ...processing cgPdm (cpu=0:00:00.1, mem=2165.1M)
[01/18 22:32:54    125s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2165.1M)
[01/18 22:32:54    125s] ### Creating RouteCongInterface, started
[01/18 22:32:54    125s] 
[01/18 22:32:54    125s] Creating Lib Analyzer ...
[01/18 22:32:54    125s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:32:54    125s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:32:54    125s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:32:54    125s] 
[01/18 22:32:54    125s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:32:54    126s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:06 mem=2181.1M
[01/18 22:32:54    126s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:06 mem=2181.1M
[01/18 22:32:54    126s] Creating Lib Analyzer, finished. 
[01/18 22:32:55    126s] 
[01/18 22:32:55    126s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/18 22:32:55    126s] 
[01/18 22:32:55    126s] #optDebug: {0, 1.000}
[01/18 22:32:55    126s] ### Creating RouteCongInterface, finished
[01/18 22:32:55    126s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:32:55    126s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2200.2M, EPOCH TIME: 1705609975.173669
[01/18 22:32:55    126s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2200.2M, EPOCH TIME: 1705609975.173943
[01/18 22:32:55    126s] 
[01/18 22:32:55    126s] Netlist preparation processing... 
[01/18 22:32:55    126s] Removed 0 instance
[01/18 22:32:55    126s] *info: Marking 0 isolation instances dont touch
[01/18 22:32:55    126s] *info: Marking 0 level shifter instances dont touch
[01/18 22:32:55    126s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2200.2M, EPOCH TIME: 1705609975.227735
[01/18 22:32:55    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9076).
[01/18 22:32:55    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:55    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:55    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:55    126s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.034, MEM:2095.2M, EPOCH TIME: 1705609975.261428
[01/18 22:32:55    126s] TotalInstCnt at PhyDesignMc Destruction: 9076
[01/18 22:32:55    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.2
[01/18 22:32:55    126s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:02:06.4/0:13:42.0 (0.2), mem = 2095.2M
[01/18 22:32:55    126s] 
[01/18 22:32:55    126s] =============================================================================================
[01/18 22:32:55    126s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.35-s114_1
[01/18 22:32:55    126s] =============================================================================================
[01/18 22:32:55    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:32:55    126s] ---------------------------------------------------------------------------------------------
[01/18 22:32:55    126s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  40.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:32:55    126s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:32:55    126s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:32:55    126s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:32:55    126s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.1 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:32:55    126s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (  30.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/18 22:32:55    126s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:32:55    126s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:32:55    126s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:32:55    126s] [ MISC                   ]          0:00:00.3  (  16.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 22:32:55    126s] ---------------------------------------------------------------------------------------------
[01/18 22:32:55    126s]  SimplifyNetlist #1 TOTAL           0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[01/18 22:32:55    126s] ---------------------------------------------------------------------------------------------
[01/18 22:32:55    126s] 
[01/18 22:32:55    126s] Deleting Lib Analyzer.
[01/18 22:32:55    126s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[01/18 22:32:55    126s] Info: 1 clock net  excluded from IPO operation.
[01/18 22:32:55    126s] ### Creating LA Mngr. totSessionCpu=0:02:06 mem=2095.2M
[01/18 22:32:55    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=2095.2M
[01/18 22:32:55    126s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/18 22:32:55    126s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:32:55    126s] ### Creating PhyDesignMc. totSessionCpu=0:02:06 mem=2152.4M
[01/18 22:32:55    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:2152.4M, EPOCH TIME: 1705609975.300435
[01/18 22:32:55    126s] Processing tracks to init pin-track alignment.
[01/18 22:32:55    126s] z: 2, totalTracks: 1
[01/18 22:32:55    126s] z: 4, totalTracks: 1
[01/18 22:32:55    126s] z: 6, totalTracks: 1
[01/18 22:32:55    126s] z: 8, totalTracks: 1
[01/18 22:32:55    126s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:32:55    126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2152.4M, EPOCH TIME: 1705609975.309994
[01/18 22:32:55    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:55    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:55    126s] 
[01/18 22:32:55    126s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:55    126s] OPERPROF:     Starting CMU at level 3, MEM:2152.4M, EPOCH TIME: 1705609975.342920
[01/18 22:32:55    126s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2152.4M, EPOCH TIME: 1705609975.343974
[01/18 22:32:55    126s] 
[01/18 22:32:55    126s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:32:55    126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2152.4M, EPOCH TIME: 1705609975.345271
[01/18 22:32:55    126s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2152.4M, EPOCH TIME: 1705609975.345360
[01/18 22:32:55    126s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2152.4M, EPOCH TIME: 1705609975.345426
[01/18 22:32:55    126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2152.4MB).
[01/18 22:32:55    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2152.4M, EPOCH TIME: 1705609975.347525
[01/18 22:32:55    126s] TotalInstCnt at PhyDesignMc Initialization: 9076
[01/18 22:32:55    126s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:07 mem=2152.4M
[01/18 22:32:55    126s] Begin: Area Reclaim Optimization
[01/18 22:32:55    126s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:06.5/0:13:42.2 (0.2), mem = 2152.4M
[01/18 22:32:55    126s] 
[01/18 22:32:55    126s] Creating Lib Analyzer ...
[01/18 22:32:55    126s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:32:55    126s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:32:55    126s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:32:55    126s] 
[01/18 22:32:55    126s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:32:56    127s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:07 mem=2152.4M
[01/18 22:32:56    127s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:07 mem=2152.4M
[01/18 22:32:56    127s] Creating Lib Analyzer, finished. 
[01/18 22:32:56    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.3
[01/18 22:32:56    127s] ### Creating RouteCongInterface, started
[01/18 22:32:56    127s] 
[01/18 22:32:56    127s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/18 22:32:56    127s] 
[01/18 22:32:56    127s] #optDebug: {0, 1.000}
[01/18 22:32:56    127s] ### Creating RouteCongInterface, finished
[01/18 22:32:56    127s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:32:56    127s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2152.4M, EPOCH TIME: 1705609976.210174
[01/18 22:32:56    127s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2152.4M, EPOCH TIME: 1705609976.210444
[01/18 22:32:56    127s] Reclaim Optimization WNS Slack -0.471  TNS Slack -6.811 Density 79.80
[01/18 22:32:56    127s] +---------+---------+--------+--------+------------+--------+
[01/18 22:32:56    127s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/18 22:32:56    127s] +---------+---------+--------+--------+------------+--------+
[01/18 22:32:56    127s] |   79.80%|        -|  -0.471|  -6.811|   0:00:00.0| 2152.4M|
[01/18 22:32:56    127s] Info: 1 clock net  excluded from IPO operation.
[01/18 22:32:56    128s] |   79.80%|        0|  -0.471|  -6.811|   0:00:00.0| 2178.0M|
[01/18 22:32:56    128s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:32:57    128s] |   79.80%|        0|  -0.471|  -6.811|   0:00:01.0| 2178.0M|
[01/18 22:32:59    130s] |   79.55%|      134|  -0.439|  -5.894|   0:00:02.0| 2192.5M|
[01/18 22:32:59    130s] |   79.55%|        1|  -0.439|  -5.894|   0:00:00.0| 2192.5M|
[01/18 22:32:59    130s] |   79.55%|        0|  -0.439|  -5.894|   0:00:00.0| 2192.5M|
[01/18 22:32:59    130s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:32:59    130s] +---------+---------+--------+--------+------------+--------+
[01/18 22:32:59    130s] Reclaim Optimization End WNS Slack -0.439  TNS Slack -5.894 Density 79.55
[01/18 22:32:59    130s] 
[01/18 22:32:59    130s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 135 **
[01/18 22:32:59    130s] --------------------------------------------------------------
[01/18 22:32:59    130s] |                                   | Total     | Sequential |
[01/18 22:32:59    130s] --------------------------------------------------------------
[01/18 22:32:59    130s] | Num insts resized                 |     135  |       2    |
[01/18 22:32:59    130s] | Num insts undone                  |       0  |       0    |
[01/18 22:32:59    130s] | Num insts Downsized               |     135  |       2    |
[01/18 22:32:59    130s] | Num insts Samesized               |       0  |       0    |
[01/18 22:32:59    130s] | Num insts Upsized                 |       0  |       0    |
[01/18 22:32:59    130s] | Num multiple commits+uncommits    |       0  |       -    |
[01/18 22:32:59    130s] --------------------------------------------------------------
[01/18 22:32:59    130s] Bottom Preferred Layer:
[01/18 22:32:59    130s]     None
[01/18 22:32:59    130s] Via Pillar Rule:
[01/18 22:32:59    130s]     None
[01/18 22:32:59    130s] 
[01/18 22:32:59    130s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/18 22:32:59    130s] End: Core Area Reclaim Optimization (cpu = 0:00:04.0) (real = 0:00:04.0) **
[01/18 22:32:59    130s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.3
[01/18 22:32:59    130s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:02:10.5/0:13:46.2 (0.2), mem = 2192.5M
[01/18 22:32:59    130s] 
[01/18 22:32:59    130s] =============================================================================================
[01/18 22:32:59    130s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.35-s114_1
[01/18 22:32:59    130s] =============================================================================================
[01/18 22:32:59    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:32:59    130s] ---------------------------------------------------------------------------------------------
[01/18 22:32:59    130s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:32:59    130s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  15.6 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:32:59    130s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:32:59    130s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:32:59    130s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.1
[01/18 22:32:59    130s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:32:59    130s] [ OptimizationStep       ]      1   0:00:00.2  (   4.5 % )     0:00:03.1 /  0:00:03.1    1.0
[01/18 22:32:59    130s] [ OptSingleIteration     ]      5   0:00:00.1  (   3.0 % )     0:00:02.9 /  0:00:02.9    1.0
[01/18 22:32:59    130s] [ OptGetWeight           ]    245   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[01/18 22:32:59    130s] [ OptEval                ]    245   0:00:01.0  (  26.3 % )     0:00:01.0 /  0:00:01.1    1.0
[01/18 22:32:59    130s] [ OptCommit              ]    245   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/18 22:32:59    130s] [ PostCommitDelayUpdate  ]    245   0:00:00.1  (   1.9 % )     0:00:01.2 /  0:00:01.2    1.0
[01/18 22:32:59    130s] [ IncrDelayCalc          ]    160   0:00:01.1  (  27.5 % )     0:00:01.1 /  0:00:01.1    1.1
[01/18 22:32:59    130s] [ IncrTimingUpdate       ]     29   0:00:00.5  (  13.2 % )     0:00:00.5 /  0:00:00.5    0.9
[01/18 22:32:59    130s] [ MISC                   ]          0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:32:59    130s] ---------------------------------------------------------------------------------------------
[01/18 22:32:59    130s]  AreaOpt #1 TOTAL                   0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[01/18 22:32:59    130s] ---------------------------------------------------------------------------------------------
[01/18 22:32:59    130s] 
[01/18 22:32:59    130s] Executing incremental physical updates
[01/18 22:32:59    130s] Executing incremental physical updates
[01/18 22:32:59    130s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2173.4M, EPOCH TIME: 1705609979.370600
[01/18 22:32:59    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9076).
[01/18 22:32:59    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:59    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:59    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:59    130s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.033, MEM:2110.4M, EPOCH TIME: 1705609979.403773
[01/18 22:32:59    130s] TotalInstCnt at PhyDesignMc Destruction: 9076
[01/18 22:32:59    130s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2110.41M, totSessionCpu=0:02:11).
[01/18 22:32:59    130s] Deleting Lib Analyzer.
[01/18 22:32:59    130s] Begin: GigaOpt high fanout net optimization
[01/18 22:32:59    130s] GigaOpt HFN: use maxLocalDensity 1.2
[01/18 22:32:59    130s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/18 22:32:59    130s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:10.7/0:13:46.4 (0.2), mem = 2110.4M
[01/18 22:32:59    130s] Info: 1 clock net  excluded from IPO operation.
[01/18 22:32:59    130s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.4
[01/18 22:32:59    130s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:32:59    130s] ### Creating PhyDesignMc. totSessionCpu=0:02:11 mem=2110.4M
[01/18 22:32:59    130s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:32:59    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:2110.4M, EPOCH TIME: 1705609979.651128
[01/18 22:32:59    130s] Processing tracks to init pin-track alignment.
[01/18 22:32:59    130s] z: 2, totalTracks: 1
[01/18 22:32:59    130s] z: 4, totalTracks: 1
[01/18 22:32:59    130s] z: 6, totalTracks: 1
[01/18 22:32:59    130s] z: 8, totalTracks: 1
[01/18 22:32:59    130s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:32:59    130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2110.4M, EPOCH TIME: 1705609979.660879
[01/18 22:32:59    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:59    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:32:59    130s] 
[01/18 22:32:59    130s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:32:59    130s] OPERPROF:     Starting CMU at level 3, MEM:2110.4M, EPOCH TIME: 1705609979.693541
[01/18 22:32:59    130s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2110.4M, EPOCH TIME: 1705609979.694700
[01/18 22:32:59    130s] 
[01/18 22:32:59    130s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:32:59    130s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2110.4M, EPOCH TIME: 1705609979.696006
[01/18 22:32:59    130s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2110.4M, EPOCH TIME: 1705609979.696096
[01/18 22:32:59    130s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2110.4M, EPOCH TIME: 1705609979.696166
[01/18 22:32:59    130s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2110.4MB).
[01/18 22:32:59    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2110.4M, EPOCH TIME: 1705609979.698385
[01/18 22:32:59    130s] TotalInstCnt at PhyDesignMc Initialization: 9076
[01/18 22:32:59    130s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:11 mem=2110.4M
[01/18 22:32:59    130s] ### Creating RouteCongInterface, started
[01/18 22:32:59    130s] 
[01/18 22:32:59    130s] Creating Lib Analyzer ...
[01/18 22:32:59    130s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:32:59    130s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:32:59    130s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:32:59    130s] 
[01/18 22:32:59    130s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:33:00    131s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:12 mem=2112.4M
[01/18 22:33:00    131s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:12 mem=2112.4M
[01/18 22:33:00    131s] Creating Lib Analyzer, finished. 
[01/18 22:33:00    131s] 
[01/18 22:33:00    131s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/18 22:33:00    131s] 
[01/18 22:33:00    131s] #optDebug: {0, 1.000}
[01/18 22:33:00    131s] ### Creating RouteCongInterface, finished
[01/18 22:33:00    131s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:33:00    131s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:33:00    131s] Total-nets :: 10072, Stn-nets :: 113, ratio :: 1.12192 %, Total-len 174926, Stn-len 0
[01/18 22:33:00    131s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2150.6M, EPOCH TIME: 1705609980.874217
[01/18 22:33:00    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:00    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:00    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:00    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:00    132s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:2112.6M, EPOCH TIME: 1705609980.905706
[01/18 22:33:00    132s] TotalInstCnt at PhyDesignMc Destruction: 9076
[01/18 22:33:00    132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.4
[01/18 22:33:00    132s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:02:12.0/0:13:47.7 (0.2), mem = 2112.6M
[01/18 22:33:00    132s] 
[01/18 22:33:00    132s] =============================================================================================
[01/18 22:33:00    132s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.35-s114_1
[01/18 22:33:00    132s] =============================================================================================
[01/18 22:33:00    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:33:00    132s] ---------------------------------------------------------------------------------------------
[01/18 22:33:00    132s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  54.1 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:33:00    132s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:33:00    132s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:33:00    132s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.7 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:33:00    132s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:33:00    132s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:33:00    132s] [ MISC                   ]          0:00:00.4  (  33.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:33:00    132s] ---------------------------------------------------------------------------------------------
[01/18 22:33:00    132s]  DrvOpt #1 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[01/18 22:33:00    132s] ---------------------------------------------------------------------------------------------
[01/18 22:33:00    132s] 
[01/18 22:33:00    132s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/18 22:33:00    132s] End: GigaOpt high fanout net optimization
[01/18 22:33:00    132s] Begin: GigaOpt DRV Optimization
[01/18 22:33:00    132s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/18 22:33:00    132s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:12.0/0:13:47.7 (0.2), mem = 2112.6M
[01/18 22:33:00    132s] Info: 1 clock net  excluded from IPO operation.
[01/18 22:33:00    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.5
[01/18 22:33:00    132s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:33:00    132s] ### Creating PhyDesignMc. totSessionCpu=0:02:12 mem=2112.6M
[01/18 22:33:00    132s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:33:00    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:2112.6M, EPOCH TIME: 1705609980.933966
[01/18 22:33:00    132s] Processing tracks to init pin-track alignment.
[01/18 22:33:00    132s] z: 2, totalTracks: 1
[01/18 22:33:00    132s] z: 4, totalTracks: 1
[01/18 22:33:00    132s] z: 6, totalTracks: 1
[01/18 22:33:00    132s] z: 8, totalTracks: 1
[01/18 22:33:00    132s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:33:00    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2112.6M, EPOCH TIME: 1705609980.943614
[01/18 22:33:00    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:00    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:00    132s] 
[01/18 22:33:00    132s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:33:00    132s] OPERPROF:     Starting CMU at level 3, MEM:2112.6M, EPOCH TIME: 1705609980.976726
[01/18 22:33:00    132s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2112.6M, EPOCH TIME: 1705609980.977829
[01/18 22:33:00    132s] 
[01/18 22:33:00    132s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:33:00    132s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2112.6M, EPOCH TIME: 1705609980.979128
[01/18 22:33:00    132s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2112.6M, EPOCH TIME: 1705609980.979225
[01/18 22:33:00    132s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2112.6M, EPOCH TIME: 1705609980.979292
[01/18 22:33:00    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2112.6MB).
[01/18 22:33:00    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:2112.6M, EPOCH TIME: 1705609980.981547
[01/18 22:33:01    132s] TotalInstCnt at PhyDesignMc Initialization: 9076
[01/18 22:33:01    132s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:12 mem=2112.6M
[01/18 22:33:01    132s] ### Creating RouteCongInterface, started
[01/18 22:33:01    132s] 
[01/18 22:33:01    132s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/18 22:33:01    132s] 
[01/18 22:33:01    132s] #optDebug: {0, 1.000}
[01/18 22:33:01    132s] ### Creating RouteCongInterface, finished
[01/18 22:33:01    132s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:33:01    132s] [GPS-DRV] Optimizer parameters ============================= 
[01/18 22:33:01    132s] [GPS-DRV] maxDensity (design): 0.95
[01/18 22:33:01    132s] [GPS-DRV] maxLocalDensity: 1.2
[01/18 22:33:01    132s] [GPS-DRV] All active and enabled setup views
[01/18 22:33:01    132s] [GPS-DRV]     default_emulate_view
[01/18 22:33:01    132s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:33:01    132s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:33:01    132s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/18 22:33:01    132s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/18 22:33:01    132s] [GPS-DRV] timing-driven DRV settings
[01/18 22:33:01    132s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/18 22:33:01    132s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2169.8M, EPOCH TIME: 1705609981.464652
[01/18 22:33:01    132s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2169.8M, EPOCH TIME: 1705609981.464871
[01/18 22:33:01    132s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:33:01    132s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/18 22:33:01    132s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:33:01    132s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/18 22:33:01    132s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:33:01    132s] Info: violation cost 5323.567383 (cap = 0.000000, tran = 5323.567383, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:33:01    132s] |   562|  3483|    -2.32|     0|     0|     0.00|     0|     0|     0|     0|    -0.44|    -5.89|       0|       0|       0| 79.55%|          |         |
[01/18 22:33:04    135s] Info: violation cost 449.602814 (cap = 0.000000, tran = 449.602814, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:33:04    135s] |    49|   738|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     1.88|     0.00|     334|       0|      78| 81.10%| 0:00:03.0|  2209.5M|
[01/18 22:33:04    135s] Info: violation cost 449.234070 (cap = 0.000000, tran = 449.234070, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:33:04    135s] |    46|   725|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     1.88|     0.00|       2|       0|       1| 81.11%| 0:00:00.0|  2209.5M|
[01/18 22:33:04    135s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s] ###############################################################################
[01/18 22:33:04    135s] #
[01/18 22:33:04    135s] #  Large fanout net report:  
[01/18 22:33:04    135s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/18 22:33:04    135s] #     - current density: 81.11
[01/18 22:33:04    135s] #
[01/18 22:33:04    135s] #  List of high fanout nets:
[01/18 22:33:04    135s] #        Net(1):  resetn: (fanouts = 80)
[01/18 22:33:04    135s] #
[01/18 22:33:04    135s] ###############################################################################
[01/18 22:33:04    135s] Bottom Preferred Layer:
[01/18 22:33:04    135s]     None
[01/18 22:33:04    135s] Via Pillar Rule:
[01/18 22:33:04    135s]     None
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s] =======================================================================
[01/18 22:33:04    135s]                 Reasons for remaining drv violations
[01/18 22:33:04    135s] =======================================================================
[01/18 22:33:04    135s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s] MultiBuffering failure reasons
[01/18 22:33:04    135s] ------------------------------------------------
[01/18 22:33:04    135s] *info:    46 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s] *** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2209.5M) ***
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s] Total-nets :: 10408, Stn-nets :: 113, ratio :: 1.0857 %, Total-len 174938, Stn-len 0
[01/18 22:33:04    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2190.4M, EPOCH TIME: 1705609984.223224
[01/18 22:33:04    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9412).
[01/18 22:33:04    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:04    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:04    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:04    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2120.4M, EPOCH TIME: 1705609984.259173
[01/18 22:33:04    135s] TotalInstCnt at PhyDesignMc Destruction: 9412
[01/18 22:33:04    135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.5
[01/18 22:33:04    135s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:03.4 (1.0), totSession cpu/real = 0:02:15.4/0:13:51.0 (0.2), mem = 2120.4M
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s] =============================================================================================
[01/18 22:33:04    135s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.35-s114_1
[01/18 22:33:04    135s] =============================================================================================
[01/18 22:33:04    135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:33:04    135s] ---------------------------------------------------------------------------------------------
[01/18 22:33:04    135s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:33:04    135s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:33:04    135s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:33:04    135s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[01/18 22:33:04    135s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.1
[01/18 22:33:04    135s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:33:04    135s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:02.6 /  0:00:02.6    1.0
[01/18 22:33:04    135s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:02.5 /  0:00:02.5    1.0
[01/18 22:33:04    135s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:33:04    135s] [ OptEval                ]      6   0:00:01.0  (  30.1 % )     0:00:01.0 /  0:00:01.0    1.0
[01/18 22:33:04    135s] [ OptCommit              ]      6   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:33:04    135s] [ PostCommitDelayUpdate  ]      6   0:00:00.1  (   2.0 % )     0:00:01.0 /  0:00:01.0    1.0
[01/18 22:33:04    135s] [ IncrDelayCalc          ]     65   0:00:00.9  (  26.9 % )     0:00:00.9 /  0:00:00.9    1.0
[01/18 22:33:04    135s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:33:04    135s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    1.1
[01/18 22:33:04    135s] [ IncrTimingUpdate       ]      6   0:00:00.4  (  11.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:33:04    135s] [ MISC                   ]          0:00:00.5  (  14.0 % )     0:00:00.5 /  0:00:00.4    1.0
[01/18 22:33:04    135s] ---------------------------------------------------------------------------------------------
[01/18 22:33:04    135s]  DrvOpt #2 TOTAL                    0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.3    1.0
[01/18 22:33:04    135s] ---------------------------------------------------------------------------------------------
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s] End: GigaOpt DRV Optimization
[01/18 22:33:04    135s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/18 22:33:04    135s] **optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1665.7M, totSessionCpu=0:02:15 **
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s] Active setup views:
[01/18 22:33:04    135s]  default_emulate_view
[01/18 22:33:04    135s]   Dominating endpoints: 0
[01/18 22:33:04    135s]   Dominating TNS: -0.000
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 22:33:04    135s] Deleting Lib Analyzer.
[01/18 22:33:04    135s] Begin: GigaOpt Global Optimization
[01/18 22:33:04    135s] *info: use new DP (enabled)
[01/18 22:33:04    135s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/18 22:33:04    135s] Info: 1 clock net  excluded from IPO operation.
[01/18 22:33:04    135s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:15.5/0:13:51.2 (0.2), mem = 2158.6M
[01/18 22:33:04    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.6
[01/18 22:33:04    135s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:33:04    135s] ### Creating PhyDesignMc. totSessionCpu=0:02:16 mem=2158.6M
[01/18 22:33:04    135s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:33:04    135s] OPERPROF: Starting DPlace-Init at level 1, MEM:2158.6M, EPOCH TIME: 1705609984.413226
[01/18 22:33:04    135s] Processing tracks to init pin-track alignment.
[01/18 22:33:04    135s] z: 2, totalTracks: 1
[01/18 22:33:04    135s] z: 4, totalTracks: 1
[01/18 22:33:04    135s] z: 6, totalTracks: 1
[01/18 22:33:04    135s] z: 8, totalTracks: 1
[01/18 22:33:04    135s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:33:04    135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2158.6M, EPOCH TIME: 1705609984.423692
[01/18 22:33:04    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:04    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:33:04    135s] OPERPROF:     Starting CMU at level 3, MEM:2158.6M, EPOCH TIME: 1705609984.459477
[01/18 22:33:04    135s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2158.6M, EPOCH TIME: 1705609984.460713
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:33:04    135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:2158.6M, EPOCH TIME: 1705609984.462073
[01/18 22:33:04    135s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2158.6M, EPOCH TIME: 1705609984.462173
[01/18 22:33:04    135s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2158.6M, EPOCH TIME: 1705609984.462244
[01/18 22:33:04    135s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2158.6MB).
[01/18 22:33:04    135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2158.6M, EPOCH TIME: 1705609984.464745
[01/18 22:33:04    135s] TotalInstCnt at PhyDesignMc Initialization: 9412
[01/18 22:33:04    135s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:16 mem=2158.6M
[01/18 22:33:04    135s] ### Creating RouteCongInterface, started
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s] Creating Lib Analyzer ...
[01/18 22:33:04    135s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:33:04    135s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:33:04    135s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:33:04    135s] 
[01/18 22:33:04    135s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:33:05    136s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:16 mem=2158.6M
[01/18 22:33:05    136s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:16 mem=2158.6M
[01/18 22:33:05    136s] Creating Lib Analyzer, finished. 
[01/18 22:33:05    136s] 
[01/18 22:33:05    136s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/18 22:33:05    136s] 
[01/18 22:33:05    136s] #optDebug: {0, 1.000}
[01/18 22:33:05    136s] ### Creating RouteCongInterface, finished
[01/18 22:33:05    136s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:33:05    136s] *info: 1 clock net excluded
[01/18 22:33:05    136s] *info: 66 no-driver nets excluded.
[01/18 22:33:05    136s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2177.7M, EPOCH TIME: 1705609985.592893
[01/18 22:33:05    136s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2177.7M, EPOCH TIME: 1705609985.593258
[01/18 22:33:05    136s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/18 22:33:05    136s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/18 22:33:05    136s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[01/18 22:33:05    136s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/18 22:33:05    136s] |   0.000|   0.000|   81.11%|   0:00:00.0| 2180.7M|default_emulate_view|       NA| NA                                          |
[01/18 22:33:05    136s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/18 22:33:05    136s] 
[01/18 22:33:05    136s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2180.7M) ***
[01/18 22:33:05    136s] 
[01/18 22:33:05    136s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2180.7M) ***
[01/18 22:33:05    136s] Bottom Preferred Layer:
[01/18 22:33:05    136s]     None
[01/18 22:33:05    136s] Via Pillar Rule:
[01/18 22:33:05    136s]     None
[01/18 22:33:05    136s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/18 22:33:05    136s] Total-nets :: 10408, Stn-nets :: 113, ratio :: 1.0857 %, Total-len 174938, Stn-len 0
[01/18 22:33:05    136s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2161.6M, EPOCH TIME: 1705609985.885894
[01/18 22:33:05    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9412).
[01/18 22:33:05    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:05    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:05    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:05    137s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:2121.6M, EPOCH TIME: 1705609985.924039
[01/18 22:33:05    137s] TotalInstCnt at PhyDesignMc Destruction: 9412
[01/18 22:33:05    137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.6
[01/18 22:33:05    137s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:02:17.0/0:13:52.7 (0.2), mem = 2121.6M
[01/18 22:33:05    137s] 
[01/18 22:33:05    137s] =============================================================================================
[01/18 22:33:05    137s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.35-s114_1
[01/18 22:33:05    137s] =============================================================================================
[01/18 22:33:05    137s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:33:05    137s] ---------------------------------------------------------------------------------------------
[01/18 22:33:05    137s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:33:05    137s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  44.9 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:33:05    137s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:33:05    137s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:33:05    137s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/18 22:33:05    137s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:33:05    137s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:33:05    137s] [ TransformInit          ]      1   0:00:00.3  (  21.6 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 22:33:05    137s] [ MISC                   ]          0:00:00.2  (  14.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:33:05    137s] ---------------------------------------------------------------------------------------------
[01/18 22:33:05    137s]  GlobalOpt #1 TOTAL                 0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[01/18 22:33:05    137s] ---------------------------------------------------------------------------------------------
[01/18 22:33:05    137s] 
[01/18 22:33:05    137s] End: GigaOpt Global Optimization
[01/18 22:33:05    137s] *** Timing Is met
[01/18 22:33:05    137s] *** Check timing (0:00:00.0)
[01/18 22:33:05    137s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 22:33:05    137s] Deleting Lib Analyzer.
[01/18 22:33:05    137s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/18 22:33:05    137s] Info: 1 clock net  excluded from IPO operation.
[01/18 22:33:05    137s] ### Creating LA Mngr. totSessionCpu=0:02:17 mem=2121.6M
[01/18 22:33:05    137s] ### Creating LA Mngr, finished. totSessionCpu=0:02:17 mem=2121.6M
[01/18 22:33:05    137s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/18 22:33:05    137s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:33:05    137s] ### Creating PhyDesignMc. totSessionCpu=0:02:17 mem=2178.8M
[01/18 22:33:05    137s] OPERPROF: Starting DPlace-Init at level 1, MEM:2178.8M, EPOCH TIME: 1705609985.981818
[01/18 22:33:05    137s] Processing tracks to init pin-track alignment.
[01/18 22:33:05    137s] z: 2, totalTracks: 1
[01/18 22:33:05    137s] z: 4, totalTracks: 1
[01/18 22:33:05    137s] z: 6, totalTracks: 1
[01/18 22:33:05    137s] z: 8, totalTracks: 1
[01/18 22:33:05    137s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:33:05    137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2178.8M, EPOCH TIME: 1705609985.992387
[01/18 22:33:05    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:05    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:06    137s] 
[01/18 22:33:06    137s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:33:06    137s] OPERPROF:     Starting CMU at level 3, MEM:2178.8M, EPOCH TIME: 1705609986.027983
[01/18 22:33:06    137s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2178.8M, EPOCH TIME: 1705609986.029190
[01/18 22:33:06    137s] 
[01/18 22:33:06    137s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:33:06    137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:2178.8M, EPOCH TIME: 1705609986.030692
[01/18 22:33:06    137s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2178.8M, EPOCH TIME: 1705609986.030812
[01/18 22:33:06    137s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2178.8M, EPOCH TIME: 1705609986.030899
[01/18 22:33:06    137s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2178.8MB).
[01/18 22:33:06    137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2178.8M, EPOCH TIME: 1705609986.033596
[01/18 22:33:06    137s] TotalInstCnt at PhyDesignMc Initialization: 9412
[01/18 22:33:06    137s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:17 mem=2178.8M
[01/18 22:33:06    137s] Begin: Area Reclaim Optimization
[01/18 22:33:06    137s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:17.2/0:13:52.9 (0.2), mem = 2178.8M
[01/18 22:33:06    137s] 
[01/18 22:33:06    137s] Creating Lib Analyzer ...
[01/18 22:33:06    137s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:33:06    137s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:33:06    137s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:33:06    137s] 
[01/18 22:33:06    137s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:33:06    137s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:18 mem=2180.8M
[01/18 22:33:06    137s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:18 mem=2180.8M
[01/18 22:33:06    137s] Creating Lib Analyzer, finished. 
[01/18 22:33:06    137s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.7
[01/18 22:33:06    137s] ### Creating RouteCongInterface, started
[01/18 22:33:06    137s] 
[01/18 22:33:06    137s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/18 22:33:06    137s] 
[01/18 22:33:06    137s] #optDebug: {0, 1.000}
[01/18 22:33:06    137s] ### Creating RouteCongInterface, finished
[01/18 22:33:06    137s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:33:06    138s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2180.8M, EPOCH TIME: 1705609986.913113
[01/18 22:33:06    138s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2180.8M, EPOCH TIME: 1705609986.913393
[01/18 22:33:07    138s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 81.11
[01/18 22:33:07    138s] +---------+---------+--------+--------+------------+--------+
[01/18 22:33:07    138s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/18 22:33:07    138s] +---------+---------+--------+--------+------------+--------+
[01/18 22:33:07    138s] |   81.11%|        -|   0.000|   0.000|   0:00:00.0| 2180.8M|
[01/18 22:33:07    138s] Info: 1 clock net  excluded from IPO operation.
[01/18 22:33:07    138s] |   81.11%|        0|   0.000|   0.000|   0:00:00.0| 2205.4M|
[01/18 22:33:07    138s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:33:07    138s] |   81.11%|        0|   0.000|   0.000|   0:00:00.0| 2205.4M|
[01/18 22:33:08    139s] |   81.10%|        4|   0.000|   0.000|   0:00:01.0| 2209.9M|
[01/18 22:33:09    140s] |   81.06%|       28|   0.000|   0.000|   0:00:01.0| 2209.9M|
[01/18 22:33:09    140s] |   81.06%|        0|   0.000|   0.000|   0:00:00.0| 2209.9M|
[01/18 22:33:09    140s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:33:09    140s] |   81.06%|        0|   0.000|   0.000|   0:00:00.0| 2209.9M|
[01/18 22:33:09    140s] +---------+---------+--------+--------+------------+--------+
[01/18 22:33:09    140s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 81.06
[01/18 22:33:09    140s] 
[01/18 22:33:09    140s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 0 Resize = 28 **
[01/18 22:33:09    140s] --------------------------------------------------------------
[01/18 22:33:09    140s] |                                   | Total     | Sequential |
[01/18 22:33:09    140s] --------------------------------------------------------------
[01/18 22:33:09    140s] | Num insts resized                 |      28  |       5    |
[01/18 22:33:09    140s] | Num insts undone                  |       0  |       0    |
[01/18 22:33:09    140s] | Num insts Downsized               |      28  |       5    |
[01/18 22:33:09    140s] | Num insts Samesized               |       0  |       0    |
[01/18 22:33:09    140s] | Num insts Upsized                 |       0  |       0    |
[01/18 22:33:09    140s] | Num multiple commits+uncommits    |       0  |       -    |
[01/18 22:33:09    140s] --------------------------------------------------------------
[01/18 22:33:09    140s] Bottom Preferred Layer:
[01/18 22:33:09    140s]     None
[01/18 22:33:09    140s] Via Pillar Rule:
[01/18 22:33:09    140s]     None
[01/18 22:33:09    140s] 
[01/18 22:33:09    140s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/18 22:33:09    140s] End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
[01/18 22:33:09    140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.7
[01/18 22:33:09    140s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:02:20.3/0:13:56.0 (0.2), mem = 2209.9M
[01/18 22:33:09    140s] 
[01/18 22:33:09    140s] =============================================================================================
[01/18 22:33:09    140s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.35-s114_1
[01/18 22:33:09    140s] =============================================================================================
[01/18 22:33:09    140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:33:09    140s] ---------------------------------------------------------------------------------------------
[01/18 22:33:09    140s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:33:09    140s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  19.8 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:33:09    140s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:33:09    140s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[01/18 22:33:09    140s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    1.1
[01/18 22:33:09    140s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:33:09    140s] [ OptimizationStep       ]      1   0:00:00.3  (   8.9 % )     0:00:02.2 /  0:00:02.2    1.0
[01/18 22:33:09    140s] [ OptSingleIteration     ]      6   0:00:00.1  (   3.4 % )     0:00:01.9 /  0:00:02.0    1.0
[01/18 22:33:09    140s] [ OptGetWeight           ]    199   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[01/18 22:33:09    140s] [ OptEval                ]    199   0:00:01.2  (  38.2 % )     0:00:01.2 /  0:00:01.1    0.9
[01/18 22:33:09    140s] [ OptCommit              ]    199   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.8
[01/18 22:33:09    140s] [ PostCommitDelayUpdate  ]    199   0:00:00.0  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:33:09    140s] [ IncrDelayCalc          ]     57   0:00:00.4  (  11.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:33:09    140s] [ IncrTimingUpdate       ]     17   0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    1.1
[01/18 22:33:09    140s] [ MISC                   ]          0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:33:09    140s] ---------------------------------------------------------------------------------------------
[01/18 22:33:09    140s]  AreaOpt #2 TOTAL                   0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[01/18 22:33:09    140s] ---------------------------------------------------------------------------------------------
[01/18 22:33:09    140s] 
[01/18 22:33:09    140s] Executing incremental physical updates
[01/18 22:33:09    140s] Executing incremental physical updates
[01/18 22:33:09    140s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2190.9M, EPOCH TIME: 1705609989.225733
[01/18 22:33:09    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9408).
[01/18 22:33:09    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:09    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:09    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:09    140s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.036, MEM:2124.9M, EPOCH TIME: 1705609989.261253
[01/18 22:33:09    140s] TotalInstCnt at PhyDesignMc Destruction: 9408
[01/18 22:33:09    140s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2124.87M, totSessionCpu=0:02:20).
[01/18 22:33:09    140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2124.9M, EPOCH TIME: 1705609989.402894
[01/18 22:33:09    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:09    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:09    140s] 
[01/18 22:33:09    140s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:33:09    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2124.9M, EPOCH TIME: 1705609989.436946
[01/18 22:33:09    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:09    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:09    140s] **INFO: Flow update: Design is easy to close.
[01/18 22:33:09    140s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:20.6/0:13:56.2 (0.2), mem = 2124.9M
[01/18 22:33:09    140s] 
[01/18 22:33:09    140s] *** Start incrementalPlace ***
[01/18 22:33:09    140s] User Input Parameters:
[01/18 22:33:09    140s] - Congestion Driven    : On
[01/18 22:33:09    140s] - Timing Driven        : On
[01/18 22:33:09    140s] - Area-Violation Based : On
[01/18 22:33:09    140s] - Start Rollback Level : -5
[01/18 22:33:09    140s] - Legalized            : On
[01/18 22:33:09    140s] - Window Based         : Off
[01/18 22:33:09    140s] - eDen incr mode       : Off
[01/18 22:33:09    140s] - Small incr mode      : Off
[01/18 22:33:09    140s] 
[01/18 22:33:09    140s] no activity file in design. spp won't run.
[01/18 22:33:09    140s] Effort level <high> specified for reg2reg path_group
[01/18 22:33:09    140s] No Views given, use default active views for adaptive view pruning
[01/18 22:33:09    140s] SKP will enable view:
[01/18 22:33:09    140s]   default_emulate_view
[01/18 22:33:09    140s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2126.9M, EPOCH TIME: 1705609989.682821
[01/18 22:33:09    140s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.006, MEM:2126.9M, EPOCH TIME: 1705609989.688997
[01/18 22:33:09    140s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2126.9M, EPOCH TIME: 1705609989.689150
[01/18 22:33:09    140s] Starting Early Global Route congestion estimation: mem = 2126.9M
[01/18 22:33:09    140s] (I)      ==================== Layers =====================
[01/18 22:33:09    140s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:33:09    140s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:33:09    140s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:33:09    140s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:33:09    140s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:33:09    140s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:33:09    140s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:33:09    140s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:33:09    140s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:33:09    140s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:33:09    140s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:33:09    140s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:33:09    140s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:33:09    140s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:33:09    140s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:33:09    140s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:33:09    140s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:33:09    140s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:33:09    140s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:33:09    140s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:33:09    140s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:33:09    140s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:33:09    140s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:33:09    140s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:33:09    140s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:33:09    140s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:33:09    140s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:33:09    140s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:33:09    140s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:33:09    140s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:33:09    140s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:33:09    140s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:33:09    140s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:33:09    140s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:33:09    140s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:33:09    140s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:33:09    140s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:33:09    140s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:33:09    140s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:33:09    140s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:33:09    140s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:33:09    140s] (I)      Started Import and model ( Curr Mem: 2126.87 MB )
[01/18 22:33:09    140s] (I)      Default pattern map key = picorv32_default.
[01/18 22:33:09    140s] (I)      == Non-default Options ==
[01/18 22:33:09    140s] (I)      Maximum routing layer                              : 11
[01/18 22:33:09    140s] (I)      Number of threads                                  : 1
[01/18 22:33:09    140s] (I)      Use non-blocking free Dbs wires                    : false
[01/18 22:33:09    140s] (I)      Method to set GCell size                           : row
[01/18 22:33:09    140s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:33:09    140s] (I)      Use row-based GCell size
[01/18 22:33:09    140s] (I)      Use row-based GCell align
[01/18 22:33:09    140s] (I)      layer 0 area = 80000
[01/18 22:33:09    140s] (I)      layer 1 area = 80000
[01/18 22:33:09    140s] (I)      layer 2 area = 80000
[01/18 22:33:09    140s] (I)      layer 3 area = 80000
[01/18 22:33:09    140s] (I)      layer 4 area = 80000
[01/18 22:33:09    140s] (I)      layer 5 area = 80000
[01/18 22:33:09    140s] (I)      layer 6 area = 80000
[01/18 22:33:09    140s] (I)      layer 7 area = 80000
[01/18 22:33:09    140s] (I)      layer 8 area = 80000
[01/18 22:33:09    140s] (I)      layer 9 area = 400000
[01/18 22:33:09    140s] (I)      layer 10 area = 400000
[01/18 22:33:09    140s] (I)      GCell unit size   : 3420
[01/18 22:33:09    140s] (I)      GCell multiplier  : 1
[01/18 22:33:09    140s] (I)      GCell row height  : 3420
[01/18 22:33:09    140s] (I)      Actual row height : 3420
[01/18 22:33:09    140s] (I)      GCell align ref   : 30000 30020
[01/18 22:33:09    140s] [NR-eGR] Track table information for default rule: 
[01/18 22:33:09    140s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:33:09    140s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:33:09    140s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:33:09    140s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:33:09    140s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:33:09    140s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:33:09    140s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:33:09    140s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:33:09    140s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:33:09    140s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:33:09    140s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:33:09    140s] (I)      ==================== Default via =====================
[01/18 22:33:09    140s] (I)      +----+------------------+----------------------------+
[01/18 22:33:09    140s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/18 22:33:09    140s] (I)      +----+------------------+----------------------------+
[01/18 22:33:09    140s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/18 22:33:09    140s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/18 22:33:09    140s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/18 22:33:09    140s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/18 22:33:09    140s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/18 22:33:09    140s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/18 22:33:09    140s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/18 22:33:09    140s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/18 22:33:09    140s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/18 22:33:09    140s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/18 22:33:09    140s] (I)      +----+------------------+----------------------------+
[01/18 22:33:09    140s] [NR-eGR] Read 3998 PG shapes
[01/18 22:33:09    140s] [NR-eGR] Read 0 clock shapes
[01/18 22:33:09    140s] [NR-eGR] Read 0 other shapes
[01/18 22:33:09    140s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:33:09    140s] [NR-eGR] #Instance Blockages : 0
[01/18 22:33:09    140s] [NR-eGR] #PG Blockages       : 3998
[01/18 22:33:09    140s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:33:09    140s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:33:09    140s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:33:09    140s] [NR-eGR] #Other Blockages    : 0
[01/18 22:33:09    140s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:33:09    140s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/18 22:33:09    140s] [NR-eGR] Read 10291 nets ( ignored 0 )
[01/18 22:33:09    140s] (I)      early_global_route_priority property id does not exist.
[01/18 22:33:09    140s] (I)      Read Num Blocks=3998  Num Prerouted Wires=0  Num CS=0
[01/18 22:33:09    140s] (I)      Layer 1 (V) : #blockages 464 : #preroutes 0
[01/18 22:33:09    140s] (I)      Layer 2 (H) : #blockages 464 : #preroutes 0
[01/18 22:33:09    140s] (I)      Layer 3 (V) : #blockages 464 : #preroutes 0
[01/18 22:33:09    140s] (I)      Layer 4 (H) : #blockages 464 : #preroutes 0
[01/18 22:33:09    140s] (I)      Layer 5 (V) : #blockages 464 : #preroutes 0
[01/18 22:33:09    140s] (I)      Layer 6 (H) : #blockages 464 : #preroutes 0
[01/18 22:33:09    140s] (I)      Layer 7 (V) : #blockages 464 : #preroutes 0
[01/18 22:33:09    140s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[01/18 22:33:09    140s] (I)      Layer 9 (V) : #blockages 256 : #preroutes 0
[01/18 22:33:09    140s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/18 22:33:09    140s] (I)      Number of ignored nets                =      0
[01/18 22:33:09    140s] (I)      Number of connected nets              =      0
[01/18 22:33:09    140s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/18 22:33:09    140s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/18 22:33:09    140s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:33:09    140s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:33:09    140s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:33:09    140s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:33:09    140s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:33:09    140s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:33:09    140s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:33:09    140s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/18 22:33:09    140s] (I)      Ndr track 0 does not exist
[01/18 22:33:09    140s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:33:09    140s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:33:09    140s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:33:09    140s] (I)      Site width          :   400  (dbu)
[01/18 22:33:09    140s] (I)      Row height          :  3420  (dbu)
[01/18 22:33:09    140s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:33:09    140s] (I)      GCell width         :  3420  (dbu)
[01/18 22:33:09    140s] (I)      GCell height        :  3420  (dbu)
[01/18 22:33:09    140s] (I)      Grid                :   133   132    11
[01/18 22:33:09    140s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:33:09    140s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/18 22:33:09    140s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/18 22:33:09    140s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:33:09    140s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:33:09    140s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:33:09    140s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/18 22:33:09    140s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:33:09    140s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/18 22:33:09    140s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:33:09    140s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:33:09    140s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:33:09    140s] (I)      --------------------------------------------------------
[01/18 22:33:09    140s] 
[01/18 22:33:09    140s] [NR-eGR] ============ Routing rule table ============
[01/18 22:33:09    140s] [NR-eGR] Rule id: 0  Nets: 10291
[01/18 22:33:09    140s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:33:09    140s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/18 22:33:09    140s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:33:09    140s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:33:09    140s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:33:09    140s] [NR-eGR] ========================================
[01/18 22:33:09    140s] [NR-eGR] 
[01/18 22:33:09    140s] (I)      =============== Blocked Tracks ===============
[01/18 22:33:09    140s] (I)      +-------+---------+----------+---------------+
[01/18 22:33:09    140s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:33:09    140s] (I)      +-------+---------+----------+---------------+
[01/18 22:33:09    140s] (I)      |     1 |       0 |        0 |         0.00% |
[01/18 22:33:09    140s] (I)      |     2 |  150876 |     7888 |         5.23% |
[01/18 22:33:09    140s] (I)      |     3 |  158669 |     1392 |         0.88% |
[01/18 22:33:09    140s] (I)      |     4 |  150876 |     7888 |         5.23% |
[01/18 22:33:09    140s] (I)      |     5 |  158669 |     1392 |         0.88% |
[01/18 22:33:09    140s] (I)      |     6 |  150876 |     7888 |         5.23% |
[01/18 22:33:09    140s] (I)      |     7 |  158669 |     1392 |         0.88% |
[01/18 22:33:09    140s] (I)      |     8 |  150876 |     7888 |         5.23% |
[01/18 22:33:09    140s] (I)      |     9 |  158669 |     2784 |         1.75% |
[01/18 22:33:09    140s] (I)      |    10 |   60192 |     4318 |         7.17% |
[01/18 22:33:09    140s] (I)      |    11 |   63441 |    11132 |        17.55% |
[01/18 22:33:09    140s] (I)      +-------+---------+----------+---------------+
[01/18 22:33:09    140s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2136.82 MB )
[01/18 22:33:09    140s] (I)      Reset routing kernel
[01/18 22:33:09    140s] (I)      Started Global Routing ( Curr Mem: 2136.82 MB )
[01/18 22:33:09    140s] (I)      totalPins=37396  totalGlobalPin=35547 (95.06%)
[01/18 22:33:09    140s] (I)      total 2D Cap : 1331457 = (681341 H, 650116 V)
[01/18 22:33:09    140s] [NR-eGR] Layer group 1: route 10291 net(s) in layer range [2, 11]
[01/18 22:33:09    140s] (I)      
[01/18 22:33:09    140s] (I)      ============  Phase 1a Route ============
[01/18 22:33:09    140s] (I)      Usage: 96148 = (45388 H, 50760 V) = (6.66% H, 7.81% V) = (7.761e+04um H, 8.680e+04um V)
[01/18 22:33:09    140s] (I)      
[01/18 22:33:09    140s] (I)      ============  Phase 1b Route ============
[01/18 22:33:09    140s] (I)      Usage: 96148 = (45388 H, 50760 V) = (6.66% H, 7.81% V) = (7.761e+04um H, 8.680e+04um V)
[01/18 22:33:09    140s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.644131e+05um
[01/18 22:33:09    140s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/18 22:33:09    140s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/18 22:33:09    140s] (I)      
[01/18 22:33:09    140s] (I)      ============  Phase 1c Route ============
[01/18 22:33:09    140s] (I)      Usage: 96148 = (45388 H, 50760 V) = (6.66% H, 7.81% V) = (7.761e+04um H, 8.680e+04um V)
[01/18 22:33:09    140s] (I)      
[01/18 22:33:09    140s] (I)      ============  Phase 1d Route ============
[01/18 22:33:09    140s] (I)      Usage: 96148 = (45388 H, 50760 V) = (6.66% H, 7.81% V) = (7.761e+04um H, 8.680e+04um V)
[01/18 22:33:09    140s] (I)      
[01/18 22:33:09    140s] (I)      ============  Phase 1e Route ============
[01/18 22:33:09    140s] (I)      Usage: 96148 = (45388 H, 50760 V) = (6.66% H, 7.81% V) = (7.761e+04um H, 8.680e+04um V)
[01/18 22:33:09    140s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.644131e+05um
[01/18 22:33:09    140s] (I)      
[01/18 22:33:09    140s] (I)      ============  Phase 1l Route ============
[01/18 22:33:09    141s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/18 22:33:09    141s] (I)      Layer  2:     147603     43818        21           0      148967    ( 0.00%) 
[01/18 22:33:09    141s] (I)      Layer  3:     156368     39456         4           0      156816    ( 0.00%) 
[01/18 22:33:09    141s] (I)      Layer  4:     147603     19868         0           0      148967    ( 0.00%) 
[01/18 22:33:09    141s] (I)      Layer  5:     156368      8452         0           0      156816    ( 0.00%) 
[01/18 22:33:09    141s] (I)      Layer  6:     147603      2316         0           0      148967    ( 0.00%) 
[01/18 22:33:09    141s] (I)      Layer  7:     156368        77         0           0      156816    ( 0.00%) 
[01/18 22:33:09    141s] (I)      Layer  8:     147603         0         0           0      148967    ( 0.00%) 
[01/18 22:33:09    141s] (I)      Layer  9:     155468         0         0           0      156816    ( 0.00%) 
[01/18 22:33:09    141s] (I)      Layer 10:      55442         0         0        3447       56139    ( 5.79%) 
[01/18 22:33:09    141s] (I)      Layer 11:      51883         0         0        8230       54497    (13.12%) 
[01/18 22:33:09    141s] (I)      Total:       1322309    113987        25       11676     1333763    ( 0.87%) 
[01/18 22:33:09    141s] (I)      
[01/18 22:33:09    141s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/18 22:33:09    141s] [NR-eGR]                        OverCon            
[01/18 22:33:09    141s] [NR-eGR]                         #Gcell     %Gcell
[01/18 22:33:09    141s] [NR-eGR]        Layer             (1-2)    OverCon
[01/18 22:33:09    141s] [NR-eGR] ----------------------------------------------
[01/18 22:33:09    141s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/18 22:33:09    141s] [NR-eGR]  Metal2 ( 2)        20( 0.11%)   ( 0.11%) 
[01/18 22:33:09    141s] [NR-eGR]  Metal3 ( 3)         4( 0.02%)   ( 0.02%) 
[01/18 22:33:09    141s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/18 22:33:09    141s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/18 22:33:09    141s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/18 22:33:09    141s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/18 22:33:09    141s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/18 22:33:09    141s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/18 22:33:09    141s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/18 22:33:09    141s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/18 22:33:09    141s] [NR-eGR] ----------------------------------------------
[01/18 22:33:09    141s] [NR-eGR]        Total        24( 0.01%)   ( 0.01%) 
[01/18 22:33:09    141s] [NR-eGR] 
[01/18 22:33:09    141s] (I)      Finished Global Routing ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2136.82 MB )
[01/18 22:33:09    141s] (I)      total 2D Cap : 1332398 = (681580 H, 650818 V)
[01/18 22:33:10    141s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:33:10    141s] Early Global Route congestion estimation runtime: 0.31 seconds, mem = 2136.8M
[01/18 22:33:10    141s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.310, REAL:0.311, MEM:2136.8M, EPOCH TIME: 1705609990.000514
[01/18 22:33:10    141s] OPERPROF: Starting HotSpotCal at level 1, MEM:2136.8M, EPOCH TIME: 1705609990.000619
[01/18 22:33:10    141s] [hotspot] +------------+---------------+---------------+
[01/18 22:33:10    141s] [hotspot] |            |   max hotspot | total hotspot |
[01/18 22:33:10    141s] [hotspot] +------------+---------------+---------------+
[01/18 22:33:10    141s] [hotspot] | normalized |          0.00 |          0.00 |
[01/18 22:33:10    141s] [hotspot] +------------+---------------+---------------+
[01/18 22:33:10    141s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/18 22:33:10    141s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/18 22:33:10    141s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2136.8M, EPOCH TIME: 1705609990.002853
[01/18 22:33:10    141s] 
[01/18 22:33:10    141s] === incrementalPlace Internal Loop 1 ===
[01/18 22:33:10    141s] clkAW=0 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/18 22:33:10    141s] OPERPROF: Starting IPInitSPData at level 1, MEM:2136.8M, EPOCH TIME: 1705609990.003837
[01/18 22:33:10    141s] Processing tracks to init pin-track alignment.
[01/18 22:33:10    141s] z: 2, totalTracks: 1
[01/18 22:33:10    141s] z: 4, totalTracks: 1
[01/18 22:33:10    141s] z: 6, totalTracks: 1
[01/18 22:33:10    141s] z: 8, totalTracks: 1
[01/18 22:33:10    141s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:33:10    141s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2136.8M, EPOCH TIME: 1705609990.014102
[01/18 22:33:10    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:10    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:33:10    141s] 
[01/18 22:33:10    141s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:33:10    141s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2136.8M, EPOCH TIME: 1705609990.048154
[01/18 22:33:10    141s] OPERPROF:   Starting post-place ADS at level 2, MEM:2136.8M, EPOCH TIME: 1705609990.048304
[01/18 22:33:10    141s] ADSU 0.811 -> 0.811. site 114195.000 -> 114195.000. GS 13.680
[01/18 22:33:10    141s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.020, REAL:0.027, MEM:2136.8M, EPOCH TIME: 1705609990.075033
[01/18 22:33:10    141s] OPERPROF:   Starting spMPad at level 2, MEM:2133.8M, EPOCH TIME: 1705609990.075715
[01/18 22:33:10    141s] OPERPROF:     Starting spContextMPad at level 3, MEM:2133.8M, EPOCH TIME: 1705609990.076525
[01/18 22:33:10    141s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2133.8M, EPOCH TIME: 1705609990.076629
[01/18 22:33:10    141s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.004, MEM:2133.8M, EPOCH TIME: 1705609990.079232
[01/18 22:33:10    141s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2133.8M, EPOCH TIME: 1705609990.082572
[01/18 22:33:10    141s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2133.8M, EPOCH TIME: 1705609990.083021
[01/18 22:33:10    141s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2133.8M, EPOCH TIME: 1705609990.083932
[01/18 22:33:10    141s] no activity file in design. spp won't run.
[01/18 22:33:10    141s] [spp] 0
[01/18 22:33:10    141s] [adp] 0:1:1:3
[01/18 22:33:10    141s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.003, MEM:2133.8M, EPOCH TIME: 1705609990.086448
[01/18 22:33:10    141s] SP #FI/SF FL/PI 0/0 9408/0
[01/18 22:33:10    141s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.090, REAL:0.084, MEM:2133.8M, EPOCH TIME: 1705609990.088197
[01/18 22:33:10    141s] PP off. flexM 0
[01/18 22:33:10    141s] OPERPROF: Starting CDPad at level 1, MEM:2134.8M, EPOCH TIME: 1705609990.096101
[01/18 22:33:10    141s] 3DP is on.
[01/18 22:33:10    141s] 3DP OF M2 0.001, M4 0.000. Diff 0, Offset 0
[01/18 22:33:10    141s] design sh 0.111. rd 0.200
[01/18 22:33:10    141s] design sh 0.111. rd 0.200
[01/18 22:33:10    141s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/18 22:33:10    141s] design sh 0.110. rd 0.200
[01/18 22:33:10    141s] CDPadU 0.960 -> 0.859. R=0.810, N=9408, GS=1.710
[01/18 22:33:10    141s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.101, MEM:2140.8M, EPOCH TIME: 1705609990.197301
[01/18 22:33:10    141s] OPERPROF: Starting InitSKP at level 1, MEM:2140.8M, EPOCH TIME: 1705609990.197480
[01/18 22:33:10    141s] no activity file in design. spp won't run.
[01/18 22:33:10    141s] no activity file in design. spp won't run.
[01/18 22:33:11    142s] *** Finished SKP initialization (cpu=0:00:01.2, real=0:00:01.0)***
[01/18 22:33:11    142s] OPERPROF: Finished InitSKP at level 1, CPU:1.170, REAL:1.169, MEM:2146.2M, EPOCH TIME: 1705609991.366680
[01/18 22:33:11    142s] NP #FI/FS/SF FL/PI: 0/0/0 9408/0
[01/18 22:33:11    142s] no activity file in design. spp won't run.
[01/18 22:33:11    142s] 
[01/18 22:33:11    142s] AB Est...
[01/18 22:33:11    142s] OPERPROF: Starting npPlace at level 1, MEM:2151.5M, EPOCH TIME: 1705609991.420733
[01/18 22:33:11    142s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.032, MEM:2176.7M, EPOCH TIME: 1705609991.452809
[01/18 22:33:11    142s] Iteration  4: Skipped, with CDP Off
[01/18 22:33:11    142s] 
[01/18 22:33:11    142s] AB Est...
[01/18 22:33:11    142s] OPERPROF: Starting npPlace at level 1, MEM:2176.7M, EPOCH TIME: 1705609991.486085
[01/18 22:33:11    142s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.025, MEM:2176.7M, EPOCH TIME: 1705609991.510851
[01/18 22:33:11    142s] Iteration  5: Skipped, with CDP Off
[01/18 22:33:11    142s] OPERPROF: Starting npPlace at level 1, MEM:2176.7M, EPOCH TIME: 1705609991.618397
[01/18 22:33:11    142s] Starting Early Global Route supply map. mem = 2190.5M
[01/18 22:33:11    142s] (I)      ==================== Layers =====================
[01/18 22:33:11    142s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:33:11    142s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:33:11    142s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:33:11    142s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:33:11    142s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:33:11    142s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:33:11    142s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:33:11    142s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:33:11    142s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:33:11    142s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:33:11    142s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:33:11    142s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:33:11    142s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:33:11    142s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:33:11    142s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:33:11    142s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:33:11    142s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:33:11    142s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:33:11    142s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:33:11    142s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:33:11    142s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:33:11    142s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:33:11    142s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:33:11    142s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:33:11    142s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:33:11    142s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:33:11    142s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:33:11    142s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:33:11    142s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:33:11    142s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:33:11    142s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:33:11    142s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:33:11    142s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:33:11    142s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:33:11    142s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:33:11    142s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:33:11    142s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:33:11    142s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:33:11    142s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:33:11    142s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:33:11    142s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:33:11    142s] Finished Early Global Route supply map. mem = 2192.5M
[01/18 22:33:17    149s] Iteration  6: Total net bbox = 1.382e+05 (6.47e+04 7.35e+04)
[01/18 22:33:17    149s]               Est.  stn bbox = 1.850e+05 (8.17e+04 1.03e+05)
[01/18 22:33:17    149s]               cpu = 0:00:06.4 real = 0:00:06.0 mem = 2192.0M
[01/18 22:33:17    149s] OPERPROF: Finished npPlace at level 1, CPU:6.380, REAL:6.350, MEM:2192.0M, EPOCH TIME: 1705609997.968258
[01/18 22:33:18    149s] no activity file in design. spp won't run.
[01/18 22:33:18    149s] NP #FI/FS/SF FL/PI: 0/0/0 9408/0
[01/18 22:33:18    149s] no activity file in design. spp won't run.
[01/18 22:33:18    149s] OPERPROF: Starting npPlace at level 1, MEM:2192.0M, EPOCH TIME: 1705609998.111998
[01/18 22:33:30    161s] Iteration  7: Total net bbox = 1.410e+05 (6.72e+04 7.38e+04)
[01/18 22:33:30    161s]               Est.  stn bbox = 1.876e+05 (8.41e+04 1.04e+05)
[01/18 22:33:30    161s]               cpu = 0:00:12.6 real = 0:00:12.0 mem = 2184.0M
[01/18 22:33:30    161s] OPERPROF: Finished npPlace at level 1, CPU:12.590, REAL:12.553, MEM:2184.0M, EPOCH TIME: 1705610010.664977
[01/18 22:33:30    161s] Legalizing MH Cells... 0 / 0 (level 5)
[01/18 22:33:30    161s] No instances found in the vector
[01/18 22:33:30    161s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2184.0M, DRC: 0)
[01/18 22:33:30    161s] 0 (out of 0) MH cells were successfully legalized.
[01/18 22:33:30    161s] no activity file in design. spp won't run.
[01/18 22:33:30    161s] NP #FI/FS/SF FL/PI: 0/0/0 9408/0
[01/18 22:33:30    161s] no activity file in design. spp won't run.
[01/18 22:33:30    161s] OPERPROF: Starting npPlace at level 1, MEM:2184.0M, EPOCH TIME: 1705610010.810944
[01/18 22:33:45    177s] Iteration  8: Total net bbox = 1.401e+05 (6.68e+04 7.32e+04)
[01/18 22:33:45    177s]               Est.  stn bbox = 1.865e+05 (8.36e+04 1.03e+05)
[01/18 22:33:45    177s]               cpu = 0:00:15.0 real = 0:00:15.0 mem = 2180.0M
[01/18 22:33:45    177s] OPERPROF: Finished npPlace at level 1, CPU:15.050, REAL:14.995, MEM:2180.0M, EPOCH TIME: 1705610025.806415
[01/18 22:33:45    177s] Legalizing MH Cells... 0 / 0 (level 6)
[01/18 22:33:45    177s] No instances found in the vector
[01/18 22:33:45    177s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2180.0M, DRC: 0)
[01/18 22:33:45    177s] 0 (out of 0) MH cells were successfully legalized.
[01/18 22:33:45    177s] no activity file in design. spp won't run.
[01/18 22:33:45    177s] NP #FI/FS/SF FL/PI: 0/0/0 9408/0
[01/18 22:33:45    177s] no activity file in design. spp won't run.
[01/18 22:33:45    177s] OPERPROF: Starting npPlace at level 1, MEM:2180.0M, EPOCH TIME: 1705610025.958038
[01/18 22:34:24    215s] Iteration  9: Total net bbox = 1.430e+05 (6.81e+04 7.49e+04)
[01/18 22:34:24    215s]               Est.  stn bbox = 1.891e+05 (8.49e+04 1.04e+05)
[01/18 22:34:24    215s]               cpu = 0:00:38.2 real = 0:00:39.0 mem = 2200.0M
[01/18 22:34:24    215s] OPERPROF: Finished npPlace at level 1, CPU:38.170, REAL:38.111, MEM:2200.0M, EPOCH TIME: 1705610064.069474
[01/18 22:34:24    215s] Legalizing MH Cells... 0 / 0 (level 7)
[01/18 22:34:24    215s] No instances found in the vector
[01/18 22:34:24    215s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2200.0M, DRC: 0)
[01/18 22:34:24    215s] 0 (out of 0) MH cells were successfully legalized.
[01/18 22:34:24    215s] no activity file in design. spp won't run.
[01/18 22:34:24    215s] NP #FI/FS/SF FL/PI: 0/0/0 9408/0
[01/18 22:34:24    215s] no activity file in design. spp won't run.
[01/18 22:34:24    215s] OPERPROF: Starting npPlace at level 1, MEM:2200.0M, EPOCH TIME: 1705610064.248016
[01/18 22:34:24    215s] GP RA stats: MHOnly 0 nrInst 9408 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/18 22:34:27    218s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2200.0M, EPOCH TIME: 1705610067.667766
[01/18 22:34:27    218s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2200.0M, EPOCH TIME: 1705610067.667997
[01/18 22:34:27    218s] Iteration 10: Total net bbox = 1.364e+05 (6.18e+04 7.46e+04)
[01/18 22:34:27    218s]               Est.  stn bbox = 1.806e+05 (7.67e+04 1.04e+05)
[01/18 22:34:27    218s]               cpu = 0:00:03.4 real = 0:00:03.0 mem = 2200.0M
[01/18 22:34:27    218s] OPERPROF: Finished npPlace at level 1, CPU:3.440, REAL:3.423, MEM:2200.0M, EPOCH TIME: 1705610067.671090
[01/18 22:34:27    218s] Legalizing MH Cells... 0 / 0 (level 8)
[01/18 22:34:27    218s] No instances found in the vector
[01/18 22:34:27    218s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2200.0M, DRC: 0)
[01/18 22:34:27    218s] 0 (out of 0) MH cells were successfully legalized.
[01/18 22:34:27    218s] Move report: Timing Driven Placement moves 9408 insts, mean move: 5.66 um, max move: 72.38 um 
[01/18 22:34:27    218s] 	Max move on inst (FE_OFC18_decoded_imm_13): (120.80, 78.28) --> (113.39, 143.25)
[01/18 22:34:27    219s] no activity file in design. spp won't run.
[01/18 22:34:27    219s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2200.0M, EPOCH TIME: 1705610067.716964
[01/18 22:34:27    219s] Saved padding area to DB
[01/18 22:34:27    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:27    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:27    219s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2200.0M, EPOCH TIME: 1705610067.719975
[01/18 22:34:27    219s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2200.0M, EPOCH TIME: 1705610067.720306
[01/18 22:34:27    219s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.005, MEM:2200.0M, EPOCH TIME: 1705610067.721757
[01/18 22:34:27    219s] 
[01/18 22:34:27    219s] Finished Incremental Placement (cpu=0:01:18, real=0:01:17, mem=2200.0M)
[01/18 22:34:27    219s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/18 22:34:27    219s] Type 'man IMPSP-9025' for more detail.
[01/18 22:34:27    219s] CongRepair sets shifter mode to gplace
[01/18 22:34:27    219s] TDRefine: refinePlace mode is spiral
[01/18 22:34:27    219s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2200.0M, EPOCH TIME: 1705610067.724335
[01/18 22:34:27    219s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2200.0M, EPOCH TIME: 1705610067.724432
[01/18 22:34:27    219s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2200.0M, EPOCH TIME: 1705610067.724563
[01/18 22:34:27    219s] Processing tracks to init pin-track alignment.
[01/18 22:34:27    219s] z: 2, totalTracks: 1
[01/18 22:34:27    219s] z: 4, totalTracks: 1
[01/18 22:34:27    219s] z: 6, totalTracks: 1
[01/18 22:34:27    219s] z: 8, totalTracks: 1
[01/18 22:34:27    219s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:34:27    219s] All LLGs are deleted
[01/18 22:34:27    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:27    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:27    219s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2200.0M, EPOCH TIME: 1705610067.732153
[01/18 22:34:27    219s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2200.0M, EPOCH TIME: 1705610067.732460
[01/18 22:34:27    219s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2200.0M, EPOCH TIME: 1705610067.734872
[01/18 22:34:27    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:27    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:27    219s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2200.0M, EPOCH TIME: 1705610067.736675
[01/18 22:34:27    219s] Max number of tech site patterns supported in site array is 256.
[01/18 22:34:27    219s] Core basic site is CoreSite
[01/18 22:34:27    219s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2200.0M, EPOCH TIME: 1705610067.764655
[01/18 22:34:27    219s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 22:34:27    219s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/18 22:34:27    219s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.002, MEM:2200.0M, EPOCH TIME: 1705610067.766583
[01/18 22:34:27    219s] Fast DP-INIT is on for default
[01/18 22:34:27    219s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 22:34:27    219s] Atter site array init, number of instance map data is 0.
[01/18 22:34:27    219s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.034, MEM:2200.0M, EPOCH TIME: 1705610067.770368
[01/18 22:34:27    219s] 
[01/18 22:34:27    219s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:27    219s] OPERPROF:         Starting CMU at level 5, MEM:2200.0M, EPOCH TIME: 1705610067.772338
[01/18 22:34:27    219s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2200.0M, EPOCH TIME: 1705610067.773352
[01/18 22:34:27    219s] 
[01/18 22:34:27    219s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:34:27    219s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.040, MEM:2200.0M, EPOCH TIME: 1705610067.774690
[01/18 22:34:27    219s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2200.0M, EPOCH TIME: 1705610067.774780
[01/18 22:34:27    219s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2200.0M, EPOCH TIME: 1705610067.774848
[01/18 22:34:27    219s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2200.0MB).
[01/18 22:34:27    219s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.052, MEM:2200.0M, EPOCH TIME: 1705610067.776736
[01/18 22:34:27    219s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.052, MEM:2200.0M, EPOCH TIME: 1705610067.776795
[01/18 22:34:27    219s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.2
[01/18 22:34:27    219s] OPERPROF:   Starting RefinePlace at level 2, MEM:2200.0M, EPOCH TIME: 1705610067.776869
[01/18 22:34:27    219s] *** Starting refinePlace (0:03:39 mem=2200.0M) ***
[01/18 22:34:27    219s] Total net bbox length = 2.028e+05 (1.019e+05 1.009e+05) (ext = 6.318e+04)
[01/18 22:34:27    219s] 
[01/18 22:34:27    219s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:27    219s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:34:27    219s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:27    219s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:27    219s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2200.0M, EPOCH TIME: 1705610067.793756
[01/18 22:34:27    219s] Starting refinePlace ...
[01/18 22:34:27    219s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:27    219s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:27    219s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2200.0M, EPOCH TIME: 1705610067.819054
[01/18 22:34:27    219s] DDP initSite1 nrRow 115 nrJob 115
[01/18 22:34:27    219s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2200.0M, EPOCH TIME: 1705610067.819196
[01/18 22:34:27    219s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2200.0M, EPOCH TIME: 1705610067.819380
[01/18 22:34:27    219s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2200.0M, EPOCH TIME: 1705610067.819443
[01/18 22:34:27    219s] DDP markSite nrRow 115 nrJob 115
[01/18 22:34:27    219s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2200.0M, EPOCH TIME: 1705610067.819858
[01/18 22:34:27    219s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2200.0M, EPOCH TIME: 1705610067.819935
[01/18 22:34:27    219s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/18 22:34:27    219s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2200.0M, EPOCH TIME: 1705610067.825862
[01/18 22:34:27    219s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2200.0M, EPOCH TIME: 1705610067.825952
[01/18 22:34:27    219s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.002, MEM:2200.0M, EPOCH TIME: 1705610067.827960
[01/18 22:34:27    219s] ** Cut row section cpu time 0:00:00.0.
[01/18 22:34:27    219s]  ** Cut row section real time 0:00:00.0.
[01/18 22:34:27    219s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.002, MEM:2200.0M, EPOCH TIME: 1705610067.828071
[01/18 22:34:27    219s]   Spread Effort: high, pre-route mode, useDDP on.
[01/18 22:34:27    219s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2200.0MB) @(0:03:39 - 0:03:39).
[01/18 22:34:27    219s] Move report: preRPlace moves 9101 insts, mean move: 0.35 um, max move: 5.74 um 
[01/18 22:34:27    219s] 	Max move on inst (cpuregs_reg[28][9]): (86.37, 196.27) --> (90.40, 194.56)
[01/18 22:34:27    219s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/18 22:34:27    219s] wireLenOptFixPriorityInst 0 inst fixed
[01/18 22:34:27    219s] Placement tweakage begins.
[01/18 22:34:28    219s] wire length = 1.728e+05
[01/18 22:34:28    219s] wire length = 1.722e+05
[01/18 22:34:28    219s] Placement tweakage ends.
[01/18 22:34:28    219s] Move report: tweak moves 2003 insts, mean move: 1.84 um, max move: 16.80 um 
[01/18 22:34:28    219s] 	Max move on inst (reg_op1_reg[27]): (83.00, 93.67) --> (66.20, 93.67)
[01/18 22:34:28    219s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.7, real=0:00:01.0, mem=2204.6MB) @(0:03:39 - 0:03:40).
[01/18 22:34:28    219s] 
[01/18 22:34:28    219s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:34:28    220s] Move report: legalization moves 845 insts, mean move: 4.59 um, max move: 38.59 um spiral
[01/18 22:34:28    220s] 	Max move on inst (FE_OFC170_n_2678): (68.01, 172.33) --> (87.80, 153.52)
[01/18 22:34:28    220s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:34:28    220s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:34:28    220s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2204.6MB) @(0:03:40 - 0:03:40).
[01/18 22:34:28    220s] Move report: Detail placement moves 9407 insts, mean move: 1.02 um, max move: 38.59 um 
[01/18 22:34:28    220s] 	Max move on inst (FE_OFC170_n_2678): (68.01, 172.33) --> (87.80, 153.52)
[01/18 22:34:28    220s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2204.6MB
[01/18 22:34:28    220s] Statistics of distance of Instance movement in refine placement:
[01/18 22:34:28    220s]   maximum (X+Y) =        38.59 um
[01/18 22:34:28    220s]   inst (FE_OFC170_n_2678) with max move: (68.0125, 172.326) -> (87.8, 153.52)
[01/18 22:34:28    220s]   mean    (X+Y) =         1.02 um
[01/18 22:34:28    220s] Total instances flipped for legalization: 1
[01/18 22:34:28    220s] Summary Report:
[01/18 22:34:28    220s] Instances move: 9407 (out of 9408 movable)
[01/18 22:34:28    220s] Instances flipped: 1
[01/18 22:34:28    220s] Mean displacement: 1.02 um
[01/18 22:34:28    220s] Max displacement: 38.59 um (Instance: FE_OFC170_n_2678) (68.0125, 172.326) -> (87.8, 153.52)
[01/18 22:34:28    220s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/18 22:34:28    220s] Total instances moved : 9407
[01/18 22:34:28    220s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.100, REAL:1.096, MEM:2204.6M, EPOCH TIME: 1705610068.890123
[01/18 22:34:28    220s] Total net bbox length = 2.084e+05 (1.049e+05 1.035e+05) (ext = 6.290e+04)
[01/18 22:34:28    220s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2204.6MB
[01/18 22:34:28    220s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2204.6MB) @(0:03:39 - 0:03:40).
[01/18 22:34:28    220s] *** Finished refinePlace (0:03:40 mem=2204.6M) ***
[01/18 22:34:28    220s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.2
[01/18 22:34:28    220s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.130, REAL:1.118, MEM:2204.6M, EPOCH TIME: 1705610068.895256
[01/18 22:34:28    220s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2204.6M, EPOCH TIME: 1705610068.895330
[01/18 22:34:28    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9408).
[01/18 22:34:28    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:28    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:28    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:28    220s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.037, MEM:2183.6M, EPOCH TIME: 1705610068.932164
[01/18 22:34:28    220s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.210, REAL:1.208, MEM:2183.6M, EPOCH TIME: 1705610068.932337
[01/18 22:34:28    220s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2183.6M, EPOCH TIME: 1705610068.933134
[01/18 22:34:28    220s] Starting Early Global Route congestion estimation: mem = 2183.6M
[01/18 22:34:28    220s] (I)      ==================== Layers =====================
[01/18 22:34:28    220s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:34:28    220s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:34:28    220s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:34:28    220s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:34:28    220s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:34:28    220s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:34:28    220s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:34:28    220s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:34:28    220s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:34:28    220s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:34:28    220s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:34:28    220s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:34:28    220s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:34:28    220s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:34:28    220s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:34:28    220s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:34:28    220s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:34:28    220s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:34:28    220s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:34:28    220s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:34:28    220s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:34:28    220s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:34:28    220s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:34:28    220s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:34:28    220s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:34:28    220s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:34:28    220s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:34:28    220s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:34:28    220s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:34:28    220s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:34:28    220s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:34:28    220s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:34:28    220s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:34:28    220s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:34:28    220s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:34:28    220s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:34:28    220s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:34:28    220s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:34:28    220s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:34:28    220s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:34:28    220s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:34:28    220s] (I)      Started Import and model ( Curr Mem: 2183.60 MB )
[01/18 22:34:28    220s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:28    220s] (I)      == Non-default Options ==
[01/18 22:34:28    220s] (I)      Maximum routing layer                              : 11
[01/18 22:34:28    220s] (I)      Number of threads                                  : 1
[01/18 22:34:28    220s] (I)      Use non-blocking free Dbs wires                    : false
[01/18 22:34:28    220s] (I)      Method to set GCell size                           : row
[01/18 22:34:28    220s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:34:28    220s] (I)      Use row-based GCell size
[01/18 22:34:28    220s] (I)      Use row-based GCell align
[01/18 22:34:28    220s] (I)      layer 0 area = 80000
[01/18 22:34:28    220s] (I)      layer 1 area = 80000
[01/18 22:34:28    220s] (I)      layer 2 area = 80000
[01/18 22:34:28    220s] (I)      layer 3 area = 80000
[01/18 22:34:28    220s] (I)      layer 4 area = 80000
[01/18 22:34:28    220s] (I)      layer 5 area = 80000
[01/18 22:34:28    220s] (I)      layer 6 area = 80000
[01/18 22:34:28    220s] (I)      layer 7 area = 80000
[01/18 22:34:28    220s] (I)      layer 8 area = 80000
[01/18 22:34:28    220s] (I)      layer 9 area = 400000
[01/18 22:34:28    220s] (I)      layer 10 area = 400000
[01/18 22:34:28    220s] (I)      GCell unit size   : 3420
[01/18 22:34:28    220s] (I)      GCell multiplier  : 1
[01/18 22:34:28    220s] (I)      GCell row height  : 3420
[01/18 22:34:28    220s] (I)      Actual row height : 3420
[01/18 22:34:28    220s] (I)      GCell align ref   : 30000 30020
[01/18 22:34:28    220s] [NR-eGR] Track table information for default rule: 
[01/18 22:34:28    220s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:34:28    220s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:34:28    220s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:34:28    220s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:34:28    220s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:34:28    220s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:34:28    220s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:34:28    220s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:34:28    220s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:34:28    220s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:34:28    220s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:34:28    220s] (I)      ==================== Default via =====================
[01/18 22:34:28    220s] (I)      +----+------------------+----------------------------+
[01/18 22:34:28    220s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/18 22:34:28    220s] (I)      +----+------------------+----------------------------+
[01/18 22:34:28    220s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/18 22:34:28    220s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/18 22:34:28    220s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/18 22:34:28    220s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/18 22:34:28    220s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/18 22:34:28    220s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/18 22:34:28    220s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/18 22:34:28    220s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/18 22:34:28    220s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/18 22:34:28    220s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/18 22:34:28    220s] (I)      +----+------------------+----------------------------+
[01/18 22:34:28    220s] [NR-eGR] Read 3998 PG shapes
[01/18 22:34:28    220s] [NR-eGR] Read 0 clock shapes
[01/18 22:34:28    220s] [NR-eGR] Read 0 other shapes
[01/18 22:34:28    220s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:34:28    220s] [NR-eGR] #Instance Blockages : 0
[01/18 22:34:28    220s] [NR-eGR] #PG Blockages       : 3998
[01/18 22:34:28    220s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:34:28    220s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:34:28    220s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:34:28    220s] [NR-eGR] #Other Blockages    : 0
[01/18 22:34:28    220s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:34:28    220s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/18 22:34:29    220s] [NR-eGR] Read 10291 nets ( ignored 0 )
[01/18 22:34:29    220s] (I)      early_global_route_priority property id does not exist.
[01/18 22:34:29    220s] (I)      Read Num Blocks=3998  Num Prerouted Wires=0  Num CS=0
[01/18 22:34:29    220s] (I)      Layer 1 (V) : #blockages 464 : #preroutes 0
[01/18 22:34:29    220s] (I)      Layer 2 (H) : #blockages 464 : #preroutes 0
[01/18 22:34:29    220s] (I)      Layer 3 (V) : #blockages 464 : #preroutes 0
[01/18 22:34:29    220s] (I)      Layer 4 (H) : #blockages 464 : #preroutes 0
[01/18 22:34:29    220s] (I)      Layer 5 (V) : #blockages 464 : #preroutes 0
[01/18 22:34:29    220s] (I)      Layer 6 (H) : #blockages 464 : #preroutes 0
[01/18 22:34:29    220s] (I)      Layer 7 (V) : #blockages 464 : #preroutes 0
[01/18 22:34:29    220s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[01/18 22:34:29    220s] (I)      Layer 9 (V) : #blockages 256 : #preroutes 0
[01/18 22:34:29    220s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/18 22:34:29    220s] (I)      Number of ignored nets                =      0
[01/18 22:34:29    220s] (I)      Number of connected nets              =      0
[01/18 22:34:29    220s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/18 22:34:29    220s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/18 22:34:29    220s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:34:29    220s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:34:29    220s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:34:29    220s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:34:29    220s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:34:29    220s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:34:29    220s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:34:29    220s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/18 22:34:29    220s] (I)      Ndr track 0 does not exist
[01/18 22:34:29    220s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:34:29    220s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:34:29    220s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:34:29    220s] (I)      Site width          :   400  (dbu)
[01/18 22:34:29    220s] (I)      Row height          :  3420  (dbu)
[01/18 22:34:29    220s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:34:29    220s] (I)      GCell width         :  3420  (dbu)
[01/18 22:34:29    220s] (I)      GCell height        :  3420  (dbu)
[01/18 22:34:29    220s] (I)      Grid                :   133   132    11
[01/18 22:34:29    220s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:34:29    220s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/18 22:34:29    220s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/18 22:34:29    220s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:34:29    220s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:34:29    220s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:34:29    220s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/18 22:34:29    220s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:34:29    220s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/18 22:34:29    220s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:34:29    220s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:34:29    220s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:34:29    220s] (I)      --------------------------------------------------------
[01/18 22:34:29    220s] 
[01/18 22:34:29    220s] [NR-eGR] ============ Routing rule table ============
[01/18 22:34:29    220s] [NR-eGR] Rule id: 0  Nets: 10291
[01/18 22:34:29    220s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:34:29    220s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/18 22:34:29    220s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:34:29    220s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:34:29    220s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:34:29    220s] [NR-eGR] ========================================
[01/18 22:34:29    220s] [NR-eGR] 
[01/18 22:34:29    220s] (I)      =============== Blocked Tracks ===============
[01/18 22:34:29    220s] (I)      +-------+---------+----------+---------------+
[01/18 22:34:29    220s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:34:29    220s] (I)      +-------+---------+----------+---------------+
[01/18 22:34:29    220s] (I)      |     1 |       0 |        0 |         0.00% |
[01/18 22:34:29    220s] (I)      |     2 |  150876 |     7888 |         5.23% |
[01/18 22:34:29    220s] (I)      |     3 |  158669 |     1392 |         0.88% |
[01/18 22:34:29    220s] (I)      |     4 |  150876 |     7888 |         5.23% |
[01/18 22:34:29    220s] (I)      |     5 |  158669 |     1392 |         0.88% |
[01/18 22:34:29    220s] (I)      |     6 |  150876 |     7888 |         5.23% |
[01/18 22:34:29    220s] (I)      |     7 |  158669 |     1392 |         0.88% |
[01/18 22:34:29    220s] (I)      |     8 |  150876 |     7888 |         5.23% |
[01/18 22:34:29    220s] (I)      |     9 |  158669 |     2784 |         1.75% |
[01/18 22:34:29    220s] (I)      |    10 |   60192 |     4318 |         7.17% |
[01/18 22:34:29    220s] (I)      |    11 |   63441 |    11132 |        17.55% |
[01/18 22:34:29    220s] (I)      +-------+---------+----------+---------------+
[01/18 22:34:29    220s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2187.73 MB )
[01/18 22:34:29    220s] (I)      Reset routing kernel
[01/18 22:34:29    220s] (I)      Started Global Routing ( Curr Mem: 2187.73 MB )
[01/18 22:34:29    220s] (I)      totalPins=37396  totalGlobalPin=35854 (95.88%)
[01/18 22:34:29    220s] (I)      total 2D Cap : 1331457 = (681341 H, 650116 V)
[01/18 22:34:29    220s] [NR-eGR] Layer group 1: route 10291 net(s) in layer range [2, 11]
[01/18 22:34:29    220s] (I)      
[01/18 22:34:29    220s] (I)      ============  Phase 1a Route ============
[01/18 22:34:29    220s] (I)      Usage: 99590 = (46887 H, 52703 V) = (6.88% H, 8.11% V) = (8.018e+04um H, 9.012e+04um V)
[01/18 22:34:29    220s] (I)      
[01/18 22:34:29    220s] (I)      ============  Phase 1b Route ============
[01/18 22:34:29    220s] (I)      Usage: 99590 = (46887 H, 52703 V) = (6.88% H, 8.11% V) = (8.018e+04um H, 9.012e+04um V)
[01/18 22:34:29    220s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.702989e+05um
[01/18 22:34:29    220s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/18 22:34:29    220s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/18 22:34:29    220s] (I)      
[01/18 22:34:29    220s] (I)      ============  Phase 1c Route ============
[01/18 22:34:29    220s] (I)      Usage: 99590 = (46887 H, 52703 V) = (6.88% H, 8.11% V) = (8.018e+04um H, 9.012e+04um V)
[01/18 22:34:29    220s] (I)      
[01/18 22:34:29    220s] (I)      ============  Phase 1d Route ============
[01/18 22:34:29    220s] (I)      Usage: 99590 = (46887 H, 52703 V) = (6.88% H, 8.11% V) = (8.018e+04um H, 9.012e+04um V)
[01/18 22:34:29    220s] (I)      
[01/18 22:34:29    220s] (I)      ============  Phase 1e Route ============
[01/18 22:34:29    220s] (I)      Usage: 99590 = (46887 H, 52703 V) = (6.88% H, 8.11% V) = (8.018e+04um H, 9.012e+04um V)
[01/18 22:34:29    220s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.702989e+05um
[01/18 22:34:29    220s] (I)      
[01/18 22:34:29    220s] (I)      ============  Phase 1l Route ============
[01/18 22:34:29    220s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/18 22:34:29    220s] (I)      Layer  2:     147603     44843         5           0      148967    ( 0.00%) 
[01/18 22:34:29    220s] (I)      Layer  3:     156368     40618         3           0      156816    ( 0.00%) 
[01/18 22:34:29    220s] (I)      Layer  4:     147603     21334         0           0      148967    ( 0.00%) 
[01/18 22:34:29    220s] (I)      Layer  5:     156368      8822         0           0      156816    ( 0.00%) 
[01/18 22:34:29    220s] (I)      Layer  6:     147603      1709         0           0      148967    ( 0.00%) 
[01/18 22:34:29    220s] (I)      Layer  7:     156368        98         0           0      156816    ( 0.00%) 
[01/18 22:34:29    220s] (I)      Layer  8:     147603         0         0           0      148967    ( 0.00%) 
[01/18 22:34:29    220s] (I)      Layer  9:     155468         0         0           0      156816    ( 0.00%) 
[01/18 22:34:29    220s] (I)      Layer 10:      55442         0         0        3447       56139    ( 5.79%) 
[01/18 22:34:29    220s] (I)      Layer 11:      51883         0         0        8230       54497    (13.12%) 
[01/18 22:34:29    220s] (I)      Total:       1322309    117424         8       11676     1333763    ( 0.87%) 
[01/18 22:34:29    220s] (I)      
[01/18 22:34:29    220s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/18 22:34:29    220s] [NR-eGR]                        OverCon            
[01/18 22:34:29    220s] [NR-eGR]                         #Gcell     %Gcell
[01/18 22:34:29    220s] [NR-eGR]        Layer               (1)    OverCon
[01/18 22:34:29    220s] [NR-eGR] ----------------------------------------------
[01/18 22:34:29    220s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:29    220s] [NR-eGR]  Metal2 ( 2)         5( 0.03%)   ( 0.03%) 
[01/18 22:34:29    220s] [NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[01/18 22:34:29    220s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:29    220s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:29    220s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:29    220s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:29    220s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:29    220s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:29    220s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:29    220s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:29    220s] [NR-eGR] ----------------------------------------------
[01/18 22:34:29    220s] [NR-eGR]        Total         8( 0.00%)   ( 0.00%) 
[01/18 22:34:29    220s] [NR-eGR] 
[01/18 22:34:29    220s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2187.73 MB )
[01/18 22:34:29    220s] (I)      total 2D Cap : 1332398 = (681580 H, 650818 V)
[01/18 22:34:29    220s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:34:29    220s] Early Global Route congestion estimation runtime: 0.27 seconds, mem = 2187.7M
[01/18 22:34:29    220s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.270, REAL:0.275, MEM:2187.7M, EPOCH TIME: 1705610069.207903
[01/18 22:34:29    220s] OPERPROF: Starting HotSpotCal at level 1, MEM:2187.7M, EPOCH TIME: 1705610069.207976
[01/18 22:34:29    220s] [hotspot] +------------+---------------+---------------+
[01/18 22:34:29    220s] [hotspot] |            |   max hotspot | total hotspot |
[01/18 22:34:29    220s] [hotspot] +------------+---------------+---------------+
[01/18 22:34:29    220s] [hotspot] | normalized |          0.00 |          0.00 |
[01/18 22:34:29    220s] [hotspot] +------------+---------------+---------------+
[01/18 22:34:29    220s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/18 22:34:29    220s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/18 22:34:29    220s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2187.7M, EPOCH TIME: 1705610069.210123
[01/18 22:34:29    220s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2187.7M, EPOCH TIME: 1705610069.211355
[01/18 22:34:29    220s] Starting Early Global Route wiring: mem = 2187.7M
[01/18 22:34:29    220s] (I)      ============= Track Assignment ============
[01/18 22:34:29    220s] (I)      Started Track Assignment (1T) ( Curr Mem: 2187.73 MB )
[01/18 22:34:29    220s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/18 22:34:29    220s] (I)      Run Multi-thread track assignment
[01/18 22:34:29    220s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2187.73 MB )
[01/18 22:34:29    220s] (I)      Started Export ( Curr Mem: 2187.73 MB )
[01/18 22:34:29    220s] [NR-eGR]                  Length (um)    Vias 
[01/18 22:34:29    220s] [NR-eGR] -------------------------------------
[01/18 22:34:29    220s] [NR-eGR]  Metal1   (1H)             0   37396 
[01/18 22:34:29    220s] [NR-eGR]  Metal2   (2V)         59019   53595 
[01/18 22:34:29    220s] [NR-eGR]  Metal3   (3H)         67175    7363 
[01/18 22:34:29    220s] [NR-eGR]  Metal4   (4V)         35424    2409 
[01/18 22:34:29    220s] [NR-eGR]  Metal5   (5H)         15019     258 
[01/18 22:34:29    220s] [NR-eGR]  Metal6   (6V)          2925       8 
[01/18 22:34:29    220s] [NR-eGR]  Metal7   (7H)           169       0 
[01/18 22:34:29    220s] [NR-eGR]  Metal8   (8V)             0       0 
[01/18 22:34:29    220s] [NR-eGR]  Metal9   (9H)             0       0 
[01/18 22:34:29    220s] [NR-eGR]  Metal10  (10V)            0       0 
[01/18 22:34:29    220s] [NR-eGR]  Metal11  (11H)            0       0 
[01/18 22:34:29    220s] [NR-eGR] -------------------------------------
[01/18 22:34:29    220s] [NR-eGR]           Total       179732  101029 
[01/18 22:34:29    220s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:34:29    220s] [NR-eGR] Total half perimeter of net bounding box: 208394um
[01/18 22:34:29    220s] [NR-eGR] Total length: 179732um, number of vias: 101029
[01/18 22:34:29    220s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:34:29    220s] [NR-eGR] Total eGR-routed clock nets wire length: 6337um, number of vias: 5599
[01/18 22:34:29    220s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:34:29    220s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2187.73 MB )
[01/18 22:34:29    220s] Early Global Route wiring runtime: 0.30 seconds, mem = 2179.7M
[01/18 22:34:29    220s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.300, REAL:0.299, MEM:2179.7M, EPOCH TIME: 1705610069.510144
[01/18 22:34:29    220s] 0 delay mode for cte disabled.
[01/18 22:34:29    220s] SKP cleared!
[01/18 22:34:29    220s] 
[01/18 22:34:29    220s] *** Finished incrementalPlace (cpu=0:01:20, real=0:01:20)***
[01/18 22:34:29    220s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2179.7M, EPOCH TIME: 1705610069.532130
[01/18 22:34:29    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:29    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:29    220s] All LLGs are deleted
[01/18 22:34:29    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:29    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:29    220s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2179.7M, EPOCH TIME: 1705610069.532301
[01/18 22:34:29    220s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2179.7M, EPOCH TIME: 1705610069.532376
[01/18 22:34:29    220s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.004, MEM:2151.7M, EPOCH TIME: 1705610069.535721
[01/18 22:34:29    220s] Start to check current routing status for nets...
[01/18 22:34:29    220s] All nets are already routed correctly.
[01/18 22:34:29    220s] End to check current routing status for nets (mem=2151.7M)
[01/18 22:34:29    220s] Extraction called for design 'picorv32' of instances=9408 and nets=10595 using extraction engine 'preRoute' .
[01/18 22:34:29    220s] PreRoute RC Extraction called for design picorv32.
[01/18 22:34:29    220s] RC Extraction called in multi-corner(1) mode.
[01/18 22:34:29    220s] RCMode: PreRoute
[01/18 22:34:29    220s]       RC Corner Indexes            0   
[01/18 22:34:29    220s] Capacitance Scaling Factor   : 1.00000 
[01/18 22:34:29    220s] Resistance Scaling Factor    : 1.00000 
[01/18 22:34:29    220s] Clock Cap. Scaling Factor    : 1.00000 
[01/18 22:34:29    220s] Clock Res. Scaling Factor    : 1.00000 
[01/18 22:34:29    220s] Shrink Factor                : 1.00000
[01/18 22:34:29    220s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/18 22:34:29    220s] Using Quantus QRC technology file ...
[01/18 22:34:29    220s] 
[01/18 22:34:29    220s] Trim Metal Layers:
[01/18 22:34:29    220s] LayerId::1 widthSet size::1
[01/18 22:34:29    220s] LayerId::2 widthSet size::1
[01/18 22:34:29    220s] LayerId::3 widthSet size::1
[01/18 22:34:29    220s] LayerId::4 widthSet size::1
[01/18 22:34:29    220s] LayerId::5 widthSet size::1
[01/18 22:34:29    220s] LayerId::6 widthSet size::1
[01/18 22:34:29    220s] LayerId::7 widthSet size::1
[01/18 22:34:29    220s] LayerId::8 widthSet size::1
[01/18 22:34:29    220s] LayerId::9 widthSet size::1
[01/18 22:34:29    220s] LayerId::10 widthSet size::1
[01/18 22:34:29    220s] LayerId::11 widthSet size::1
[01/18 22:34:29    220s] Updating RC grid for preRoute extraction ...
[01/18 22:34:29    220s] eee: pegSigSF::1.070000
[01/18 22:34:29    220s] Initializing multi-corner resistance tables ...
[01/18 22:34:29    220s] eee: l::1 avDens::0.090854 usedTrk::1488.190352 availTrk::16380.000000 sigTrk::1488.190352
[01/18 22:34:29    220s] eee: l::2 avDens::0.265574 usedTrk::3451.397965 availTrk::12996.000000 sigTrk::3451.397965
[01/18 22:34:29    220s] eee: l::3 avDens::0.287161 usedTrk::3928.356742 availTrk::13680.000000 sigTrk::3928.356742
[01/18 22:34:29    220s] eee: l::4 avDens::0.171837 usedTrk::2071.576322 availTrk::12055.500000 sigTrk::2071.576322
[01/18 22:34:29    220s] eee: l::5 avDens::0.079992 usedTrk::878.311693 availTrk::10980.000000 sigTrk::878.311693
[01/18 22:34:29    220s] eee: l::6 avDens::0.028182 usedTrk::171.076024 availTrk::6070.500000 sigTrk::171.076024
[01/18 22:34:29    220s] eee: l::7 avDens::0.009173 usedTrk::9.906433 availTrk::1080.000000 sigTrk::9.906433
[01/18 22:34:29    220s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:34:29    220s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:34:29    220s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 22:34:29    220s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 22:34:29    220s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:34:29    220s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.273147 uaWl=1.000000 uaWlH=0.297877 aWlH=0.000000 lMod=0 pMax=0.827300 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:34:29    221s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2151.727M)
[01/18 22:34:30    221s] Compute RC Scale Done ...
[01/18 22:34:30    221s] **optDesign ... cpu = 0:01:43, real = 0:01:44, mem = 1659.9M, totSessionCpu=0:03:41 **
[01/18 22:34:30    221s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/18 22:34:30    221s] #################################################################################
[01/18 22:34:30    221s] # Design Stage: PreRoute
[01/18 22:34:30    221s] # Design Name: picorv32
[01/18 22:34:30    221s] # Design Mode: 45nm
[01/18 22:34:30    221s] # Analysis Mode: MMMC Non-OCV 
[01/18 22:34:30    221s] # Parasitics Mode: No SPEF/RCDB 
[01/18 22:34:30    221s] # Signoff Settings: SI Off 
[01/18 22:34:30    221s] #################################################################################
[01/18 22:34:30    221s] Calculate delays in Single mode...
[01/18 22:34:30    221s] Topological Sorting (REAL = 0:00:00.0, MEM = 2145.8M, InitMEM = 2145.8M)
[01/18 22:34:30    221s] Start delay calculation (fullDC) (1 T). (MEM=2145.82)
[01/18 22:34:30    221s] End AAE Lib Interpolated Model. (MEM=2157.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:34:32    223s] Total number of fetched objects 10422
[01/18 22:34:32    223s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/18 22:34:32    223s] End delay calculation. (MEM=2173.76 CPU=0:00:01.6 REAL=0:00:02.0)
[01/18 22:34:32    223s] End delay calculation (fullDC). (MEM=2173.76 CPU=0:00:01.9 REAL=0:00:02.0)
[01/18 22:34:32    223s] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 2173.8M) ***
[01/18 22:34:32    224s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:23.5/0:01:23.3 (1.0), totSession cpu/real = 0:03:44.1/0:15:19.5 (0.2), mem = 2173.8M
[01/18 22:34:32    224s] 
[01/18 22:34:32    224s] =============================================================================================
[01/18 22:34:32    224s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.35-s114_1
[01/18 22:34:32    224s] =============================================================================================
[01/18 22:34:32    224s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:34:32    224s] ---------------------------------------------------------------------------------------------
[01/18 22:34:32    224s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:34:32    224s] [ ExtractRC              ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:34:32    224s] [ TimingUpdate           ]      4   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:34:32    224s] [ FullDelayCalc          ]      1   0:00:02.3  (   2.8 % )     0:00:02.3 /  0:00:02.3    1.0
[01/18 22:34:32    224s] [ MISC                   ]          0:01:20.3  (  96.4 % )     0:01:20.3 /  0:01:20.5    1.0
[01/18 22:34:32    224s] ---------------------------------------------------------------------------------------------
[01/18 22:34:32    224s]  IncrReplace #1 TOTAL               0:01:23.3  ( 100.0 % )     0:01:23.3 /  0:01:23.5    1.0
[01/18 22:34:32    224s] ---------------------------------------------------------------------------------------------
[01/18 22:34:32    224s] 
[01/18 22:34:33    224s] Deleting Lib Analyzer.
[01/18 22:34:33    224s] Begin: GigaOpt DRV Optimization
[01/18 22:34:33    224s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[01/18 22:34:33    224s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:44.5/0:15:20.0 (0.2), mem = 2189.8M
[01/18 22:34:33    224s] Info: 1 clock net  excluded from IPO operation.
[01/18 22:34:33    224s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.8
[01/18 22:34:33    224s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:34:33    224s] ### Creating PhyDesignMc. totSessionCpu=0:03:45 mem=2189.8M
[01/18 22:34:33    224s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:34:33    224s] OPERPROF: Starting DPlace-Init at level 1, MEM:2189.8M, EPOCH TIME: 1705610073.199916
[01/18 22:34:33    224s] Processing tracks to init pin-track alignment.
[01/18 22:34:33    224s] z: 2, totalTracks: 1
[01/18 22:34:33    224s] z: 4, totalTracks: 1
[01/18 22:34:33    224s] z: 6, totalTracks: 1
[01/18 22:34:33    224s] z: 8, totalTracks: 1
[01/18 22:34:33    224s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:34:33    224s] All LLGs are deleted
[01/18 22:34:33    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:33    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:33    224s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2189.8M, EPOCH TIME: 1705610073.207908
[01/18 22:34:33    224s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2189.8M, EPOCH TIME: 1705610073.208281
[01/18 22:34:33    224s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2189.8M, EPOCH TIME: 1705610073.210917
[01/18 22:34:33    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:33    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:33    224s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2189.8M, EPOCH TIME: 1705610073.212817
[01/18 22:34:33    224s] Max number of tech site patterns supported in site array is 256.
[01/18 22:34:33    224s] Core basic site is CoreSite
[01/18 22:34:33    224s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2189.8M, EPOCH TIME: 1705610073.241677
[01/18 22:34:33    224s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 22:34:33    224s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/18 22:34:33    224s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2189.8M, EPOCH TIME: 1705610073.243809
[01/18 22:34:33    224s] Fast DP-INIT is on for default
[01/18 22:34:33    224s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 22:34:33    224s] Atter site array init, number of instance map data is 0.
[01/18 22:34:33    224s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.036, MEM:2189.8M, EPOCH TIME: 1705610073.248496
[01/18 22:34:33    224s] 
[01/18 22:34:33    224s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:33    224s] OPERPROF:     Starting CMU at level 3, MEM:2189.8M, EPOCH TIME: 1705610073.250563
[01/18 22:34:33    224s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2189.8M, EPOCH TIME: 1705610073.251578
[01/18 22:34:33    224s] 
[01/18 22:34:33    224s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:34:33    224s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.042, MEM:2189.8M, EPOCH TIME: 1705610073.252915
[01/18 22:34:33    224s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2189.8M, EPOCH TIME: 1705610073.253003
[01/18 22:34:33    224s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2189.8M, EPOCH TIME: 1705610073.253069
[01/18 22:34:33    224s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2189.8MB).
[01/18 22:34:33    224s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.055, MEM:2189.8M, EPOCH TIME: 1705610073.255279
[01/18 22:34:33    224s] TotalInstCnt at PhyDesignMc Initialization: 9408
[01/18 22:34:33    224s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:45 mem=2189.8M
[01/18 22:34:33    224s] ### Creating RouteCongInterface, started
[01/18 22:34:33    224s] 
[01/18 22:34:33    224s] Creating Lib Analyzer ...
[01/18 22:34:33    224s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:34:33    224s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:34:33    224s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:34:33    224s] 
[01/18 22:34:33    224s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:34:33    225s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:45 mem=2189.8M
[01/18 22:34:33    225s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:45 mem=2189.8M
[01/18 22:34:33    225s] Creating Lib Analyzer, finished. 
[01/18 22:34:34    225s] 
[01/18 22:34:34    225s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/18 22:34:34    225s] 
[01/18 22:34:34    225s] #optDebug: {0, 1.000}
[01/18 22:34:34    225s] ### Creating RouteCongInterface, finished
[01/18 22:34:34    225s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:34:34    225s] ### Creating LA Mngr. totSessionCpu=0:03:45 mem=2189.8M
[01/18 22:34:34    225s] ### Creating LA Mngr, finished. totSessionCpu=0:03:45 mem=2189.8M
[01/18 22:34:34    225s] [GPS-DRV] Optimizer parameters ============================= 
[01/18 22:34:34    225s] [GPS-DRV] maxDensity (design): 0.95
[01/18 22:34:34    225s] [GPS-DRV] maxLocalDensity: 1.2
[01/18 22:34:34    225s] [GPS-DRV] All active and enabled setup views
[01/18 22:34:34    225s] [GPS-DRV]     default_emulate_view
[01/18 22:34:34    225s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:34:34    225s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:34:34    225s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/18 22:34:34    225s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/18 22:34:34    225s] [GPS-DRV] timing-driven DRV settings
[01/18 22:34:34    225s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/18 22:34:34    225s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2208.8M, EPOCH TIME: 1705610074.422802
[01/18 22:34:34    225s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2208.8M, EPOCH TIME: 1705610074.423012
[01/18 22:34:34    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:34:34    225s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/18 22:34:34    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:34:34    225s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/18 22:34:34    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:34:34    225s] Info: violation cost 515.125488 (cap = 0.000000, tran = 515.125488, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:34:34    225s] |   172|  1298|    -0.42|     0|     0|     0.00|     0|     0|     0|     0|     1.34|     0.00|       0|       0|       0| 81.06%|          |         |
[01/18 22:34:36    227s] Info: violation cost 220.160263 (cap = 0.000000, tran = 220.160263, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:34:36    227s] |     2|    96|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     1.65|     0.00|     102|       0|      74| 81.78%| 0:00:02.0|  2258.0M|
[01/18 22:34:36    227s] Info: violation cost 220.160263 (cap = 0.000000, tran = 220.160263, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:34:36    227s] |     2|    96|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     1.65|     0.00|       0|       0|       0| 81.78%| 0:00:00.0|  2258.0M|
[01/18 22:34:36    227s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:34:36    227s] 
[01/18 22:34:36    227s] ###############################################################################
[01/18 22:34:36    227s] #
[01/18 22:34:36    227s] #  Large fanout net report:  
[01/18 22:34:36    227s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/18 22:34:36    227s] #     - current density: 81.78
[01/18 22:34:36    227s] #
[01/18 22:34:36    227s] #  List of high fanout nets:
[01/18 22:34:36    227s] #        Net(1):  resetn: (fanouts = 80)
[01/18 22:34:36    227s] #
[01/18 22:34:36    227s] ###############################################################################
[01/18 22:34:36    227s] Bottom Preferred Layer:
[01/18 22:34:36    227s]     None
[01/18 22:34:36    227s] Via Pillar Rule:
[01/18 22:34:36    227s]     None
[01/18 22:34:36    227s] 
[01/18 22:34:36    227s] 
[01/18 22:34:36    227s] =======================================================================
[01/18 22:34:36    227s]                 Reasons for remaining drv violations
[01/18 22:34:36    227s] =======================================================================
[01/18 22:34:36    227s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[01/18 22:34:36    227s] 
[01/18 22:34:36    227s] MultiBuffering failure reasons
[01/18 22:34:36    227s] ------------------------------------------------
[01/18 22:34:36    227s] *info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/18 22:34:36    227s] 
[01/18 22:34:36    227s] 
[01/18 22:34:36    227s] *** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2258.0M) ***
[01/18 22:34:36    227s] 
[01/18 22:34:36    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2258.0M, EPOCH TIME: 1705610076.388189
[01/18 22:34:36    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9510).
[01/18 22:34:36    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:36    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:36    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:36    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:2250.0M, EPOCH TIME: 1705610076.423972
[01/18 22:34:36    227s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2250.0M, EPOCH TIME: 1705610076.428012
[01/18 22:34:36    227s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2250.0M, EPOCH TIME: 1705610076.428173
[01/18 22:34:36    227s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2250.0M, EPOCH TIME: 1705610076.438123
[01/18 22:34:36    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:36    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:36    227s] 
[01/18 22:34:36    227s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:36    227s] OPERPROF:       Starting CMU at level 4, MEM:2250.0M, EPOCH TIME: 1705610076.470389
[01/18 22:34:36    227s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:2250.0M, EPOCH TIME: 1705610076.471475
[01/18 22:34:36    227s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.035, MEM:2250.0M, EPOCH TIME: 1705610076.472822
[01/18 22:34:36    227s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2250.0M, EPOCH TIME: 1705610076.472914
[01/18 22:34:36    227s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2250.0M, EPOCH TIME: 1705610076.472981
[01/18 22:34:36    227s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2250.0M, EPOCH TIME: 1705610076.475069
[01/18 22:34:36    227s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2250.0M, EPOCH TIME: 1705610076.475277
[01/18 22:34:36    227s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.047, MEM:2250.0M, EPOCH TIME: 1705610076.475400
[01/18 22:34:36    227s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.047, MEM:2250.0M, EPOCH TIME: 1705610076.475458
[01/18 22:34:36    227s] TDRefine: refinePlace mode is spiral
[01/18 22:34:36    227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.3
[01/18 22:34:36    227s] OPERPROF: Starting RefinePlace at level 1, MEM:2250.0M, EPOCH TIME: 1705610076.475549
[01/18 22:34:36    227s] *** Starting refinePlace (0:03:48 mem=2250.0M) ***
[01/18 22:34:36    227s] Total net bbox length = 2.087e+05 (1.051e+05 1.036e+05) (ext = 6.287e+04)
[01/18 22:34:36    227s] 
[01/18 22:34:36    227s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:36    227s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:34:36    227s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:36    227s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:36    227s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2250.0M, EPOCH TIME: 1705610076.492608
[01/18 22:34:36    227s] Starting refinePlace ...
[01/18 22:34:36    227s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:36    227s] One DDP V2 for no tweak run.
[01/18 22:34:36    227s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:36    227s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2250.0M, EPOCH TIME: 1705610076.518082
[01/18 22:34:36    227s] DDP initSite1 nrRow 115 nrJob 115
[01/18 22:34:36    227s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2250.0M, EPOCH TIME: 1705610076.518234
[01/18 22:34:36    227s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2250.0M, EPOCH TIME: 1705610076.518419
[01/18 22:34:36    227s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2250.0M, EPOCH TIME: 1705610076.518478
[01/18 22:34:36    227s] DDP markSite nrRow 115 nrJob 115
[01/18 22:34:36    227s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2250.0M, EPOCH TIME: 1705610076.518888
[01/18 22:34:36    227s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2250.0M, EPOCH TIME: 1705610076.518958
[01/18 22:34:36    227s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/18 22:34:36    227s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2250.0M, EPOCH TIME: 1705610076.526267
[01/18 22:34:36    227s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2250.0M, EPOCH TIME: 1705610076.526358
[01/18 22:34:36    227s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:2250.0M, EPOCH TIME: 1705610076.528360
[01/18 22:34:36    227s] ** Cut row section cpu time 0:00:00.0.
[01/18 22:34:36    227s]  ** Cut row section real time 0:00:00.0.
[01/18 22:34:36    227s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.002, MEM:2250.0M, EPOCH TIME: 1705610076.528463
[01/18 22:34:36    227s]   Spread Effort: high, pre-route mode, useDDP on.
[01/18 22:34:36    227s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2250.0MB) @(0:03:48 - 0:03:48).
[01/18 22:34:36    227s] Move report: preRPlace moves 595 insts, mean move: 0.52 um, max move: 2.91 um 
[01/18 22:34:36    227s] 	Max move on inst (cpuregs_reg[28][19]): (88.60, 204.82) --> (89.80, 206.53)
[01/18 22:34:36    227s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/18 22:34:36    227s] wireLenOptFixPriorityInst 0 inst fixed
[01/18 22:34:36    227s] 
[01/18 22:34:36    227s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:34:36    228s] Move report: legalization moves 450 insts, mean move: 6.98 um, max move: 42.78 um spiral
[01/18 22:34:36    228s] 	Max move on inst (FE_OFC315_n_3523): (67.40, 170.62) --> (79.40, 201.40)
[01/18 22:34:36    228s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/18 22:34:36    228s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:34:36    228s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2253.1MB) @(0:03:48 - 0:03:48).
[01/18 22:34:36    228s] Move report: Detail placement moves 1009 insts, mean move: 3.41 um, max move: 42.78 um 
[01/18 22:34:36    228s] 	Max move on inst (FE_OFC315_n_3523): (67.40, 170.62) --> (79.40, 201.40)
[01/18 22:34:36    228s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2253.1MB
[01/18 22:34:36    228s] Statistics of distance of Instance movement in refine placement:
[01/18 22:34:36    228s]   maximum (X+Y) =        42.78 um
[01/18 22:34:36    228s]   inst (FE_OFC315_n_3523) with max move: (67.4, 170.62) -> (79.4, 201.4)
[01/18 22:34:36    228s]   mean    (X+Y) =         3.41 um
[01/18 22:34:36    228s] Summary Report:
[01/18 22:34:36    228s] Instances move: 1009 (out of 9510 movable)
[01/18 22:34:36    228s] Instances flipped: 0
[01/18 22:34:36    228s] Mean displacement: 3.41 um
[01/18 22:34:36    228s] Max displacement: 42.78 um (Instance: FE_OFC315_n_3523) (67.4, 170.62) -> (79.4, 201.4)
[01/18 22:34:36    228s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/18 22:34:36    228s] Total instances moved : 1009
[01/18 22:34:36    228s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.430, REAL:0.425, MEM:2253.1M, EPOCH TIME: 1705610076.918067
[01/18 22:34:36    228s] Total net bbox length = 2.129e+05 (1.078e+05 1.051e+05) (ext = 6.286e+04)
[01/18 22:34:36    228s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2253.1MB
[01/18 22:34:36    228s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2253.1MB) @(0:03:48 - 0:03:48).
[01/18 22:34:36    228s] *** Finished refinePlace (0:03:48 mem=2253.1M) ***
[01/18 22:34:36    228s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.3
[01/18 22:34:36    228s] OPERPROF: Finished RefinePlace at level 1, CPU:0.460, REAL:0.448, MEM:2253.1M, EPOCH TIME: 1705610076.923219
[01/18 22:34:36    228s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2253.1M, EPOCH TIME: 1705610076.981258
[01/18 22:34:36    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9510).
[01/18 22:34:36    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    228s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.038, MEM:2250.1M, EPOCH TIME: 1705610077.019448
[01/18 22:34:37    228s] *** maximum move = 42.78 um ***
[01/18 22:34:37    228s] *** Finished re-routing un-routed nets (2250.1M) ***
[01/18 22:34:37    228s] OPERPROF: Starting DPlace-Init at level 1, MEM:2250.1M, EPOCH TIME: 1705610077.131407
[01/18 22:34:37    228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2250.1M, EPOCH TIME: 1705610077.141926
[01/18 22:34:37    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    228s] 
[01/18 22:34:37    228s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:37    228s] OPERPROF:     Starting CMU at level 3, MEM:2250.1M, EPOCH TIME: 1705610077.175420
[01/18 22:34:37    228s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2250.1M, EPOCH TIME: 1705610077.176579
[01/18 22:34:37    228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2250.1M, EPOCH TIME: 1705610077.177960
[01/18 22:34:37    228s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2250.1M, EPOCH TIME: 1705610077.178063
[01/18 22:34:37    228s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2250.1M, EPOCH TIME: 1705610077.178133
[01/18 22:34:37    228s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2250.1M, EPOCH TIME: 1705610077.180317
[01/18 22:34:37    228s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2250.1M, EPOCH TIME: 1705610077.180546
[01/18 22:34:37    228s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2250.1M, EPOCH TIME: 1705610077.180711
[01/18 22:34:37    228s] 
[01/18 22:34:37    228s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2250.1M) ***
[01/18 22:34:37    228s] Total-nets :: 10506, Stn-nets :: 266, ratio :: 2.53189 %, Total-len 182122, Stn-len 5538.6
[01/18 22:34:37    228s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2231.0M, EPOCH TIME: 1705610077.377937
[01/18 22:34:37    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    228s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:2167.0M, EPOCH TIME: 1705610077.413956
[01/18 22:34:37    228s] TotalInstCnt at PhyDesignMc Destruction: 9510
[01/18 22:34:37    228s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.8
[01/18 22:34:37    228s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:03:48.7/0:15:24.2 (0.2), mem = 2167.0M
[01/18 22:34:37    228s] 
[01/18 22:34:37    228s] =============================================================================================
[01/18 22:34:37    228s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.35-s114_1
[01/18 22:34:37    228s] =============================================================================================
[01/18 22:34:37    228s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:34:37    228s] ---------------------------------------------------------------------------------------------
[01/18 22:34:37    228s] [ SlackTraversorInit     ]      2   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:34:37    228s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  15.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:34:37    228s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:34:37    228s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:34:37    228s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[01/18 22:34:37    228s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:34:37    228s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:34:37    228s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.9 /  0:00:01.9    1.0
[01/18 22:34:37    228s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:01.7 /  0:00:01.7    1.0
[01/18 22:34:37    228s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:34:37    228s] [ OptEval                ]      4   0:00:01.1  (  24.8 % )     0:00:01.1 /  0:00:01.1    1.0
[01/18 22:34:37    228s] [ OptCommit              ]      4   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:34:37    228s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:34:37    228s] [ IncrDelayCalc          ]     24   0:00:00.4  (   9.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:34:37    228s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:34:37    228s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:34:37    228s] [ RefinePlace            ]      1   0:00:00.8  (  20.0 % )     0:00:00.9 /  0:00:00.9    1.0
[01/18 22:34:37    228s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:34:37    228s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:34:37    228s] [ MISC                   ]          0:00:00.5  (  11.0 % )     0:00:00.5 /  0:00:00.5    1.0
[01/18 22:34:37    228s] ---------------------------------------------------------------------------------------------
[01/18 22:34:37    228s]  DrvOpt #3 TOTAL                    0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[01/18 22:34:37    228s] ---------------------------------------------------------------------------------------------
[01/18 22:34:37    228s] 
[01/18 22:34:37    228s] End: GigaOpt DRV Optimization
[01/18 22:34:37    228s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/18 22:34:37    228s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2167.0M, EPOCH TIME: 1705610077.426777
[01/18 22:34:37    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    228s] 
[01/18 22:34:37    228s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:37    228s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2167.0M, EPOCH TIME: 1705610077.460492
[01/18 22:34:37    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    229s] 
------------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=2167.0M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.416  |  2.491  |  1.416  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |     19 (117)     |   -0.299   |     19 (117)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:34:37    229s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2215.2M, EPOCH TIME: 1705610077.761289
[01/18 22:34:37    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    229s] 
[01/18 22:34:37    229s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:37    229s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2215.2M, EPOCH TIME: 1705610077.795428
[01/18 22:34:37    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    229s] Density: 81.781%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:51, real = 0:01:51, mem = 1695.5M, totSessionCpu=0:03:49 **
[01/18 22:34:37    229s] *** Timing Is met
[01/18 22:34:37    229s] *** Check timing (0:00:00.0)
[01/18 22:34:37    229s] *** Timing Is met
[01/18 22:34:37    229s] *** Check timing (0:00:00.0)
[01/18 22:34:37    229s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[01/18 22:34:37    229s] Info: 1 clock net  excluded from IPO operation.
[01/18 22:34:37    229s] ### Creating LA Mngr. totSessionCpu=0:03:49 mem=2167.2M
[01/18 22:34:37    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:49 mem=2167.2M
[01/18 22:34:37    229s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:34:37    229s] ### Creating PhyDesignMc. totSessionCpu=0:03:49 mem=2224.4M
[01/18 22:34:37    229s] OPERPROF: Starting DPlace-Init at level 1, MEM:2224.4M, EPOCH TIME: 1705610077.931026
[01/18 22:34:37    229s] Processing tracks to init pin-track alignment.
[01/18 22:34:37    229s] z: 2, totalTracks: 1
[01/18 22:34:37    229s] z: 4, totalTracks: 1
[01/18 22:34:37    229s] z: 6, totalTracks: 1
[01/18 22:34:37    229s] z: 8, totalTracks: 1
[01/18 22:34:37    229s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:34:37    229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2224.4M, EPOCH TIME: 1705610077.941430
[01/18 22:34:37    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:37    229s] 
[01/18 22:34:37    229s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:37    229s] OPERPROF:     Starting CMU at level 3, MEM:2224.4M, EPOCH TIME: 1705610077.974959
[01/18 22:34:37    229s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2224.4M, EPOCH TIME: 1705610077.976054
[01/18 22:34:37    229s] 
[01/18 22:34:37    229s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:34:37    229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2224.4M, EPOCH TIME: 1705610077.977420
[01/18 22:34:37    229s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2224.4M, EPOCH TIME: 1705610077.977515
[01/18 22:34:37    229s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2224.4M, EPOCH TIME: 1705610077.977592
[01/18 22:34:37    229s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2224.4MB).
[01/18 22:34:37    229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2224.4M, EPOCH TIME: 1705610077.979824
[01/18 22:34:38    229s] TotalInstCnt at PhyDesignMc Initialization: 9510
[01/18 22:34:38    229s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:49 mem=2224.4M
[01/18 22:34:38    229s] Begin: Area Reclaim Optimization
[01/18 22:34:38    229s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:49.4/0:15:24.8 (0.2), mem = 2224.4M
[01/18 22:34:38    229s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.9
[01/18 22:34:38    229s] ### Creating RouteCongInterface, started
[01/18 22:34:38    229s] 
[01/18 22:34:38    229s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/18 22:34:38    229s] 
[01/18 22:34:38    229s] #optDebug: {0, 1.000}
[01/18 22:34:38    229s] ### Creating RouteCongInterface, finished
[01/18 22:34:38    229s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:34:38    229s] ### Creating LA Mngr. totSessionCpu=0:03:49 mem=2224.4M
[01/18 22:34:38    229s] ### Creating LA Mngr, finished. totSessionCpu=0:03:49 mem=2224.4M
[01/18 22:34:38    229s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2224.4M, EPOCH TIME: 1705610078.229892
[01/18 22:34:38    229s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2224.4M, EPOCH TIME: 1705610078.230162
[01/18 22:34:38    229s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 81.78
[01/18 22:34:38    229s] +---------+---------+--------+--------+------------+--------+
[01/18 22:34:38    229s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/18 22:34:38    229s] +---------+---------+--------+--------+------------+--------+
[01/18 22:34:38    229s] |   81.78%|        -|   0.000|   0.000|   0:00:00.0| 2224.4M|
[01/18 22:34:38    229s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:34:45    237s] |   81.46%|      152|   0.000|   0.000|   0:00:07.0| 2295.3M|
[01/18 22:34:45    237s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:34:45    237s] +---------+---------+--------+--------+------------+--------+
[01/18 22:34:45    237s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 81.46
[01/18 22:34:45    237s] 
[01/18 22:34:45    237s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/18 22:34:45    237s] --------------------------------------------------------------
[01/18 22:34:45    237s] |                                   | Total     | Sequential |
[01/18 22:34:45    237s] --------------------------------------------------------------
[01/18 22:34:45    237s] | Num insts resized                 |       0  |       0    |
[01/18 22:34:45    237s] | Num insts undone                  |       0  |       0    |
[01/18 22:34:45    237s] | Num insts Downsized               |       0  |       0    |
[01/18 22:34:45    237s] | Num insts Samesized               |       0  |       0    |
[01/18 22:34:45    237s] | Num insts Upsized                 |       0  |       0    |
[01/18 22:34:45    237s] | Num multiple commits+uncommits    |       0  |       -    |
[01/18 22:34:45    237s] --------------------------------------------------------------
[01/18 22:34:45    237s] Bottom Preferred Layer:
[01/18 22:34:45    237s]     None
[01/18 22:34:45    237s] Via Pillar Rule:
[01/18 22:34:45    237s]     None
[01/18 22:34:45    237s] 
[01/18 22:34:45    237s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/18 22:34:45    237s] End: Core Area Reclaim Optimization (cpu = 0:00:07.8) (real = 0:00:07.0) **
[01/18 22:34:45    237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.9
[01/18 22:34:45    237s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:07.8/0:00:07.8 (1.0), totSession cpu/real = 0:03:57.2/0:15:32.6 (0.3), mem = 2295.3M
[01/18 22:34:45    237s] 
[01/18 22:34:45    237s] =============================================================================================
[01/18 22:34:45    237s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.35-s114_1
[01/18 22:34:45    237s] =============================================================================================
[01/18 22:34:45    237s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:34:45    237s] ---------------------------------------------------------------------------------------------
[01/18 22:34:45    237s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:34:45    237s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:34:45    237s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[01/18 22:34:45    237s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:34:45    237s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:34:45    237s] [ OptimizationStep       ]      1   0:00:00.1  (   0.9 % )     0:00:07.5 /  0:00:07.5    1.0
[01/18 22:34:45    237s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:07.4 /  0:00:07.4    1.0
[01/18 22:34:45    237s] [ OptGetWeight           ]     50   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:34:45    237s] [ OptEval                ]     50   0:00:05.5  (  70.5 % )     0:00:05.5 /  0:00:05.5    1.0
[01/18 22:34:45    237s] [ OptCommit              ]     50   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.6
[01/18 22:34:45    237s] [ PostCommitDelayUpdate  ]     50   0:00:00.1  (   1.1 % )     0:00:01.3 /  0:00:01.3    1.0
[01/18 22:34:45    237s] [ IncrDelayCalc          ]    163   0:00:01.2  (  15.1 % )     0:00:01.2 /  0:00:01.2    1.0
[01/18 22:34:45    237s] [ IncrTimingUpdate       ]     32   0:00:00.5  (   6.6 % )     0:00:00.5 /  0:00:00.5    1.0
[01/18 22:34:45    237s] [ MISC                   ]          0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.2    1.0
[01/18 22:34:45    237s] ---------------------------------------------------------------------------------------------
[01/18 22:34:45    237s]  AreaOpt #3 TOTAL                   0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:07.8    1.0
[01/18 22:34:45    237s] ---------------------------------------------------------------------------------------------
[01/18 22:34:45    237s] 
[01/18 22:34:45    237s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2276.2M, EPOCH TIME: 1705610085.823439
[01/18 22:34:45    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9415).
[01/18 22:34:45    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:45    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:45    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:45    237s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.039, MEM:2171.2M, EPOCH TIME: 1705610085.862334
[01/18 22:34:45    237s] TotalInstCnt at PhyDesignMc Destruction: 9415
[01/18 22:34:45    237s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:07, mem=2171.20M, totSessionCpu=0:03:57).
[01/18 22:34:45    237s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/18 22:34:45    237s] Info: 1 clock net  excluded from IPO operation.
[01/18 22:34:45    237s] ### Creating LA Mngr. totSessionCpu=0:03:57 mem=2171.2M
[01/18 22:34:45    237s] ### Creating LA Mngr, finished. totSessionCpu=0:03:57 mem=2171.2M
[01/18 22:34:45    237s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:34:45    237s] ### Creating PhyDesignMc. totSessionCpu=0:03:57 mem=2228.4M
[01/18 22:34:45    237s] OPERPROF: Starting DPlace-Init at level 1, MEM:2228.4M, EPOCH TIME: 1705610085.905183
[01/18 22:34:45    237s] Processing tracks to init pin-track alignment.
[01/18 22:34:45    237s] z: 2, totalTracks: 1
[01/18 22:34:45    237s] z: 4, totalTracks: 1
[01/18 22:34:45    237s] z: 6, totalTracks: 1
[01/18 22:34:45    237s] z: 8, totalTracks: 1
[01/18 22:34:45    237s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:34:45    237s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2228.4M, EPOCH TIME: 1705610085.915662
[01/18 22:34:45    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:45    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:45    237s] 
[01/18 22:34:45    237s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:45    237s] OPERPROF:     Starting CMU at level 3, MEM:2228.4M, EPOCH TIME: 1705610085.948474
[01/18 22:34:45    237s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2228.4M, EPOCH TIME: 1705610085.949657
[01/18 22:34:45    237s] 
[01/18 22:34:45    237s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:34:45    237s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2228.4M, EPOCH TIME: 1705610085.950998
[01/18 22:34:45    237s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2228.4M, EPOCH TIME: 1705610085.951092
[01/18 22:34:45    237s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2228.4M, EPOCH TIME: 1705610085.951160
[01/18 22:34:45    237s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2228.4MB).
[01/18 22:34:45    237s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2228.4M, EPOCH TIME: 1705610085.953467
[01/18 22:34:46    237s] TotalInstCnt at PhyDesignMc Initialization: 9415
[01/18 22:34:46    237s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:57 mem=2228.4M
[01/18 22:34:46    237s] Begin: Area Reclaim Optimization
[01/18 22:34:46    237s] *** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:57.4/0:15:32.8 (0.3), mem = 2228.4M
[01/18 22:34:46    237s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.10
[01/18 22:34:46    237s] ### Creating RouteCongInterface, started
[01/18 22:34:46    237s] 
[01/18 22:34:46    237s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/18 22:34:46    237s] 
[01/18 22:34:46    237s] #optDebug: {0, 1.000}
[01/18 22:34:46    237s] ### Creating RouteCongInterface, finished
[01/18 22:34:46    237s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:34:46    237s] ### Creating LA Mngr. totSessionCpu=0:03:57 mem=2228.4M
[01/18 22:34:46    237s] ### Creating LA Mngr, finished. totSessionCpu=0:03:57 mem=2228.4M
[01/18 22:34:46    237s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2228.4M, EPOCH TIME: 1705610086.202886
[01/18 22:34:46    237s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2228.4M, EPOCH TIME: 1705610086.203157
[01/18 22:34:46    237s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 81.46
[01/18 22:34:46    237s] +---------+---------+--------+--------+------------+--------+
[01/18 22:34:46    237s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/18 22:34:46    237s] +---------+---------+--------+--------+------------+--------+
[01/18 22:34:46    237s] |   81.46%|        -|   0.000|   0.000|   0:00:00.0| 2228.4M|
[01/18 22:34:46    237s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:34:46    237s] |   81.46%|        0|   0.000|   0.000|   0:00:00.0| 2228.4M|
[01/18 22:34:46    238s] |   81.40%|       13|   0.000|   0.000|   0:00:00.0| 2247.5M|
[01/18 22:34:47    239s] |   81.17%|       70|   0.000|   0.000|   0:00:01.0| 2252.0M|
[01/18 22:34:47    239s] |   81.17%|        0|   0.000|   0.000|   0:00:00.0| 2252.0M|
[01/18 22:34:47    239s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:34:47    239s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/18 22:34:47    239s] |   81.17%|        0|   0.000|   0.000|   0:00:00.0| 2252.0M|
[01/18 22:34:47    239s] +---------+---------+--------+--------+------------+--------+
[01/18 22:34:47    239s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 81.17
[01/18 22:34:47    239s] 
[01/18 22:34:47    239s] ** Summary: Restruct = 0 Buffer Deletion = 13 Declone = 0 Resize = 68 **
[01/18 22:34:47    239s] --------------------------------------------------------------
[01/18 22:34:47    239s] |                                   | Total     | Sequential |
[01/18 22:34:47    239s] --------------------------------------------------------------
[01/18 22:34:47    239s] | Num insts resized                 |      68  |      37    |
[01/18 22:34:47    239s] | Num insts undone                  |       2  |       0    |
[01/18 22:34:47    239s] | Num insts Downsized               |      68  |      37    |
[01/18 22:34:47    239s] | Num insts Samesized               |       0  |       0    |
[01/18 22:34:47    239s] | Num insts Upsized                 |       0  |       0    |
[01/18 22:34:47    239s] | Num multiple commits+uncommits    |       0  |       -    |
[01/18 22:34:47    239s] --------------------------------------------------------------
[01/18 22:34:47    239s] Bottom Preferred Layer:
[01/18 22:34:47    239s]     None
[01/18 22:34:47    239s] Via Pillar Rule:
[01/18 22:34:47    239s]     None
[01/18 22:34:47    239s] 
[01/18 22:34:47    239s] Number of times islegalLocAvaiable called = 106 skipped = 0, called in commitmove = 70, skipped in commitmove = 0
[01/18 22:34:47    239s] End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:01.0) **
[01/18 22:34:47    239s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2252.0M, EPOCH TIME: 1705610087.975186
[01/18 22:34:47    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9402).
[01/18 22:34:47    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    239s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.036, MEM:2252.0M, EPOCH TIME: 1705610088.011309
[01/18 22:34:48    239s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2252.0M, EPOCH TIME: 1705610088.016256
[01/18 22:34:48    239s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2252.0M, EPOCH TIME: 1705610088.016471
[01/18 22:34:48    239s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2252.0M, EPOCH TIME: 1705610088.026352
[01/18 22:34:48    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    239s] 
[01/18 22:34:48    239s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:48    239s] OPERPROF:       Starting CMU at level 4, MEM:2252.0M, EPOCH TIME: 1705610088.058540
[01/18 22:34:48    239s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2252.0M, EPOCH TIME: 1705610088.059623
[01/18 22:34:48    239s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.035, MEM:2252.0M, EPOCH TIME: 1705610088.060950
[01/18 22:34:48    239s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2252.0M, EPOCH TIME: 1705610088.061043
[01/18 22:34:48    239s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2252.0M, EPOCH TIME: 1705610088.061110
[01/18 22:34:48    239s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2252.0M, EPOCH TIME: 1705610088.063214
[01/18 22:34:48    239s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2252.0M, EPOCH TIME: 1705610088.063427
[01/18 22:34:48    239s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.047, MEM:2252.0M, EPOCH TIME: 1705610088.063565
[01/18 22:34:48    239s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.047, MEM:2252.0M, EPOCH TIME: 1705610088.063622
[01/18 22:34:48    239s] TDRefine: refinePlace mode is spiral
[01/18 22:34:48    239s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.4
[01/18 22:34:48    239s] OPERPROF: Starting RefinePlace at level 1, MEM:2252.0M, EPOCH TIME: 1705610088.063705
[01/18 22:34:48    239s] *** Starting refinePlace (0:03:59 mem=2252.0M) ***
[01/18 22:34:48    239s] Total net bbox length = 2.106e+05 (1.066e+05 1.040e+05) (ext = 6.285e+04)
[01/18 22:34:48    239s] 
[01/18 22:34:48    239s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:48    239s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:34:48    239s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:48    239s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:48    239s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2252.0M, EPOCH TIME: 1705610088.080586
[01/18 22:34:48    239s] Starting refinePlace ...
[01/18 22:34:48    239s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:48    239s] One DDP V2 for no tweak run.
[01/18 22:34:48    239s] 
[01/18 22:34:48    239s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:34:48    239s] Move report: legalization moves 408 insts, mean move: 3.05 um, max move: 20.41 um spiral
[01/18 22:34:48    239s] 	Max move on inst (FE_OFC499_genblk1_pcpi_mul_rs1_31): (184.80, 182.59) --> (183.20, 163.78)
[01/18 22:34:48    239s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/18 22:34:48    239s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:34:48    239s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2255.1MB) @(0:03:59 - 0:04:00).
[01/18 22:34:48    239s] Move report: Detail placement moves 408 insts, mean move: 3.05 um, max move: 20.41 um 
[01/18 22:34:48    239s] 	Max move on inst (FE_OFC499_genblk1_pcpi_mul_rs1_31): (184.80, 182.59) --> (183.20, 163.78)
[01/18 22:34:48    239s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2255.1MB
[01/18 22:34:48    239s] Statistics of distance of Instance movement in refine placement:
[01/18 22:34:48    239s]   maximum (X+Y) =        20.41 um
[01/18 22:34:48    239s]   inst (FE_OFC499_genblk1_pcpi_mul_rs1_31) with max move: (184.8, 182.59) -> (183.2, 163.78)
[01/18 22:34:48    239s]   mean    (X+Y) =         3.05 um
[01/18 22:34:48    239s] Summary Report:
[01/18 22:34:48    239s] Instances move: 408 (out of 9402 movable)
[01/18 22:34:48    239s] Instances flipped: 0
[01/18 22:34:48    239s] Mean displacement: 3.05 um
[01/18 22:34:48    239s] Max displacement: 20.41 um (Instance: FE_OFC499_genblk1_pcpi_mul_rs1_31) (184.8, 182.59) -> (183.2, 163.78)
[01/18 22:34:48    239s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[01/18 22:34:48    239s] Total instances moved : 408
[01/18 22:34:48    239s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.250, REAL:0.240, MEM:2255.1M, EPOCH TIME: 1705610088.320397
[01/18 22:34:48    239s] Total net bbox length = 2.119e+05 (1.073e+05 1.046e+05) (ext = 6.285e+04)
[01/18 22:34:48    239s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2255.1MB
[01/18 22:34:48    239s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2255.1MB) @(0:03:59 - 0:04:00).
[01/18 22:34:48    239s] *** Finished refinePlace (0:04:00 mem=2255.1M) ***
[01/18 22:34:48    239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.4
[01/18 22:34:48    239s] OPERPROF: Finished RefinePlace at level 1, CPU:0.270, REAL:0.262, MEM:2255.1M, EPOCH TIME: 1705610088.325743
[01/18 22:34:48    239s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2255.1M, EPOCH TIME: 1705610088.382817
[01/18 22:34:48    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9402).
[01/18 22:34:48    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    239s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:2252.1M, EPOCH TIME: 1705610088.421565
[01/18 22:34:48    239s] *** maximum move = 20.41 um ***
[01/18 22:34:48    239s] *** Finished re-routing un-routed nets (2252.1M) ***
[01/18 22:34:48    239s] OPERPROF: Starting DPlace-Init at level 1, MEM:2252.1M, EPOCH TIME: 1705610088.487216
[01/18 22:34:48    239s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2252.1M, EPOCH TIME: 1705610088.497586
[01/18 22:34:48    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    239s] 
[01/18 22:34:48    239s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:48    239s] OPERPROF:     Starting CMU at level 3, MEM:2252.1M, EPOCH TIME: 1705610088.529711
[01/18 22:34:48    239s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2252.1M, EPOCH TIME: 1705610088.530764
[01/18 22:34:48    239s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2252.1M, EPOCH TIME: 1705610088.532078
[01/18 22:34:48    239s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2252.1M, EPOCH TIME: 1705610088.532174
[01/18 22:34:48    239s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1705610088.532243
[01/18 22:34:48    239s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2252.1M, EPOCH TIME: 1705610088.534219
[01/18 22:34:48    239s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2252.1M, EPOCH TIME: 1705610088.534437
[01/18 22:34:48    239s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2252.1M, EPOCH TIME: 1705610088.534575
[01/18 22:34:48    239s] 
[01/18 22:34:48    239s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2252.1M) ***
[01/18 22:34:48    239s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.10
[01/18 22:34:48    239s] *** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:04:00.0/0:15:35.4 (0.3), mem = 2252.1M
[01/18 22:34:48    239s] 
[01/18 22:34:48    239s] =============================================================================================
[01/18 22:34:48    239s]  Step TAT Report : AreaOpt #4 / place_opt_design #1                             21.35-s114_1
[01/18 22:34:48    239s] =============================================================================================
[01/18 22:34:48    239s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:34:48    239s] ---------------------------------------------------------------------------------------------
[01/18 22:34:48    239s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:34:48    239s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:34:48    239s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[01/18 22:34:48    239s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    1.1
[01/18 22:34:48    239s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:34:48    239s] [ OptimizationStep       ]      1   0:00:00.2  (   8.0 % )     0:00:01.7 /  0:00:01.7    1.0
[01/18 22:34:48    239s] [ OptSingleIteration     ]      5   0:00:00.1  (   3.2 % )     0:00:01.5 /  0:00:01.5    1.0
[01/18 22:34:48    239s] [ OptGetWeight           ]    168   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:34:48    239s] [ OptEval                ]    168   0:00:00.6  (  24.6 % )     0:00:00.6 /  0:00:00.6    0.9
[01/18 22:34:48    239s] [ OptCommit              ]    168   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.5
[01/18 22:34:48    239s] [ PostCommitDelayUpdate  ]    170   0:00:00.0  (   1.6 % )     0:00:00.5 /  0:00:00.5    0.9
[01/18 22:34:48    239s] [ IncrDelayCalc          ]     80   0:00:00.5  (  19.6 % )     0:00:00.5 /  0:00:00.5    0.9
[01/18 22:34:48    239s] [ RefinePlace            ]      1   0:00:00.6  (  23.6 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:34:48    239s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:34:48    239s] [ IncrTimingUpdate       ]     22   0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:34:48    239s] [ MISC                   ]          0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:34:48    239s] ---------------------------------------------------------------------------------------------
[01/18 22:34:48    239s]  AreaOpt #4 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[01/18 22:34:48    239s] ---------------------------------------------------------------------------------------------
[01/18 22:34:48    239s] 
[01/18 22:34:48    239s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2233.0M, EPOCH TIME: 1705610088.601996
[01/18 22:34:48    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    239s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    239s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    239s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:2171.0M, EPOCH TIME: 1705610088.634375
[01/18 22:34:48    239s] TotalInstCnt at PhyDesignMc Destruction: 9402
[01/18 22:34:48    239s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=2171.01M, totSessionCpu=0:04:00).
[01/18 22:34:48    240s] **INFO: Flow update: Design timing is met.
[01/18 22:34:48    240s] Begin: GigaOpt postEco DRV Optimization
[01/18 22:34:48    240s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[01/18 22:34:48    240s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:00.1/0:15:35.5 (0.3), mem = 2171.0M
[01/18 22:34:48    240s] Info: 1 clock net  excluded from IPO operation.
[01/18 22:34:48    240s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.11
[01/18 22:34:48    240s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:34:48    240s] ### Creating PhyDesignMc. totSessionCpu=0:04:00 mem=2171.0M
[01/18 22:34:48    240s] OPERPROF: Starting DPlace-Init at level 1, MEM:2171.0M, EPOCH TIME: 1705610088.768737
[01/18 22:34:48    240s] Processing tracks to init pin-track alignment.
[01/18 22:34:48    240s] z: 2, totalTracks: 1
[01/18 22:34:48    240s] z: 4, totalTracks: 1
[01/18 22:34:48    240s] z: 6, totalTracks: 1
[01/18 22:34:48    240s] z: 8, totalTracks: 1
[01/18 22:34:48    240s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:34:48    240s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2171.0M, EPOCH TIME: 1705610088.778881
[01/18 22:34:48    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:48    240s] 
[01/18 22:34:48    240s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:48    240s] OPERPROF:     Starting CMU at level 3, MEM:2171.0M, EPOCH TIME: 1705610088.812139
[01/18 22:34:48    240s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2171.0M, EPOCH TIME: 1705610088.813224
[01/18 22:34:48    240s] 
[01/18 22:34:48    240s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:34:48    240s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2171.0M, EPOCH TIME: 1705610088.814600
[01/18 22:34:48    240s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2171.0M, EPOCH TIME: 1705610088.814695
[01/18 22:34:48    240s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2171.0M, EPOCH TIME: 1705610088.814761
[01/18 22:34:48    240s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2171.0MB).
[01/18 22:34:48    240s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2171.0M, EPOCH TIME: 1705610088.816990
[01/18 22:34:48    240s] TotalInstCnt at PhyDesignMc Initialization: 9402
[01/18 22:34:48    240s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:00 mem=2171.0M
[01/18 22:34:48    240s] ### Creating RouteCongInterface, started
[01/18 22:34:48    240s] 
[01/18 22:34:48    240s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/18 22:34:48    240s] 
[01/18 22:34:48    240s] #optDebug: {0, 1.000}
[01/18 22:34:48    240s] ### Creating RouteCongInterface, finished
[01/18 22:34:48    240s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:34:48    240s] ### Creating LA Mngr. totSessionCpu=0:04:00 mem=2171.0M
[01/18 22:34:48    240s] ### Creating LA Mngr, finished. totSessionCpu=0:04:00 mem=2171.0M
[01/18 22:34:49    240s] [GPS-DRV] Optimizer parameters ============================= 
[01/18 22:34:49    240s] [GPS-DRV] maxDensity (design): 0.95
[01/18 22:34:49    240s] [GPS-DRV] maxLocalDensity: 0.98
[01/18 22:34:49    240s] [GPS-DRV] All active and enabled setup views
[01/18 22:34:49    240s] [GPS-DRV]     default_emulate_view
[01/18 22:34:49    240s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:34:49    240s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:34:49    240s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/18 22:34:49    240s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/18 22:34:49    240s] [GPS-DRV] timing-driven DRV settings
[01/18 22:34:49    240s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/18 22:34:49    240s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2228.2M, EPOCH TIME: 1705610089.304427
[01/18 22:34:49    240s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2228.2M, EPOCH TIME: 1705610089.304662
[01/18 22:34:49    240s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:34:49    240s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/18 22:34:49    240s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:34:49    240s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/18 22:34:49    240s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:34:49    240s] Info: violation cost 236.538376 (cap = 0.000000, tran = 236.538376, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:34:49    240s] |    35|   192|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     1.72|     0.00|       0|       0|       0| 81.17%|          |         |
[01/18 22:34:50    241s] Info: violation cost 220.160263 (cap = 0.000000, tran = 220.160263, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:34:50    241s] |     2|    96|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     1.75|     0.00|      37|       0|       7| 81.35%| 0:00:01.0|  2330.7M|
[01/18 22:34:50    241s] Info: violation cost 220.160263 (cap = 0.000000, tran = 220.160263, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:34:50    241s] |     2|    96|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     1.75|     0.00|       0|       0|       0| 81.35%| 0:00:00.0|  2330.7M|
[01/18 22:34:50    241s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s] ###############################################################################
[01/18 22:34:50    241s] #
[01/18 22:34:50    241s] #  Large fanout net report:  
[01/18 22:34:50    241s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/18 22:34:50    241s] #     - current density: 81.35
[01/18 22:34:50    241s] #
[01/18 22:34:50    241s] #  List of high fanout nets:
[01/18 22:34:50    241s] #        Net(1):  resetn: (fanouts = 80)
[01/18 22:34:50    241s] #
[01/18 22:34:50    241s] ###############################################################################
[01/18 22:34:50    241s] Bottom Preferred Layer:
[01/18 22:34:50    241s]     None
[01/18 22:34:50    241s] Via Pillar Rule:
[01/18 22:34:50    241s]     None
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s] =======================================================================
[01/18 22:34:50    241s]                 Reasons for remaining drv violations
[01/18 22:34:50    241s] =======================================================================
[01/18 22:34:50    241s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s] MultiBuffering failure reasons
[01/18 22:34:50    241s] ------------------------------------------------
[01/18 22:34:50    241s] *info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2330.7M) ***
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s] Total-nets :: 10435, Stn-nets :: 299, ratio :: 2.86536 %, Total-len 180580, Stn-len 5116.02
[01/18 22:34:50    241s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2311.6M, EPOCH TIME: 1705610090.107970
[01/18 22:34:50    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9439).
[01/18 22:34:50    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:50    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:50    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:50    241s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.039, MEM:2172.6M, EPOCH TIME: 1705610090.146622
[01/18 22:34:50    241s] TotalInstCnt at PhyDesignMc Destruction: 9439
[01/18 22:34:50    241s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.11
[01/18 22:34:50    241s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:04:01.5/0:15:36.9 (0.3), mem = 2172.6M
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s] =============================================================================================
[01/18 22:34:50    241s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.35-s114_1
[01/18 22:34:50    241s] =============================================================================================
[01/18 22:34:50    241s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:34:50    241s] ---------------------------------------------------------------------------------------------
[01/18 22:34:50    241s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:34:50    241s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:34:50    241s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:34:50    241s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/18 22:34:50    241s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:34:50    241s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:34:50    241s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:34:50    241s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:34:50    241s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:34:50    241s] [ OptEval                ]      5   0:00:00.3  (  21.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 22:34:50    241s] [ OptCommit              ]      5   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.7
[01/18 22:34:50    241s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:34:50    241s] [ IncrDelayCalc          ]     19   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.2    1.1
[01/18 22:34:50    241s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:34:50    241s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.1    1.4
[01/18 22:34:50    241s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.2
[01/18 22:34:50    241s] [ MISC                   ]          0:00:00.5  (  32.4 % )     0:00:00.5 /  0:00:00.5    1.0
[01/18 22:34:50    241s] ---------------------------------------------------------------------------------------------
[01/18 22:34:50    241s]  DrvOpt #4 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/18 22:34:50    241s] ---------------------------------------------------------------------------------------------
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s] End: GigaOpt postEco DRV Optimization
[01/18 22:34:50    241s] **INFO: Flow update: Design timing is met.
[01/18 22:34:50    241s] Running refinePlace -preserveRouting true -hardFence false
[01/18 22:34:50    241s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2172.6M, EPOCH TIME: 1705610090.156153
[01/18 22:34:50    241s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2172.6M, EPOCH TIME: 1705610090.156271
[01/18 22:34:50    241s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2172.6M, EPOCH TIME: 1705610090.156382
[01/18 22:34:50    241s] Processing tracks to init pin-track alignment.
[01/18 22:34:50    241s] z: 2, totalTracks: 1
[01/18 22:34:50    241s] z: 4, totalTracks: 1
[01/18 22:34:50    241s] z: 6, totalTracks: 1
[01/18 22:34:50    241s] z: 8, totalTracks: 1
[01/18 22:34:50    241s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:34:50    241s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2172.6M, EPOCH TIME: 1705610090.166462
[01/18 22:34:50    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:50    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:50    241s] OPERPROF:         Starting CMU at level 5, MEM:2172.6M, EPOCH TIME: 1705610090.198373
[01/18 22:34:50    241s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2172.6M, EPOCH TIME: 1705610090.199464
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:34:50    241s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.034, MEM:2172.6M, EPOCH TIME: 1705610090.200832
[01/18 22:34:50    241s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2172.6M, EPOCH TIME: 1705610090.200921
[01/18 22:34:50    241s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2172.6M, EPOCH TIME: 1705610090.200988
[01/18 22:34:50    241s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2172.6MB).
[01/18 22:34:50    241s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.047, MEM:2172.6M, EPOCH TIME: 1705610090.202966
[01/18 22:34:50    241s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.047, MEM:2172.6M, EPOCH TIME: 1705610090.203024
[01/18 22:34:50    241s] TDRefine: refinePlace mode is spiral
[01/18 22:34:50    241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.5
[01/18 22:34:50    241s] OPERPROF:   Starting RefinePlace at level 2, MEM:2172.6M, EPOCH TIME: 1705610090.203103
[01/18 22:34:50    241s] *** Starting refinePlace (0:04:02 mem=2172.6M) ***
[01/18 22:34:50    241s] Total net bbox length = 2.121e+05 (1.074e+05 1.047e+05) (ext = 6.285e+04)
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:50    241s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:50    241s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s] Starting Small incrNP...
[01/18 22:34:50    241s] User Input Parameters:
[01/18 22:34:50    241s] - Congestion Driven    : Off
[01/18 22:34:50    241s] - Timing Driven        : Off
[01/18 22:34:50    241s] - Area-Violation Based : Off
[01/18 22:34:50    241s] - Start Rollback Level : -5
[01/18 22:34:50    241s] - Legalized            : On
[01/18 22:34:50    241s] - Window Based         : Off
[01/18 22:34:50    241s] - eDen incr mode       : Off
[01/18 22:34:50    241s] - Small incr mode      : On
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2172.6M, EPOCH TIME: 1705610090.220256
[01/18 22:34:50    241s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2172.6M, EPOCH TIME: 1705610090.222152
[01/18 22:34:50    241s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.003, MEM:2172.6M, EPOCH TIME: 1705610090.224689
[01/18 22:34:50    241s] default core: bins with density > 0.750 = 70.83 % ( 102 / 144 )
[01/18 22:34:50    241s] Density distribution unevenness ratio = 10.058%
[01/18 22:34:50    241s] Density distribution unevenness ratio (U70) = 10.058%
[01/18 22:34:50    241s] Density distribution unevenness ratio (U80) = 10.058%
[01/18 22:34:50    241s] Density distribution unevenness ratio (U90) = 3.314%
[01/18 22:34:50    241s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.005, MEM:2172.6M, EPOCH TIME: 1705610090.224816
[01/18 22:34:50    241s] cost 1.002326, thresh 1.000000
[01/18 22:34:50    241s] OPERPROF:     Starting spMPad at level 3, MEM:2172.6M, EPOCH TIME: 1705610090.225003
[01/18 22:34:50    241s] OPERPROF:       Starting spContextMPad at level 4, MEM:2172.6M, EPOCH TIME: 1705610090.225587
[01/18 22:34:50    241s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2172.6M, EPOCH TIME: 1705610090.225664
[01/18 22:34:50    241s] MP Top (9439): mp=1.050. U=0.814.
[01/18 22:34:50    241s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.004, MEM:2172.6M, EPOCH TIME: 1705610090.228748
[01/18 22:34:50    241s] MPU (9439) 0.814 -> 0.854
[01/18 22:34:50    241s] incrNP th 1.000, 0.100
[01/18 22:34:50    241s] Legalizing MH Cells... 0 / 0 (level 100)
[01/18 22:34:50    241s] No instances found in the vector
[01/18 22:34:50    241s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2172.6M, DRC: 0)
[01/18 22:34:50    241s] 0 (out of 0) MH cells were successfully legalized.
[01/18 22:34:50    241s] clkAW=0 clkAWMode=2 maxIt=4 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/18 22:34:50    241s] OPERPROF:     Starting IPInitSPData at level 3, MEM:2172.6M, EPOCH TIME: 1705610090.233386
[01/18 22:34:50    241s] OPERPROF:       Starting spInitNetWt at level 4, MEM:2172.6M, EPOCH TIME: 1705610090.234306
[01/18 22:34:50    241s] no activity file in design. spp won't run.
[01/18 22:34:50    241s] [spp] 0
[01/18 22:34:50    241s] [adp] 0:1:1:3
[01/18 22:34:50    241s] OPERPROF:       Finished spInitNetWt at level 4, CPU:0.000, REAL:0.003, MEM:2172.6M, EPOCH TIME: 1705610090.236864
[01/18 22:34:50    241s] SP #FI/SF FL/PI 0/7814 1625/0
[01/18 22:34:50    241s] OPERPROF:     Finished IPInitSPData at level 3, CPU:0.000, REAL:0.005, MEM:2172.6M, EPOCH TIME: 1705610090.238694
[01/18 22:34:50    241s] NP #FI/FS/SF FL/PI: 7814/0/7814 1625/0
[01/18 22:34:50    241s] RPlace IncrNP: Rollback Lev = -0
[01/18 22:34:50    241s] OPERPROF:     Starting npPlace at level 3, MEM:2174.9M, EPOCH TIME: 1705610090.269850
[01/18 22:34:50    241s] GP RA stats: MHOnly 0 nrInst 1625 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/18 22:34:50    241s] OPERPROF:     Finished npPlace at level 3, CPU:0.240, REAL:0.230, MEM:2177.3M, EPOCH TIME: 1705610090.499800
[01/18 22:34:50    241s] OPERPROF:     Starting IPDeleteSPData at level 3, MEM:2177.3M, EPOCH TIME: 1705610090.547080
[01/18 22:34:50    241s] OPERPROF:     Finished IPDeleteSPData at level 3, CPU:0.000, REAL:0.000, MEM:2177.3M, EPOCH TIME: 1705610090.547294
[01/18 22:34:50    241s] 
[01/18 22:34:50    241s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2177.3M, EPOCH TIME: 1705610090.548671
[01/18 22:34:50    241s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2177.3M, EPOCH TIME: 1705610090.550571
[01/18 22:34:50    241s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.003, MEM:2177.3M, EPOCH TIME: 1705610090.553184
[01/18 22:34:50    241s] default core: bins with density > 0.750 = 70.83 % ( 102 / 144 )
[01/18 22:34:50    241s] Density distribution unevenness ratio = 9.982%
[01/18 22:34:50    241s] Density distribution unevenness ratio (U70) = 9.982%
[01/18 22:34:50    241s] Density distribution unevenness ratio (U80) = 9.982%
[01/18 22:34:50    241s] Density distribution unevenness ratio (U90) = 3.226%
[01/18 22:34:50    241s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.005, MEM:2177.3M, EPOCH TIME: 1705610090.553323
[01/18 22:34:50    241s] RPlace postIncrNP: Density = 1.002326 -> 1.000000.
[01/18 22:34:50    241s] RPlace postIncrNP Info: Density distribution changes:
[01/18 22:34:50    241s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[01/18 22:34:50    241s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[01/18 22:34:50    241s] [1.00 - 1.05] :	 2 (1.39%) -> 0 (0.00%)
[01/18 22:34:50    241s] [0.95 - 1.00] :	 39 (27.08%) -> 41 (28.47%)
[01/18 22:34:50    241s] [0.90 - 0.95] :	 34 (23.61%) -> 33 (22.92%)
[01/18 22:34:50    241s] [0.85 - 0.90] :	 17 (11.81%) -> 17 (11.81%)
[01/18 22:34:50    241s] [0.80 - 0.85] :	 11 (7.64%) -> 12 (8.33%)
[01/18 22:34:50    241s] Move report: incrNP moves 1209 insts, mean move: 0.34 um, max move: 0.80 um 
[01/18 22:34:50    241s] 	Max move on inst (FE_OFC537_n_2427): (81.00, 174.04) --> (81.80, 174.04)
[01/18 22:34:50    241s] Finished incrNP (cpu=0:00:00.3, real=0:00:00.0, mem=2177.3M)
[01/18 22:34:50    241s] End of Small incrNP (cpu=0:00:00.3, real=0:00:00.0)
[01/18 22:34:50    241s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2177.3M, EPOCH TIME: 1705610090.554878
[01/18 22:34:50    241s] Starting refinePlace ...
[01/18 22:34:50    241s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:50    241s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:50    241s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2177.3M, EPOCH TIME: 1705610090.582051
[01/18 22:34:50    241s] DDP initSite1 nrRow 115 nrJob 115
[01/18 22:34:50    241s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2177.3M, EPOCH TIME: 1705610090.582179
[01/18 22:34:50    241s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2177.3M, EPOCH TIME: 1705610090.582375
[01/18 22:34:50    241s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2177.3M, EPOCH TIME: 1705610090.582445
[01/18 22:34:50    241s] DDP markSite nrRow 115 nrJob 115
[01/18 22:34:50    241s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2177.3M, EPOCH TIME: 1705610090.582854
[01/18 22:34:50    241s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2177.3M, EPOCH TIME: 1705610090.582923
[01/18 22:34:50    241s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/18 22:34:50    241s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2177.3M, EPOCH TIME: 1705610090.588990
[01/18 22:34:50    241s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2177.3M, EPOCH TIME: 1705610090.589072
[01/18 22:34:50    241s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.002, MEM:2177.3M, EPOCH TIME: 1705610090.591171
[01/18 22:34:50    241s] ** Cut row section cpu time 0:00:00.0.
[01/18 22:34:50    241s]  ** Cut row section real time 0:00:00.0.
[01/18 22:34:50    241s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.002, MEM:2177.3M, EPOCH TIME: 1705610090.591289
[01/18 22:34:50    242s]   Spread Effort: high, pre-route mode, useDDP on.
[01/18 22:34:50    242s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2177.3MB) @(0:04:02 - 0:04:02).
[01/18 22:34:50    242s] Move report: preRPlace moves 345 insts, mean move: 0.31 um, max move: 2.91 um 
[01/18 22:34:50    242s] 	Max move on inst (genblk2.pcpi_div_minus_2469_59_g509): (155.60, 90.25) --> (156.80, 88.54)
[01/18 22:34:50    242s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NAND2BX1
[01/18 22:34:50    242s] wireLenOptFixPriorityInst 0 inst fixed
[01/18 22:34:50    242s] Placement tweakage begins.
[01/18 22:34:50    242s] wire length = 1.815e+05
[01/18 22:34:51    242s] wire length = 1.778e+05
[01/18 22:34:51    242s] Placement tweakage ends.
[01/18 22:34:51    242s] Move report: tweak moves 2298 insts, mean move: 2.15 um, max move: 8.60 um 
[01/18 22:34:51    242s] 	Max move on inst (g187639): (62.80, 191.14) --> (71.40, 191.14)
[01/18 22:34:51    242s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.7, real=0:00:01.0, mem=2181.9MB) @(0:04:02 - 0:04:03).
[01/18 22:34:51    242s] 
[01/18 22:34:51    242s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:34:51    243s] Move report: legalization moves 182 insts, mean move: 7.57 um, max move: 47.66 um spiral
[01/18 22:34:51    243s] 	Max move on inst (FE_OFC510_n_3220): (67.80, 197.98) --> (105.20, 187.72)
[01/18 22:34:51    243s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/18 22:34:51    243s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:34:51    243s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2181.9MB) @(0:04:03 - 0:04:03).
[01/18 22:34:51    243s] Move report: Detail placement moves 2603 insts, mean move: 2.38 um, max move: 51.86 um 
[01/18 22:34:51    243s] 	Max move on inst (FE_OFC510_n_3220): (63.60, 197.98) --> (105.20, 187.72)
[01/18 22:34:51    243s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2181.9MB
[01/18 22:34:51    243s] Statistics of distance of Instance movement in refine placement:
[01/18 22:34:51    243s]   maximum (X+Y) =        52.26 um
[01/18 22:34:51    243s]   inst (FE_OFC510_n_3220) with max move: (63.2, 197.98) -> (105.2, 187.72)
[01/18 22:34:51    243s]   mean    (X+Y) =         2.02 um
[01/18 22:34:51    243s] Summary Report:
[01/18 22:34:51    243s] Instances move: 3155 (out of 9439 movable)
[01/18 22:34:51    243s] Instances flipped: 0
[01/18 22:34:51    243s] Mean displacement: 2.02 um
[01/18 22:34:51    243s] Max displacement: 52.26 um (Instance: FE_OFC510_n_3220) (63.2, 197.98) -> (105.2, 187.72)
[01/18 22:34:51    243s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/18 22:34:51    243s] Total instances moved : 3155
[01/18 22:34:51    243s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.120, REAL:1.109, MEM:2181.9M, EPOCH TIME: 1705610091.663788
[01/18 22:34:51    243s] Total net bbox length = 2.106e+05 (1.055e+05 1.051e+05) (ext = 6.285e+04)
[01/18 22:34:51    243s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2181.9MB
[01/18 22:34:51    243s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=2181.9MB) @(0:04:02 - 0:04:03).
[01/18 22:34:51    243s] *** Finished refinePlace (0:04:03 mem=2181.9M) ***
[01/18 22:34:51    243s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.5
[01/18 22:34:51    243s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.480, REAL:1.466, MEM:2181.9M, EPOCH TIME: 1705610091.669341
[01/18 22:34:51    243s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2181.9M, EPOCH TIME: 1705610091.669408
[01/18 22:34:51    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9439).
[01/18 22:34:51    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:51    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:51    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:51    243s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.037, MEM:2174.9M, EPOCH TIME: 1705610091.706832
[01/18 22:34:51    243s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.560, REAL:1.551, MEM:2174.9M, EPOCH TIME: 1705610091.706988
[01/18 22:34:51    243s] **INFO: Flow update: Design timing is met.
[01/18 22:34:51    243s] **INFO: Flow update: Design timing is met.
[01/18 22:34:51    243s] **INFO: Flow update: Design timing is met.
[01/18 22:34:51    243s] Register exp ratio and priority group on 0 nets on 10453 nets : 
[01/18 22:34:51    243s] 
[01/18 22:34:51    243s] Active setup views:
[01/18 22:34:51    243s]  default_emulate_view
[01/18 22:34:51    243s]   Dominating endpoints: 0
[01/18 22:34:51    243s]   Dominating TNS: -0.000
[01/18 22:34:51    243s] 
[01/18 22:34:51    243s] Extraction called for design 'picorv32' of instances=9439 and nets=10626 using extraction engine 'preRoute' .
[01/18 22:34:51    243s] PreRoute RC Extraction called for design picorv32.
[01/18 22:34:51    243s] RC Extraction called in multi-corner(1) mode.
[01/18 22:34:51    243s] RCMode: PreRoute
[01/18 22:34:51    243s]       RC Corner Indexes            0   
[01/18 22:34:51    243s] Capacitance Scaling Factor   : 1.00000 
[01/18 22:34:51    243s] Resistance Scaling Factor    : 1.00000 
[01/18 22:34:51    243s] Clock Cap. Scaling Factor    : 1.00000 
[01/18 22:34:51    243s] Clock Res. Scaling Factor    : 1.00000 
[01/18 22:34:51    243s] Shrink Factor                : 1.00000
[01/18 22:34:51    243s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/18 22:34:51    243s] Using Quantus QRC technology file ...
[01/18 22:34:51    243s] RC Grid backup saved.
[01/18 22:34:51    243s] 
[01/18 22:34:51    243s] Trim Metal Layers:
[01/18 22:34:51    243s] LayerId::1 widthSet size::1
[01/18 22:34:51    243s] LayerId::2 widthSet size::1
[01/18 22:34:51    243s] LayerId::3 widthSet size::1
[01/18 22:34:51    243s] LayerId::4 widthSet size::1
[01/18 22:34:51    243s] LayerId::5 widthSet size::1
[01/18 22:34:51    243s] LayerId::6 widthSet size::1
[01/18 22:34:51    243s] LayerId::7 widthSet size::1
[01/18 22:34:51    243s] LayerId::8 widthSet size::1
[01/18 22:34:51    243s] LayerId::9 widthSet size::1
[01/18 22:34:51    243s] LayerId::10 widthSet size::1
[01/18 22:34:51    243s] LayerId::11 widthSet size::1
[01/18 22:34:51    243s] Skipped RC grid update for preRoute extraction.
[01/18 22:34:51    243s] eee: pegSigSF::1.070000
[01/18 22:34:51    243s] Initializing multi-corner resistance tables ...
[01/18 22:34:51    243s] eee: l::1 avDens::0.090854 usedTrk::1488.190352 availTrk::16380.000000 sigTrk::1488.190352
[01/18 22:34:51    243s] eee: l::2 avDens::0.265574 usedTrk::3451.397965 availTrk::12996.000000 sigTrk::3451.397965
[01/18 22:34:51    243s] eee: l::3 avDens::0.287161 usedTrk::3928.356742 availTrk::13680.000000 sigTrk::3928.356742
[01/18 22:34:51    243s] eee: l::4 avDens::0.171837 usedTrk::2071.576322 availTrk::12055.500000 sigTrk::2071.576322
[01/18 22:34:51    243s] eee: l::5 avDens::0.079992 usedTrk::878.311693 availTrk::10980.000000 sigTrk::878.311693
[01/18 22:34:51    243s] eee: l::6 avDens::0.028182 usedTrk::171.076024 availTrk::6070.500000 sigTrk::171.076024
[01/18 22:34:51    243s] eee: l::7 avDens::0.009173 usedTrk::9.906433 availTrk::1080.000000 sigTrk::9.906433
[01/18 22:34:51    243s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:34:51    243s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:34:51    243s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 22:34:51    243s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 22:34:51    243s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:34:51    243s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.273147 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.827300 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:34:52    243s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2161.566M)
[01/18 22:34:52    243s] Skewing Data Summary (End_of_FINAL)
[01/18 22:34:52    243s] --------------------------------------------------
[01/18 22:34:52    243s]  Total skewed count:0
[01/18 22:34:52    243s] --------------------------------------------------
[01/18 22:34:52    243s] Starting delay calculation for Setup views
[01/18 22:34:52    243s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/18 22:34:52    243s] #################################################################################
[01/18 22:34:52    243s] # Design Stage: PreRoute
[01/18 22:34:52    243s] # Design Name: picorv32
[01/18 22:34:52    243s] # Design Mode: 45nm
[01/18 22:34:52    243s] # Analysis Mode: MMMC Non-OCV 
[01/18 22:34:52    243s] # Parasitics Mode: No SPEF/RCDB 
[01/18 22:34:52    243s] # Signoff Settings: SI Off 
[01/18 22:34:52    243s] #################################################################################
[01/18 22:34:52    244s] Calculate delays in Single mode...
[01/18 22:34:52    244s] Topological Sorting (REAL = 0:00:00.0, MEM = 2155.6M, InitMEM = 2155.6M)
[01/18 22:34:52    244s] Start delay calculation (fullDC) (1 T). (MEM=2155.58)
[01/18 22:34:52    244s] End AAE Lib Interpolated Model. (MEM=2167.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:34:54    246s] Total number of fetched objects 10453
[01/18 22:34:55    246s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/18 22:34:55    246s] End delay calculation. (MEM=2182.79 CPU=0:00:01.9 REAL=0:00:02.0)
[01/18 22:34:55    246s] End delay calculation (fullDC). (MEM=2182.79 CPU=0:00:02.3 REAL=0:00:03.0)
[01/18 22:34:55    246s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 2182.8M) ***
[01/18 22:34:55    246s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:04:07 mem=2182.8M)
[01/18 22:34:55    246s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2182.79 MB )
[01/18 22:34:55    246s] (I)      ==================== Layers =====================
[01/18 22:34:55    246s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:34:55    246s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:34:55    246s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:34:55    246s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:34:55    246s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:34:55    246s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:34:55    246s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:34:55    246s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:34:55    246s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:34:55    246s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:34:55    246s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:34:55    246s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:34:55    246s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:34:55    246s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:34:55    246s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:34:55    246s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:34:55    246s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:34:55    246s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:34:55    246s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:34:55    246s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:34:55    246s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:34:55    246s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:34:55    246s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:34:55    246s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:34:55    246s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:34:55    246s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:34:55    246s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:34:55    246s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:34:55    246s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:34:55    246s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:34:55    246s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:34:55    246s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:34:55    246s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:34:55    246s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:34:55    246s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:34:55    246s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:34:55    246s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:34:55    246s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:34:55    246s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:34:55    246s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:34:55    246s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:34:55    246s] (I)      Started Import and model ( Curr Mem: 2182.79 MB )
[01/18 22:34:55    246s] (I)      Default pattern map key = picorv32_default.
[01/18 22:34:55    246s] (I)      == Non-default Options ==
[01/18 22:34:55    246s] (I)      Build term to term wires                           : false
[01/18 22:34:55    246s] (I)      Maximum routing layer                              : 11
[01/18 22:34:55    246s] (I)      Number of threads                                  : 1
[01/18 22:34:55    246s] (I)      Method to set GCell size                           : row
[01/18 22:34:55    246s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:34:55    246s] (I)      Use row-based GCell size
[01/18 22:34:55    246s] (I)      Use row-based GCell align
[01/18 22:34:55    246s] (I)      layer 0 area = 80000
[01/18 22:34:55    246s] (I)      layer 1 area = 80000
[01/18 22:34:55    246s] (I)      layer 2 area = 80000
[01/18 22:34:55    246s] (I)      layer 3 area = 80000
[01/18 22:34:55    246s] (I)      layer 4 area = 80000
[01/18 22:34:55    246s] (I)      layer 5 area = 80000
[01/18 22:34:55    246s] (I)      layer 6 area = 80000
[01/18 22:34:55    246s] (I)      layer 7 area = 80000
[01/18 22:34:55    246s] (I)      layer 8 area = 80000
[01/18 22:34:55    246s] (I)      layer 9 area = 400000
[01/18 22:34:55    246s] (I)      layer 10 area = 400000
[01/18 22:34:55    246s] (I)      GCell unit size   : 3420
[01/18 22:34:55    246s] (I)      GCell multiplier  : 1
[01/18 22:34:55    246s] (I)      GCell row height  : 3420
[01/18 22:34:55    246s] (I)      Actual row height : 3420
[01/18 22:34:55    246s] (I)      GCell align ref   : 30000 30020
[01/18 22:34:55    246s] [NR-eGR] Track table information for default rule: 
[01/18 22:34:55    246s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:34:55    246s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:34:55    246s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:34:55    246s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:34:55    246s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:34:55    246s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:34:55    246s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:34:55    246s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:34:55    246s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:34:55    246s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:34:55    246s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:34:55    246s] (I)      ==================== Default via =====================
[01/18 22:34:55    246s] (I)      +----+------------------+----------------------------+
[01/18 22:34:55    246s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/18 22:34:55    246s] (I)      +----+------------------+----------------------------+
[01/18 22:34:55    246s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/18 22:34:55    246s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/18 22:34:55    246s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/18 22:34:55    246s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/18 22:34:55    246s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/18 22:34:55    246s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/18 22:34:55    246s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/18 22:34:55    246s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/18 22:34:55    246s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/18 22:34:55    246s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/18 22:34:55    246s] (I)      +----+------------------+----------------------------+
[01/18 22:34:55    246s] [NR-eGR] Read 3998 PG shapes
[01/18 22:34:55    246s] [NR-eGR] Read 0 clock shapes
[01/18 22:34:55    246s] [NR-eGR] Read 0 other shapes
[01/18 22:34:55    246s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:34:55    246s] [NR-eGR] #Instance Blockages : 0
[01/18 22:34:55    246s] [NR-eGR] #PG Blockages       : 3998
[01/18 22:34:55    246s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:34:55    246s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:34:55    246s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:34:55    246s] [NR-eGR] #Other Blockages    : 0
[01/18 22:34:55    246s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:34:55    246s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/18 22:34:55    246s] [NR-eGR] Read 10322 nets ( ignored 0 )
[01/18 22:34:55    246s] (I)      early_global_route_priority property id does not exist.
[01/18 22:34:55    246s] (I)      Read Num Blocks=3998  Num Prerouted Wires=0  Num CS=0
[01/18 22:34:55    246s] (I)      Layer 1 (V) : #blockages 464 : #preroutes 0
[01/18 22:34:55    246s] (I)      Layer 2 (H) : #blockages 464 : #preroutes 0
[01/18 22:34:55    246s] (I)      Layer 3 (V) : #blockages 464 : #preroutes 0
[01/18 22:34:55    246s] (I)      Layer 4 (H) : #blockages 464 : #preroutes 0
[01/18 22:34:55    246s] (I)      Layer 5 (V) : #blockages 464 : #preroutes 0
[01/18 22:34:55    246s] (I)      Layer 6 (H) : #blockages 464 : #preroutes 0
[01/18 22:34:55    246s] (I)      Layer 7 (V) : #blockages 464 : #preroutes 0
[01/18 22:34:55    246s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[01/18 22:34:55    246s] (I)      Layer 9 (V) : #blockages 256 : #preroutes 0
[01/18 22:34:55    246s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/18 22:34:55    246s] (I)      Number of ignored nets                =      0
[01/18 22:34:55    246s] (I)      Number of connected nets              =      0
[01/18 22:34:55    246s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/18 22:34:55    246s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/18 22:34:55    246s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:34:55    246s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:34:55    246s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:34:55    246s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:34:55    246s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:34:55    246s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:34:55    246s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:34:55    246s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/18 22:34:55    246s] (I)      Ndr track 0 does not exist
[01/18 22:34:55    246s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:34:55    246s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:34:55    246s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:34:55    246s] (I)      Site width          :   400  (dbu)
[01/18 22:34:55    246s] (I)      Row height          :  3420  (dbu)
[01/18 22:34:55    246s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:34:55    246s] (I)      GCell width         :  3420  (dbu)
[01/18 22:34:55    246s] (I)      GCell height        :  3420  (dbu)
[01/18 22:34:55    246s] (I)      Grid                :   133   132    11
[01/18 22:34:55    246s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:34:55    246s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/18 22:34:55    246s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/18 22:34:55    246s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:34:55    246s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:34:55    246s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:34:55    246s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/18 22:34:55    246s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:34:55    246s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/18 22:34:55    246s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:34:55    246s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:34:55    246s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:34:55    246s] (I)      --------------------------------------------------------
[01/18 22:34:55    246s] 
[01/18 22:34:55    246s] [NR-eGR] ============ Routing rule table ============
[01/18 22:34:55    246s] [NR-eGR] Rule id: 0  Nets: 10322
[01/18 22:34:55    246s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:34:55    246s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/18 22:34:55    246s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:34:55    246s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:34:55    246s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:34:55    246s] [NR-eGR] ========================================
[01/18 22:34:55    246s] [NR-eGR] 
[01/18 22:34:55    246s] (I)      =============== Blocked Tracks ===============
[01/18 22:34:55    246s] (I)      +-------+---------+----------+---------------+
[01/18 22:34:55    246s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:34:55    246s] (I)      +-------+---------+----------+---------------+
[01/18 22:34:55    246s] (I)      |     1 |       0 |        0 |         0.00% |
[01/18 22:34:55    246s] (I)      |     2 |  150876 |     7888 |         5.23% |
[01/18 22:34:55    246s] (I)      |     3 |  158669 |     1392 |         0.88% |
[01/18 22:34:55    246s] (I)      |     4 |  150876 |     7888 |         5.23% |
[01/18 22:34:55    246s] (I)      |     5 |  158669 |     1392 |         0.88% |
[01/18 22:34:55    246s] (I)      |     6 |  150876 |     7888 |         5.23% |
[01/18 22:34:55    246s] (I)      |     7 |  158669 |     1392 |         0.88% |
[01/18 22:34:55    246s] (I)      |     8 |  150876 |     7888 |         5.23% |
[01/18 22:34:55    246s] (I)      |     9 |  158669 |     2784 |         1.75% |
[01/18 22:34:55    246s] (I)      |    10 |   60192 |     4318 |         7.17% |
[01/18 22:34:55    246s] (I)      |    11 |   63441 |    11132 |        17.55% |
[01/18 22:34:55    246s] (I)      +-------+---------+----------+---------------+
[01/18 22:34:55    246s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2182.79 MB )
[01/18 22:34:55    246s] (I)      Reset routing kernel
[01/18 22:34:55    246s] (I)      Started Global Routing ( Curr Mem: 2182.79 MB )
[01/18 22:34:55    246s] (I)      totalPins=37458  totalGlobalPin=35951 (95.98%)
[01/18 22:34:55    246s] (I)      total 2D Cap : 1331457 = (681341 H, 650116 V)
[01/18 22:34:55    246s] [NR-eGR] Layer group 1: route 10322 net(s) in layer range [2, 11]
[01/18 22:34:55    246s] (I)      
[01/18 22:34:55    246s] (I)      ============  Phase 1a Route ============
[01/18 22:34:55    246s] (I)      Usage: 100965 = (47385 H, 53580 V) = (6.95% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:34:55    246s] (I)      
[01/18 22:34:55    246s] (I)      ============  Phase 1b Route ============
[01/18 22:34:55    246s] (I)      Usage: 100965 = (47385 H, 53580 V) = (6.95% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:34:55    246s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.726501e+05um
[01/18 22:34:55    246s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/18 22:34:55    246s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/18 22:34:55    246s] (I)      
[01/18 22:34:55    246s] (I)      ============  Phase 1c Route ============
[01/18 22:34:55    246s] (I)      Usage: 100965 = (47385 H, 53580 V) = (6.95% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:34:55    246s] (I)      
[01/18 22:34:55    246s] (I)      ============  Phase 1d Route ============
[01/18 22:34:55    246s] (I)      Usage: 100965 = (47385 H, 53580 V) = (6.95% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:34:55    246s] (I)      
[01/18 22:34:55    246s] (I)      ============  Phase 1e Route ============
[01/18 22:34:55    246s] (I)      Usage: 100965 = (47385 H, 53580 V) = (6.95% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:34:55    246s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.726501e+05um
[01/18 22:34:55    246s] (I)      
[01/18 22:34:55    246s] (I)      ============  Phase 1l Route ============
[01/18 22:34:55    246s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/18 22:34:55    246s] (I)      Layer  2:     147603     45371        15           0      148967    ( 0.00%) 
[01/18 22:34:55    246s] (I)      Layer  3:     156368     40749         0           0      156816    ( 0.00%) 
[01/18 22:34:55    246s] (I)      Layer  4:     147603     21300         0           0      148967    ( 0.00%) 
[01/18 22:34:55    246s] (I)      Layer  5:     156368      9262         0           0      156816    ( 0.00%) 
[01/18 22:34:55    246s] (I)      Layer  6:     147603      1931         0           0      148967    ( 0.00%) 
[01/18 22:34:55    246s] (I)      Layer  7:     156368        34         0           0      156816    ( 0.00%) 
[01/18 22:34:55    246s] (I)      Layer  8:     147603         0         0           0      148967    ( 0.00%) 
[01/18 22:34:55    246s] (I)      Layer  9:     155468         0         0           0      156816    ( 0.00%) 
[01/18 22:34:55    246s] (I)      Layer 10:      55442         0         0        3447       56139    ( 5.79%) 
[01/18 22:34:55    246s] (I)      Layer 11:      51883         0         0        8230       54497    (13.12%) 
[01/18 22:34:55    246s] (I)      Total:       1322309    118647        15       11676     1333763    ( 0.87%) 
[01/18 22:34:55    246s] (I)      
[01/18 22:34:55    246s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/18 22:34:55    246s] [NR-eGR]                        OverCon            
[01/18 22:34:55    246s] [NR-eGR]                         #Gcell     %Gcell
[01/18 22:34:55    246s] [NR-eGR]        Layer             (1-2)    OverCon
[01/18 22:34:55    246s] [NR-eGR] ----------------------------------------------
[01/18 22:34:55    246s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:55    246s] [NR-eGR]  Metal2 ( 2)        12( 0.07%)   ( 0.07%) 
[01/18 22:34:55    246s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:55    246s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:55    246s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:55    246s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:55    246s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:55    246s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:55    246s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:55    246s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:55    246s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/18 22:34:55    246s] [NR-eGR] ----------------------------------------------
[01/18 22:34:55    246s] [NR-eGR]        Total        12( 0.01%)   ( 0.01%) 
[01/18 22:34:55    246s] [NR-eGR] 
[01/18 22:34:55    246s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2190.79 MB )
[01/18 22:34:55    246s] (I)      total 2D Cap : 1332398 = (681580 H, 650818 V)
[01/18 22:34:55    246s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:34:55    246s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2190.79 MB )
[01/18 22:34:55    246s] (I)      ===================================== Runtime Summary ======================================
[01/18 22:34:55    246s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/18 22:34:55    246s] (I)      --------------------------------------------------------------------------------------------
[01/18 22:34:55    246s] (I)       Early Global Route kernel              100.00%  147.71 sec  147.98 sec  0.27 sec  0.27 sec 
[01/18 22:34:55    246s] (I)       +-Import and model                      32.81%  147.72 sec  147.80 sec  0.09 sec  0.09 sec 
[01/18 22:34:55    246s] (I)       | +-Create place DB                     14.79%  147.72 sec  147.76 sec  0.04 sec  0.04 sec 
[01/18 22:34:55    246s] (I)       | | +-Import place data                 14.74%  147.72 sec  147.76 sec  0.04 sec  0.04 sec 
[01/18 22:34:55    246s] (I)       | | | +-Read instances and placement     3.85%  147.72 sec  147.73 sec  0.01 sec  0.01 sec 
[01/18 22:34:55    246s] (I)       | | | +-Read nets                       10.73%  147.73 sec  147.76 sec  0.03 sec  0.03 sec 
[01/18 22:34:55    246s] (I)       | +-Create route DB                     14.84%  147.76 sec  147.80 sec  0.04 sec  0.04 sec 
[01/18 22:34:55    246s] (I)       | | +-Import route data (1T)            14.67%  147.76 sec  147.80 sec  0.04 sec  0.04 sec 
[01/18 22:34:55    246s] (I)       | | | +-Read blockages ( Layer 2-11 )    1.67%  147.76 sec  147.77 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | | | +-Read routing blockages         0.00%  147.76 sec  147.76 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | | | +-Read instance blockages        0.79%  147.76 sec  147.76 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | | | +-Read PG blockages              0.26%  147.76 sec  147.76 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | | | +-Read clock blockages           0.03%  147.77 sec  147.77 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | | | +-Read other blockages           0.03%  147.77 sec  147.77 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | | | +-Read halo blockages            0.05%  147.77 sec  147.77 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | | | +-Read boundary cut boxes        0.00%  147.77 sec  147.77 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | | +-Read blackboxes                  0.01%  147.77 sec  147.77 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | | +-Read prerouted                   2.12%  147.77 sec  147.77 sec  0.01 sec  0.01 sec 
[01/18 22:34:55    246s] (I)       | | | +-Read unlegalized nets            0.47%  147.77 sec  147.77 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | | +-Read nets                        1.35%  147.77 sec  147.78 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | | +-Set up via pillars               0.03%  147.78 sec  147.78 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | | +-Initialize 3D grid graph         0.22%  147.78 sec  147.78 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | | +-Model blockage capacity          5.24%  147.78 sec  147.80 sec  0.01 sec  0.01 sec 
[01/18 22:34:55    246s] (I)       | | | | +-Initialize 3D capacity         4.90%  147.78 sec  147.79 sec  0.01 sec  0.01 sec 
[01/18 22:34:55    246s] (I)       | +-Read aux data                        0.00%  147.80 sec  147.80 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | +-Others data preparation              0.38%  147.80 sec  147.80 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | +-Create route kernel                  1.87%  147.80 sec  147.80 sec  0.01 sec  0.01 sec 
[01/18 22:34:55    246s] (I)       +-Global Routing                        62.22%  147.81 sec  147.98 sec  0.17 sec  0.17 sec 
[01/18 22:34:55    246s] (I)       | +-Initialization                       0.97%  147.81 sec  147.81 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | +-Net group 1                         57.95%  147.81 sec  147.97 sec  0.16 sec  0.15 sec 
[01/18 22:34:55    246s] (I)       | | +-Generate topology                  5.26%  147.81 sec  147.82 sec  0.01 sec  0.01 sec 
[01/18 22:34:55    246s] (I)       | | +-Phase 1a                          13.60%  147.83 sec  147.86 sec  0.04 sec  0.04 sec 
[01/18 22:34:55    246s] (I)       | | | +-Pattern routing (1T)            11.90%  147.83 sec  147.86 sec  0.03 sec  0.04 sec 
[01/18 22:34:55    246s] (I)       | | | +-Add via demand to 2D             1.40%  147.86 sec  147.86 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | +-Phase 1b                           0.07%  147.86 sec  147.86 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | +-Phase 1c                           0.01%  147.86 sec  147.86 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | +-Phase 1d                           0.01%  147.86 sec  147.86 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | +-Phase 1e                           0.12%  147.87 sec  147.87 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | | +-Route legalization               0.00%  147.87 sec  147.87 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       | | +-Phase 1l                          36.95%  147.87 sec  147.97 sec  0.10 sec  0.10 sec 
[01/18 22:34:55    246s] (I)       | | | +-Layer assignment (1T)           36.12%  147.87 sec  147.97 sec  0.10 sec  0.10 sec 
[01/18 22:34:55    246s] (I)       | +-Clean cong LA                        0.00%  147.97 sec  147.97 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)       +-Export 3D cong map                     2.14%  147.98 sec  147.98 sec  0.01 sec  0.01 sec 
[01/18 22:34:55    246s] (I)       | +-Export 2D cong map                   0.20%  147.98 sec  147.98 sec  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)      ===================== Summary by functions =====================
[01/18 22:34:55    246s] (I)       Lv  Step                                 %      Real       CPU 
[01/18 22:34:55    246s] (I)      ----------------------------------------------------------------
[01/18 22:34:55    246s] (I)        0  Early Global Route kernel      100.00%  0.27 sec  0.27 sec 
[01/18 22:34:55    246s] (I)        1  Global Routing                  62.22%  0.17 sec  0.17 sec 
[01/18 22:34:55    246s] (I)        1  Import and model                32.81%  0.09 sec  0.09 sec 
[01/18 22:34:55    246s] (I)        1  Export 3D cong map               2.14%  0.01 sec  0.01 sec 
[01/18 22:34:55    246s] (I)        2  Net group 1                     57.95%  0.16 sec  0.15 sec 
[01/18 22:34:55    246s] (I)        2  Create route DB                 14.84%  0.04 sec  0.04 sec 
[01/18 22:34:55    246s] (I)        2  Create place DB                 14.79%  0.04 sec  0.04 sec 
[01/18 22:34:55    246s] (I)        2  Create route kernel              1.87%  0.01 sec  0.01 sec 
[01/18 22:34:55    246s] (I)        2  Initialization                   0.97%  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)        2  Others data preparation          0.38%  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)        2  Export 2D cong map               0.20%  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/18 22:34:55    246s] (I)        3  Phase 1l                        36.95%  0.10 sec  0.10 sec 
[01/18 22:34:55    247s] (I)        3  Import place data               14.74%  0.04 sec  0.04 sec 
[01/18 22:34:55    247s] (I)        3  Import route data (1T)          14.67%  0.04 sec  0.04 sec 
[01/18 22:34:55    247s] (I)        3  Phase 1a                        13.60%  0.04 sec  0.04 sec 
[01/18 22:34:55    247s] (I)        3  Generate topology                5.26%  0.01 sec  0.01 sec 
[01/18 22:34:55    247s] (I)        3  Phase 1e                         0.12%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        3  Phase 1b                         0.07%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        4  Layer assignment (1T)           36.12%  0.10 sec  0.10 sec 
[01/18 22:34:55    247s] (I)        4  Read nets                       12.08%  0.03 sec  0.03 sec 
[01/18 22:34:55    247s] (I)        4  Pattern routing (1T)            11.90%  0.03 sec  0.04 sec 
[01/18 22:34:55    247s] (I)        4  Model blockage capacity          5.24%  0.01 sec  0.01 sec 
[01/18 22:34:55    247s] (I)        4  Read instances and placement     3.85%  0.01 sec  0.01 sec 
[01/18 22:34:55    247s] (I)        4  Read prerouted                   2.12%  0.01 sec  0.01 sec 
[01/18 22:34:55    247s] (I)        4  Read blockages ( Layer 2-11 )    1.67%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        4  Add via demand to 2D             1.40%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        4  Read unlegalized nets            0.47%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        4  Initialize 3D grid graph         0.22%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        4  Set up via pillars               0.03%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        5  Initialize 3D capacity           4.90%  0.01 sec  0.01 sec 
[01/18 22:34:55    247s] (I)        5  Read instance blockages          0.79%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        5  Read PG blockages                0.26%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        5  Read halo blockages              0.05%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/18 22:34:55    247s] OPERPROF: Starting HotSpotCal at level 1, MEM:2190.8M, EPOCH TIME: 1705610095.629372
[01/18 22:34:55    247s] [hotspot] +------------+---------------+---------------+
[01/18 22:34:55    247s] [hotspot] |            |   max hotspot | total hotspot |
[01/18 22:34:55    247s] [hotspot] +------------+---------------+---------------+
[01/18 22:34:55    247s] [hotspot] | normalized |          0.00 |          0.00 |
[01/18 22:34:55    247s] [hotspot] +------------+---------------+---------------+
[01/18 22:34:55    247s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/18 22:34:55    247s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/18 22:34:55    247s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2190.8M, EPOCH TIME: 1705610095.631740
[01/18 22:34:55    247s] [hotspot] Hotspot report including placement blocked areas
[01/18 22:34:55    247s] OPERPROF: Starting HotSpotCal at level 1, MEM:2190.8M, EPOCH TIME: 1705610095.632029
[01/18 22:34:55    247s] [hotspot] +------------+---------------+---------------+
[01/18 22:34:55    247s] [hotspot] |            |   max hotspot | total hotspot |
[01/18 22:34:55    247s] [hotspot] +------------+---------------+---------------+
[01/18 22:34:55    247s] [hotspot] | normalized |          0.00 |          0.00 |
[01/18 22:34:55    247s] [hotspot] +------------+---------------+---------------+
[01/18 22:34:55    247s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/18 22:34:55    247s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/18 22:34:55    247s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2190.8M, EPOCH TIME: 1705610095.634157
[01/18 22:34:55    247s] Reported timing to dir ./timingReports
[01/18 22:34:55    247s] **optDesign ... cpu = 0:02:09, real = 0:02:09, mem = 1704.9M, totSessionCpu=0:04:07 **
[01/18 22:34:55    247s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2143.8M, EPOCH TIME: 1705610095.649573
[01/18 22:34:55    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:55    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:55    247s] 
[01/18 22:34:55    247s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:55    247s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2143.8M, EPOCH TIME: 1705610095.683566
[01/18 22:34:55    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:55    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:58    247s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.756  |  2.491  |  1.756  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (81)      |   -0.299   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2159.2M, EPOCH TIME: 1705610098.912891
[01/18 22:34:58    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:58    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:58    247s] 
[01/18 22:34:58    247s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:58    247s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.036, MEM:2159.2M, EPOCH TIME: 1705610098.949181
[01/18 22:34:58    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:58    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:58    247s] Density: 81.351%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2159.2M, EPOCH TIME: 1705610098.965262
[01/18 22:34:58    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:58    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:59    248s] 
[01/18 22:34:59    248s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:34:59    248s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:2159.2M, EPOCH TIME: 1705610099.001996
[01/18 22:34:59    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:59    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:59    248s] **optDesign ... cpu = 0:02:10, real = 0:02:13, mem = 1707.5M, totSessionCpu=0:04:08 **
[01/18 22:34:59    248s] 
[01/18 22:34:59    248s] TimeStamp Deleting Cell Server Begin ...
[01/18 22:34:59    248s] Deleting Lib Analyzer.
[01/18 22:34:59    248s] 
[01/18 22:34:59    248s] TimeStamp Deleting Cell Server End ...
[01/18 22:34:59    248s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/18 22:34:59    248s] Type 'man IMPOPT-3195' for more detail.
[01/18 22:34:59    248s] *** Finished optDesign ***
[01/18 22:34:59    248s] 
[01/18 22:34:59    248s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:15 real=  0:02:19)
[01/18 22:34:59    248s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.6 real=0:00:01.5)
[01/18 22:34:59    248s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:10.2 real=0:00:10.2)
[01/18 22:34:59    248s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.5)
[01/18 22:34:59    248s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:21 real=  0:01:21)
[01/18 22:34:59    248s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[01/18 22:34:59    248s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 22:34:59    248s] clean pInstBBox. size 0
[01/18 22:34:59    248s] All LLGs are deleted
[01/18 22:34:59    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:59    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:34:59    248s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2159.2M, EPOCH TIME: 1705610099.078468
[01/18 22:34:59    248s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2159.2M, EPOCH TIME: 1705610099.078648
[01/18 22:34:59    248s] Disable CTE adjustment.
[01/18 22:34:59    248s] Info: pop threads available for lower-level modules during optimization.
[01/18 22:34:59    248s] #optDebug: fT-D <X 1 0 0 0>
[01/18 22:34:59    248s] VSMManager cleared!
[01/18 22:34:59    248s] **place_opt_design ... cpu = 0:02:39, real = 0:02:44, mem = 2054.2M **
[01/18 22:34:59    248s] *** Finished GigaPlace ***
[01/18 22:34:59    248s] 
[01/18 22:34:59    248s] *** Summary of all messages that are not suppressed in this session:
[01/18 22:34:59    248s] Severity  ID               Count  Summary                                  
[01/18 22:34:59    248s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/18 22:34:59    248s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[01/18 22:34:59    248s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[01/18 22:34:59    248s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/18 22:34:59    248s] WARNING   IMPOPT-665         296  %s : Net has unplaced terms or is connec...
[01/18 22:34:59    248s] *** Message Summary: 302 warning(s), 0 error(s)
[01/18 22:34:59    248s] 
[01/18 22:34:59    248s] *** place_opt_design #1 [finish] : cpu/real = 0:02:39.4/0:02:43.3 (1.0), totSession cpu/real = 0:04:08.1/0:15:45.9 (0.3), mem = 2054.2M
[01/18 22:34:59    248s] 
[01/18 22:34:59    248s] =============================================================================================
[01/18 22:34:59    248s]  Final TAT Report : place_opt_design #1                                         21.35-s114_1
[01/18 22:34:59    248s] =============================================================================================
[01/18 22:34:59    248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:34:59    248s] ---------------------------------------------------------------------------------------------
[01/18 22:34:59    248s] [ InitOpt                ]      1   0:00:01.9  (   1.2 % )     0:00:06.3 /  0:00:05.6    0.9
[01/18 22:34:59    248s] [ GlobalOpt              ]      1   0:00:01.5  (   0.9 % )     0:00:01.5 /  0:00:01.5    1.0
[01/18 22:34:59    248s] [ DrvOpt                 ]      4   0:00:09.4  (   5.8 % )     0:00:10.3 /  0:00:10.3    1.0
[01/18 22:34:59    248s] [ SimplifyNetlist        ]      1   0:00:01.5  (   0.9 % )     0:00:01.5 /  0:00:01.5    1.0
[01/18 22:34:59    248s] [ SkewPreCTSReport       ]      1   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:34:59    248s] [ AreaOpt                ]      4   0:00:16.8  (  10.3 % )     0:00:17.4 /  0:00:17.5    1.0
[01/18 22:34:59    248s] [ ViewPruning            ]      8   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:34:59    248s] [ OptSummaryReport       ]      3   0:00:00.4  (   0.2 % )     0:00:07.5 /  0:00:04.4    0.6
[01/18 22:34:59    248s] [ DrvReport              ]      3   0:00:03.1  (   1.9 % )     0:00:03.1 /  0:00:00.8    0.2
[01/18 22:34:59    248s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:34:59    248s] [ SlackTraversorInit     ]      5   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[01/18 22:34:59    248s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:34:59    248s] [ PlacerInterfaceInit    ]      4   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.4    1.0
[01/18 22:34:59    248s] [ ReportTranViolation    ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.1    0.9
[01/18 22:34:59    248s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:34:59    248s] [ GlobalPlace            ]      1   0:00:30.2  (  18.5 % )     0:00:30.5 /  0:00:29.4    1.0
[01/18 22:34:59    248s] [ IncrReplace            ]      1   0:01:20.3  (  49.2 % )     0:01:23.3 /  0:01:23.5    1.0
[01/18 22:34:59    248s] [ RefinePlace            ]      3   0:00:03.0  (   1.8 % )     0:00:03.1 /  0:00:03.1    1.0
[01/18 22:34:59    248s] [ EarlyGlobalRoute       ]      2   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:00.9    1.0
[01/18 22:34:59    248s] [ ExtractRC              ]      3   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:34:59    248s] [ TimingUpdate           ]     34   0:00:01.8  (   1.1 % )     0:00:07.2 /  0:00:06.6    0.9
[01/18 22:34:59    248s] [ FullDelayCalc          ]      3   0:00:07.7  (   4.7 % )     0:00:07.7 /  0:00:07.1    0.9
[01/18 22:34:59    248s] [ TimingReport           ]      3   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.3    0.8
[01/18 22:34:59    248s] [ GenerateReports        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    0.9
[01/18 22:34:59    248s] [ MISC                   ]          0:00:01.7  (   1.1 % )     0:00:01.7 /  0:00:01.6    0.9
[01/18 22:34:59    248s] ---------------------------------------------------------------------------------------------
[01/18 22:34:59    248s]  place_opt_design #1 TOTAL          0:02:43.3  ( 100.0 % )     0:02:43.3 /  0:02:39.4    1.0
[01/18 22:34:59    248s] ---------------------------------------------------------------------------------------------
[01/18 22:34:59    248s] 
[01/18 22:35:25    250s] <CMD> report_power > innovus_power_step11.txt
[01/18 22:35:25    250s] env CDS_WORKAREA is set to /home/p/paschalk
[01/18 22:35:25    250s] 
[01/18 22:35:25    250s] Power Net Detected:
[01/18 22:35:25    250s]         Voltage	    Name
[01/18 22:35:25    250s]              0V	    VSS
[01/18 22:35:25    250s]            0.9V	    VDD
[01/18 22:35:25    250s] 
[01/18 22:35:25    250s] Begin Power Analysis
[01/18 22:35:25    250s] 
[01/18 22:35:25    250s]              0V	    VSS
[01/18 22:35:25    250s]            0.9V	    VDD
[01/18 22:35:25    250s] Begin Processing Timing Library for Power Calculation
[01/18 22:35:25    250s] 
[01/18 22:35:25    250s] Begin Processing Timing Library for Power Calculation
[01/18 22:35:25    250s] 
[01/18 22:35:25    250s] 
[01/18 22:35:25    250s] 
[01/18 22:35:25    250s] Begin Processing Power Net/Grid for Power Calculation
[01/18 22:35:25    250s] 
[01/18 22:35:25    250s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1610.00MB/3541.03MB/1751.51MB)
[01/18 22:35:25    250s] 
[01/18 22:35:25    250s] Begin Processing Timing Window Data for Power Calculation
[01/18 22:35:25    250s] 
[01/18 22:35:25    250s] clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1610.64MB/3541.03MB/1751.51MB)
[01/18 22:35:25    250s] 
[01/18 22:35:25    250s] Begin Processing User Attributes
[01/18 22:35:25    250s] 
[01/18 22:35:25    250s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1610.71MB/3541.03MB/1751.51MB)
[01/18 22:35:25    250s] 
[01/18 22:35:25    250s] Begin Processing Signal Activity
[01/18 22:35:25    250s] 
[01/18 22:35:26    251s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1611.03MB/3541.03MB/1751.51MB)
[01/18 22:35:26    251s] 
[01/18 22:35:26    251s] Begin Power Computation
[01/18 22:35:26    251s] 
[01/18 22:35:26    251s]       ----------------------------------------------------------
[01/18 22:35:26    251s]       # of cell(s) missing both power/leakage table: 0
[01/18 22:35:26    251s]       # of cell(s) missing power table: 0
[01/18 22:35:26    251s]       # of cell(s) missing leakage table: 0
[01/18 22:35:26    251s]       ----------------------------------------------------------
[01/18 22:35:26    251s] 
[01/18 22:35:26    251s] 
[01/18 22:35:27    252s]       # of MSMV cell(s) missing power_level: 0
[01/18 22:35:27    252s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1611.55MB/3541.03MB/1751.51MB)
[01/18 22:35:27    252s] 
[01/18 22:35:27    252s] Begin Processing User Attributes
[01/18 22:35:27    252s] 
[01/18 22:35:27    252s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1611.55MB/3541.03MB/1751.51MB)
[01/18 22:35:27    252s] 
[01/18 22:35:27    252s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1611.61MB/3541.03MB/1751.51MB)
[01/18 22:35:27    252s] 
[01/18 22:35:27    252s] *



[01/18 22:35:27    252s] Total Power
[01/18 22:35:27    252s] -----------------------------------------------------------------------------------------
[01/18 22:35:27    252s] Total Internal Power:        0.68807438 	   76.0683%
[01/18 22:35:27    252s] Total Switching Power:       0.21580098 	   23.8573%
[01/18 22:35:27    252s] Total Leakage Power:         0.00067315 	    0.0744%
[01/18 22:35:27    252s] Total Power:                 0.90454851
[01/18 22:35:27    252s] -----------------------------------------------------------------------------------------
[01/18 22:35:27    253s] Processing average sequential pin duty cycle 
[01/18 22:35:27    253s] 
[01/18 22:35:27    253s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 22:35:27    253s] Summary for sequential cells identification: 
[01/18 22:35:27    253s]   Identified SBFF number: 104
[01/18 22:35:27    253s]   Identified MBFF number: 0
[01/18 22:35:27    253s]   Identified SB Latch number: 0
[01/18 22:35:27    253s]   Identified MB Latch number: 0
[01/18 22:35:27    253s]   Not identified SBFF number: 16
[01/18 22:35:27    253s]   Not identified MBFF number: 0
[01/18 22:35:27    253s]   Not identified SB Latch number: 0
[01/18 22:35:27    253s]   Not identified MB Latch number: 0
[01/18 22:35:27    253s]   Number of sequential cells which are not FFs: 32
[01/18 22:35:27    253s]  Visiting view : default_emulate_view
[01/18 22:35:27    253s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 22:35:27    253s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:35:27    253s]  Visiting view : default_emulate_view
[01/18 22:35:27    253s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 22:35:27    253s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:35:27    253s] TLC MultiMap info (StdDelay):
[01/18 22:35:27    253s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 22:35:27    253s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 22:35:27    253s]  Setting StdDelay to: 38ps
[01/18 22:35:27    253s] 
[01/18 22:35:27    253s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 22:35:32    253s] <CMD> report_timing > innovus_timing_step11.txt
[01/18 22:35:38    253s] <CMD> report_area > innovus_area_step11.txt
[01/18 22:37:49    263s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 11 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/18 22:37:49    263s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/18 22:37:49    263s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/18 22:37:49    263s] <CMD> earlyGlobalRoute
[01/18 22:37:49    263s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2064.34 MB )
[01/18 22:37:49    263s] (I)      ==================== Layers =====================
[01/18 22:37:49    263s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:37:49    263s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:37:49    263s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:37:49    263s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:37:49    263s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:37:49    263s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:37:49    263s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:37:49    263s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:37:49    263s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:37:49    263s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:37:49    263s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:37:49    263s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:37:49    263s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:37:49    263s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:37:49    263s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:37:49    263s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:37:49    263s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:37:49    263s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:37:49    263s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:37:49    263s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:37:49    263s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:37:49    263s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:37:49    263s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:37:49    263s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:37:49    263s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:37:49    263s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:37:49    263s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:37:49    263s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:37:49    263s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:37:49    263s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:37:49    263s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:37:49    263s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:37:49    263s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:37:49    263s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:37:49    263s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:37:49    263s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:37:49    263s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:37:49    263s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:37:49    263s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:37:49    263s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:37:49    263s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:37:49    263s] (I)      Started Import and model ( Curr Mem: 2064.34 MB )
[01/18 22:37:49    263s] (I)      Default pattern map key = picorv32_default.
[01/18 22:37:49    263s] (I)      == Non-default Options ==
[01/18 22:37:49    263s] (I)      Maximum routing layer                              : 11
[01/18 22:37:49    263s] (I)      Minimum routing layer                              : 1
[01/18 22:37:49    263s] (I)      Number of threads                                  : 1
[01/18 22:37:49    263s] (I)      Method to set GCell size                           : row
[01/18 22:37:49    263s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:37:49    263s] (I)      Use row-based GCell size
[01/18 22:37:49    263s] (I)      Use row-based GCell align
[01/18 22:37:49    263s] (I)      layer 0 area = 80000
[01/18 22:37:49    263s] (I)      layer 1 area = 80000
[01/18 22:37:49    263s] (I)      layer 2 area = 80000
[01/18 22:37:49    263s] (I)      layer 3 area = 80000
[01/18 22:37:49    263s] (I)      layer 4 area = 80000
[01/18 22:37:49    263s] (I)      layer 5 area = 80000
[01/18 22:37:49    263s] (I)      layer 6 area = 80000
[01/18 22:37:49    263s] (I)      layer 7 area = 80000
[01/18 22:37:49    263s] (I)      layer 8 area = 80000
[01/18 22:37:49    263s] (I)      layer 9 area = 400000
[01/18 22:37:49    263s] (I)      layer 10 area = 400000
[01/18 22:37:49    263s] (I)      GCell unit size   : 3420
[01/18 22:37:49    263s] (I)      GCell multiplier  : 1
[01/18 22:37:49    263s] (I)      GCell row height  : 3420
[01/18 22:37:49    263s] (I)      Actual row height : 3420
[01/18 22:37:49    263s] (I)      GCell align ref   : 30000 30020
[01/18 22:37:49    263s] [NR-eGR] Track table information for default rule: 
[01/18 22:37:49    263s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:37:49    263s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:37:49    263s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:37:49    263s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:37:49    263s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:37:49    263s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:37:49    263s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:37:49    263s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:37:49    263s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:37:49    263s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:37:49    263s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:37:49    263s] (I)      ==================== Default via =====================
[01/18 22:37:49    263s] (I)      +----+------------------+----------------------------+
[01/18 22:37:49    263s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/18 22:37:49    263s] (I)      +----+------------------+----------------------------+
[01/18 22:37:49    263s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/18 22:37:49    263s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/18 22:37:49    263s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/18 22:37:49    263s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/18 22:37:49    263s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/18 22:37:49    263s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/18 22:37:49    263s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/18 22:37:49    263s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/18 22:37:49    263s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/18 22:37:49    263s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/18 22:37:49    263s] (I)      +----+------------------+----------------------------+
[01/18 22:37:49    263s] [NR-eGR] Read 4578 PG shapes
[01/18 22:37:49    263s] [NR-eGR] Read 0 clock shapes
[01/18 22:37:49    263s] [NR-eGR] Read 0 other shapes
[01/18 22:37:49    263s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:37:49    263s] [NR-eGR] #Instance Blockages : 391626
[01/18 22:37:49    263s] [NR-eGR] #PG Blockages       : 4578
[01/18 22:37:49    263s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:37:49    263s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:37:49    263s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:37:49    263s] [NR-eGR] #Other Blockages    : 0
[01/18 22:37:49    263s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:37:49    263s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/18 22:37:49    263s] [NR-eGR] Read 10322 nets ( ignored 0 )
[01/18 22:37:49    263s] (I)      early_global_route_priority property id does not exist.
[01/18 22:37:49    263s] (I)      Read Num Blocks=396204  Num Prerouted Wires=0  Num CS=0
[01/18 22:37:49    264s] (I)      Layer 0 (H) : #blockages 392206 : #preroutes 0
[01/18 22:37:49    264s] (I)      Layer 1 (V) : #blockages 464 : #preroutes 0
[01/18 22:37:49    264s] (I)      Layer 2 (H) : #blockages 464 : #preroutes 0
[01/18 22:37:49    264s] (I)      Layer 3 (V) : #blockages 464 : #preroutes 0
[01/18 22:37:49    264s] (I)      Layer 4 (H) : #blockages 464 : #preroutes 0
[01/18 22:37:49    264s] (I)      Layer 5 (V) : #blockages 464 : #preroutes 0
[01/18 22:37:49    264s] (I)      Layer 6 (H) : #blockages 464 : #preroutes 0
[01/18 22:37:49    264s] (I)      Layer 7 (V) : #blockages 464 : #preroutes 0
[01/18 22:37:49    264s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[01/18 22:37:49    264s] (I)      Layer 9 (V) : #blockages 256 : #preroutes 0
[01/18 22:37:49    264s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/18 22:37:49    264s] (I)      Number of ignored nets                =      0
[01/18 22:37:49    264s] (I)      Number of connected nets              =      0
[01/18 22:37:49    264s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/18 22:37:49    264s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/18 22:37:49    264s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:37:49    264s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:37:49    264s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:37:49    264s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:37:49    264s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:37:49    264s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:37:49    264s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:37:49    264s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/18 22:37:49    264s] (I)      Ndr track 0 does not exist
[01/18 22:37:49    264s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:37:49    264s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:37:49    264s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:37:49    264s] (I)      Site width          :   400  (dbu)
[01/18 22:37:49    264s] (I)      Row height          :  3420  (dbu)
[01/18 22:37:49    264s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:37:49    264s] (I)      GCell width         :  3420  (dbu)
[01/18 22:37:49    264s] (I)      GCell height        :  3420  (dbu)
[01/18 22:37:49    264s] (I)      Grid                :   133   132    11
[01/18 22:37:49    264s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:37:49    264s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/18 22:37:49    264s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/18 22:37:49    264s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:37:49    264s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:37:49    264s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:37:49    264s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/18 22:37:49    264s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:37:49    264s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/18 22:37:49    264s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:37:49    264s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:37:49    264s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:37:49    264s] (I)      --------------------------------------------------------
[01/18 22:37:49    264s] 
[01/18 22:37:49    264s] [NR-eGR] ============ Routing rule table ============
[01/18 22:37:49    264s] [NR-eGR] Rule id: 0  Nets: 10322
[01/18 22:37:49    264s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:37:49    264s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/18 22:37:49    264s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:37:49    264s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/18 22:37:49    264s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/18 22:37:49    264s] [NR-eGR] ========================================
[01/18 22:37:49    264s] [NR-eGR] 
[01/18 22:37:49    264s] (I)      =============== Blocked Tracks ===============
[01/18 22:37:49    264s] (I)      +-------+---------+----------+---------------+
[01/18 22:37:49    264s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:37:49    264s] (I)      +-------+---------+----------+---------------+
[01/18 22:37:49    264s] (I)      |     1 |  158669 |   114722 |        72.30% |
[01/18 22:37:49    264s] (I)      |     2 |  150876 |     7888 |         5.23% |
[01/18 22:37:49    264s] (I)      |     3 |  158669 |     1392 |         0.88% |
[01/18 22:37:49    264s] (I)      |     4 |  150876 |     7888 |         5.23% |
[01/18 22:37:49    264s] (I)      |     5 |  158669 |     1392 |         0.88% |
[01/18 22:37:49    264s] (I)      |     6 |  150876 |     7888 |         5.23% |
[01/18 22:37:49    264s] (I)      |     7 |  158669 |     1392 |         0.88% |
[01/18 22:37:49    264s] (I)      |     8 |  150876 |     7888 |         5.23% |
[01/18 22:37:49    264s] (I)      |     9 |  158669 |     2784 |         1.75% |
[01/18 22:37:49    264s] (I)      |    10 |   60192 |     4318 |         7.17% |
[01/18 22:37:49    264s] (I)      |    11 |   63441 |    11132 |        17.55% |
[01/18 22:37:49    264s] (I)      +-------+---------+----------+---------------+
[01/18 22:37:49    264s] (I)      Finished Import and model ( CPU: 0.25 sec, Real: 0.24 sec, Curr Mem: 2083.96 MB )
[01/18 22:37:49    264s] (I)      Reset routing kernel
[01/18 22:37:49    264s] (I)      Started Global Routing ( Curr Mem: 2083.96 MB )
[01/18 22:37:49    264s] (I)      totalPins=37458  totalGlobalPin=35951 (95.98%)
[01/18 22:37:49    264s] (I)      total 2D Cap : 1376020 = (725904 H, 650116 V)
[01/18 22:37:49    264s] [NR-eGR] Layer group 1: route 10322 net(s) in layer range [1, 11]
[01/18 22:37:49    264s] (I)      
[01/18 22:37:49    264s] (I)      ============  Phase 1a Route ============
[01/18 22:37:49    264s] (I)      Usage: 100965 = (47387 H, 53578 V) = (6.53% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:37:49    264s] (I)      
[01/18 22:37:49    264s] (I)      ============  Phase 1b Route ============
[01/18 22:37:49    264s] (I)      Usage: 100965 = (47387 H, 53578 V) = (6.53% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:37:49    264s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.726502e+05um
[01/18 22:37:49    264s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/18 22:37:49    264s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/18 22:37:49    264s] (I)      
[01/18 22:37:49    264s] (I)      ============  Phase 1c Route ============
[01/18 22:37:49    264s] (I)      Usage: 100965 = (47387 H, 53578 V) = (6.53% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:37:49    264s] (I)      
[01/18 22:37:49    264s] (I)      ============  Phase 1d Route ============
[01/18 22:37:49    264s] (I)      Usage: 100965 = (47387 H, 53578 V) = (6.53% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:37:49    264s] (I)      
[01/18 22:37:49    264s] (I)      ============  Phase 1e Route ============
[01/18 22:37:49    264s] (I)      Usage: 100965 = (47387 H, 53578 V) = (6.53% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:37:49    264s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.726502e+05um
[01/18 22:37:49    264s] (I)      
[01/18 22:37:49    264s] (I)      ============  Phase 1l Route ============
[01/18 22:37:50    264s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/18 22:37:50    264s] (I)      Layer  1:      43558        41        12      106344       50472    (67.81%) 
[01/18 22:37:50    264s] (I)      Layer  2:     147603     43707        16           0      148967    ( 0.00%) 
[01/18 22:37:50    264s] (I)      Layer  3:     156374     37326         0           0      156816    ( 0.00%) 
[01/18 22:37:50    264s] (I)      Layer  4:     147603     18025         0           0      148967    ( 0.00%) 
[01/18 22:37:50    264s] (I)      Layer  5:     156374      6590         0           0      156816    ( 0.00%) 
[01/18 22:37:50    264s] (I)      Layer  6:     147603      1077         0           0      148967    ( 0.00%) 
[01/18 22:37:50    264s] (I)      Layer  7:     156374         0         0           0      156816    ( 0.00%) 
[01/18 22:37:50    264s] (I)      Layer  8:     147603         0         0           0      148967    ( 0.00%) 
[01/18 22:37:50    264s] (I)      Layer  9:     155491         0         0           0      156816    ( 0.00%) 
[01/18 22:37:50    264s] (I)      Layer 10:      55442         0         0        3447       56139    ( 5.79%) 
[01/18 22:37:50    264s] (I)      Layer 11:      51883         0         0        8230       54497    (13.12%) 
[01/18 22:37:50    264s] (I)      Total:       1365908    106766        28      118020     1384235    ( 7.86%) 
[01/18 22:37:50    264s] (I)      
[01/18 22:37:50    264s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/18 22:37:50    264s] [NR-eGR]                        OverCon           OverCon            
[01/18 22:37:50    264s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/18 22:37:50    264s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/18 22:37:50    264s] [NR-eGR] ---------------------------------------------------------------
[01/18 22:37:50    264s] [NR-eGR]  Metal1 ( 1)        12( 0.21%)         0( 0.00%)   ( 0.21%) 
[01/18 22:37:50    264s] [NR-eGR]  Metal2 ( 2)        14( 0.08%)         0( 0.00%)   ( 0.08%) 
[01/18 22:37:50    264s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:37:50    264s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:37:50    264s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:37:50    264s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:37:50    264s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:37:50    264s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:37:50    264s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:37:50    264s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:37:50    264s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:37:50    264s] [NR-eGR] ---------------------------------------------------------------
[01/18 22:37:50    264s] [NR-eGR]        Total        26( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/18 22:37:50    264s] [NR-eGR] 
[01/18 22:37:50    264s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2083.96 MB )
[01/18 22:37:50    264s] (I)      total 2D Cap : 1377207 = (726389 H, 650818 V)
[01/18 22:37:50    264s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:37:50    264s] (I)      ============= Track Assignment ============
[01/18 22:37:50    264s] (I)      Started Track Assignment (1T) ( Curr Mem: 2083.96 MB )
[01/18 22:37:50    264s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/18 22:37:50    264s] (I)      Run Multi-thread track assignment
[01/18 22:37:50    264s] (I)      Finished Track Assignment (1T) ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2083.96 MB )
[01/18 22:37:50    264s] (I)      Started Export ( Curr Mem: 2083.96 MB )
[01/18 22:37:50    264s] [NR-eGR]                  Length (um)   Vias 
[01/18 22:37:50    264s] [NR-eGR] ------------------------------------
[01/18 22:37:50    264s] [NR-eGR]  Metal1   (1H)         14641  39209 
[01/18 22:37:50    264s] [NR-eGR]  Metal2   (2V)         62760  25697 
[01/18 22:37:50    264s] [NR-eGR]  Metal3   (3H)         60477   5635 
[01/18 22:37:50    264s] [NR-eGR]  Metal4   (4V)         30225   1474 
[01/18 22:37:50    264s] [NR-eGR]  Metal5   (5H)         11254    129 
[01/18 22:37:50    264s] [NR-eGR]  Metal6   (6V)          1848      0 
[01/18 22:37:50    264s] [NR-eGR]  Metal7   (7H)             0      0 
[01/18 22:37:50    264s] [NR-eGR]  Metal8   (8V)             0      0 
[01/18 22:37:50    264s] [NR-eGR]  Metal9   (9H)             0      0 
[01/18 22:37:50    264s] [NR-eGR]  Metal10  (10V)            0      0 
[01/18 22:37:50    264s] [NR-eGR]  Metal11  (11H)            0      0 
[01/18 22:37:50    264s] [NR-eGR] ------------------------------------
[01/18 22:37:50    264s] [NR-eGR]           Total       181204  72144 
[01/18 22:37:50    264s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:37:50    264s] [NR-eGR] Total half perimeter of net bounding box: 210551um
[01/18 22:37:50    264s] [NR-eGR] Total length: 181204um, number of vias: 72144
[01/18 22:37:50    264s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:37:50    264s] [NR-eGR] Total eGR-routed clock nets wire length: 6295um, number of vias: 3921
[01/18 22:37:50    264s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:37:50    264s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2074.45 MB )
[01/18 22:37:50    264s] Saved RC grid cleaned up.
[01/18 22:37:50    264s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.77 sec, Real: 0.76 sec, Curr Mem: 2052.45 MB )
[01/18 22:37:50    264s] (I)      ===================================== Runtime Summary ======================================
[01/18 22:37:50    264s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/18 22:37:50    264s] (I)      --------------------------------------------------------------------------------------------
[01/18 22:37:50    264s] (I)       Early Global Route kernel              100.00%  321.98 sec  322.74 sec  0.76 sec  0.77 sec 
[01/18 22:37:50    264s] (I)       +-Import and model                      31.76%  321.98 sec  322.23 sec  0.24 sec  0.25 sec 
[01/18 22:37:50    264s] (I)       | +-Create place DB                      4.73%  321.98 sec  322.02 sec  0.04 sec  0.05 sec 
[01/18 22:37:50    264s] (I)       | | +-Import place data                  4.71%  321.98 sec  322.02 sec  0.04 sec  0.05 sec 
[01/18 22:37:50    264s] (I)       | | | +-Read instances and placement     1.40%  321.98 sec  321.99 sec  0.01 sec  0.02 sec 
[01/18 22:37:50    264s] (I)       | | | +-Read nets                        3.27%  321.99 sec  322.02 sec  0.02 sec  0.03 sec 
[01/18 22:37:50    264s] (I)       | +-Create route DB                     25.94%  322.02 sec  322.22 sec  0.20 sec  0.19 sec 
[01/18 22:37:50    264s] (I)       | | +-Import route data (1T)            25.88%  322.02 sec  322.22 sec  0.20 sec  0.19 sec 
[01/18 22:37:50    264s] (I)       | | | +-Read blockages ( Layer 1-11 )   18.22%  322.02 sec  322.16 sec  0.14 sec  0.14 sec 
[01/18 22:37:50    264s] (I)       | | | | +-Read routing blockages         0.00%  322.02 sec  322.02 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | | | +-Read instance blockages       17.88%  322.02 sec  322.16 sec  0.14 sec  0.13 sec 
[01/18 22:37:50    264s] (I)       | | | | +-Read PG blockages              0.09%  322.16 sec  322.16 sec  0.00 sec  0.01 sec 
[01/18 22:37:50    264s] (I)       | | | | +-Read clock blockages           0.01%  322.16 sec  322.16 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | | | +-Read other blockages           0.01%  322.16 sec  322.16 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | | | +-Read halo blockages            0.02%  322.16 sec  322.16 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | | | +-Read boundary cut boxes        0.00%  322.16 sec  322.16 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | | +-Read blackboxes                  0.00%  322.16 sec  322.16 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | | +-Read prerouted                   0.88%  322.16 sec  322.17 sec  0.01 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | | +-Read unlegalized nets            0.17%  322.17 sec  322.17 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | | +-Read nets                        0.40%  322.17 sec  322.18 sec  0.00 sec  0.01 sec 
[01/18 22:37:50    264s] (I)       | | | +-Set up via pillars               0.01%  322.18 sec  322.18 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | | +-Initialize 3D grid graph         0.04%  322.18 sec  322.18 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | | +-Model blockage capacity          5.08%  322.18 sec  322.22 sec  0.04 sec  0.04 sec 
[01/18 22:37:50    264s] (I)       | | | | +-Initialize 3D capacity         4.86%  322.18 sec  322.22 sec  0.04 sec  0.03 sec 
[01/18 22:37:50    264s] (I)       | +-Read aux data                        0.00%  322.22 sec  322.22 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | +-Others data preparation              0.12%  322.22 sec  322.22 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | +-Create route kernel                  0.68%  322.22 sec  322.22 sec  0.01 sec  0.01 sec 
[01/18 22:37:50    264s] (I)       +-Global Routing                        21.11%  322.23 sec  322.39 sec  0.16 sec  0.16 sec 
[01/18 22:37:50    264s] (I)       | +-Initialization                       0.34%  322.23 sec  322.23 sec  0.00 sec  0.01 sec 
[01/18 22:37:50    264s] (I)       | +-Net group 1                         19.51%  322.23 sec  322.38 sec  0.15 sec  0.14 sec 
[01/18 22:37:50    264s] (I)       | | +-Generate topology                  1.84%  322.23 sec  322.24 sec  0.01 sec  0.01 sec 
[01/18 22:37:50    264s] (I)       | | +-Phase 1a                           3.85%  322.25 sec  322.28 sec  0.03 sec  0.03 sec 
[01/18 22:37:50    264s] (I)       | | | +-Pattern routing (1T)             3.32%  322.25 sec  322.27 sec  0.03 sec  0.03 sec 
[01/18 22:37:50    264s] (I)       | | | +-Add via demand to 2D             0.45%  322.27 sec  322.28 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | +-Phase 1b                           0.02%  322.28 sec  322.28 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | +-Phase 1c                           0.00%  322.28 sec  322.28 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | +-Phase 1d                           0.00%  322.28 sec  322.28 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | +-Phase 1e                           0.04%  322.28 sec  322.28 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | | +-Route legalization               0.00%  322.28 sec  322.28 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | | +-Phase 1l                          13.09%  322.28 sec  322.38 sec  0.10 sec  0.10 sec 
[01/18 22:37:50    264s] (I)       | | | +-Layer assignment (1T)           12.80%  322.28 sec  322.38 sec  0.10 sec  0.10 sec 
[01/18 22:37:50    264s] (I)       | +-Clean cong LA                        0.00%  322.38 sec  322.38 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       +-Export 3D cong map                     0.76%  322.39 sec  322.39 sec  0.01 sec  0.01 sec 
[01/18 22:37:50    264s] (I)       | +-Export 2D cong map                   0.06%  322.39 sec  322.39 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       +-Extract Global 3D Wires                0.32%  322.41 sec  322.41 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       +-Track Assignment (1T)                 19.02%  322.41 sec  322.56 sec  0.15 sec  0.14 sec 
[01/18 22:37:50    264s] (I)       | +-Initialization                       0.09%  322.41 sec  322.41 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       | +-Track Assignment Kernel             18.63%  322.41 sec  322.56 sec  0.14 sec  0.14 sec 
[01/18 22:37:50    264s] (I)       | +-Free Memory                          0.00%  322.56 sec  322.56 sec  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)       +-Export                                23.43%  322.56 sec  322.74 sec  0.18 sec  0.18 sec 
[01/18 22:37:50    264s] (I)       | +-Export DB wires                      7.10%  322.56 sec  322.61 sec  0.05 sec  0.06 sec 
[01/18 22:37:50    264s] (I)       | | +-Export all nets                    5.37%  322.56 sec  322.60 sec  0.04 sec  0.04 sec 
[01/18 22:37:50    264s] (I)       | | +-Set wire vias                      1.36%  322.60 sec  322.61 sec  0.01 sec  0.01 sec 
[01/18 22:37:50    264s] (I)       | +-Report wirelength                    2.75%  322.61 sec  322.63 sec  0.02 sec  0.01 sec 
[01/18 22:37:50    264s] (I)       | +-Update net boxes                     2.94%  322.63 sec  322.66 sec  0.02 sec  0.02 sec 
[01/18 22:37:50    264s] (I)       | +-Update timing                       10.54%  322.66 sec  322.74 sec  0.08 sec  0.08 sec 
[01/18 22:37:50    264s] (I)       +-Postprocess design                     0.48%  322.74 sec  322.74 sec  0.00 sec  0.01 sec 
[01/18 22:37:50    264s] (I)      ===================== Summary by functions =====================
[01/18 22:37:50    264s] (I)       Lv  Step                                 %      Real       CPU 
[01/18 22:37:50    264s] (I)      ----------------------------------------------------------------
[01/18 22:37:50    264s] (I)        0  Early Global Route kernel      100.00%  0.76 sec  0.77 sec 
[01/18 22:37:50    264s] (I)        1  Import and model                31.76%  0.24 sec  0.25 sec 
[01/18 22:37:50    264s] (I)        1  Export                          23.43%  0.18 sec  0.18 sec 
[01/18 22:37:50    264s] (I)        1  Global Routing                  21.11%  0.16 sec  0.16 sec 
[01/18 22:37:50    264s] (I)        1  Track Assignment (1T)           19.02%  0.15 sec  0.14 sec 
[01/18 22:37:50    264s] (I)        1  Export 3D cong map               0.76%  0.01 sec  0.01 sec 
[01/18 22:37:50    264s] (I)        1  Postprocess design               0.48%  0.00 sec  0.01 sec 
[01/18 22:37:50    264s] (I)        1  Extract Global 3D Wires          0.32%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        2  Create route DB                 25.94%  0.20 sec  0.19 sec 
[01/18 22:37:50    264s] (I)        2  Net group 1                     19.51%  0.15 sec  0.14 sec 
[01/18 22:37:50    264s] (I)        2  Track Assignment Kernel         18.63%  0.14 sec  0.14 sec 
[01/18 22:37:50    264s] (I)        2  Update timing                   10.54%  0.08 sec  0.08 sec 
[01/18 22:37:50    264s] (I)        2  Export DB wires                  7.10%  0.05 sec  0.06 sec 
[01/18 22:37:50    264s] (I)        2  Create place DB                  4.73%  0.04 sec  0.05 sec 
[01/18 22:37:50    264s] (I)        2  Update net boxes                 2.94%  0.02 sec  0.02 sec 
[01/18 22:37:50    264s] (I)        2  Report wirelength                2.75%  0.02 sec  0.01 sec 
[01/18 22:37:50    264s] (I)        2  Create route kernel              0.68%  0.01 sec  0.01 sec 
[01/18 22:37:50    264s] (I)        2  Initialization                   0.43%  0.00 sec  0.01 sec 
[01/18 22:37:50    264s] (I)        2  Others data preparation          0.12%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        3  Import route data (1T)          25.88%  0.20 sec  0.19 sec 
[01/18 22:37:50    264s] (I)        3  Phase 1l                        13.09%  0.10 sec  0.10 sec 
[01/18 22:37:50    264s] (I)        3  Export all nets                  5.37%  0.04 sec  0.04 sec 
[01/18 22:37:50    264s] (I)        3  Import place data                4.71%  0.04 sec  0.05 sec 
[01/18 22:37:50    264s] (I)        3  Phase 1a                         3.85%  0.03 sec  0.03 sec 
[01/18 22:37:50    264s] (I)        3  Generate topology                1.84%  0.01 sec  0.01 sec 
[01/18 22:37:50    264s] (I)        3  Set wire vias                    1.36%  0.01 sec  0.01 sec 
[01/18 22:37:50    264s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        4  Read blockages ( Layer 1-11 )   18.22%  0.14 sec  0.14 sec 
[01/18 22:37:50    264s] (I)        4  Layer assignment (1T)           12.80%  0.10 sec  0.10 sec 
[01/18 22:37:50    264s] (I)        4  Model blockage capacity          5.08%  0.04 sec  0.04 sec 
[01/18 22:37:50    264s] (I)        4  Read nets                        3.67%  0.03 sec  0.04 sec 
[01/18 22:37:50    264s] (I)        4  Pattern routing (1T)             3.32%  0.03 sec  0.03 sec 
[01/18 22:37:50    264s] (I)        4  Read instances and placement     1.40%  0.01 sec  0.02 sec 
[01/18 22:37:50    264s] (I)        4  Read prerouted                   0.88%  0.01 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        4  Add via demand to 2D             0.45%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        4  Read unlegalized nets            0.17%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        5  Read instance blockages         17.88%  0.14 sec  0.13 sec 
[01/18 22:37:50    264s] (I)        5  Initialize 3D capacity           4.86%  0.04 sec  0.03 sec 
[01/18 22:37:50    264s] (I)        5  Read PG blockages                0.09%  0.00 sec  0.01 sec 
[01/18 22:37:50    264s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/18 22:37:50    264s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/18 22:40:16    274s] <CMD> reportCongestion -hotSpot
[01/18 22:40:16    274s] OPERPROF: Starting HotSpotCal at level 1, MEM:2052.4M, EPOCH TIME: 1705610416.225445
[01/18 22:40:16    274s] [hotspot] +------------+---------------+---------------+
[01/18 22:40:16    274s] [hotspot] |            |   max hotspot | total hotspot |
[01/18 22:40:16    274s] [hotspot] +------------+---------------+---------------+
[01/18 22:40:16    274s] [hotspot] | normalized |          0.00 |          0.00 |
[01/18 22:40:16    274s] [hotspot] +------------+---------------+---------------+
[01/18 22:40:16    274s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/18 22:40:16    274s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/18 22:40:16    274s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:2052.4M, EPOCH TIME: 1705610416.227827
[01/18 22:44:55    294s] <CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -name NDR_13
[01/18 22:45:05    295s] invalid command name "reate_route_type"
[01/18 22:45:18    296s] <CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -non_default_rule NDR_13 -name t_route -preferred_routing_layer_effort high
[01/18 22:45:28    297s] <CMD> set_ccopt_property -net_type trunk -route_type t_route
[01/18 22:45:34    297s] <CMD> set_ccopt_property target_skew 0.2
[01/18 22:45:41    298s] <CMD> set_ccopt_property target_max_trans 0.2
[01/18 22:45:48    299s] <CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -name l_route -preferred_routing_layer_effort high
[01/18 22:45:54    299s] <CMD> set_ccopt_property -net_type leaf -route_type l_route
[01/18 22:45:59    300s] <CMD> set_ccopt_property target_skew 0.2
[01/18 22:46:05    300s] <CMD> set_ccopt_property target_max_trans 0.2
[01/18 22:46:11    301s] <CMD> create_ccopt_clock_tree_spec -file step14_1.spec
[01/18 22:46:11    301s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[01/18 22:46:11    301s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/18 22:46:11    301s] Reset timing graph...
[01/18 22:46:11    301s] Ignoring AAE DB Resetting ...
[01/18 22:46:11    301s] Reset timing graph done.
[01/18 22:46:11    301s] Ignoring AAE DB Resetting ...
[01/18 22:46:12    301s] Analyzing clock structure...
[01/18 22:46:12    301s] Analyzing clock structure done.
[01/18 22:46:12    301s] Reset timing graph...
[01/18 22:46:12    301s] Ignoring AAE DB Resetting ...
[01/18 22:46:12    301s] Reset timing graph done.
[01/18 22:46:12    301s] Wrote: step14_1.spec
[01/18 22:46:23    302s] <CMD> ccopt_design
[01/18 22:46:23    302s] #% Begin ccopt_design (date=01/18 22:46:23, mem=1586.1M)
[01/18 22:46:23    302s] Turning off fast DC mode.
[01/18 22:46:23    302s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:05:02.7/0:27:10.3 (0.2), mem = 2045.4M
[01/18 22:46:23    302s] Runtime...
[01/18 22:46:23    302s] **INFO: User's settings:
[01/18 22:46:23    302s] setNanoRouteMode -droutePostRouteSpreadWire         1
[01/18 22:46:23    302s] setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
[01/18 22:46:23    302s] setNanoRouteMode -extractThirdPartyCompatible       false
[01/18 22:46:23    302s] setNanoRouteMode -grouteExpTdStdDelay               41.7
[01/18 22:46:23    302s] setNanoRouteMode -timingEngine                      {}
[01/18 22:46:23    302s] setDesignMode -process                              45
[01/18 22:46:23    302s] setExtractRCMode -coupling_c_th                     0.1
[01/18 22:46:23    302s] setExtractRCMode -engine                            preRoute
[01/18 22:46:23    302s] setExtractRCMode -relative_c_th                     1
[01/18 22:46:23    302s] setExtractRCMode -total_c_th                        0
[01/18 22:46:23    302s] setDelayCalMode -enable_high_fanout                 true
[01/18 22:46:23    302s] setDelayCalMode -engine                             aae
[01/18 22:46:23    302s] setDelayCalMode -ignoreNetLoad                      false
[01/18 22:46:23    302s] setDelayCalMode -socv_accuracy_mode                 low
[01/18 22:46:23    302s] setOptMode -activeHoldViews                         { default_emulate_view }
[01/18 22:46:23    302s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/18 22:46:23    302s] setOptMode -allEndPoints                            true
[01/18 22:46:23    302s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/18 22:46:23    302s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/18 22:46:23    302s] setOptMode -drcMargin                               0
[01/18 22:46:23    302s] setOptMode -effort                                  high
[01/18 22:46:23    302s] setOptMode -fixDrc                                  true
[01/18 22:46:23    302s] setOptMode -holdTargetSlack                         0
[01/18 22:46:23    302s] setOptMode -leakageToDynamicRatio                   1
[01/18 22:46:23    302s] setOptMode -maxDensity                              0.95
[01/18 22:46:23    302s] setOptMode -optimizeFF                              true
[01/18 22:46:23    302s] setOptMode -powerEffort                             none
[01/18 22:46:23    302s] setOptMode -preserveAllSequential                   true
[01/18 22:46:23    302s] setOptMode -reclaimArea                             true
[01/18 22:46:23    302s] setOptMode -setupTargetSlack                        0
[01/18 22:46:23    302s] setOptMode -simplifyNetlist                         true
[01/18 22:46:23    302s] setOptMode -usefulSkew                              true
[01/18 22:46:23    302s] setPlaceMode -place_detail_check_route              false
[01/18 22:46:23    302s] setPlaceMode -place_detail_preserve_routing         true
[01/18 22:46:23    302s] setPlaceMode -place_detail_remove_affected_routing  false
[01/18 22:46:23    302s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/18 22:46:23    302s] setPlaceMode -place_global_clock_gate_aware         false
[01/18 22:46:23    302s] setPlaceMode -place_global_cong_effort              high
[01/18 22:46:23    302s] setPlaceMode -place_global_ignore_scan              true
[01/18 22:46:23    302s] setPlaceMode -place_global_ignore_spare             false
[01/18 22:46:23    302s] setPlaceMode -place_global_module_aware_spare       false
[01/18 22:46:23    302s] setPlaceMode -place_global_place_io_pins            false
[01/18 22:46:23    302s] setPlaceMode -place_global_reorder_scan             true
[01/18 22:46:23    302s] setPlaceMode -powerDriven                           false
[01/18 22:46:23    302s] setPlaceMode -timingDriven                          true
[01/18 22:46:23    302s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/18 22:46:23    302s] setRouteMode -earlyGlobalMaxRouteLayer              11
[01/18 22:46:23    302s] setRouteMode -earlyGlobalMinRouteLayer              1
[01/18 22:46:23    302s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/18 22:46:23    302s] 
[01/18 22:46:23    302s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[01/18 22:46:23    302s] (ccopt_design): create_ccopt_clock_tree_spec
[01/18 22:46:23    302s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[01/18 22:46:23    302s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/18 22:46:23    302s] Reset timing graph...
[01/18 22:46:23    302s] Ignoring AAE DB Resetting ...
[01/18 22:46:23    302s] Reset timing graph done.
[01/18 22:46:23    302s] Ignoring AAE DB Resetting ...
[01/18 22:46:23    303s] Analyzing clock structure...
[01/18 22:46:24    303s] Analyzing clock structure done.
[01/18 22:46:24    303s] Reset timing graph...
[01/18 22:46:24    303s] Ignoring AAE DB Resetting ...
[01/18 22:46:24    303s] Reset timing graph done.
[01/18 22:46:24    303s] Extracting original clock gating for clk...
[01/18 22:46:24    303s]   clock_tree clk contains 1961 sinks and 0 clock gates.
[01/18 22:46:24    303s] Extracting original clock gating for clk done.
[01/18 22:46:24    303s] The skew group clk/default_emulate_constraint_mode was created. It contains 1961 sinks and 1 sources.
[01/18 22:46:24    303s] Checking clock tree convergence...
[01/18 22:46:24    303s] Checking clock tree convergence done.
[01/18 22:46:24    303s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/18 22:46:24    303s] Set place::cacheFPlanSiteMark to 1
[01/18 22:46:24    303s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/18 22:46:24    303s] Using CCOpt effort standard.
[01/18 22:46:24    303s] CCOpt::Phase::Initialization...
[01/18 22:46:24    303s] Check Prerequisites...
[01/18 22:46:24    303s] Leaving CCOpt scope - CheckPlace...
[01/18 22:46:24    303s] OPERPROF: Starting checkPlace at level 1, MEM:2049.5M, EPOCH TIME: 1705610784.244896
[01/18 22:46:24    303s] Processing tracks to init pin-track alignment.
[01/18 22:46:24    303s] z: 2, totalTracks: 1
[01/18 22:46:24    303s] z: 4, totalTracks: 1
[01/18 22:46:24    303s] z: 6, totalTracks: 1
[01/18 22:46:24    303s] z: 8, totalTracks: 1
[01/18 22:46:24    303s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:46:24    303s] All LLGs are deleted
[01/18 22:46:24    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:24    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:24    303s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2049.5M, EPOCH TIME: 1705610784.252778
[01/18 22:46:24    303s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2049.5M, EPOCH TIME: 1705610784.253253
[01/18 22:46:24    303s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2049.5M, EPOCH TIME: 1705610784.253658
[01/18 22:46:24    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:24    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:24    303s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2049.5M, EPOCH TIME: 1705610784.255506
[01/18 22:46:24    303s] Max number of tech site patterns supported in site array is 256.
[01/18 22:46:24    303s] Core basic site is CoreSite
[01/18 22:46:24    303s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2049.5M, EPOCH TIME: 1705610784.255996
[01/18 22:46:24    303s] After signature check, allow fast init is false, keep pre-filter is true.
[01/18 22:46:24    303s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/18 22:46:24    303s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:2049.5M, EPOCH TIME: 1705610784.257960
[01/18 22:46:24    303s] SiteArray: non-trimmed site array dimensions = 115 x 993
[01/18 22:46:24    303s] SiteArray: use 589,824 bytes
[01/18 22:46:24    303s] SiteArray: current memory after site array memory allocation 2049.5M
[01/18 22:46:24    303s] SiteArray: FP blocked sites are writable
[01/18 22:46:24    303s] SiteArray: number of non floorplan blocked sites for llg default is 114195
[01/18 22:46:24    303s] Atter site array init, number of instance map data is 0.
[01/18 22:46:24    303s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:2049.5M, EPOCH TIME: 1705610784.262034
[01/18 22:46:24    303s] 
[01/18 22:46:24    303s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:46:24    303s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2049.5M, EPOCH TIME: 1705610784.263004
[01/18 22:46:24    303s] Begin checking placement ... (start mem=2049.5M, init mem=2049.5M)
[01/18 22:46:24    303s] Begin checking exclusive groups violation ...
[01/18 22:46:24    303s] There are 0 groups to check, max #box is 0, total #box is 0
[01/18 22:46:24    303s] Finished checking exclusive groups violations. Found 0 Vio.
[01/18 22:46:24    303s] 
[01/18 22:46:24    303s] Running CheckPlace using 1 thread in normal mode...
[01/18 22:46:24    303s] 
[01/18 22:46:24    303s] ...checkPlace normal is done!
[01/18 22:46:24    303s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2049.5M, EPOCH TIME: 1705610784.367420
[01/18 22:46:24    303s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.007, MEM:2049.5M, EPOCH TIME: 1705610784.374407
[01/18 22:46:24    303s] *info: Placed = 9439          
[01/18 22:46:24    303s] *info: Unplaced = 0           
[01/18 22:46:24    303s] Placement Density:81.35%(31771/39055)
[01/18 22:46:24    303s] Placement Density (including fixed std cells):81.35%(31771/39055)
[01/18 22:46:24    303s] All LLGs are deleted
[01/18 22:46:24    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9439).
[01/18 22:46:24    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:24    303s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2049.5M, EPOCH TIME: 1705610784.378640
[01/18 22:46:24    303s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2049.5M, EPOCH TIME: 1705610784.378987
[01/18 22:46:24    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:24    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:24    303s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2049.5M)
[01/18 22:46:24    303s] OPERPROF: Finished checkPlace at level 1, CPU:0.140, REAL:0.136, MEM:2049.5M, EPOCH TIME: 1705610784.380514
[01/18 22:46:24    303s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:24    303s] Innovus will update I/O latencies
[01/18 22:46:24    303s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[01/18 22:46:24    303s] 
[01/18 22:46:24    303s] 
[01/18 22:46:24    303s] 
[01/18 22:46:24    303s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:24    303s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:24    303s] Info: 1 threads available for lower-level modules during optimization.
[01/18 22:46:24    303s] Processing average sequential pin duty cycle 
[01/18 22:46:24    303s] Executing ccopt post-processing.
[01/18 22:46:24    303s] Synthesizing clock trees with CCOpt...
[01/18 22:46:24    303s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:03.6/0:27:11.2 (0.2), mem = 2086.1M
[01/18 22:46:24    303s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/18 22:46:24    303s] CCOpt::Phase::PreparingToBalance...
[01/18 22:46:24    303s] Leaving CCOpt scope - Initializing power interface...
[01/18 22:46:24    303s] Processing average sequential pin duty cycle 
[01/18 22:46:24    303s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:24    303s] 
[01/18 22:46:24    303s] Positive (advancing) pin insertion delays
[01/18 22:46:24    303s] =========================================
[01/18 22:46:24    303s] 
[01/18 22:46:24    303s] Found 0 advancing pin insertion delay (0.000% of 1961 clock tree sinks)
[01/18 22:46:24    303s] 
[01/18 22:46:24    303s] Negative (delaying) pin insertion delays
[01/18 22:46:24    303s] ========================================
[01/18 22:46:24    303s] 
[01/18 22:46:24    303s] Found 0 delaying pin insertion delay (0.000% of 1961 clock tree sinks)
[01/18 22:46:24    303s] Notify start of optimization...
[01/18 22:46:24    303s] Notify start of optimization done.
[01/18 22:46:24    303s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[01/18 22:46:24    303s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2086.1M, EPOCH TIME: 1705610784.452087
[01/18 22:46:24    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:24    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:24    303s] All LLGs are deleted
[01/18 22:46:24    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:24    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:24    303s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2086.1M, EPOCH TIME: 1705610784.452222
[01/18 22:46:24    303s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2086.1M, EPOCH TIME: 1705610784.452290
[01/18 22:46:24    303s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2082.1M, EPOCH TIME: 1705610784.453399
[01/18 22:46:24    303s] ### Creating LA Mngr. totSessionCpu=0:05:04 mem=2082.1M
[01/18 22:46:24    303s] 
[01/18 22:46:24    303s] Trim Metal Layers:
[01/18 22:46:24    303s] LayerId::1 widthSet size::2
[01/18 22:46:24    303s] LayerId::2 widthSet size::2
[01/18 22:46:24    303s] LayerId::3 widthSet size::2
[01/18 22:46:24    303s] LayerId::4 widthSet size::2
[01/18 22:46:24    303s] LayerId::5 widthSet size::2
[01/18 22:46:24    303s] LayerId::6 widthSet size::2
[01/18 22:46:24    303s] LayerId::7 widthSet size::2
[01/18 22:46:24    303s] LayerId::8 widthSet size::2
[01/18 22:46:24    303s] LayerId::9 widthSet size::2
[01/18 22:46:24    303s] LayerId::10 widthSet size::2
[01/18 22:46:24    303s] LayerId::11 widthSet size::2
[01/18 22:46:24    303s] Updating RC grid for preRoute extraction ...
[01/18 22:46:24    303s] eee: pegSigSF::1.070000
[01/18 22:46:24    303s] Initializing multi-corner resistance tables ...
[01/18 22:46:24    303s] eee: l::1 avDens::0.090854 usedTrk::1488.190352 availTrk::16380.000000 sigTrk::1488.190352
[01/18 22:46:24    303s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:24    303s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:24    303s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:24    303s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:24    303s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:24    303s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:24    303s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:24    303s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:24    303s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 22:46:24    303s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 22:46:24    303s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:46:24    303s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.827300 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:46:24    303s] ### Creating LA Mngr, finished. totSessionCpu=0:05:04 mem=2082.1M
[01/18 22:46:24    303s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2082.09 MB )
[01/18 22:46:24    303s] (I)      ==================== Layers =====================
[01/18 22:46:24    303s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:24    303s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:46:24    303s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:24    303s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:46:24    303s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:46:24    303s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:46:24    303s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:46:24    303s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:46:24    303s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:46:24    303s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:46:24    303s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:46:24    303s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:46:24    303s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:46:24    303s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:46:24    303s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:46:24    303s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:46:24    303s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:46:24    303s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:46:24    303s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:46:24    303s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:46:24    303s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:46:24    303s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:46:24    303s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:46:24    303s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:46:24    303s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:46:24    303s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:24    303s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:46:24    303s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:46:24    303s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:46:24    303s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:46:24    303s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:46:24    303s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:46:24    303s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:46:24    303s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:46:24    303s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:46:24    303s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:46:24    303s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:46:24    303s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:46:24    303s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:46:24    303s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:46:24    303s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:24    303s] (I)      Started Import and model ( Curr Mem: 2082.09 MB )
[01/18 22:46:24    303s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:24    303s] (I)      == Non-default Options ==
[01/18 22:46:24    303s] (I)      Maximum routing layer                              : 11
[01/18 22:46:24    303s] (I)      Minimum routing layer                              : 1
[01/18 22:46:24    303s] (I)      Number of threads                                  : 1
[01/18 22:46:24    303s] (I)      Method to set GCell size                           : row
[01/18 22:46:24    303s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:46:24    303s] (I)      Use row-based GCell size
[01/18 22:46:24    303s] (I)      Use row-based GCell align
[01/18 22:46:24    303s] (I)      layer 0 area = 80000
[01/18 22:46:24    303s] (I)      layer 1 area = 80000
[01/18 22:46:24    303s] (I)      layer 2 area = 80000
[01/18 22:46:24    303s] (I)      layer 3 area = 80000
[01/18 22:46:24    303s] (I)      layer 4 area = 80000
[01/18 22:46:24    303s] (I)      layer 5 area = 80000
[01/18 22:46:24    303s] (I)      layer 6 area = 80000
[01/18 22:46:24    303s] (I)      layer 7 area = 80000
[01/18 22:46:24    303s] (I)      layer 8 area = 80000
[01/18 22:46:24    303s] (I)      layer 9 area = 400000
[01/18 22:46:24    303s] (I)      layer 10 area = 400000
[01/18 22:46:24    303s] (I)      GCell unit size   : 3420
[01/18 22:46:24    303s] (I)      GCell multiplier  : 1
[01/18 22:46:24    303s] (I)      GCell row height  : 3420
[01/18 22:46:24    303s] (I)      Actual row height : 3420
[01/18 22:46:24    303s] (I)      GCell align ref   : 30000 30020
[01/18 22:46:24    303s] [NR-eGR] Track table information for default rule: 
[01/18 22:46:24    303s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:46:24    303s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:46:24    303s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:46:24    303s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:46:24    303s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:46:24    303s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:46:24    303s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:46:24    303s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:46:24    303s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:46:24    303s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:46:24    303s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:46:24    303s] (I)      ==================== Default via =====================
[01/18 22:46:24    303s] (I)      +----+------------------+----------------------------+
[01/18 22:46:24    303s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/18 22:46:24    303s] (I)      +----+------------------+----------------------------+
[01/18 22:46:24    303s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/18 22:46:24    303s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/18 22:46:24    303s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/18 22:46:24    303s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/18 22:46:24    303s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/18 22:46:24    303s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/18 22:46:24    303s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/18 22:46:24    303s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/18 22:46:24    303s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/18 22:46:24    303s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/18 22:46:24    303s] (I)      +----+------------------+----------------------------+
[01/18 22:46:24    303s] [NR-eGR] Read 4578 PG shapes
[01/18 22:46:24    303s] [NR-eGR] Read 0 clock shapes
[01/18 22:46:24    303s] [NR-eGR] Read 0 other shapes
[01/18 22:46:24    303s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:46:24    303s] [NR-eGR] #Instance Blockages : 391626
[01/18 22:46:24    303s] [NR-eGR] #PG Blockages       : 4578
[01/18 22:46:24    303s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:46:24    303s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:46:24    303s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:46:24    303s] [NR-eGR] #Other Blockages    : 0
[01/18 22:46:24    303s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:46:24    303s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/18 22:46:24    303s] [NR-eGR] Read 10322 nets ( ignored 0 )
[01/18 22:46:24    303s] (I)      early_global_route_priority property id does not exist.
[01/18 22:46:24    303s] (I)      Read Num Blocks=396204  Num Prerouted Wires=0  Num CS=0
[01/18 22:46:24    303s] (I)      Layer 0 (H) : #blockages 392206 : #preroutes 0
[01/18 22:46:24    303s] (I)      Layer 1 (V) : #blockages 464 : #preroutes 0
[01/18 22:46:24    303s] (I)      Layer 2 (H) : #blockages 464 : #preroutes 0
[01/18 22:46:24    303s] (I)      Layer 3 (V) : #blockages 464 : #preroutes 0
[01/18 22:46:24    303s] (I)      Layer 4 (H) : #blockages 464 : #preroutes 0
[01/18 22:46:24    303s] (I)      Layer 5 (V) : #blockages 464 : #preroutes 0
[01/18 22:46:24    303s] (I)      Layer 6 (H) : #blockages 464 : #preroutes 0
[01/18 22:46:24    303s] (I)      Layer 7 (V) : #blockages 464 : #preroutes 0
[01/18 22:46:24    303s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[01/18 22:46:24    303s] (I)      Layer 9 (V) : #blockages 256 : #preroutes 0
[01/18 22:46:24    303s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/18 22:46:24    303s] (I)      Number of ignored nets                =      0
[01/18 22:46:24    303s] (I)      Number of connected nets              =      0
[01/18 22:46:24    303s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/18 22:46:24    303s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/18 22:46:24    303s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:46:24    303s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:46:24    303s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:46:24    303s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:46:24    303s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:46:24    303s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:46:24    303s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:46:24    303s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/18 22:46:24    303s] (I)      Ndr track 0 does not exist
[01/18 22:46:24    303s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:46:24    303s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:46:24    303s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:46:24    303s] (I)      Site width          :   400  (dbu)
[01/18 22:46:24    303s] (I)      Row height          :  3420  (dbu)
[01/18 22:46:24    303s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:46:24    303s] (I)      GCell width         :  3420  (dbu)
[01/18 22:46:24    303s] (I)      GCell height        :  3420  (dbu)
[01/18 22:46:24    303s] (I)      Grid                :   133   132    11
[01/18 22:46:24    303s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:46:24    303s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/18 22:46:24    303s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/18 22:46:24    303s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:46:24    303s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:46:24    303s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:46:24    303s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/18 22:46:24    303s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:46:24    303s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/18 22:46:24    303s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:46:24    303s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:46:24    303s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:46:24    303s] (I)      --------------------------------------------------------
[01/18 22:46:24    303s] 
[01/18 22:46:24    303s] [NR-eGR] ============ Routing rule table ============
[01/18 22:46:24    303s] [NR-eGR] Rule id: 0  Nets: 10322
[01/18 22:46:24    303s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:46:24    303s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/18 22:46:24    303s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:46:24    303s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/18 22:46:24    303s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/18 22:46:24    303s] [NR-eGR] ========================================
[01/18 22:46:24    303s] [NR-eGR] 
[01/18 22:46:24    303s] (I)      =============== Blocked Tracks ===============
[01/18 22:46:24    303s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:24    303s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:46:24    303s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:24    303s] (I)      |     1 |  158669 |   114722 |        72.30% |
[01/18 22:46:24    303s] (I)      |     2 |  150876 |     7888 |         5.23% |
[01/18 22:46:24    303s] (I)      |     3 |  158669 |     1392 |         0.88% |
[01/18 22:46:24    303s] (I)      |     4 |  150876 |     7888 |         5.23% |
[01/18 22:46:24    303s] (I)      |     5 |  158669 |     1392 |         0.88% |
[01/18 22:46:24    303s] (I)      |     6 |  150876 |     7888 |         5.23% |
[01/18 22:46:24    303s] (I)      |     7 |  158669 |     1392 |         0.88% |
[01/18 22:46:24    303s] (I)      |     8 |  150876 |     7888 |         5.23% |
[01/18 22:46:24    303s] (I)      |     9 |  158669 |     2784 |         1.75% |
[01/18 22:46:24    303s] (I)      |    10 |   60192 |     4318 |         7.17% |
[01/18 22:46:24    303s] (I)      |    11 |   63441 |    11132 |        17.55% |
[01/18 22:46:24    303s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:24    303s] (I)      Finished Import and model ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2103.71 MB )
[01/18 22:46:24    303s] (I)      Reset routing kernel
[01/18 22:46:24    303s] (I)      Started Global Routing ( Curr Mem: 2103.71 MB )
[01/18 22:46:24    303s] (I)      totalPins=37458  totalGlobalPin=35951 (95.98%)
[01/18 22:46:24    303s] (I)      total 2D Cap : 1376020 = (725904 H, 650116 V)
[01/18 22:46:24    303s] [NR-eGR] Layer group 1: route 10322 net(s) in layer range [1, 11]
[01/18 22:46:24    303s] (I)      
[01/18 22:46:24    303s] (I)      ============  Phase 1a Route ============
[01/18 22:46:24    303s] (I)      Usage: 100965 = (47387 H, 53578 V) = (6.53% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:46:24    303s] (I)      
[01/18 22:46:24    303s] (I)      ============  Phase 1b Route ============
[01/18 22:46:24    303s] (I)      Usage: 100965 = (47387 H, 53578 V) = (6.53% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:46:24    303s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.726502e+05um
[01/18 22:46:24    303s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/18 22:46:24    303s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/18 22:46:24    303s] (I)      
[01/18 22:46:24    303s] (I)      ============  Phase 1c Route ============
[01/18 22:46:24    303s] (I)      Usage: 100965 = (47387 H, 53578 V) = (6.53% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:46:24    303s] (I)      
[01/18 22:46:24    303s] (I)      ============  Phase 1d Route ============
[01/18 22:46:24    303s] (I)      Usage: 100965 = (47387 H, 53578 V) = (6.53% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:46:24    303s] (I)      
[01/18 22:46:24    303s] (I)      ============  Phase 1e Route ============
[01/18 22:46:24    303s] (I)      Usage: 100965 = (47387 H, 53578 V) = (6.53% H, 8.24% V) = (8.103e+04um H, 9.162e+04um V)
[01/18 22:46:24    303s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.726502e+05um
[01/18 22:46:24    303s] (I)      
[01/18 22:46:24    303s] (I)      ============  Phase 1l Route ============
[01/18 22:46:24    304s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/18 22:46:24    304s] (I)      Layer  1:      43558        41        12      106344       50472    (67.81%) 
[01/18 22:46:24    304s] (I)      Layer  2:     147603     43707        16           0      148967    ( 0.00%) 
[01/18 22:46:24    304s] (I)      Layer  3:     156374     37326         0           0      156816    ( 0.00%) 
[01/18 22:46:24    304s] (I)      Layer  4:     147603     18025         0           0      148967    ( 0.00%) 
[01/18 22:46:24    304s] (I)      Layer  5:     156374      6590         0           0      156816    ( 0.00%) 
[01/18 22:46:24    304s] (I)      Layer  6:     147603      1077         0           0      148967    ( 0.00%) 
[01/18 22:46:24    304s] (I)      Layer  7:     156374         0         0           0      156816    ( 0.00%) 
[01/18 22:46:24    304s] (I)      Layer  8:     147603         0         0           0      148967    ( 0.00%) 
[01/18 22:46:24    304s] (I)      Layer  9:     155491         0         0           0      156816    ( 0.00%) 
[01/18 22:46:24    304s] (I)      Layer 10:      55442         0         0        3447       56139    ( 5.79%) 
[01/18 22:46:24    304s] (I)      Layer 11:      51883         0         0        8230       54497    (13.12%) 
[01/18 22:46:24    304s] (I)      Total:       1365908    106766        28      118020     1384235    ( 7.86%) 
[01/18 22:46:24    304s] (I)      
[01/18 22:46:24    304s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/18 22:46:24    304s] [NR-eGR]                        OverCon           OverCon            
[01/18 22:46:24    304s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/18 22:46:24    304s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/18 22:46:24    304s] [NR-eGR] ---------------------------------------------------------------
[01/18 22:46:24    304s] [NR-eGR]  Metal1 ( 1)        12( 0.21%)         0( 0.00%)   ( 0.21%) 
[01/18 22:46:24    304s] [NR-eGR]  Metal2 ( 2)        14( 0.08%)         0( 0.00%)   ( 0.08%) 
[01/18 22:46:24    304s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:24    304s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:24    304s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:24    304s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:24    304s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:24    304s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:24    304s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:24    304s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:24    304s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:24    304s] [NR-eGR] ---------------------------------------------------------------
[01/18 22:46:24    304s] [NR-eGR]        Total        26( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/18 22:46:24    304s] [NR-eGR] 
[01/18 22:46:24    304s] (I)      Finished Global Routing ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 2103.71 MB )
[01/18 22:46:24    304s] (I)      total 2D Cap : 1377207 = (726389 H, 650818 V)
[01/18 22:46:24    304s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:46:24    304s] (I)      ============= Track Assignment ============
[01/18 22:46:24    304s] (I)      Started Track Assignment (1T) ( Curr Mem: 2103.71 MB )
[01/18 22:46:24    304s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/18 22:46:24    304s] (I)      Run Multi-thread track assignment
[01/18 22:46:25    304s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2103.71 MB )
[01/18 22:46:25    304s] (I)      Started Export ( Curr Mem: 2103.71 MB )
[01/18 22:46:25    304s] [NR-eGR]                  Length (um)   Vias 
[01/18 22:46:25    304s] [NR-eGR] ------------------------------------
[01/18 22:46:25    304s] [NR-eGR]  Metal1   (1H)         14641  39209 
[01/18 22:46:25    304s] [NR-eGR]  Metal2   (2V)         62760  25697 
[01/18 22:46:25    304s] [NR-eGR]  Metal3   (3H)         60477   5635 
[01/18 22:46:25    304s] [NR-eGR]  Metal4   (4V)         30225   1474 
[01/18 22:46:25    304s] [NR-eGR]  Metal5   (5H)         11254    129 
[01/18 22:46:25    304s] [NR-eGR]  Metal6   (6V)          1848      0 
[01/18 22:46:25    304s] [NR-eGR]  Metal7   (7H)             0      0 
[01/18 22:46:25    304s] [NR-eGR]  Metal8   (8V)             0      0 
[01/18 22:46:25    304s] [NR-eGR]  Metal9   (9H)             0      0 
[01/18 22:46:25    304s] [NR-eGR]  Metal10  (10V)            0      0 
[01/18 22:46:25    304s] [NR-eGR]  Metal11  (11H)            0      0 
[01/18 22:46:25    304s] [NR-eGR] ------------------------------------
[01/18 22:46:25    304s] [NR-eGR]           Total       181204  72144 
[01/18 22:46:25    304s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:25    304s] [NR-eGR] Total half perimeter of net bounding box: 210551um
[01/18 22:46:25    304s] [NR-eGR] Total length: 181204um, number of vias: 72144
[01/18 22:46:25    304s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:25    304s] [NR-eGR] Total eGR-routed clock nets wire length: 6295um, number of vias: 3921
[01/18 22:46:25    304s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:25    304s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 2103.71 MB )
[01/18 22:46:25    304s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.74 sec, Curr Mem: 2086.71 MB )
[01/18 22:46:25    304s] (I)      ===================================== Runtime Summary ======================================
[01/18 22:46:25    304s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/18 22:46:25    304s] (I)      --------------------------------------------------------------------------------------------
[01/18 22:46:25    304s] (I)       Early Global Route kernel              100.00%  836.87 sec  837.61 sec  0.74 sec  0.72 sec 
[01/18 22:46:25    304s] (I)       +-Import and model                      35.36%  836.88 sec  837.14 sec  0.26 sec  0.26 sec 
[01/18 22:46:25    304s] (I)       | +-Create place DB                      6.30%  836.88 sec  836.93 sec  0.05 sec  0.04 sec 
[01/18 22:46:25    304s] (I)       | | +-Import place data                  6.28%  836.88 sec  836.93 sec  0.05 sec  0.04 sec 
[01/18 22:46:25    304s] (I)       | | | +-Read instances and placement     1.52%  836.88 sec  836.89 sec  0.01 sec  0.01 sec 
[01/18 22:46:25    304s] (I)       | | | +-Read nets                        4.70%  836.89 sec  836.93 sec  0.03 sec  0.03 sec 
[01/18 22:46:25    304s] (I)       | +-Create route DB                     27.60%  836.93 sec  837.13 sec  0.20 sec  0.21 sec 
[01/18 22:46:25    304s] (I)       | | +-Import route data (1T)            27.53%  836.93 sec  837.13 sec  0.20 sec  0.21 sec 
[01/18 22:46:25    304s] (I)       | | | +-Read blockages ( Layer 1-11 )   19.67%  836.93 sec  837.08 sec  0.15 sec  0.14 sec 
[01/18 22:46:25    304s] (I)       | | | | +-Read routing blockages         0.00%  836.93 sec  836.93 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | | | +-Read instance blockages       19.30%  836.93 sec  837.08 sec  0.14 sec  0.14 sec 
[01/18 22:46:25    304s] (I)       | | | | +-Read PG blockages              0.10%  837.08 sec  837.08 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | | | +-Read clock blockages           0.01%  837.08 sec  837.08 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | | | +-Read other blockages           0.01%  837.08 sec  837.08 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | | | +-Read halo blockages            0.03%  837.08 sec  837.08 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | | | +-Read boundary cut boxes        0.00%  837.08 sec  837.08 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | | +-Read blackboxes                  0.00%  837.08 sec  837.08 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | | +-Read prerouted                   0.12%  837.08 sec  837.08 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | | +-Read unlegalized nets            0.33%  837.08 sec  837.08 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | | +-Read nets                        0.51%  837.08 sec  837.09 sec  0.00 sec  0.01 sec 
[01/18 22:46:25    304s] (I)       | | | +-Set up via pillars               0.01%  837.09 sec  837.09 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | | +-Initialize 3D grid graph         0.06%  837.09 sec  837.09 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | | +-Model blockage capacity          5.40%  837.09 sec  837.13 sec  0.04 sec  0.04 sec 
[01/18 22:46:25    304s] (I)       | | | | +-Initialize 3D capacity         5.11%  837.09 sec  837.13 sec  0.04 sec  0.04 sec 
[01/18 22:46:25    304s] (I)       | +-Read aux data                        0.00%  837.13 sec  837.13 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | +-Others data preparation              0.18%  837.13 sec  837.13 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | +-Create route kernel                  0.84%  837.13 sec  837.14 sec  0.01 sec  0.01 sec 
[01/18 22:46:25    304s] (I)       +-Global Routing                        25.65%  837.14 sec  837.33 sec  0.19 sec  0.18 sec 
[01/18 22:46:25    304s] (I)       | +-Initialization                       0.91%  837.14 sec  837.15 sec  0.01 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | +-Net group 1                         23.37%  837.15 sec  837.32 sec  0.17 sec  0.17 sec 
[01/18 22:46:25    304s] (I)       | | +-Generate topology                  1.99%  837.15 sec  837.16 sec  0.01 sec  0.02 sec 
[01/18 22:46:25    304s] (I)       | | +-Phase 1a                           6.02%  837.17 sec  837.21 sec  0.04 sec  0.04 sec 
[01/18 22:46:25    304s] (I)       | | | +-Pattern routing (1T)             5.35%  837.17 sec  837.21 sec  0.04 sec  0.04 sec 
[01/18 22:46:25    304s] (I)       | | | +-Add via demand to 2D             0.55%  837.21 sec  837.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | +-Phase 1b                           0.03%  837.21 sec  837.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | +-Phase 1c                           0.00%  837.21 sec  837.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | +-Phase 1d                           0.00%  837.21 sec  837.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | +-Phase 1e                           0.04%  837.21 sec  837.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | | +-Route legalization               0.00%  837.21 sec  837.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | | +-Phase 1l                          14.54%  837.21 sec  837.32 sec  0.11 sec  0.11 sec 
[01/18 22:46:25    304s] (I)       | | | +-Layer assignment (1T)           14.21%  837.22 sec  837.32 sec  0.10 sec  0.10 sec 
[01/18 22:46:25    304s] (I)       | +-Clean cong LA                        0.00%  837.32 sec  837.32 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       +-Export 3D cong map                     0.80%  837.33 sec  837.34 sec  0.01 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       | +-Export 2D cong map                   0.06%  837.34 sec  837.34 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       +-Extract Global 3D Wires                0.44%  837.34 sec  837.34 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       +-Track Assignment (1T)                 21.49%  837.34 sec  837.50 sec  0.16 sec  0.16 sec 
[01/18 22:46:25    304s] (I)       | +-Initialization                       0.10%  837.34 sec  837.34 sec  0.00 sec  0.01 sec 
[01/18 22:46:25    304s] (I)       | +-Track Assignment Kernel             20.94%  837.34 sec  837.50 sec  0.15 sec  0.15 sec 
[01/18 22:46:25    304s] (I)       | +-Free Memory                          0.01%  837.50 sec  837.50 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       +-Export                                14.66%  837.50 sec  837.61 sec  0.11 sec  0.12 sec 
[01/18 22:46:25    304s] (I)       | +-Export DB wires                      7.79%  837.50 sec  837.56 sec  0.06 sec  0.06 sec 
[01/18 22:46:25    304s] (I)       | | +-Export all nets                    5.92%  837.50 sec  837.55 sec  0.04 sec  0.04 sec 
[01/18 22:46:25    304s] (I)       | | +-Set wire vias                      1.35%  837.55 sec  837.56 sec  0.01 sec  0.01 sec 
[01/18 22:46:25    304s] (I)       | +-Report wirelength                    3.24%  837.56 sec  837.58 sec  0.02 sec  0.03 sec 
[01/18 22:46:25    304s] (I)       | +-Update net boxes                     3.52%  837.58 sec  837.61 sec  0.03 sec  0.03 sec 
[01/18 22:46:25    304s] (I)       | +-Update timing                        0.00%  837.61 sec  837.61 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)       +-Postprocess design                     0.28%  837.61 sec  837.61 sec  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)      ===================== Summary by functions =====================
[01/18 22:46:25    304s] (I)       Lv  Step                                 %      Real       CPU 
[01/18 22:46:25    304s] (I)      ----------------------------------------------------------------
[01/18 22:46:25    304s] (I)        0  Early Global Route kernel      100.00%  0.74 sec  0.72 sec 
[01/18 22:46:25    304s] (I)        1  Import and model                35.36%  0.26 sec  0.26 sec 
[01/18 22:46:25    304s] (I)        1  Global Routing                  25.65%  0.19 sec  0.18 sec 
[01/18 22:46:25    304s] (I)        1  Track Assignment (1T)           21.49%  0.16 sec  0.16 sec 
[01/18 22:46:25    304s] (I)        1  Export                          14.66%  0.11 sec  0.12 sec 
[01/18 22:46:25    304s] (I)        1  Export 3D cong map               0.80%  0.01 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        1  Extract Global 3D Wires          0.44%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        1  Postprocess design               0.28%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        2  Create route DB                 27.60%  0.20 sec  0.21 sec 
[01/18 22:46:25    304s] (I)        2  Net group 1                     23.37%  0.17 sec  0.17 sec 
[01/18 22:46:25    304s] (I)        2  Track Assignment Kernel         20.94%  0.15 sec  0.15 sec 
[01/18 22:46:25    304s] (I)        2  Export DB wires                  7.79%  0.06 sec  0.06 sec 
[01/18 22:46:25    304s] (I)        2  Create place DB                  6.30%  0.05 sec  0.04 sec 
[01/18 22:46:25    304s] (I)        2  Update net boxes                 3.52%  0.03 sec  0.03 sec 
[01/18 22:46:25    304s] (I)        2  Report wirelength                3.24%  0.02 sec  0.03 sec 
[01/18 22:46:25    304s] (I)        2  Initialization                   1.01%  0.01 sec  0.01 sec 
[01/18 22:46:25    304s] (I)        2  Create route kernel              0.84%  0.01 sec  0.01 sec 
[01/18 22:46:25    304s] (I)        2  Others data preparation          0.18%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        3  Import route data (1T)          27.53%  0.20 sec  0.21 sec 
[01/18 22:46:25    304s] (I)        3  Phase 1l                        14.54%  0.11 sec  0.11 sec 
[01/18 22:46:25    304s] (I)        3  Import place data                6.28%  0.05 sec  0.04 sec 
[01/18 22:46:25    304s] (I)        3  Phase 1a                         6.02%  0.04 sec  0.04 sec 
[01/18 22:46:25    304s] (I)        3  Export all nets                  5.92%  0.04 sec  0.04 sec 
[01/18 22:46:25    304s] (I)        3  Generate topology                1.99%  0.01 sec  0.02 sec 
[01/18 22:46:25    304s] (I)        3  Set wire vias                    1.35%  0.01 sec  0.01 sec 
[01/18 22:46:25    304s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        4  Read blockages ( Layer 1-11 )   19.67%  0.15 sec  0.14 sec 
[01/18 22:46:25    304s] (I)        4  Layer assignment (1T)           14.21%  0.10 sec  0.10 sec 
[01/18 22:46:25    304s] (I)        4  Model blockage capacity          5.40%  0.04 sec  0.04 sec 
[01/18 22:46:25    304s] (I)        4  Pattern routing (1T)             5.35%  0.04 sec  0.04 sec 
[01/18 22:46:25    304s] (I)        4  Read nets                        5.21%  0.04 sec  0.04 sec 
[01/18 22:46:25    304s] (I)        4  Read instances and placement     1.52%  0.01 sec  0.01 sec 
[01/18 22:46:25    304s] (I)        4  Add via demand to 2D             0.55%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        4  Read unlegalized nets            0.33%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        4  Read prerouted                   0.12%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        4  Initialize 3D grid graph         0.06%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        5  Read instance blockages         19.30%  0.14 sec  0.14 sec 
[01/18 22:46:25    304s] (I)        5  Initialize 3D capacity           5.11%  0.04 sec  0.04 sec 
[01/18 22:46:25    304s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/18 22:46:25    304s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.8 real=0:00:00.8)
[01/18 22:46:25    304s] Legalization setup...
[01/18 22:46:25    304s] Using cell based legalization.
[01/18 22:46:25    304s] Initializing placement interface...
[01/18 22:46:25    304s]   Use check_library -place or consult logv if problems occur.
[01/18 22:46:25    304s]   Leaving CCOpt scope - Initializing placement interface...
[01/18 22:46:25    304s] OPERPROF: Starting DPlace-Init at level 1, MEM:2083.7M, EPOCH TIME: 1705610785.263632
[01/18 22:46:25    304s] Processing tracks to init pin-track alignment.
[01/18 22:46:25    304s] z: 2, totalTracks: 1
[01/18 22:46:25    304s] z: 4, totalTracks: 1
[01/18 22:46:25    304s] z: 6, totalTracks: 1
[01/18 22:46:25    304s] z: 8, totalTracks: 1
[01/18 22:46:25    304s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:46:25    304s] All LLGs are deleted
[01/18 22:46:25    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:25    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:25    304s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2083.7M, EPOCH TIME: 1705610785.271671
[01/18 22:46:25    304s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2083.7M, EPOCH TIME: 1705610785.272021
[01/18 22:46:25    304s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2083.7M, EPOCH TIME: 1705610785.274566
[01/18 22:46:25    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:25    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:25    304s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2083.7M, EPOCH TIME: 1705610785.276379
[01/18 22:46:25    304s] Max number of tech site patterns supported in site array is 256.
[01/18 22:46:25    304s] Core basic site is CoreSite
[01/18 22:46:25    304s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2083.7M, EPOCH TIME: 1705610785.304107
[01/18 22:46:25    304s] After signature check, allow fast init is false, keep pre-filter is true.
[01/18 22:46:25    304s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/18 22:46:25    304s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2083.7M, EPOCH TIME: 1705610785.306244
[01/18 22:46:25    304s] SiteArray: non-trimmed site array dimensions = 115 x 993
[01/18 22:46:25    304s] SiteArray: use 589,824 bytes
[01/18 22:46:25    304s] SiteArray: current memory after site array memory allocation 2083.7M
[01/18 22:46:25    304s] SiteArray: FP blocked sites are writable
[01/18 22:46:25    304s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 22:46:25    304s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2083.7M, EPOCH TIME: 1705610785.309555
[01/18 22:46:25    304s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2083.7M, EPOCH TIME: 1705610785.309728
[01/18 22:46:25    304s] SiteArray: number of non floorplan blocked sites for llg default is 114195
[01/18 22:46:25    304s] Atter site array init, number of instance map data is 0.
[01/18 22:46:25    304s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:2083.7M, EPOCH TIME: 1705610785.311672
[01/18 22:46:25    304s] 
[01/18 22:46:25    304s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:46:25    304s] OPERPROF:     Starting CMU at level 3, MEM:2083.7M, EPOCH TIME: 1705610785.313780
[01/18 22:46:25    304s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2083.7M, EPOCH TIME: 1705610785.315043
[01/18 22:46:25    304s] 
[01/18 22:46:25    304s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:46:25    304s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:2083.7M, EPOCH TIME: 1705610785.316368
[01/18 22:46:25    304s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2083.7M, EPOCH TIME: 1705610785.316463
[01/18 22:46:25    304s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2083.7M, EPOCH TIME: 1705610785.316542
[01/18 22:46:25    304s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2083.7MB).
[01/18 22:46:25    304s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.057, MEM:2083.7M, EPOCH TIME: 1705610785.321071
[01/18 22:46:25    304s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:25    304s] Initializing placement interface done.
[01/18 22:46:25    304s] Leaving CCOpt scope - Cleaning up placement interface...
[01/18 22:46:25    304s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2083.7M, EPOCH TIME: 1705610785.321370
[01/18 22:46:25    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:25    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:25    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:25    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:25    304s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.032, MEM:2083.7M, EPOCH TIME: 1705610785.352871
[01/18 22:46:25    304s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:25    304s] Leaving CCOpt scope - Initializing placement interface...
[01/18 22:46:25    304s] OPERPROF: Starting DPlace-Init at level 1, MEM:2083.7M, EPOCH TIME: 1705610785.370941
[01/18 22:46:25    304s] Processing tracks to init pin-track alignment.
[01/18 22:46:25    304s] z: 2, totalTracks: 1
[01/18 22:46:25    304s] z: 4, totalTracks: 1
[01/18 22:46:25    304s] z: 6, totalTracks: 1
[01/18 22:46:25    304s] z: 8, totalTracks: 1
[01/18 22:46:25    304s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:46:25    304s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2083.7M, EPOCH TIME: 1705610785.381092
[01/18 22:46:25    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:25    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:25    304s] 
[01/18 22:46:25    304s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:46:25    304s] OPERPROF:     Starting CMU at level 3, MEM:2083.7M, EPOCH TIME: 1705610785.414029
[01/18 22:46:25    304s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2083.7M, EPOCH TIME: 1705610785.415403
[01/18 22:46:25    304s] 
[01/18 22:46:25    304s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:46:25    304s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2083.7M, EPOCH TIME: 1705610785.416763
[01/18 22:46:25    304s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2083.7M, EPOCH TIME: 1705610785.416857
[01/18 22:46:25    304s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2083.7M, EPOCH TIME: 1705610785.416926
[01/18 22:46:25    304s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2083.7MB).
[01/18 22:46:25    304s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2083.7M, EPOCH TIME: 1705610785.419222
[01/18 22:46:25    304s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:25    304s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:25    304s] (I)      Load db... (mem=2083.7M)
[01/18 22:46:25    304s] (I)      Read data from FE... (mem=2083.7M)
[01/18 22:46:25    304s] (I)      Number of ignored instance 0
[01/18 22:46:25    304s] (I)      Number of inbound cells 0
[01/18 22:46:25    304s] (I)      Number of opened ILM blockages 0
[01/18 22:46:25    304s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/18 22:46:25    304s] (I)      numMoveCells=9439, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[01/18 22:46:25    304s] (I)      cell height: 3420, count: 9439
[01/18 22:46:25    304s] (I)      Read rows... (mem=2085.8M)
[01/18 22:46:25    304s] (I)      Reading non-standard rows with height 6840
[01/18 22:46:25    304s] (I)      Done Read rows (cpu=0.000s, mem=2085.8M)
[01/18 22:46:25    304s] (I)      Done Read data from FE (cpu=0.010s, mem=2085.8M)
[01/18 22:46:25    304s] (I)      Done Load db (cpu=0.010s, mem=2085.8M)
[01/18 22:46:25    304s] (I)      Constructing placeable region... (mem=2085.8M)
[01/18 22:46:25    304s] (I)      Constructing bin map
[01/18 22:46:25    304s] (I)      Initialize bin information with width=34200 height=34200
[01/18 22:46:25    304s] (I)      Done constructing bin map
[01/18 22:46:25    304s] (I)      Compute region effective width... (mem=2085.8M)
[01/18 22:46:25    304s] (I)      Done Compute region effective width (cpu=0.000s, mem=2085.8M)
[01/18 22:46:25    304s] (I)      Done Constructing placeable region (cpu=0.010s, mem=2085.8M)
[01/18 22:46:25    304s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/18 22:46:25    304s] Validating CTS configuration...
[01/18 22:46:25    304s] Checking module port directions...
[01/18 22:46:25    304s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:25    304s] Non-default CCOpt properties:
[01/18 22:46:25    304s]   Public non-default CCOpt properties:
[01/18 22:46:25    304s]     cts_merge_clock_gates is set for at least one object
[01/18 22:46:25    304s]     cts_merge_clock_logic is set for at least one object
[01/18 22:46:25    304s]     route_type is set for at least one object
[01/18 22:46:25    304s]     source_driver is set for at least one object
[01/18 22:46:25    304s]     target_max_trans is set for at least one object
[01/18 22:46:25    304s]     target_max_trans_sdc is set for at least one object
[01/18 22:46:25    304s]     target_skew is set for at least one object
[01/18 22:46:25    304s]   No private non-default CCOpt properties
[01/18 22:46:25    304s] 
[01/18 22:46:25    304s] Trim Metal Layers:
[01/18 22:46:25    304s] LayerId::1 widthSet size::2
[01/18 22:46:25    304s] LayerId::2 widthSet size::2
[01/18 22:46:25    304s] LayerId::3 widthSet size::2
[01/18 22:46:25    304s] LayerId::4 widthSet size::2
[01/18 22:46:25    304s] LayerId::5 widthSet size::2
[01/18 22:46:25    304s] LayerId::6 widthSet size::2
[01/18 22:46:25    304s] LayerId::7 widthSet size::2
[01/18 22:46:25    304s] LayerId::8 widthSet size::2
[01/18 22:46:25    304s] LayerId::9 widthSet size::2
[01/18 22:46:25    304s] LayerId::10 widthSet size::2
[01/18 22:46:25    304s] LayerId::11 widthSet size::2
[01/18 22:46:25    304s] Updating RC grid for preRoute extraction ...
[01/18 22:46:25    304s] eee: pegSigSF::1.070000
[01/18 22:46:25    304s] Initializing multi-corner resistance tables ...
[01/18 22:46:25    304s] eee: l::1 avDens::0.143123 usedTrk::2344.362572 availTrk::16380.000000 sigTrk::2344.362572
[01/18 22:46:25    304s] eee: l::2 avDens::0.282409 usedTrk::3670.183330 availTrk::12996.000000 sigTrk::3670.183330
[01/18 22:46:25    304s] eee: l::3 avDens::0.258527 usedTrk::3536.645611 availTrk::13680.000000 sigTrk::3536.645611
[01/18 22:46:25    304s] eee: l::4 avDens::0.146618 usedTrk::1767.555561 availTrk::12055.500000 sigTrk::1767.555561
[01/18 22:46:25    304s] eee: l::5 avDens::0.059937 usedTrk::658.103217 availTrk::10980.000000 sigTrk::658.103217
[01/18 22:46:25    304s] eee: l::6 avDens::0.023848 usedTrk::108.066667 availTrk::4531.500000 sigTrk::108.066667
[01/18 22:46:25    304s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:25    304s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:25    304s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:25    304s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 22:46:25    304s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 22:46:25    304s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:46:25    304s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.279329 uaWl=1.000000 uaWlH=0.239105 aWlH=0.000000 lMod=0 pMax=0.819300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:46:25    304s] Route type trimming info:
[01/18 22:46:25    304s]   The following route types were modified by the autotrimmer:
[01/18 22:46:25    304s]     l_route (Metal5-Metal9) was replaced by l_route_ccopt_autotrimmed (Metal5-Metal7);
[01/18 22:46:25    304s]       Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
[01/18 22:46:25    304s]       Layer Metal9 is trimmed off because its RC characteristic is not good
[01/18 22:46:25    304s]     t_route (Metal5-Metal9) was replaced by t_route_ccopt_autotrimmed (Metal5-Metal7);
[01/18 22:46:25    304s]       Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
[01/18 22:46:25    304s]       Layer Metal9 is trimmed off because its RC characteristic is not good
[01/18 22:46:25    304s]   To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
[01/18 22:46:25    304s] End AAE Lib Interpolated Model. (MEM=2085.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] (I)      Initializing Steiner engine. 
[01/18 22:46:25    304s] (I)      ==================== Layers =====================
[01/18 22:46:25    304s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:25    304s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:46:25    304s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:25    304s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:46:25    304s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:46:25    304s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:46:25    304s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:46:25    304s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:46:25    304s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:46:25    304s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:46:25    304s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:46:25    304s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:46:25    304s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:46:25    304s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:46:25    304s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:46:25    304s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:46:25    304s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:46:25    304s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:46:25    304s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:46:25    304s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:46:25    304s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:46:25    304s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:46:25    304s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:46:25    304s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:46:25    304s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:46:25    304s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:25    304s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:46:25    304s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:46:25    304s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:46:25    304s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:46:25    304s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:46:25    304s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:46:25    304s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:46:25    304s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:46:25    304s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:46:25    304s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:46:25    304s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:46:25    304s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:46:25    304s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:46:25    304s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:46:25    304s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:25    304s] Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 2 of 6 cells
[01/18 22:46:25    304s] Original list had 6 cells:
[01/18 22:46:25    304s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[01/18 22:46:25    304s] New trimmed list has 4 cells:
[01/18 22:46:25    304s] CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 3 of 7 cells
[01/18 22:46:25    304s] Original list had 7 cells:
[01/18 22:46:25    304s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[01/18 22:46:25    304s] New trimmed list has 4 cells:
[01/18 22:46:25    304s] INVX3 INVX2 INVX1 INVXL 
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:25    304s] Accumulated time to calculate placeable region: 0
[01/18 22:46:26    305s] Clock tree balancer configuration for clock_tree clk:
[01/18 22:46:26    305s] Non-default CCOpt properties:
[01/18 22:46:26    305s]   Public non-default CCOpt properties:
[01/18 22:46:26    305s]     cts_merge_clock_gates: true (default: false)
[01/18 22:46:26    305s]     cts_merge_clock_logic: true (default: false)
[01/18 22:46:26    305s]     route_type (leaf): l_route_ccopt_autotrimmed (default: default)
[01/18 22:46:26    305s]     route_type (top): default_route_type_nonleaf (default: default)
[01/18 22:46:26    305s]     route_type (trunk): t_route_ccopt_autotrimmed (default: default)
[01/18 22:46:26    305s]     source_driver: BUFX2/A BUFX2/Y (default: )
[01/18 22:46:26    305s]   No private non-default CCOpt properties
[01/18 22:46:26    305s] For power domain auto-default:
[01/18 22:46:26    305s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[01/18 22:46:26    305s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[01/18 22:46:26    305s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/18 22:46:26    305s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[01/18 22:46:26    305s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 39054.690um^2
[01/18 22:46:26    305s] Top Routing info:
[01/18 22:46:26    305s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/18 22:46:26    305s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/18 22:46:26    305s] Trunk Routing info:
[01/18 22:46:26    305s]   Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/18 22:46:26    305s]   Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/18 22:46:26    305s] Leaf Routing info:
[01/18 22:46:26    305s]   Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/18 22:46:26    305s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/18 22:46:26    305s] For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[01/18 22:46:26    305s]   Slew time target (leaf):    0.200ns
[01/18 22:46:26    305s]   Slew time target (trunk):   0.200ns
[01/18 22:46:26    305s]   Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[01/18 22:46:26    305s]   Buffer unit delay: 0.142ns
[01/18 22:46:26    305s]   Buffer max distance: 145.485um
[01/18 22:46:26    305s] Fastest wire driving cells and distances:
[01/18 22:46:26    305s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.485um, saturatedSlew=0.145ns, speed=721.294um per ns, cellArea=16.455um^2 per 1000um}
[01/18 22:46:26    305s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=94.992um, saturatedSlew=0.141ns, speed=723.197um per ns, cellArea=14.401um^2 per 1000um}
[01/18 22:46:26    305s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
[01/18 22:46:26    305s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] Logic Sizing Table:
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] ----------------------------------------------------------
[01/18 22:46:26    305s] Cell    Instance count    Source    Eligible library cells
[01/18 22:46:26    305s] ----------------------------------------------------------
[01/18 22:46:26    305s]   (empty table)
[01/18 22:46:26    305s] ----------------------------------------------------------
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[01/18 22:46:26    305s]   Sources:                     pin clk
[01/18 22:46:26    305s]   Total number of sinks:       1961
[01/18 22:46:26    305s]   Delay constrained sinks:     1961
[01/18 22:46:26    305s]   Constrains:                  default
[01/18 22:46:26    305s]   Non-leaf sinks:              0
[01/18 22:46:26    305s]   Ignore pins:                 0
[01/18 22:46:26    305s]  Timing corner default_emulate_delay_corner:both.late:
[01/18 22:46:26    305s]   Skew target:                 0.200ns
[01/18 22:46:26    305s] Primary reporting skew groups are:
[01/18 22:46:26    305s] skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] Clock DAG stats initial state:
[01/18 22:46:26    305s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/18 22:46:26    305s]   sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:26    305s]   misc counts      : r=1, pp=0
[01/18 22:46:26    305s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/18 22:46:26    305s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/18 22:46:26    305s] Clock DAG hash initial state: 9461619560096693156 4642228084479385337
[01/18 22:46:26    305s] CTS services accumulated run-time stats initial state:
[01/18 22:46:26    305s]   delay calculator: calls=5007, total_wall_time=0.097s, mean_wall_time=0.019ms
[01/18 22:46:26    305s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/18 22:46:26    305s]   steiner router: calls=5008, total_wall_time=0.041s, mean_wall_time=0.008ms
[01/18 22:46:26    305s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/18 22:46:26    305s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] Layer information for route type default_route_type_nonleaf:
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] ----------------------------------------------------------------------
[01/18 22:46:26    305s] Layer      Preferred    Route    Res.          Cap.          RC
[01/18 22:46:26    305s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/18 22:46:26    305s] ----------------------------------------------------------------------
[01/18 22:46:26    305s] Metal1     N            H          1.227         0.160         0.196
[01/18 22:46:26    305s] Metal2     N            V          0.755         0.143         0.108
[01/18 22:46:26    305s] Metal3     Y            H          0.755         0.151         0.114
[01/18 22:46:26    305s] Metal4     Y            V          0.755         0.146         0.110
[01/18 22:46:26    305s] Metal5     N            H          0.755         0.146         0.110
[01/18 22:46:26    305s] Metal6     N            V          0.755         0.150         0.113
[01/18 22:46:26    305s] Metal7     N            H          0.755         0.153         0.116
[01/18 22:46:26    305s] Metal8     N            V          0.268         0.153         0.041
[01/18 22:46:26    305s] Metal9     N            H          0.268         0.967         0.259
[01/18 22:46:26    305s] Metal10    N            V          0.097         0.459         0.045
[01/18 22:46:26    305s] Metal11    N            H          0.095         0.587         0.056
[01/18 22:46:26    305s] ----------------------------------------------------------------------
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/18 22:46:26    305s] Unshielded; Mask Constraint: 0; Source: route_type.
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] Layer information for route type l_route_ccopt_autotrimmed:
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] ----------------------------------------------------------------------
[01/18 22:46:26    305s] Layer      Preferred    Route    Res.          Cap.          RC
[01/18 22:46:26    305s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/18 22:46:26    305s] ----------------------------------------------------------------------
[01/18 22:46:26    305s] Metal1     N            H          1.227         0.160         0.196
[01/18 22:46:26    305s] Metal2     N            V          0.755         0.143         0.108
[01/18 22:46:26    305s] Metal3     N            H          0.755         0.151         0.114
[01/18 22:46:26    305s] Metal4     N            V          0.755         0.146         0.110
[01/18 22:46:26    305s] Metal5     Y            H          0.755         0.146         0.110
[01/18 22:46:26    305s] Metal6     Y            V          0.755         0.150         0.113
[01/18 22:46:26    305s] Metal7     Y            H          0.755         0.153         0.116
[01/18 22:46:26    305s] Metal8     N            V          0.268         0.153         0.041
[01/18 22:46:26    305s] Metal9     N            H          0.268         0.967         0.259
[01/18 22:46:26    305s] Metal10    N            V          0.097         0.459         0.045
[01/18 22:46:26    305s] Metal11    N            H          0.095         0.587         0.056
[01/18 22:46:26    305s] ----------------------------------------------------------------------
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/18 22:46:26    305s] Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] Layer information for route type t_route_ccopt_autotrimmed:
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] ----------------------------------------------------------------------------------
[01/18 22:46:26    305s] Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[01/18 22:46:26    305s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[01/18 22:46:26    305s]                                                                           to Layer
[01/18 22:46:26    305s] ----------------------------------------------------------------------------------
[01/18 22:46:26    305s] Metal1     N            H          0.818         0.190         0.156         3
[01/18 22:46:26    305s] Metal2     N            V          0.503         0.182         0.092         3
[01/18 22:46:26    305s] Metal3     N            H          0.503         0.189         0.095         3
[01/18 22:46:26    305s] Metal4     N            V          0.503         0.184         0.093         3
[01/18 22:46:26    305s] Metal5     Y            H          0.503         0.190         0.096         3
[01/18 22:46:26    305s] Metal6     Y            V          0.503         0.190         0.096         3
[01/18 22:46:26    305s] Metal7     Y            H          0.503         0.190         0.095         3
[01/18 22:46:26    305s] Metal8     N            V          0.178         0.192         0.034         3
[01/18 22:46:26    305s] Metal9     N            H          0.178         1.175         0.210         3
[01/18 22:46:26    305s] Metal10    N            V          0.065         0.402         0.026         7
[01/18 22:46:26    305s] Metal11    N            H          0.064         0.477         0.030         7
[01/18 22:46:26    305s] ----------------------------------------------------------------------------------
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] Via selection for estimated routes (rule default):
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] ----------------------------------------------------------------------------
[01/18 22:46:26    305s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[01/18 22:46:26    305s] Range                                (Ohm)    (fF)     (fs)     Only
[01/18 22:46:26    305s] ----------------------------------------------------------------------------
[01/18 22:46:26    305s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[01/18 22:46:26    305s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[01/18 22:46:26    305s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[01/18 22:46:26    305s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[01/18 22:46:26    305s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[01/18 22:46:26    305s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[01/18 22:46:26    305s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[01/18 22:46:26    305s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[01/18 22:46:26    305s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[01/18 22:46:26    305s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[01/18 22:46:26    305s] ----------------------------------------------------------------------------
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] Via selection for estimated routes (rule NDR_13):
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] ----------------------------------------------------------------------------
[01/18 22:46:26    305s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[01/18 22:46:26    305s] Range                                (Ohm)    (fF)     (fs)     Only
[01/18 22:46:26    305s] ----------------------------------------------------------------------------
[01/18 22:46:26    305s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[01/18 22:46:26    305s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[01/18 22:46:26    305s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[01/18 22:46:26    305s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[01/18 22:46:26    305s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[01/18 22:46:26    305s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[01/18 22:46:26    305s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[01/18 22:46:26    305s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[01/18 22:46:26    305s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[01/18 22:46:26    305s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[01/18 22:46:26    305s] ----------------------------------------------------------------------------
[01/18 22:46:26    305s] 
[01/18 22:46:26    305s] No ideal or dont_touch nets found in the clock tree
[01/18 22:46:26    305s] No dont_touch hnets found in the clock tree
[01/18 22:46:26    305s] No dont_touch hpins found in the clock network.
[01/18 22:46:26    305s] Checking for illegal sizes of clock logic instances...
[01/18 22:46:26    305s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:27    305s] 
[01/18 22:46:27    305s] Filtering reasons for cell type: buffer
[01/18 22:46:27    305s] =======================================
[01/18 22:46:27    305s] 
[01/18 22:46:27    305s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:46:27    305s] Clock trees    Power domain    Reason                         Library cells
[01/18 22:46:27    305s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:46:27    305s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[01/18 22:46:27    305s]                                                                 CLKBUFX8 }
[01/18 22:46:27    305s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[01/18 22:46:27    305s] ---------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:46:27    305s] 
[01/18 22:46:27    305s] Filtering reasons for cell type: inverter
[01/18 22:46:27    305s] =========================================
[01/18 22:46:27    305s] 
[01/18 22:46:27    305s] --------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:46:27    305s] Clock trees    Power domain    Reason                         Library cells
[01/18 22:46:27    305s] --------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:46:27    305s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[01/18 22:46:27    305s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[01/18 22:46:27    305s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[01/18 22:46:27    305s] --------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:46:27    305s] 
[01/18 22:46:27    305s] 
[01/18 22:46:27    305s] Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.6)
[01/18 22:46:27    305s] CCOpt configuration status: all checks passed.
[01/18 22:46:27    305s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[01/18 22:46:27    305s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[01/18 22:46:27    305s]   No exclusion drivers are needed.
[01/18 22:46:27    305s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[01/18 22:46:27    305s] Antenna diode management...
[01/18 22:46:27    305s]   Found 0 antenna diodes in the clock trees.
[01/18 22:46:27    305s]   
[01/18 22:46:27    305s] Antenna diode management done.
[01/18 22:46:27    305s] Adding driver cells for primary IOs...
[01/18 22:46:27    305s]   
[01/18 22:46:27    305s]   ----------------------------------------------------------------------------------------------
[01/18 22:46:27    305s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[01/18 22:46:27    305s]   ----------------------------------------------------------------------------------------------
[01/18 22:46:27    305s]     (empty table)
[01/18 22:46:27    305s]   ----------------------------------------------------------------------------------------------
[01/18 22:46:27    305s]   
[01/18 22:46:27    305s]   
[01/18 22:46:27    305s] Adding driver cells for primary IOs done.
[01/18 22:46:27    305s] Adding driver cell for primary IO roots...
[01/18 22:46:27    305s] Adding driver cell for primary IO roots done.
[01/18 22:46:27    305s] Maximizing clock DAG abstraction...
[01/18 22:46:27    305s]   Removing clock DAG drivers
[01/18 22:46:27    305s] Maximizing clock DAG abstraction done.
[01/18 22:46:27    305s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.2 real=0:00:02.6)
[01/18 22:46:27    305s] Synthesizing clock trees...
[01/18 22:46:27    305s]   Preparing To Balance...
[01/18 22:46:27    305s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/18 22:46:27    305s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2153.2M, EPOCH TIME: 1705610787.016522
[01/18 22:46:27    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:27    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:27    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:27    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:27    305s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.032, MEM:2138.2M, EPOCH TIME: 1705610787.048627
[01/18 22:46:27    305s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:27    305s]   Leaving CCOpt scope - Initializing placement interface...
[01/18 22:46:27    305s] OPERPROF: Starting DPlace-Init at level 1, MEM:2128.6M, EPOCH TIME: 1705610787.049105
[01/18 22:46:27    305s] Processing tracks to init pin-track alignment.
[01/18 22:46:27    305s] z: 2, totalTracks: 1
[01/18 22:46:27    305s] z: 4, totalTracks: 1
[01/18 22:46:27    305s] z: 6, totalTracks: 1
[01/18 22:46:27    305s] z: 8, totalTracks: 1
[01/18 22:46:27    305s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:46:27    305s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2128.6M, EPOCH TIME: 1705610787.059309
[01/18 22:46:27    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:27    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:27    305s] 
[01/18 22:46:27    305s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:46:27    305s] OPERPROF:     Starting CMU at level 3, MEM:2128.6M, EPOCH TIME: 1705610787.092153
[01/18 22:46:27    305s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2128.6M, EPOCH TIME: 1705610787.093574
[01/18 22:46:27    305s] 
[01/18 22:46:27    305s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:46:27    305s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2128.6M, EPOCH TIME: 1705610787.094919
[01/18 22:46:27    305s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2128.6M, EPOCH TIME: 1705610787.095014
[01/18 22:46:27    305s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2128.6M, EPOCH TIME: 1705610787.095083
[01/18 22:46:27    305s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2128.6MB).
[01/18 22:46:27    305s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:2128.6M, EPOCH TIME: 1705610787.097600
[01/18 22:46:27    305s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:27    305s]   Merging duplicate siblings in DAG...
[01/18 22:46:27    305s]     Clock DAG stats before merging:
[01/18 22:46:27    305s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/18 22:46:27    305s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:27    305s]       misc counts      : r=1, pp=0
[01/18 22:46:27    305s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/18 22:46:27    305s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/18 22:46:27    305s]     Clock DAG hash before merging: 9461619560096693156 4642228084479385337
[01/18 22:46:27    305s]     CTS services accumulated run-time stats before merging:
[01/18 22:46:27    305s]       delay calculator: calls=5007, total_wall_time=0.097s, mean_wall_time=0.019ms
[01/18 22:46:27    305s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/18 22:46:27    305s]       steiner router: calls=5008, total_wall_time=0.041s, mean_wall_time=0.008ms
[01/18 22:46:27    305s]     Resynthesising clock tree into netlist...
[01/18 22:46:27    305s]       Reset timing graph...
[01/18 22:46:27    305s] Ignoring AAE DB Resetting ...
[01/18 22:46:27    305s]       Reset timing graph done.
[01/18 22:46:27    305s]     Resynthesising clock tree into netlist done.
[01/18 22:46:27    305s]     Merging duplicate clock dag driver clones in DAG...
[01/18 22:46:27    305s]     Merging duplicate clock dag driver clones in DAG done.
[01/18 22:46:27    305s]     
[01/18 22:46:27    305s]     Disconnecting clock tree from netlist...
[01/18 22:46:27    305s]     Disconnecting clock tree from netlist done.
[01/18 22:46:27    305s]   Merging duplicate siblings in DAG done.
[01/18 22:46:27    305s]   Applying movement limits...
[01/18 22:46:27    305s]   Applying movement limits done.
[01/18 22:46:27    305s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:27    305s]   CCOpt::Phase::Construction...
[01/18 22:46:27    305s]   Stage::Clustering...
[01/18 22:46:27    305s]   Clustering...
[01/18 22:46:27    305s]     Clock DAG hash before 'Clustering': 9461619560096693156 4642228084479385337
[01/18 22:46:27    305s]     CTS services accumulated run-time stats before 'Clustering':
[01/18 22:46:27    305s]       delay calculator: calls=5007, total_wall_time=0.097s, mean_wall_time=0.019ms
[01/18 22:46:27    305s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/18 22:46:27    305s]       steiner router: calls=5008, total_wall_time=0.041s, mean_wall_time=0.008ms
[01/18 22:46:27    305s]     Initialize for clustering...
[01/18 22:46:27    305s]     Clock DAG stats before clustering:
[01/18 22:46:27    305s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[01/18 22:46:27    305s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:27    305s]       misc counts      : r=1, pp=0
[01/18 22:46:27    305s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/18 22:46:27    305s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/18 22:46:27    305s]     Clock DAG hash before clustering: 9461619560096693156 4642228084479385337
[01/18 22:46:27    305s]     CTS services accumulated run-time stats before clustering:
[01/18 22:46:27    305s]       delay calculator: calls=5007, total_wall_time=0.097s, mean_wall_time=0.019ms
[01/18 22:46:27    305s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[01/18 22:46:27    305s]       steiner router: calls=5008, total_wall_time=0.041s, mean_wall_time=0.008ms
[01/18 22:46:27    305s]     Computing max distances from locked parents...
[01/18 22:46:27    305s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[01/18 22:46:27    305s]     Computing max distances from locked parents done.
[01/18 22:46:27    305s]     Computing optimal clock node locations...
[01/18 22:46:27    305s]     : ...20% ...40% ...60% ...80% ...100% 
[01/18 22:46:27    305s]     Optimal path computation stats:
[01/18 22:46:27    305s]       Successful          : 1
[01/18 22:46:27    305s]       Unsuccessful        : 0
[01/18 22:46:27    305s]       Immovable           : 140320876527617
[01/18 22:46:27    305s]       lockedParentLocation: 0
[01/18 22:46:27    305s]       Region hash         : e4d0d11cb7a6f7ec
[01/18 22:46:27    305s]     Unsuccessful details:
[01/18 22:46:27    305s]     
[01/18 22:46:27    305s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:27    305s] End AAE Lib Interpolated Model. (MEM=2128.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:46:27    305s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:27    305s]     Bottom-up phase...
[01/18 22:46:27    305s]     Clustering bottom-up starting from leaves...
[01/18 22:46:27    305s]       Clustering clock_tree clk...
[01/18 22:46:28    307s]           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/18 22:46:28    307s]           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:28    307s]       Clustering clock_tree clk done.
[01/18 22:46:28    307s]     Clustering bottom-up starting from leaves done.
[01/18 22:46:28    307s]     Rebuilding the clock tree after clustering...
[01/18 22:46:28    307s]     Rebuilding the clock tree after clustering done.
[01/18 22:46:28    307s]     Clock DAG stats after bottom-up phase:
[01/18 22:46:28    307s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:28    307s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:28    307s]       misc counts      : r=1, pp=0
[01/18 22:46:28    307s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/18 22:46:28    307s]       hp wire lengths  : top=0.000um, trunk=451.790um, leaf=2245.955um, total=2697.745um
[01/18 22:46:28    307s]     Clock DAG library cell distribution after bottom-up phase {count}:
[01/18 22:46:28    307s]        Bufs: CLKBUFX4: 39 
[01/18 22:46:28    307s]     Clock DAG hash after bottom-up phase: 16978926781910360335 7228143591302718105
[01/18 22:46:28    307s]     CTS services accumulated run-time stats after bottom-up phase:
[01/18 22:46:28    307s]       delay calculator: calls=5274, total_wall_time=0.121s, mean_wall_time=0.023ms
[01/18 22:46:28    307s]       legalizer: calls=473, total_wall_time=0.009s, mean_wall_time=0.020ms
[01/18 22:46:28    307s]       steiner router: calls=5269, total_wall_time=0.211s, mean_wall_time=0.040ms
[01/18 22:46:28    307s]     Bottom-up phase done. (took cpu=0:00:01.4 real=0:00:01.4)
[01/18 22:46:28    307s]     Legalizing clock trees...
[01/18 22:46:28    307s]     Resynthesising clock tree into netlist...
[01/18 22:46:28    307s]       Reset timing graph...
[01/18 22:46:28    307s] Ignoring AAE DB Resetting ...
[01/18 22:46:28    307s]       Reset timing graph done.
[01/18 22:46:28    307s]     Resynthesising clock tree into netlist done.
[01/18 22:46:28    307s]     Commiting net attributes....
[01/18 22:46:28    307s]     Commiting net attributes. done.
[01/18 22:46:28    307s]     Leaving CCOpt scope - ClockRefiner...
[01/18 22:46:28    307s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2131.7M, EPOCH TIME: 1705610788.559033
[01/18 22:46:28    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:28    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:28    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:28    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:28    307s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.032, MEM:2090.7M, EPOCH TIME: 1705610788.591321
[01/18 22:46:28    307s]     Assigned high priority to 2000 instances.
[01/18 22:46:28    307s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[01/18 22:46:28    307s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[01/18 22:46:28    307s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2090.7M, EPOCH TIME: 1705610788.608901
[01/18 22:46:28    307s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2090.7M, EPOCH TIME: 1705610788.609083
[01/18 22:46:28    307s] Processing tracks to init pin-track alignment.
[01/18 22:46:28    307s] z: 2, totalTracks: 1
[01/18 22:46:28    307s] z: 4, totalTracks: 1
[01/18 22:46:28    307s] z: 6, totalTracks: 1
[01/18 22:46:28    307s] z: 8, totalTracks: 1
[01/18 22:46:28    307s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:46:28    307s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2090.7M, EPOCH TIME: 1705610788.619233
[01/18 22:46:28    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:28    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:28    307s] 
[01/18 22:46:28    307s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:46:28    307s] OPERPROF:       Starting CMU at level 4, MEM:2090.7M, EPOCH TIME: 1705610788.652136
[01/18 22:46:28    307s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2090.7M, EPOCH TIME: 1705610788.653558
[01/18 22:46:28    307s] 
[01/18 22:46:28    307s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:46:28    307s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.036, MEM:2090.7M, EPOCH TIME: 1705610788.654918
[01/18 22:46:28    307s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2090.7M, EPOCH TIME: 1705610788.655014
[01/18 22:46:28    307s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2090.7M, EPOCH TIME: 1705610788.655083
[01/18 22:46:28    307s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2090.7MB).
[01/18 22:46:28    307s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.049, MEM:2090.7M, EPOCH TIME: 1705610788.657622
[01/18 22:46:28    307s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.049, MEM:2090.7M, EPOCH TIME: 1705610788.657681
[01/18 22:46:28    307s] TDRefine: refinePlace mode is spiral
[01/18 22:46:28    307s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.6
[01/18 22:46:28    307s] OPERPROF: Starting RefinePlace at level 1, MEM:2090.7M, EPOCH TIME: 1705610788.657779
[01/18 22:46:28    307s] *** Starting refinePlace (0:05:07 mem=2090.7M) ***
[01/18 22:46:28    307s] Total net bbox length = 2.131e+05 (1.067e+05 1.064e+05) (ext = 6.288e+04)
[01/18 22:46:28    307s] 
[01/18 22:46:28    307s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:46:28    307s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:46:28    307s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:28    307s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:28    307s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2090.7M, EPOCH TIME: 1705610788.674477
[01/18 22:46:28    307s] Starting refinePlace ...
[01/18 22:46:28    307s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:28    307s] One DDP V2 for no tweak run.
[01/18 22:46:28    307s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:28    307s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2090.7M, EPOCH TIME: 1705610788.701475
[01/18 22:46:28    307s] DDP initSite1 nrRow 115 nrJob 115
[01/18 22:46:28    307s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2090.7M, EPOCH TIME: 1705610788.701648
[01/18 22:46:28    307s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2090.7M, EPOCH TIME: 1705610788.701834
[01/18 22:46:28    307s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2090.7M, EPOCH TIME: 1705610788.701894
[01/18 22:46:28    307s] DDP markSite nrRow 115 nrJob 115
[01/18 22:46:28    307s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2090.7M, EPOCH TIME: 1705610788.702307
[01/18 22:46:28    307s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2090.7M, EPOCH TIME: 1705610788.702376
[01/18 22:46:28    307s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2090.7M, EPOCH TIME: 1705610788.708215
[01/18 22:46:28    307s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2090.7M, EPOCH TIME: 1705610788.708317
[01/18 22:46:28    307s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:2090.7M, EPOCH TIME: 1705610788.710346
[01/18 22:46:28    307s] ** Cut row section cpu time 0:00:00.0.
[01/18 22:46:28    307s]  ** Cut row section real time 0:00:00.0.
[01/18 22:46:28    307s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.002, MEM:2090.7M, EPOCH TIME: 1705610788.710467
[01/18 22:46:28    307s]   Spread Effort: high, standalone mode, useDDP on.
[01/18 22:46:28    307s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2090.7MB) @(0:05:07 - 0:05:08).
[01/18 22:46:28    307s] Move report: preRPlace moves 521 insts, mean move: 0.81 um, max move: 4.11 um 
[01/18 22:46:28    307s] 	Max move on inst (cpuregs_reg[19][0]): (29.60, 20.14) --> (27.20, 21.85)
[01/18 22:46:28    307s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/18 22:46:28    307s] wireLenOptFixPriorityInst 1961 inst fixed
[01/18 22:46:28    307s] 
[01/18 22:46:28    307s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:46:29    307s] Move report: legalization moves 64 insts, mean move: 4.38 um, max move: 17.40 um spiral
[01/18 22:46:29    307s] 	Max move on inst (g186999): (83.20, 186.01) --> (100.60, 186.01)
[01/18 22:46:29    307s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[01/18 22:46:29    307s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:46:29    307s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2109.7MB) @(0:05:08 - 0:05:08).
[01/18 22:46:29    307s] Move report: Detail placement moves 583 insts, mean move: 1.21 um, max move: 17.40 um 
[01/18 22:46:29    307s] 	Max move on inst (g186999): (83.20, 186.01) --> (100.60, 186.01)
[01/18 22:46:29    307s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2109.7MB
[01/18 22:46:29    307s] Statistics of distance of Instance movement in refine placement:
[01/18 22:46:29    307s]   maximum (X+Y) =        17.40 um
[01/18 22:46:29    307s]   inst (g186999) with max move: (83.2, 186.01) -> (100.6, 186.01)
[01/18 22:46:29    307s]   mean    (X+Y) =         1.21 um
[01/18 22:46:29    307s] Summary Report:
[01/18 22:46:29    307s] Instances move: 583 (out of 9478 movable)
[01/18 22:46:29    307s] Instances flipped: 0
[01/18 22:46:29    307s] Mean displacement: 1.21 um
[01/18 22:46:29    307s] Max displacement: 17.40 um (Instance: g186999) (83.2, 186.01) -> (100.6, 186.01)
[01/18 22:46:29    307s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X1
[01/18 22:46:29    307s] Total instances moved : 583
[01/18 22:46:29    307s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.420, REAL:0.414, MEM:2109.7M, EPOCH TIME: 1705610789.088699
[01/18 22:46:29    307s] Total net bbox length = 2.136e+05 (1.070e+05 1.065e+05) (ext = 6.288e+04)
[01/18 22:46:29    307s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2109.7MB
[01/18 22:46:29    307s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=2109.7MB) @(0:05:07 - 0:05:08).
[01/18 22:46:29    307s] *** Finished refinePlace (0:05:08 mem=2109.7M) ***
[01/18 22:46:29    307s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.6
[01/18 22:46:29    307s] OPERPROF: Finished RefinePlace at level 1, CPU:0.440, REAL:0.437, MEM:2109.7M, EPOCH TIME: 1705610789.094624
[01/18 22:46:29    307s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2109.7M, EPOCH TIME: 1705610789.094698
[01/18 22:46:29    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9478).
[01/18 22:46:29    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:29    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:29    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:29    307s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.035, MEM:2106.7M, EPOCH TIME: 1705610789.129558
[01/18 22:46:29    307s]     ClockRefiner summary
[01/18 22:46:29    307s]     All clock instances: Moved 195, flipped 53 and cell swapped 0 (out of a total of 2000).
[01/18 22:46:29    307s]     The largest move was 4.11 um for cpuregs_reg[19][0].
[01/18 22:46:29    307s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 39).
[01/18 22:46:29    307s]     Clock sinks: Moved 195, flipped 53 and cell swapped 0 (out of a total of 1961).
[01/18 22:46:29    307s]     The largest move was 4.11 um for cpuregs_reg[19][0].
[01/18 22:46:29    307s]     Revert refine place priority changes on 0 instances.
[01/18 22:46:29    307s] OPERPROF: Starting DPlace-Init at level 1, MEM:2106.7M, EPOCH TIME: 1705610789.153035
[01/18 22:46:29    307s] Processing tracks to init pin-track alignment.
[01/18 22:46:29    307s] z: 2, totalTracks: 1
[01/18 22:46:29    307s] z: 4, totalTracks: 1
[01/18 22:46:29    307s] z: 6, totalTracks: 1
[01/18 22:46:29    307s] z: 8, totalTracks: 1
[01/18 22:46:29    307s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:46:29    307s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2106.7M, EPOCH TIME: 1705610789.163309
[01/18 22:46:29    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:29    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:29    307s] 
[01/18 22:46:29    307s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:46:29    307s] OPERPROF:     Starting CMU at level 3, MEM:2106.7M, EPOCH TIME: 1705610789.198674
[01/18 22:46:29    307s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2106.7M, EPOCH TIME: 1705610789.200015
[01/18 22:46:29    307s] 
[01/18 22:46:29    307s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:46:29    307s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:2106.7M, EPOCH TIME: 1705610789.201375
[01/18 22:46:29    307s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2106.7M, EPOCH TIME: 1705610789.201473
[01/18 22:46:29    307s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2106.7M, EPOCH TIME: 1705610789.201551
[01/18 22:46:29    307s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2106.7MB).
[01/18 22:46:29    307s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2106.7M, EPOCH TIME: 1705610789.204015
[01/18 22:46:29    307s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/18 22:46:29    307s]     Disconnecting clock tree from netlist...
[01/18 22:46:29    307s]     Disconnecting clock tree from netlist done.
[01/18 22:46:29    307s]     Leaving CCOpt scope - Cleaning up placement interface...
[01/18 22:46:29    307s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2106.7M, EPOCH TIME: 1705610789.208725
[01/18 22:46:29    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:29    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:29    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:29    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:29    307s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.031, MEM:2106.7M, EPOCH TIME: 1705610789.239503
[01/18 22:46:29    307s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:29    307s]     Leaving CCOpt scope - Initializing placement interface...
[01/18 22:46:29    307s] OPERPROF: Starting DPlace-Init at level 1, MEM:2106.7M, EPOCH TIME: 1705610789.240238
[01/18 22:46:29    307s] Processing tracks to init pin-track alignment.
[01/18 22:46:29    307s] z: 2, totalTracks: 1
[01/18 22:46:29    307s] z: 4, totalTracks: 1
[01/18 22:46:29    307s] z: 6, totalTracks: 1
[01/18 22:46:29    307s] z: 8, totalTracks: 1
[01/18 22:46:29    307s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:46:29    307s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2106.7M, EPOCH TIME: 1705610789.250263
[01/18 22:46:29    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:29    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:29    308s] 
[01/18 22:46:29    308s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:46:29    308s] OPERPROF:     Starting CMU at level 3, MEM:2106.7M, EPOCH TIME: 1705610789.286415
[01/18 22:46:29    308s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2106.7M, EPOCH TIME: 1705610789.287776
[01/18 22:46:29    308s] 
[01/18 22:46:29    308s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:46:29    308s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:2106.7M, EPOCH TIME: 1705610789.289135
[01/18 22:46:29    308s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2106.7M, EPOCH TIME: 1705610789.289235
[01/18 22:46:29    308s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2106.7M, EPOCH TIME: 1705610789.289305
[01/18 22:46:29    308s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2106.7MB).
[01/18 22:46:29    308s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2106.7M, EPOCH TIME: 1705610789.291568
[01/18 22:46:29    308s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:29    308s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/18 22:46:29    308s] End AAE Lib Interpolated Model. (MEM=2106.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:46:29    308s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:29    308s]     
[01/18 22:46:29    308s]     Clock tree legalization - Histogram:
[01/18 22:46:29    308s]     ====================================
[01/18 22:46:29    308s]     
[01/18 22:46:29    308s]     --------------------------------
[01/18 22:46:29    308s]     Movement (um)    Number of cells
[01/18 22:46:29    308s]     --------------------------------
[01/18 22:46:29    308s]       (empty table)
[01/18 22:46:29    308s]     --------------------------------
[01/18 22:46:29    308s]     
[01/18 22:46:29    308s]     
[01/18 22:46:29    308s]     Clock tree legalization - There are no Movements:
[01/18 22:46:29    308s]     =================================================
[01/18 22:46:29    308s]     
[01/18 22:46:29    308s]     ---------------------------------------------
[01/18 22:46:29    308s]     Movement (um)    Desired     Achieved    Node
[01/18 22:46:29    308s]                      location    location    
[01/18 22:46:29    308s]     ---------------------------------------------
[01/18 22:46:29    308s]       (empty table)
[01/18 22:46:29    308s]     ---------------------------------------------
[01/18 22:46:29    308s]     
[01/18 22:46:29    308s]     Legalizing clock trees done. (took cpu=0:00:00.9 real=0:00:00.9)
[01/18 22:46:29    308s]     Clock DAG stats after 'Clustering':
[01/18 22:46:29    308s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:29    308s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:29    308s]       misc counts      : r=1, pp=0
[01/18 22:46:29    308s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/18 22:46:29    308s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:29    308s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:29    308s]       wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.534pF, total=0.594pF
[01/18 22:46:29    308s]       wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
[01/18 22:46:29    308s]       hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
[01/18 22:46:29    308s]     Clock DAG net violations after 'Clustering': none
[01/18 22:46:29    308s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[01/18 22:46:29    308s]       Trunk : target=0.200ns count=4 avg=0.158ns sd=0.015ns min=0.147ns max=0.179ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:29    308s]       Leaf  : target=0.200ns count=36 avg=0.180ns sd=0.011ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 19 <= 0.180ns, 7 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:29    308s]     Clock DAG library cell distribution after 'Clustering' {count}:
[01/18 22:46:29    308s]        Bufs: CLKBUFX4: 39 
[01/18 22:46:29    308s]     Clock DAG hash after 'Clustering': 8400258079843118588 8010846614071460682
[01/18 22:46:29    308s]     CTS services accumulated run-time stats after 'Clustering':
[01/18 22:46:29    308s]       delay calculator: calls=5314, total_wall_time=0.124s, mean_wall_time=0.023ms
[01/18 22:46:29    308s]       legalizer: calls=590, total_wall_time=0.010s, mean_wall_time=0.017ms
[01/18 22:46:29    308s]       steiner router: calls=5309, total_wall_time=0.236s, mean_wall_time=0.044ms
[01/18 22:46:29    308s]     Primary reporting skew groups after 'Clustering':
[01/18 22:46:29    308s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.397, max=0.419, avg=0.410, sd=0.005], skew [0.022 vs 0.200], 100% {0.397, 0.419} (wid=0.005 ws=0.004) (gid=0.416 gs=0.021)
[01/18 22:46:29    308s]           min path sink: cpuregs_reg[16][16]/CK
[01/18 22:46:29    308s]           max path sink: decoder_pseudo_trigger_reg/CK
[01/18 22:46:29    308s]     Skew group summary after 'Clustering':
[01/18 22:46:29    308s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.397, max=0.419, avg=0.410, sd=0.005], skew [0.022 vs 0.200], 100% {0.397, 0.419} (wid=0.005 ws=0.004) (gid=0.416 gs=0.021)
[01/18 22:46:29    308s]     Legalizer API calls during this step: 590 succeeded with high effort: 590 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:29    308s]   Clustering done. (took cpu=0:00:02.3 real=0:00:02.4)
[01/18 22:46:29    308s]   
[01/18 22:46:29    308s]   Post-Clustering Statistics Report
[01/18 22:46:29    308s]   =================================
[01/18 22:46:29    308s]   
[01/18 22:46:29    308s]   Fanout Statistics:
[01/18 22:46:29    308s]   
[01/18 22:46:29    308s]   ---------------------------------------------------------------------------------------------------------------
[01/18 22:46:29    308s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[01/18 22:46:29    308s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[01/18 22:46:29    308s]   ---------------------------------------------------------------------------------------------------------------
[01/18 22:46:29    308s]   Trunk         5       8.000       1        14        5.657      {2 <= 3, 2 <= 12, 1 <= 15}
[01/18 22:46:29    308s]   Leaf         36      54.472      46        64        4.748      {7 <= 49, 10 <= 53, 10 <= 57, 5 <= 61, 4 <= 65}
[01/18 22:46:29    308s]   ---------------------------------------------------------------------------------------------------------------
[01/18 22:46:29    308s]   
[01/18 22:46:29    308s]   Clustering Failure Statistics:
[01/18 22:46:29    308s]   
[01/18 22:46:29    308s]   ----------------------------------------------
[01/18 22:46:29    308s]   Net Type    Clusters    Clusters    Transition
[01/18 22:46:29    308s]               Tried       Failed      Failures
[01/18 22:46:29    308s]   ----------------------------------------------
[01/18 22:46:29    308s]   Trunk           6           3            3
[01/18 22:46:29    308s]   Leaf          126          22           22
[01/18 22:46:29    308s]   ----------------------------------------------
[01/18 22:46:29    308s]   
[01/18 22:46:29    308s]   Clustering Partition Statistics:
[01/18 22:46:29    308s]   
[01/18 22:46:29    308s]   --------------------------------------------------------------------------------------
[01/18 22:46:29    308s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[01/18 22:46:29    308s]               Fraction    Fraction    Count        Size        Size    Size    Size
[01/18 22:46:29    308s]   --------------------------------------------------------------------------------------
[01/18 22:46:29    308s]   Trunk        0.000       1.000          1          36.000      36      36      0.000
[01/18 22:46:29    308s]   Leaf         0.000       1.000          1        1961.000    1961    1961      0.000
[01/18 22:46:29    308s]   --------------------------------------------------------------------------------------
[01/18 22:46:29    308s]   
[01/18 22:46:29    308s]   
[01/18 22:46:29    308s]   Looking for fanout violations...
[01/18 22:46:29    308s]   Looking for fanout violations done.
[01/18 22:46:29    308s]   CongRepair After Initial Clustering...
[01/18 22:46:29    308s]   Reset timing graph...
[01/18 22:46:29    308s] Ignoring AAE DB Resetting ...
[01/18 22:46:29    308s]   Reset timing graph done.
[01/18 22:46:29    308s]   Leaving CCOpt scope - Early Global Route...
[01/18 22:46:29    308s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2144.9M, EPOCH TIME: 1705610789.490155
[01/18 22:46:29    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/18 22:46:29    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:29    308s] All LLGs are deleted
[01/18 22:46:29    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:29    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:29    308s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2144.9M, EPOCH TIME: 1705610789.521284
[01/18 22:46:29    308s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2144.9M, EPOCH TIME: 1705610789.521713
[01/18 22:46:29    308s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.040, REAL:0.033, MEM:2106.9M, EPOCH TIME: 1705610789.523464
[01/18 22:46:29    308s]   Clock implementation routing...
[01/18 22:46:29    308s] Net route status summary:
[01/18 22:46:29    308s]   Clock:        40 (unrouted=40, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 22:46:29    308s]   Non-clock: 10625 (unrouted=304, trialRouted=10321, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 22:46:29    308s]     Routing using eGR only...
[01/18 22:46:29    308s]       Early Global Route - eGR only step...
[01/18 22:46:29    308s] (ccopt eGR): There are 40 nets to be routed. 0 nets have skip routing designation.
[01/18 22:46:29    308s] (ccopt eGR): There are 40 nets for routing of which 40 have one or more fixed wires.
[01/18 22:46:29    308s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/18 22:46:29    308s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/18 22:46:29    308s] (ccopt eGR): Start to route 40 all nets
[01/18 22:46:29    308s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2106.89 MB )
[01/18 22:46:29    308s] (I)      ==================== Layers =====================
[01/18 22:46:29    308s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:29    308s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:46:29    308s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:29    308s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:46:29    308s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:46:29    308s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:46:29    308s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:46:29    308s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:46:29    308s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:46:29    308s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:46:29    308s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:46:29    308s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:46:29    308s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:46:29    308s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:46:29    308s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:46:29    308s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:46:29    308s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:46:29    308s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:46:29    308s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:46:29    308s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:46:29    308s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:46:29    308s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:46:29    308s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:46:29    308s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:46:29    308s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:46:29    308s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:29    308s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:46:29    308s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:46:29    308s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:46:29    308s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:46:29    308s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:46:29    308s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:46:29    308s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:46:29    308s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:46:29    308s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:46:29    308s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:46:29    308s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:46:29    308s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:46:29    308s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:46:29    308s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:46:29    308s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:29    308s] (I)      Started Import and model ( Curr Mem: 2106.89 MB )
[01/18 22:46:29    308s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:29    308s] (I)      == Non-default Options ==
[01/18 22:46:29    308s] (I)      Clean congestion better                            : true
[01/18 22:46:29    308s] (I)      Estimate vias on DPT layer                         : true
[01/18 22:46:29    308s] (I)      Clean congestion layer assignment rounds           : 3
[01/18 22:46:29    308s] (I)      Layer constraints as soft constraints              : true
[01/18 22:46:29    308s] (I)      Soft top layer                                     : true
[01/18 22:46:29    308s] (I)      Skip prospective layer relax nets                  : true
[01/18 22:46:29    308s] (I)      Better NDR handling                                : true
[01/18 22:46:29    308s] (I)      Improved NDR modeling in LA                        : true
[01/18 22:46:29    308s] (I)      Routing cost fix for NDR handling                  : true
[01/18 22:46:29    308s] (I)      Block tracks for preroutes                         : true
[01/18 22:46:29    308s] (I)      Assign IRoute by net group key                     : true
[01/18 22:46:29    308s] (I)      Block unroutable channels                          : true
[01/18 22:46:29    308s] (I)      Block unroutable channels 3D                       : true
[01/18 22:46:29    308s] (I)      Bound layer relaxed segment wl                     : true
[01/18 22:46:29    308s] (I)      Blocked pin reach length threshold                 : 2
[01/18 22:46:29    308s] (I)      Check blockage within NDR space in TA              : true
[01/18 22:46:29    308s] (I)      Skip must join for term with via pillar            : true
[01/18 22:46:29    308s] (I)      Model find APA for IO pin                          : true
[01/18 22:46:29    308s] (I)      On pin location for off pin term                   : true
[01/18 22:46:29    308s] (I)      Handle EOL spacing                                 : true
[01/18 22:46:29    308s] (I)      Merge PG vias by gap                               : true
[01/18 22:46:29    308s] (I)      Maximum routing layer                              : 11
[01/18 22:46:29    308s] (I)      Route selected nets only                           : true
[01/18 22:46:29    308s] (I)      Refine MST                                         : true
[01/18 22:46:29    308s] (I)      Honor PRL                                          : true
[01/18 22:46:29    308s] (I)      Strong congestion aware                            : true
[01/18 22:46:29    308s] (I)      Improved initial location for IRoutes              : true
[01/18 22:46:29    308s] (I)      Multi panel TA                                     : true
[01/18 22:46:29    308s] (I)      Penalize wire overlap                              : true
[01/18 22:46:29    308s] (I)      Expand small instance blockage                     : true
[01/18 22:46:29    308s] (I)      Reduce via in TA                                   : true
[01/18 22:46:29    308s] (I)      SS-aware routing                                   : true
[01/18 22:46:29    308s] (I)      Improve tree edge sharing                          : true
[01/18 22:46:29    308s] (I)      Improve 2D via estimation                          : true
[01/18 22:46:29    308s] (I)      Refine Steiner tree                                : true
[01/18 22:46:29    308s] (I)      Build spine tree                                   : true
[01/18 22:46:29    308s] (I)      Model pass through capacity                        : true
[01/18 22:46:29    308s] (I)      Extend blockages by a half GCell                   : true
[01/18 22:46:29    308s] (I)      Consider pin shapes                                : true
[01/18 22:46:29    308s] (I)      Consider pin shapes for all nodes                  : true
[01/18 22:46:29    308s] (I)      Consider NR APA                                    : true
[01/18 22:46:29    308s] (I)      Consider IO pin shape                              : true
[01/18 22:46:29    308s] (I)      Fix pin connection bug                             : true
[01/18 22:46:29    308s] (I)      Consider layer RC for local wires                  : true
[01/18 22:46:29    308s] (I)      Route to clock mesh pin                            : true
[01/18 22:46:29    308s] (I)      LA-aware pin escape length                         : 2
[01/18 22:46:29    308s] (I)      Connect multiple ports                             : true
[01/18 22:46:29    308s] (I)      Split for must join                                : true
[01/18 22:46:29    308s] (I)      Number of threads                                  : 1
[01/18 22:46:29    308s] (I)      Routing effort level                               : 10000
[01/18 22:46:29    308s] (I)      Prefer layer length threshold                      : 8
[01/18 22:46:29    308s] (I)      Overflow penalty cost                              : 10
[01/18 22:46:29    308s] (I)      A-star cost                                        : 0.300000
[01/18 22:46:29    308s] (I)      Misalignment cost                                  : 10.000000
[01/18 22:46:29    308s] (I)      Threshold for short IRoute                         : 6
[01/18 22:46:29    308s] (I)      Via cost during post routing                       : 1.000000
[01/18 22:46:29    308s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/18 22:46:29    308s] (I)      Source-to-sink ratio                               : 0.300000
[01/18 22:46:29    308s] (I)      Scenic ratio bound                                 : 3.000000
[01/18 22:46:29    308s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/18 22:46:29    308s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/18 22:46:29    308s] (I)      PG-aware similar topology routing                  : true
[01/18 22:46:29    308s] (I)      Maze routing via cost fix                          : true
[01/18 22:46:29    308s] (I)      Apply PRL on PG terms                              : true
[01/18 22:46:29    308s] (I)      Apply PRL on obs objects                           : true
[01/18 22:46:29    308s] (I)      Handle range-type spacing rules                    : true
[01/18 22:46:29    308s] (I)      PG gap threshold multiplier                        : 10.000000
[01/18 22:46:29    308s] (I)      Parallel spacing query fix                         : true
[01/18 22:46:29    308s] (I)      Force source to root IR                            : true
[01/18 22:46:29    308s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/18 22:46:29    308s] (I)      Do not relax to DPT layer                          : true
[01/18 22:46:29    308s] (I)      No DPT in post routing                             : true
[01/18 22:46:29    308s] (I)      Modeling PG via merging fix                        : true
[01/18 22:46:29    308s] (I)      Shield aware TA                                    : true
[01/18 22:46:29    308s] (I)      Strong shield aware TA                             : true
[01/18 22:46:29    308s] (I)      Overflow calculation fix in LA                     : true
[01/18 22:46:29    308s] (I)      Post routing fix                                   : true
[01/18 22:46:29    308s] (I)      Strong post routing                                : true
[01/18 22:46:29    308s] (I)      Access via pillar from top                         : true
[01/18 22:46:29    308s] (I)      NDR via pillar fix                                 : true
[01/18 22:46:29    308s] (I)      Violation on path threshold                        : 1
[01/18 22:46:29    308s] (I)      Pass through capacity modeling                     : true
[01/18 22:46:29    308s] (I)      Select the non-relaxed segments in post routing stage : true
[01/18 22:46:29    308s] (I)      Select term pin box for io pin                     : true
[01/18 22:46:29    308s] (I)      Penalize NDR sharing                               : true
[01/18 22:46:29    308s] (I)      Enable special modeling                            : false
[01/18 22:46:29    308s] (I)      Keep fixed segments                                : true
[01/18 22:46:29    308s] (I)      Reorder net groups by key                          : true
[01/18 22:46:29    308s] (I)      Increase net scenic ratio                          : true
[01/18 22:46:29    308s] (I)      Method to set GCell size                           : row
[01/18 22:46:29    308s] (I)      Connect multiple ports and must join fix           : true
[01/18 22:46:29    308s] (I)      Avoid high resistance layers                       : true
[01/18 22:46:29    308s] (I)      Model find APA for IO pin fix                      : true
[01/18 22:46:29    308s] (I)      Avoid connecting non-metal layers                  : true
[01/18 22:46:29    308s] (I)      Use track pitch for NDR                            : true
[01/18 22:46:29    308s] (I)      Enable layer relax to lower layer                  : true
[01/18 22:46:29    308s] (I)      Enable layer relax to upper layer                  : true
[01/18 22:46:29    308s] (I)      Top layer relaxation fix                           : true
[01/18 22:46:29    308s] (I)      Handle non-default track width                     : false
[01/18 22:46:29    308s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:46:29    308s] (I)      Use row-based GCell size
[01/18 22:46:29    308s] (I)      Use row-based GCell align
[01/18 22:46:29    308s] (I)      layer 0 area = 80000
[01/18 22:46:29    308s] (I)      layer 1 area = 80000
[01/18 22:46:29    308s] (I)      layer 2 area = 80000
[01/18 22:46:29    308s] (I)      layer 3 area = 80000
[01/18 22:46:29    308s] (I)      layer 4 area = 80000
[01/18 22:46:29    308s] (I)      layer 5 area = 80000
[01/18 22:46:29    308s] (I)      layer 6 area = 80000
[01/18 22:46:29    308s] (I)      layer 7 area = 80000
[01/18 22:46:29    308s] (I)      layer 8 area = 80000
[01/18 22:46:29    308s] (I)      layer 9 area = 400000
[01/18 22:46:29    308s] (I)      layer 10 area = 400000
[01/18 22:46:29    308s] (I)      GCell unit size   : 3420
[01/18 22:46:29    308s] (I)      GCell multiplier  : 1
[01/18 22:46:29    308s] (I)      GCell row height  : 3420
[01/18 22:46:29    308s] (I)      Actual row height : 3420
[01/18 22:46:29    308s] (I)      GCell align ref   : 30000 30020
[01/18 22:46:29    308s] [NR-eGR] Track table information for default rule: 
[01/18 22:46:29    308s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:46:29    308s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:46:29    308s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:46:29    308s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:46:29    308s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:46:29    308s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:46:29    308s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:46:29    308s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:46:29    308s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:46:29    308s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:46:29    308s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:46:29    308s] (I)      ==================== Default via =====================
[01/18 22:46:29    308s] (I)      +----+------------------+----------------------------+
[01/18 22:46:29    308s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/18 22:46:29    308s] (I)      +----+------------------+----------------------------+
[01/18 22:46:29    308s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/18 22:46:29    308s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/18 22:46:29    308s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/18 22:46:29    308s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/18 22:46:29    308s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/18 22:46:29    308s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/18 22:46:29    308s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/18 22:46:29    308s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/18 22:46:29    308s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/18 22:46:29    308s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/18 22:46:29    308s] (I)      +----+------------------+----------------------------+
[01/18 22:46:29    308s] [NR-eGR] Read 5698 PG shapes
[01/18 22:46:29    308s] [NR-eGR] Read 0 clock shapes
[01/18 22:46:29    308s] [NR-eGR] Read 0 other shapes
[01/18 22:46:29    308s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:46:29    308s] [NR-eGR] #Instance Blockages : 0
[01/18 22:46:29    308s] [NR-eGR] #PG Blockages       : 5698
[01/18 22:46:29    308s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:46:29    308s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:46:29    308s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:46:29    308s] [NR-eGR] #Other Blockages    : 0
[01/18 22:46:29    308s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:46:29    308s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/18 22:46:29    308s] [NR-eGR] Read 10361 nets ( ignored 10321 )
[01/18 22:46:29    308s] [NR-eGR] Connected 0 must-join pins/ports
[01/18 22:46:29    308s] (I)      early_global_route_priority property id does not exist.
[01/18 22:46:29    308s] (I)      Read Num Blocks=7814  Num Prerouted Wires=0  Num CS=0
[01/18 22:46:29    308s] (I)      Layer 1 (V) : #blockages 232 : #preroutes 0
[01/18 22:46:29    308s] (I)      Layer 2 (H) : #blockages 1160 : #preroutes 0
[01/18 22:46:29    308s] (I)      Layer 3 (V) : #blockages 232 : #preroutes 0
[01/18 22:46:29    308s] (I)      Layer 4 (H) : #blockages 1160 : #preroutes 0
[01/18 22:46:29    308s] (I)      Layer 5 (V) : #blockages 232 : #preroutes 0
[01/18 22:46:29    308s] (I)      Layer 6 (H) : #blockages 1160 : #preroutes 0
[01/18 22:46:29    308s] (I)      Layer 7 (V) : #blockages 232 : #preroutes 0
[01/18 22:46:29    308s] (I)      Layer 8 (H) : #blockages 1392 : #preroutes 0
[01/18 22:46:29    308s] (I)      Layer 9 (V) : #blockages 604 : #preroutes 0
[01/18 22:46:29    308s] (I)      Layer 10 (H) : #blockages 1410 : #preroutes 0
[01/18 22:46:29    308s] (I)      Moved 0 terms for better access 
[01/18 22:46:29    308s] (I)      Number of ignored nets                =      0
[01/18 22:46:29    308s] (I)      Number of connected nets              =      0
[01/18 22:46:29    308s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/18 22:46:29    308s] (I)      Number of clock nets                  =     40.  Ignored: No
[01/18 22:46:29    308s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:46:29    308s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:46:29    308s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:46:29    308s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:46:29    308s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:46:29    308s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:46:29    308s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:46:29    308s] [NR-eGR] There are 40 clock nets ( 4 with NDR ).
[01/18 22:46:29    308s] (I)      Ndr track 0 does not exist
[01/18 22:46:29    308s] (I)      Ndr track 0 does not exist
[01/18 22:46:29    308s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:46:29    308s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:46:29    308s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:46:29    308s] (I)      Site width          :   400  (dbu)
[01/18 22:46:29    308s] (I)      Row height          :  3420  (dbu)
[01/18 22:46:29    308s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:46:29    308s] (I)      GCell width         :  3420  (dbu)
[01/18 22:46:29    308s] (I)      GCell height        :  3420  (dbu)
[01/18 22:46:29    308s] (I)      Grid                :   133   132    11
[01/18 22:46:29    308s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:46:29    308s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/18 22:46:29    308s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/18 22:46:29    308s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:46:29    308s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:46:29    308s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:46:29    308s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/18 22:46:29    308s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:46:29    308s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/18 22:46:29    308s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:46:29    308s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:46:29    308s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:46:29    308s] (I)      --------------------------------------------------------
[01/18 22:46:29    308s] 
[01/18 22:46:29    308s] [NR-eGR] ============ Routing rule table ============
[01/18 22:46:29    308s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/18 22:46:29    308s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/18 22:46:29    308s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/18 22:46:29    308s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/18 22:46:29    308s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/18 22:46:29    308s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/18 22:46:29    308s] [NR-eGR] Rule id: 1  Nets: 36
[01/18 22:46:29    308s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:46:29    308s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/18 22:46:29    308s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:46:29    308s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:46:29    308s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:46:29    308s] [NR-eGR] ========================================
[01/18 22:46:29    308s] [NR-eGR] 
[01/18 22:46:29    308s] (I)      =============== Blocked Tracks ===============
[01/18 22:46:29    308s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:29    308s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:46:29    308s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:29    308s] (I)      |     1 |       0 |        0 |         0.00% |
[01/18 22:46:29    308s] (I)      |     2 |  150876 |     7888 |         5.23% |
[01/18 22:46:29    308s] (I)      |     3 |  158669 |     1392 |         0.88% |
[01/18 22:46:29    308s] (I)      |     4 |  150876 |     7888 |         5.23% |
[01/18 22:46:29    308s] (I)      |     5 |  158669 |     1392 |         0.88% |
[01/18 22:46:29    308s] (I)      |     6 |  150876 |     7888 |         5.23% |
[01/18 22:46:29    308s] (I)      |     7 |  158669 |     1392 |         0.88% |
[01/18 22:46:29    308s] (I)      |     8 |  150876 |     7888 |         5.23% |
[01/18 22:46:29    308s] (I)      |     9 |  158669 |     2784 |         1.75% |
[01/18 22:46:29    308s] (I)      |    10 |   60192 |     4447 |         7.39% |
[01/18 22:46:29    308s] (I)      |    11 |   63441 |    11916 |        18.78% |
[01/18 22:46:29    308s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:29    308s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2111.02 MB )
[01/18 22:46:29    308s] (I)      Reset routing kernel
[01/18 22:46:29    308s] (I)      Started Global Routing ( Curr Mem: 2111.02 MB )
[01/18 22:46:29    308s] (I)      totalPins=2039  totalGlobalPin=2034 (99.75%)
[01/18 22:46:29    308s] (I)      total 2D Cap : 461544 = (314786 H, 146758 V)
[01/18 22:46:29    308s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1a Route ============
[01/18 22:46:29    308s] (I)      Usage: 533 = (256 H, 277 V) = (0.08% H, 0.19% V) = (4.378e+02um H, 4.737e+02um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1b Route ============
[01/18 22:46:29    308s] (I)      Usage: 533 = (256 H, 277 V) = (0.08% H, 0.19% V) = (4.378e+02um H, 4.737e+02um V)
[01/18 22:46:29    308s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.114300e+02um
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1c Route ============
[01/18 22:46:29    308s] (I)      Usage: 533 = (256 H, 277 V) = (0.08% H, 0.19% V) = (4.378e+02um H, 4.737e+02um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1d Route ============
[01/18 22:46:29    308s] (I)      Usage: 533 = (256 H, 277 V) = (0.08% H, 0.19% V) = (4.378e+02um H, 4.737e+02um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1e Route ============
[01/18 22:46:29    308s] (I)      Usage: 533 = (256 H, 277 V) = (0.08% H, 0.19% V) = (4.378e+02um H, 4.737e+02um V)
[01/18 22:46:29    308s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.114300e+02um
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1f Route ============
[01/18 22:46:29    308s] (I)      Usage: 533 = (256 H, 277 V) = (0.08% H, 0.19% V) = (4.378e+02um H, 4.737e+02um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1g Route ============
[01/18 22:46:29    308s] (I)      Usage: 528 = (272 H, 256 V) = (0.09% H, 0.17% V) = (4.651e+02um H, 4.378e+02um V)
[01/18 22:46:29    308s] (I)      #Nets         : 4
[01/18 22:46:29    308s] (I)      #Relaxed nets : 0
[01/18 22:46:29    308s] (I)      Wire length   : 528
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1h Route ============
[01/18 22:46:29    308s] (I)      Usage: 528 = (272 H, 256 V) = (0.09% H, 0.17% V) = (4.651e+02um H, 4.378e+02um V)
[01/18 22:46:29    308s] (I)      total 2D Cap : 461544 = (314786 H, 146758 V)
[01/18 22:46:29    308s] [NR-eGR] Layer group 2: route 36 net(s) in layer range [5, 7]
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1a Route ============
[01/18 22:46:29    308s] (I)      Usage: 4069 = (1812 H, 2257 V) = (0.58% H, 1.54% V) = (3.099e+03um H, 3.859e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1b Route ============
[01/18 22:46:29    308s] (I)      Usage: 4069 = (1812 H, 2257 V) = (0.58% H, 1.54% V) = (3.099e+03um H, 3.859e+03um V)
[01/18 22:46:29    308s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.957990e+03um
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1c Route ============
[01/18 22:46:29    308s] (I)      Usage: 4069 = (1812 H, 2257 V) = (0.58% H, 1.54% V) = (3.099e+03um H, 3.859e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1d Route ============
[01/18 22:46:29    308s] (I)      Usage: 4069 = (1812 H, 2257 V) = (0.58% H, 1.54% V) = (3.099e+03um H, 3.859e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1e Route ============
[01/18 22:46:29    308s] (I)      Usage: 4069 = (1812 H, 2257 V) = (0.58% H, 1.54% V) = (3.099e+03um H, 3.859e+03um V)
[01/18 22:46:29    308s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.957990e+03um
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1f Route ============
[01/18 22:46:29    308s] (I)      Usage: 4069 = (1812 H, 2257 V) = (0.58% H, 1.54% V) = (3.099e+03um H, 3.859e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1g Route ============
[01/18 22:46:29    308s] (I)      Usage: 4028 = (1814 H, 2214 V) = (0.58% H, 1.51% V) = (3.102e+03um H, 3.786e+03um V)
[01/18 22:46:29    308s] (I)      #Nets         : 36
[01/18 22:46:29    308s] (I)      #Relaxed nets : 7
[01/18 22:46:29    308s] (I)      Wire length   : 2826
[01/18 22:46:29    308s] [NR-eGR] Create a new net group with 7 nets and layer range [5, 9]
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1h Route ============
[01/18 22:46:29    308s] (I)      Usage: 4034 = (1817 H, 2217 V) = (0.58% H, 1.51% V) = (3.107e+03um H, 3.791e+03um V)
[01/18 22:46:29    308s] (I)      total 2D Cap : 765231 = (471251 H, 293980 V)
[01/18 22:46:29    308s] [NR-eGR] Layer group 3: route 7 net(s) in layer range [5, 9]
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1a Route ============
[01/18 22:46:29    308s] (I)      Usage: 4746 = (2125 H, 2621 V) = (0.45% H, 0.89% V) = (3.634e+03um H, 4.482e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1b Route ============
[01/18 22:46:29    308s] (I)      Usage: 4746 = (2125 H, 2621 V) = (0.45% H, 0.89% V) = (3.634e+03um H, 4.482e+03um V)
[01/18 22:46:29    308s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.115660e+03um
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1c Route ============
[01/18 22:46:29    308s] (I)      Usage: 4746 = (2125 H, 2621 V) = (0.45% H, 0.89% V) = (3.634e+03um H, 4.482e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1d Route ============
[01/18 22:46:29    308s] (I)      Usage: 4746 = (2125 H, 2621 V) = (0.45% H, 0.89% V) = (3.634e+03um H, 4.482e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1e Route ============
[01/18 22:46:29    308s] (I)      Usage: 4746 = (2125 H, 2621 V) = (0.45% H, 0.89% V) = (3.634e+03um H, 4.482e+03um V)
[01/18 22:46:29    308s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.115660e+03um
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1f Route ============
[01/18 22:46:29    308s] (I)      Usage: 4746 = (2125 H, 2621 V) = (0.45% H, 0.89% V) = (3.634e+03um H, 4.482e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1g Route ============
[01/18 22:46:29    308s] (I)      Usage: 4708 = (2117 H, 2591 V) = (0.45% H, 0.88% V) = (3.620e+03um H, 4.431e+03um V)
[01/18 22:46:29    308s] (I)      #Nets         : 7
[01/18 22:46:29    308s] (I)      #Relaxed nets : 7
[01/18 22:46:29    308s] (I)      Wire length   : 0
[01/18 22:46:29    308s] [NR-eGR] Create a new net group with 7 nets and layer range [5, 11]
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1h Route ============
[01/18 22:46:29    308s] (I)      Usage: 4708 = (2117 H, 2591 V) = (0.45% H, 0.88% V) = (3.620e+03um H, 4.431e+03um V)
[01/18 22:46:29    308s] (I)      total 2D Cap : 872565 = (522822 H, 349743 V)
[01/18 22:46:29    308s] [NR-eGR] Layer group 4: route 7 net(s) in layer range [5, 11]
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1a Route ============
[01/18 22:46:29    308s] (I)      Usage: 5420 = (2425 H, 2995 V) = (0.46% H, 0.86% V) = (4.147e+03um H, 5.121e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1b Route ============
[01/18 22:46:29    308s] (I)      Usage: 5420 = (2425 H, 2995 V) = (0.46% H, 0.86% V) = (4.147e+03um H, 5.121e+03um V)
[01/18 22:46:29    308s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.268200e+03um
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1c Route ============
[01/18 22:46:29    308s] (I)      Usage: 5420 = (2425 H, 2995 V) = (0.46% H, 0.86% V) = (4.147e+03um H, 5.121e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1d Route ============
[01/18 22:46:29    308s] (I)      Usage: 5420 = (2425 H, 2995 V) = (0.46% H, 0.86% V) = (4.147e+03um H, 5.121e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1e Route ============
[01/18 22:46:29    308s] (I)      Usage: 5420 = (2425 H, 2995 V) = (0.46% H, 0.86% V) = (4.147e+03um H, 5.121e+03um V)
[01/18 22:46:29    308s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.268200e+03um
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1f Route ============
[01/18 22:46:29    308s] (I)      Usage: 5420 = (2425 H, 2995 V) = (0.46% H, 0.86% V) = (4.147e+03um H, 5.121e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1g Route ============
[01/18 22:46:29    308s] (I)      Usage: 5381 = (2416 H, 2965 V) = (0.46% H, 0.85% V) = (4.131e+03um H, 5.070e+03um V)
[01/18 22:46:29    308s] (I)      #Nets         : 7
[01/18 22:46:29    308s] (I)      #Relaxed nets : 7
[01/18 22:46:29    308s] (I)      Wire length   : 0
[01/18 22:46:29    308s] [NR-eGR] Create a new net group with 7 nets and layer range [3, 11]
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1h Route ============
[01/18 22:46:29    308s] (I)      Usage: 5381 = (2416 H, 2965 V) = (0.46% H, 0.85% V) = (4.131e+03um H, 5.070e+03um V)
[01/18 22:46:29    308s] (I)      total 2D Cap : 1177352 = (680329 H, 497023 V)
[01/18 22:46:29    308s] [NR-eGR] Layer group 5: route 7 net(s) in layer range [3, 11]
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1a Route ============
[01/18 22:46:29    308s] (I)      Usage: 6782 = (3040 H, 3742 V) = (0.45% H, 0.75% V) = (5.198e+03um H, 6.399e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1b Route ============
[01/18 22:46:29    308s] (I)      Usage: 6782 = (3040 H, 3742 V) = (0.45% H, 0.75% V) = (5.198e+03um H, 6.399e+03um V)
[01/18 22:46:29    308s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.159722e+04um
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1c Route ============
[01/18 22:46:29    308s] (I)      Usage: 6782 = (3040 H, 3742 V) = (0.45% H, 0.75% V) = (5.198e+03um H, 6.399e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1d Route ============
[01/18 22:46:29    308s] (I)      Usage: 6782 = (3040 H, 3742 V) = (0.45% H, 0.75% V) = (5.198e+03um H, 6.399e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1e Route ============
[01/18 22:46:29    308s] (I)      Usage: 6782 = (3040 H, 3742 V) = (0.45% H, 0.75% V) = (5.198e+03um H, 6.399e+03um V)
[01/18 22:46:29    308s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.159722e+04um
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1f Route ============
[01/18 22:46:29    308s] (I)      Usage: 6782 = (3040 H, 3742 V) = (0.45% H, 0.75% V) = (5.198e+03um H, 6.399e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1g Route ============
[01/18 22:46:29    308s] (I)      Usage: 6760 = (3028 H, 3732 V) = (0.45% H, 0.75% V) = (5.178e+03um H, 6.382e+03um V)
[01/18 22:46:29    308s] (I)      #Nets         : 7
[01/18 22:46:29    308s] (I)      #Relaxed nets : 3
[01/18 22:46:29    308s] (I)      Wire length   : 403
[01/18 22:46:29    308s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1h Route ============
[01/18 22:46:29    308s] (I)      Usage: 6759 = (3026 H, 3733 V) = (0.44% H, 0.75% V) = (5.174e+03um H, 6.383e+03um V)
[01/18 22:46:29    308s] (I)      total 2D Cap : 1324458 = (680329 H, 644129 V)
[01/18 22:46:29    308s] [NR-eGR] Layer group 6: route 3 net(s) in layer range [2, 11]
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1a Route ============
[01/18 22:46:29    308s] (I)      Usage: 7364 = (3303 H, 4061 V) = (0.49% H, 0.63% V) = (5.648e+03um H, 6.944e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1b Route ============
[01/18 22:46:29    308s] (I)      Usage: 7364 = (3303 H, 4061 V) = (0.49% H, 0.63% V) = (5.648e+03um H, 6.944e+03um V)
[01/18 22:46:29    308s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.259244e+04um
[01/18 22:46:29    308s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/18 22:46:29    308s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1c Route ============
[01/18 22:46:29    308s] (I)      Usage: 7364 = (3303 H, 4061 V) = (0.49% H, 0.63% V) = (5.648e+03um H, 6.944e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1d Route ============
[01/18 22:46:29    308s] (I)      Usage: 7364 = (3303 H, 4061 V) = (0.49% H, 0.63% V) = (5.648e+03um H, 6.944e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1e Route ============
[01/18 22:46:29    308s] (I)      Usage: 7364 = (3303 H, 4061 V) = (0.49% H, 0.63% V) = (5.648e+03um H, 6.944e+03um V)
[01/18 22:46:29    308s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.259244e+04um
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1f Route ============
[01/18 22:46:29    308s] (I)      Usage: 7364 = (3303 H, 4061 V) = (0.49% H, 0.63% V) = (5.648e+03um H, 6.944e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1g Route ============
[01/18 22:46:29    308s] (I)      Usage: 7360 = (3300 H, 4060 V) = (0.49% H, 0.63% V) = (5.643e+03um H, 6.943e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] (I)      ============  Phase 1h Route ============
[01/18 22:46:29    308s] (I)      Usage: 7360 = (3302 H, 4058 V) = (0.49% H, 0.63% V) = (5.646e+03um H, 6.939e+03um V)
[01/18 22:46:29    308s] (I)      
[01/18 22:46:29    308s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/18 22:46:29    308s] [NR-eGR]                        OverCon            
[01/18 22:46:29    308s] [NR-eGR]                         #Gcell     %Gcell
[01/18 22:46:29    308s] [NR-eGR]        Layer             (1-0)    OverCon
[01/18 22:46:29    308s] [NR-eGR] ----------------------------------------------
[01/18 22:46:29    308s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:29    308s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:29    308s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:29    308s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:29    308s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:29    308s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:29    308s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:29    308s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:29    308s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:29    308s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:29    308s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:29    308s] [NR-eGR] ----------------------------------------------
[01/18 22:46:29    308s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/18 22:46:29    308s] [NR-eGR] 
[01/18 22:46:29    308s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2111.02 MB )
[01/18 22:46:29    308s] (I)      total 2D Cap : 1331367 = (680678 H, 650689 V)
[01/18 22:46:29    308s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:46:29    308s] (I)      ============= Track Assignment ============
[01/18 22:46:29    308s] (I)      Started Track Assignment (1T) ( Curr Mem: 2111.02 MB )
[01/18 22:46:29    308s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/18 22:46:29    308s] (I)      Run Multi-thread track assignment
[01/18 22:46:29    308s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2111.02 MB )
[01/18 22:46:29    308s] (I)      Started Export ( Curr Mem: 2111.02 MB )
[01/18 22:46:29    308s] [NR-eGR]                  Length (um)   Vias 
[01/18 22:46:29    308s] [NR-eGR] ------------------------------------
[01/18 22:46:29    308s] [NR-eGR]  Metal1   (1H)         13642  38883 
[01/18 22:46:29    308s] [NR-eGR]  Metal2   (2V)         61636  26742 
[01/18 22:46:29    308s] [NR-eGR]  Metal3   (3H)         59876   6545 
[01/18 22:46:29    308s] [NR-eGR]  Metal4   (4V)         30653   2338 
[01/18 22:46:29    308s] [NR-eGR]  Metal5   (5H)         13127    805 
[01/18 22:46:29    308s] [NR-eGR]  Metal6   (6V)          3346      0 
[01/18 22:46:29    308s] [NR-eGR]  Metal7   (7H)             0      0 
[01/18 22:46:29    308s] [NR-eGR]  Metal8   (8V)             0      0 
[01/18 22:46:29    308s] [NR-eGR]  Metal9   (9H)             0      0 
[01/18 22:46:29    308s] [NR-eGR]  Metal10  (10V)            0      0 
[01/18 22:46:29    308s] [NR-eGR]  Metal11  (11H)            0      0 
[01/18 22:46:29    308s] [NR-eGR] ------------------------------------
[01/18 22:46:29    308s] [NR-eGR]           Total       182281  75313 
[01/18 22:46:29    308s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:29    308s] [NR-eGR] Total half perimeter of net bounding box: 213553um
[01/18 22:46:29    308s] [NR-eGR] Total length: 182281um, number of vias: 75313
[01/18 22:46:29    308s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:29    308s] [NR-eGR] Total eGR-routed clock nets wire length: 7372um, number of vias: 7090
[01/18 22:46:29    308s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:29    308s] [NR-eGR] Report for selected net(s) only.
[01/18 22:46:29    308s] [NR-eGR]                  Length (um)  Vias 
[01/18 22:46:29    308s] [NR-eGR] -----------------------------------
[01/18 22:46:29    308s] [NR-eGR]  Metal1   (1H)             0  2039 
[01/18 22:46:29    308s] [NR-eGR]  Metal2   (2V)          2064  2587 
[01/18 22:46:29    308s] [NR-eGR]  Metal3   (3H)          1506   924 
[01/18 22:46:29    308s] [NR-eGR]  Metal4   (4V)           430   864 
[01/18 22:46:29    308s] [NR-eGR]  Metal5   (5H)          1874   676 
[01/18 22:46:29    308s] [NR-eGR]  Metal6   (6V)          1498     0 
[01/18 22:46:29    308s] [NR-eGR]  Metal7   (7H)             0     0 
[01/18 22:46:29    308s] [NR-eGR]  Metal8   (8V)             0     0 
[01/18 22:46:29    308s] [NR-eGR]  Metal9   (9H)             0     0 
[01/18 22:46:29    308s] [NR-eGR]  Metal10  (10V)            0     0 
[01/18 22:46:29    308s] [NR-eGR]  Metal11  (11H)            0     0 
[01/18 22:46:29    308s] [NR-eGR] -----------------------------------
[01/18 22:46:29    308s] [NR-eGR]           Total         7372  7090 
[01/18 22:46:29    308s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:29    308s] [NR-eGR] Total half perimeter of net bounding box: 2899um
[01/18 22:46:29    308s] [NR-eGR] Total length: 7372um, number of vias: 7090
[01/18 22:46:29    308s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:29    308s] [NR-eGR] Total routed clock nets wire length: 7372um, number of vias: 7090
[01/18 22:46:29    308s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:29    308s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2111.02 MB )
[01/18 22:46:29    308s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.31 sec, Curr Mem: 2107.02 MB )
[01/18 22:46:29    308s] (I)      ====================================== Runtime Summary ======================================
[01/18 22:46:29    308s] (I)       Step                                          %       Start      Finish      Real       CPU 
[01/18 22:46:29    308s] (I)      ---------------------------------------------------------------------------------------------
[01/18 22:46:29    308s] (I)       Early Global Route kernel               100.00%  841.99 sec  842.30 sec  0.31 sec  0.30 sec 
[01/18 22:46:29    308s] (I)       +-Import and model                       31.52%  841.99 sec  842.09 sec  0.10 sec  0.09 sec 
[01/18 22:46:29    308s] (I)       | +-Create place DB                      15.92%  841.99 sec  842.04 sec  0.05 sec  0.04 sec 
[01/18 22:46:29    308s] (I)       | | +-Import place data                  15.85%  841.99 sec  842.04 sec  0.05 sec  0.04 sec 
[01/18 22:46:29    308s] (I)       | | | +-Read instances and placement      4.73%  841.99 sec  842.01 sec  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | | +-Read nets                        10.96%  842.01 sec  842.04 sec  0.03 sec  0.03 sec 
[01/18 22:46:29    308s] (I)       | +-Create route DB                      12.89%  842.04 sec  842.08 sec  0.04 sec  0.05 sec 
[01/18 22:46:29    308s] (I)       | | +-Import route data (1T)             12.39%  842.04 sec  842.08 sec  0.04 sec  0.04 sec 
[01/18 22:46:29    308s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.74%  842.05 sec  842.06 sec  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | | | +-Read routing blockages          0.00%  842.05 sec  842.05 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | | +-Read instance blockages         0.70%  842.05 sec  842.05 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | | +-Read PG blockages               0.47%  842.05 sec  842.06 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | | +-Read clock blockages            0.02%  842.06 sec  842.06 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | | +-Read other blockages            0.02%  842.06 sec  842.06 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | | +-Read halo blockages             0.04%  842.06 sec  842.06 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | | +-Read boundary cut boxes         0.00%  842.06 sec  842.06 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Read blackboxes                   0.01%  842.06 sec  842.06 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Read prerouted                    1.36%  842.06 sec  842.06 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Read unlegalized nets             0.43%  842.06 sec  842.06 sec  0.00 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | | +-Read nets                         0.11%  842.06 sec  842.06 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Set up via pillars                0.00%  842.06 sec  842.06 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Initialize 3D grid graph          0.40%  842.06 sec  842.06 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Model blockage capacity           5.56%  842.07 sec  842.08 sec  0.02 sec  0.02 sec 
[01/18 22:46:29    308s] (I)       | | | | +-Initialize 3D capacity          5.09%  842.07 sec  842.08 sec  0.02 sec  0.02 sec 
[01/18 22:46:29    308s] (I)       | | | +-Move terms for access (1T)        0.22%  842.08 sec  842.08 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | +-Read aux data                         0.00%  842.08 sec  842.08 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | +-Others data preparation               0.05%  842.08 sec  842.08 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | +-Create route kernel                   1.88%  842.08 sec  842.09 sec  0.01 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       +-Global Routing                         35.87%  842.09 sec  842.20 sec  0.11 sec  0.11 sec 
[01/18 22:46:29    308s] (I)       | +-Initialization                        0.10%  842.09 sec  842.09 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | +-Net group 1                           4.89%  842.09 sec  842.11 sec  0.02 sec  0.02 sec 
[01/18 22:46:29    308s] (I)       | | +-Generate topology                   0.08%  842.09 sec  842.09 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1a                            0.30%  842.10 sec  842.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Pattern routing (1T)              0.22%  842.10 sec  842.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1b                            0.06%  842.10 sec  842.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1c                            0.01%  842.10 sec  842.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1d                            0.01%  842.10 sec  842.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1e                            0.14%  842.10 sec  842.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Route legalization                0.05%  842.10 sec  842.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | | +-Legalize Blockage Violations    0.00%  842.10 sec  842.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1f                            0.01%  842.10 sec  842.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1g                            1.31%  842.10 sec  842.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Post Routing                      1.22%  842.10 sec  842.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1h                            1.03%  842.10 sec  842.11 sec  0.00 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | | +-Post Routing                      0.94%  842.10 sec  842.11 sec  0.00 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | +-Layer assignment (1T)               0.44%  842.11 sec  842.11 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | +-Net group 2                          14.41%  842.11 sec  842.15 sec  0.05 sec  0.04 sec 
[01/18 22:46:29    308s] (I)       | | +-Generate topology                   4.91%  842.11 sec  842.12 sec  0.02 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1a                            0.59%  842.13 sec  842.13 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Pattern routing (1T)              0.32%  842.13 sec  842.13 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1b                            0.27%  842.13 sec  842.13 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1c                            0.01%  842.13 sec  842.13 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1d                            0.01%  842.13 sec  842.13 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1e                            0.19%  842.13 sec  842.13 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Route legalization                0.09%  842.13 sec  842.13 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | | +-Legalize Blockage Violations    0.05%  842.13 sec  842.13 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1f                            0.01%  842.13 sec  842.13 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1g                            1.83%  842.13 sec  842.14 sec  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | | +-Post Routing                      1.76%  842.13 sec  842.14 sec  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1h                            0.77%  842.14 sec  842.14 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Post Routing                      0.71%  842.14 sec  842.14 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Layer assignment (1T)               4.31%  842.14 sec  842.15 sec  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | +-Net group 3                           3.13%  842.15 sec  842.16 sec  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | +-Generate topology                   0.79%  842.15 sec  842.16 sec  0.00 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1a                            0.33%  842.16 sec  842.16 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Pattern routing (1T)              0.23%  842.16 sec  842.16 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1b                            0.09%  842.16 sec  842.16 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1c                            0.01%  842.16 sec  842.16 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1d                            0.01%  842.16 sec  842.16 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1e                            0.14%  842.16 sec  842.16 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Route legalization                0.06%  842.16 sec  842.16 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | | +-Legalize Blockage Violations    0.01%  842.16 sec  842.16 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1f                            0.01%  842.16 sec  842.16 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1g                            0.45%  842.16 sec  842.16 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Post Routing                      0.39%  842.16 sec  842.16 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1h                            0.08%  842.16 sec  842.16 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Post Routing                      0.03%  842.16 sec  842.16 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | +-Net group 4                           3.41%  842.16 sec  842.17 sec  0.01 sec  0.02 sec 
[01/18 22:46:29    308s] (I)       | | +-Generate topology                   0.81%  842.16 sec  842.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1a                            0.32%  842.17 sec  842.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Pattern routing (1T)              0.23%  842.17 sec  842.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1b                            0.08%  842.17 sec  842.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1c                            0.01%  842.17 sec  842.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1d                            0.01%  842.17 sec  842.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1e                            0.18%  842.17 sec  842.17 sec  0.00 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | | +-Route legalization                0.08%  842.17 sec  842.17 sec  0.00 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | | | +-Legalize Blockage Violations    0.01%  842.17 sec  842.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1f                            0.01%  842.17 sec  842.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1g                            0.45%  842.17 sec  842.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Post Routing                      0.39%  842.17 sec  842.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1h                            0.08%  842.17 sec  842.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Post Routing                      0.03%  842.17 sec  842.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | +-Net group 5                           2.79%  842.17 sec  842.18 sec  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | +-Generate topology                   0.00%  842.17 sec  842.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1a                            0.29%  842.18 sec  842.18 sec  0.00 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | | +-Pattern routing (1T)              0.22%  842.18 sec  842.18 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1b                            0.07%  842.18 sec  842.18 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1c                            0.01%  842.18 sec  842.18 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1d                            0.01%  842.18 sec  842.18 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1e                            0.14%  842.18 sec  842.18 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Route legalization                0.04%  842.18 sec  842.18 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | | +-Legalize Blockage Violations    0.00%  842.18 sec  842.18 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1f                            0.01%  842.18 sec  842.18 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1g                            0.11%  842.18 sec  842.18 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Post Routing                      0.06%  842.18 sec  842.18 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1h                            0.09%  842.18 sec  842.18 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Post Routing                      0.04%  842.18 sec  842.18 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Layer assignment (1T)               0.32%  842.18 sec  842.18 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | +-Net group 6                           5.23%  842.18 sec  842.20 sec  0.02 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | +-Generate topology                   0.00%  842.18 sec  842.18 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1a                            0.41%  842.19 sec  842.19 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Pattern routing (1T)              0.22%  842.19 sec  842.19 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Add via demand to 2D              0.08%  842.19 sec  842.19 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1b                            0.06%  842.19 sec  842.19 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1c                            0.01%  842.19 sec  842.19 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1d                            0.01%  842.19 sec  842.19 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1e                            0.15%  842.19 sec  842.19 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Route legalization                0.04%  842.19 sec  842.19 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | | +-Legalize Blockage Violations    0.00%  842.19 sec  842.19 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1f                            0.01%  842.19 sec  842.19 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1g                            0.10%  842.19 sec  842.19 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Post Routing                      0.05%  842.19 sec  842.19 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Phase 1h                            0.10%  842.19 sec  842.19 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | | +-Post Routing                      0.04%  842.19 sec  842.19 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Layer assignment (1T)               1.73%  842.19 sec  842.20 sec  0.01 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       +-Export 3D cong map                      1.89%  842.20 sec  842.21 sec  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | +-Export 2D cong map                    0.15%  842.21 sec  842.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       +-Extract Global 3D Wires                 0.03%  842.21 sec  842.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       +-Track Assignment (1T)                   7.90%  842.21 sec  842.24 sec  0.02 sec  0.02 sec 
[01/18 22:46:29    308s] (I)       | +-Initialization                        0.01%  842.21 sec  842.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | +-Track Assignment Kernel               7.68%  842.21 sec  842.24 sec  0.02 sec  0.02 sec 
[01/18 22:46:29    308s] (I)       | +-Free Memory                           0.00%  842.24 sec  842.24 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       +-Export                                 20.07%  842.24 sec  842.30 sec  0.06 sec  0.07 sec 
[01/18 22:46:29    308s] (I)       | +-Export DB wires                       1.23%  842.24 sec  842.24 sec  0.00 sec  0.01 sec 
[01/18 22:46:29    308s] (I)       | | +-Export all nets                     0.92%  842.24 sec  842.24 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | | +-Set wire vias                       0.16%  842.24 sec  842.24 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       | +-Report wirelength                     8.98%  842.24 sec  842.27 sec  0.03 sec  0.03 sec 
[01/18 22:46:29    308s] (I)       | +-Update net boxes                      9.62%  842.27 sec  842.30 sec  0.03 sec  0.03 sec 
[01/18 22:46:29    308s] (I)       | +-Update timing                         0.00%  842.30 sec  842.30 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)       +-Postprocess design                      0.37%  842.30 sec  842.30 sec  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)      ===================== Summary by functions =====================
[01/18 22:46:29    308s] (I)       Lv  Step                                 %      Real       CPU 
[01/18 22:46:29    308s] (I)      ----------------------------------------------------------------
[01/18 22:46:29    308s] (I)        0  Early Global Route kernel      100.00%  0.31 sec  0.30 sec 
[01/18 22:46:29    308s] (I)        1  Global Routing                  35.87%  0.11 sec  0.11 sec 
[01/18 22:46:29    308s] (I)        1  Import and model                31.52%  0.10 sec  0.09 sec 
[01/18 22:46:29    308s] (I)        1  Export                          20.07%  0.06 sec  0.07 sec 
[01/18 22:46:29    308s] (I)        1  Track Assignment (1T)            7.90%  0.02 sec  0.02 sec 
[01/18 22:46:29    308s] (I)        1  Export 3D cong map               1.89%  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)        1  Postprocess design               0.37%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        2  Create place DB                 15.92%  0.05 sec  0.04 sec 
[01/18 22:46:29    308s] (I)        2  Net group 2                     14.41%  0.05 sec  0.04 sec 
[01/18 22:46:29    308s] (I)        2  Create route DB                 12.89%  0.04 sec  0.05 sec 
[01/18 22:46:29    308s] (I)        2  Update net boxes                 9.62%  0.03 sec  0.03 sec 
[01/18 22:46:29    308s] (I)        2  Report wirelength                8.98%  0.03 sec  0.03 sec 
[01/18 22:46:29    308s] (I)        2  Track Assignment Kernel          7.68%  0.02 sec  0.02 sec 
[01/18 22:46:29    308s] (I)        2  Net group 6                      5.23%  0.02 sec  0.01 sec 
[01/18 22:46:29    308s] (I)        2  Net group 1                      4.89%  0.02 sec  0.02 sec 
[01/18 22:46:29    308s] (I)        2  Net group 4                      3.41%  0.01 sec  0.02 sec 
[01/18 22:46:29    308s] (I)        2  Net group 3                      3.13%  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)        2  Net group 5                      2.79%  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)        2  Create route kernel              1.88%  0.01 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        2  Export DB wires                  1.23%  0.00 sec  0.01 sec 
[01/18 22:46:29    308s] (I)        2  Export 2D cong map               0.15%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        2  Initialization                   0.12%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        2  Others data preparation          0.05%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        3  Import place data               15.85%  0.05 sec  0.04 sec 
[01/18 22:46:29    308s] (I)        3  Import route data (1T)          12.39%  0.04 sec  0.04 sec 
[01/18 22:46:29    308s] (I)        3  Layer assignment (1T)            6.80%  0.02 sec  0.01 sec 
[01/18 22:46:29    308s] (I)        3  Generate topology                6.59%  0.02 sec  0.02 sec 
[01/18 22:46:29    308s] (I)        3  Phase 1g                         4.25%  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)        3  Phase 1a                         2.24%  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)        3  Phase 1h                         2.16%  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)        3  Phase 1e                         0.94%  0.00 sec  0.01 sec 
[01/18 22:46:29    308s] (I)        3  Export all nets                  0.92%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        3  Phase 1b                         0.63%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        3  Set wire vias                    0.16%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        3  Phase 1c                         0.04%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        4  Read nets                       11.08%  0.03 sec  0.03 sec 
[01/18 22:46:29    308s] (I)        4  Post Routing                     5.67%  0.02 sec  0.02 sec 
[01/18 22:46:29    308s] (I)        4  Model blockage capacity          5.56%  0.02 sec  0.02 sec 
[01/18 22:46:29    308s] (I)        4  Read instances and placement     4.73%  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)        4  Read blockages ( Layer 2-11 )    1.74%  0.01 sec  0.01 sec 
[01/18 22:46:29    308s] (I)        4  Pattern routing (1T)             1.44%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        4  Read prerouted                   1.36%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        4  Read unlegalized nets            0.43%  0.00 sec  0.01 sec 
[01/18 22:46:29    308s] (I)        4  Initialize 3D grid graph         0.40%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        4  Route legalization               0.37%  0.00 sec  0.01 sec 
[01/18 22:46:29    308s] (I)        4  Move terms for access (1T)       0.22%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        4  Add via demand to 2D             0.08%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        5  Initialize 3D capacity           5.09%  0.02 sec  0.02 sec 
[01/18 22:46:29    308s] (I)        5  Read instance blockages          0.70%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        5  Read PG blockages                0.47%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        5  Legalize Blockage Violations     0.07%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/18 22:46:29    308s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/18 22:46:29    308s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/18 22:46:29    308s]       Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/18 22:46:29    308s]     Routing using eGR only done.
[01/18 22:46:29    308s] Net route status summary:
[01/18 22:46:29    308s]   Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 22:46:29    308s]   Non-clock: 10625 (unrouted=304, trialRouted=10321, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 22:46:29    308s] 
[01/18 22:46:29    308s] CCOPT: Done with clock implementation routing.
[01/18 22:46:29    308s] 
[01/18 22:46:29    308s]   Clock implementation routing done.
[01/18 22:46:29    308s]   Fixed 40 wires.
[01/18 22:46:29    308s]   CCOpt: Starting congestion repair using flow wrapper...
[01/18 22:46:29    308s]     Congestion Repair...
[01/18 22:46:30    308s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:05:08.7/0:27:16.8 (0.2), mem = 2107.0M
[01/18 22:46:30    308s] Info: Disable timing driven in postCTS congRepair.
[01/18 22:46:30    308s] 
[01/18 22:46:30    308s] Starting congRepair ...
[01/18 22:46:30    308s] User Input Parameters:
[01/18 22:46:30    308s] - Congestion Driven    : On
[01/18 22:46:30    308s] - Timing Driven        : Off
[01/18 22:46:30    308s] - Area-Violation Based : On
[01/18 22:46:30    308s] - Start Rollback Level : -5
[01/18 22:46:30    308s] - Legalized            : On
[01/18 22:46:30    308s] - Window Based         : Off
[01/18 22:46:30    308s] - eDen incr mode       : Off
[01/18 22:46:30    308s] - Small incr mode      : Off
[01/18 22:46:30    308s] 
[01/18 22:46:30    308s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2107.0M, EPOCH TIME: 1705610790.007719
[01/18 22:46:30    308s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:2107.0M, EPOCH TIME: 1705610790.012051
[01/18 22:46:30    308s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2107.0M, EPOCH TIME: 1705610790.012179
[01/18 22:46:30    308s] Starting Early Global Route congestion estimation: mem = 2107.0M
[01/18 22:46:30    308s] (I)      ==================== Layers =====================
[01/18 22:46:30    308s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:30    308s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:46:30    308s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:30    308s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:46:30    308s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:46:30    308s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:46:30    308s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:46:30    308s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:46:30    308s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:46:30    308s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:46:30    308s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:46:30    308s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:46:30    308s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:46:30    308s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:46:30    308s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:46:30    308s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:46:30    308s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:46:30    308s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:46:30    308s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:46:30    308s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:46:30    308s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:46:30    308s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:46:30    308s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:46:30    308s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:46:30    308s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:46:30    308s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:30    308s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:46:30    308s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:46:30    308s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:46:30    308s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:46:30    308s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:46:30    308s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:46:30    308s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:46:30    308s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:46:30    308s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:46:30    308s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:46:30    308s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:46:30    308s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:46:30    308s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:46:30    308s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:46:30    308s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:30    308s] (I)      Started Import and model ( Curr Mem: 2107.02 MB )
[01/18 22:46:30    308s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:30    308s] (I)      == Non-default Options ==
[01/18 22:46:30    308s] (I)      Maximum routing layer                              : 11
[01/18 22:46:30    308s] (I)      Minimum routing layer                              : 1
[01/18 22:46:30    308s] (I)      Number of threads                                  : 1
[01/18 22:46:30    308s] (I)      Use non-blocking free Dbs wires                    : false
[01/18 22:46:30    308s] (I)      Method to set GCell size                           : row
[01/18 22:46:30    308s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:46:30    308s] (I)      Use row-based GCell size
[01/18 22:46:30    308s] (I)      Use row-based GCell align
[01/18 22:46:30    308s] (I)      layer 0 area = 80000
[01/18 22:46:30    308s] (I)      layer 1 area = 80000
[01/18 22:46:30    308s] (I)      layer 2 area = 80000
[01/18 22:46:30    308s] (I)      layer 3 area = 80000
[01/18 22:46:30    308s] (I)      layer 4 area = 80000
[01/18 22:46:30    308s] (I)      layer 5 area = 80000
[01/18 22:46:30    308s] (I)      layer 6 area = 80000
[01/18 22:46:30    308s] (I)      layer 7 area = 80000
[01/18 22:46:30    308s] (I)      layer 8 area = 80000
[01/18 22:46:30    308s] (I)      layer 9 area = 400000
[01/18 22:46:30    308s] (I)      layer 10 area = 400000
[01/18 22:46:30    308s] (I)      GCell unit size   : 3420
[01/18 22:46:30    308s] (I)      GCell multiplier  : 1
[01/18 22:46:30    308s] (I)      GCell row height  : 3420
[01/18 22:46:30    308s] (I)      Actual row height : 3420
[01/18 22:46:30    308s] (I)      GCell align ref   : 30000 30020
[01/18 22:46:30    308s] [NR-eGR] Track table information for default rule: 
[01/18 22:46:30    308s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:46:30    308s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:46:30    308s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:46:30    308s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:46:30    308s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:46:30    308s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:46:30    308s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:46:30    308s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:46:30    308s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:46:30    308s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:46:30    308s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:46:30    308s] (I)      ==================== Default via =====================
[01/18 22:46:30    308s] (I)      +----+------------------+----------------------------+
[01/18 22:46:30    308s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/18 22:46:30    308s] (I)      +----+------------------+----------------------------+
[01/18 22:46:30    308s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/18 22:46:30    308s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/18 22:46:30    308s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/18 22:46:30    308s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/18 22:46:30    308s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/18 22:46:30    308s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/18 22:46:30    308s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/18 22:46:30    308s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/18 22:46:30    308s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/18 22:46:30    308s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/18 22:46:30    308s] (I)      +----+------------------+----------------------------+
[01/18 22:46:30    308s] [NR-eGR] Read 4578 PG shapes
[01/18 22:46:30    308s] [NR-eGR] Read 0 clock shapes
[01/18 22:46:30    308s] [NR-eGR] Read 0 other shapes
[01/18 22:46:30    308s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:46:30    308s] [NR-eGR] #Instance Blockages : 392679
[01/18 22:46:30    308s] [NR-eGR] #PG Blockages       : 4578
[01/18 22:46:30    308s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:46:30    308s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:46:30    308s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:46:30    308s] [NR-eGR] #Other Blockages    : 0
[01/18 22:46:30    308s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:46:30    308s] [NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 9503
[01/18 22:46:30    308s] [NR-eGR] Read 10361 nets ( ignored 40 )
[01/18 22:46:30    308s] (I)      early_global_route_priority property id does not exist.
[01/18 22:46:30    308s] (I)      Read Num Blocks=397257  Num Prerouted Wires=9503  Num CS=0
[01/18 22:46:30    308s] (I)      Layer 0 (H) : #blockages 393259 : #preroutes 1634
[01/18 22:46:30    308s] (I)      Layer 1 (V) : #blockages 464 : #preroutes 3412
[01/18 22:46:30    308s] (I)      Layer 2 (H) : #blockages 464 : #preroutes 1768
[01/18 22:46:30    308s] (I)      Layer 3 (V) : #blockages 464 : #preroutes 1390
[01/18 22:46:30    308s] (I)      Layer 4 (H) : #blockages 464 : #preroutes 1099
[01/18 22:46:30    308s] (I)      Layer 5 (V) : #blockages 464 : #preroutes 200
[01/18 22:46:30    308s] (I)      Layer 6 (H) : #blockages 464 : #preroutes 0
[01/18 22:46:30    308s] (I)      Layer 7 (V) : #blockages 464 : #preroutes 0
[01/18 22:46:30    308s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[01/18 22:46:30    308s] (I)      Layer 9 (V) : #blockages 256 : #preroutes 0
[01/18 22:46:30    309s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/18 22:46:30    309s] (I)      Number of ignored nets                =     40
[01/18 22:46:30    309s] (I)      Number of connected nets              =      0
[01/18 22:46:30    309s] (I)      Number of fixed nets                  =     40.  Ignored: Yes
[01/18 22:46:30    309s] (I)      Number of clock nets                  =     40.  Ignored: No
[01/18 22:46:30    309s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:46:30    309s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:46:30    309s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:46:30    309s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:46:30    309s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:46:30    309s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:46:30    309s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:46:30    309s] (I)      Ndr track 0 does not exist
[01/18 22:46:30    309s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:46:30    309s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:46:30    309s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:46:30    309s] (I)      Site width          :   400  (dbu)
[01/18 22:46:30    309s] (I)      Row height          :  3420  (dbu)
[01/18 22:46:30    309s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:46:30    309s] (I)      GCell width         :  3420  (dbu)
[01/18 22:46:30    309s] (I)      GCell height        :  3420  (dbu)
[01/18 22:46:30    309s] (I)      Grid                :   133   132    11
[01/18 22:46:30    309s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:46:30    309s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/18 22:46:30    309s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/18 22:46:30    309s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:46:30    309s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:46:30    309s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:46:30    309s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/18 22:46:30    309s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:46:30    309s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/18 22:46:30    309s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:46:30    309s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:46:30    309s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:46:30    309s] (I)      --------------------------------------------------------
[01/18 22:46:30    309s] 
[01/18 22:46:30    309s] [NR-eGR] ============ Routing rule table ============
[01/18 22:46:30    309s] [NR-eGR] Rule id: 1  Nets: 10321
[01/18 22:46:30    309s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:46:30    309s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/18 22:46:30    309s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:46:30    309s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/18 22:46:30    309s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/18 22:46:30    309s] [NR-eGR] ========================================
[01/18 22:46:30    309s] [NR-eGR] 
[01/18 22:46:30    309s] (I)      =============== Blocked Tracks ===============
[01/18 22:46:30    309s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:30    309s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:46:30    309s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:30    309s] (I)      |     1 |  158669 |   114796 |        72.35% |
[01/18 22:46:30    309s] (I)      |     2 |  150876 |     7888 |         5.23% |
[01/18 22:46:30    309s] (I)      |     3 |  158669 |     1392 |         0.88% |
[01/18 22:46:30    309s] (I)      |     4 |  150876 |     7888 |         5.23% |
[01/18 22:46:30    309s] (I)      |     5 |  158669 |     1392 |         0.88% |
[01/18 22:46:30    309s] (I)      |     6 |  150876 |     7888 |         5.23% |
[01/18 22:46:30    309s] (I)      |     7 |  158669 |     1392 |         0.88% |
[01/18 22:46:30    309s] (I)      |     8 |  150876 |     7888 |         5.23% |
[01/18 22:46:30    309s] (I)      |     9 |  158669 |     2784 |         1.75% |
[01/18 22:46:30    309s] (I)      |    10 |   60192 |     4318 |         7.17% |
[01/18 22:46:30    309s] (I)      |    11 |   63441 |    11132 |        17.55% |
[01/18 22:46:30    309s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:30    309s] (I)      Finished Import and model ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2128.64 MB )
[01/18 22:46:30    309s] (I)      Reset routing kernel
[01/18 22:46:30    309s] (I)      Started Global Routing ( Curr Mem: 2128.64 MB )
[01/18 22:46:30    309s] (I)      totalPins=35497  totalGlobalPin=33985 (95.74%)
[01/18 22:46:30    309s] (I)      total 2D Cap : 1375958 = (725842 H, 650116 V)
[01/18 22:46:30    309s] [NR-eGR] Layer group 1: route 10321 net(s) in layer range [1, 11]
[01/18 22:46:30    309s] (I)      
[01/18 22:46:30    309s] (I)      ============  Phase 1a Route ============
[01/18 22:46:30    309s] (I)      Usage: 97847 = (45978 H, 51869 V) = (6.33% H, 7.98% V) = (7.862e+04um H, 8.870e+04um V)
[01/18 22:46:30    309s] (I)      
[01/18 22:46:30    309s] (I)      ============  Phase 1b Route ============
[01/18 22:46:30    309s] (I)      Usage: 97847 = (45978 H, 51869 V) = (6.33% H, 7.98% V) = (7.862e+04um H, 8.870e+04um V)
[01/18 22:46:30    309s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.673184e+05um
[01/18 22:46:30    309s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/18 22:46:30    309s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/18 22:46:30    309s] (I)      
[01/18 22:46:30    309s] (I)      ============  Phase 1c Route ============
[01/18 22:46:30    309s] (I)      Usage: 97847 = (45978 H, 51869 V) = (6.33% H, 7.98% V) = (7.862e+04um H, 8.870e+04um V)
[01/18 22:46:30    309s] (I)      
[01/18 22:46:30    309s] (I)      ============  Phase 1d Route ============
[01/18 22:46:30    309s] (I)      Usage: 97847 = (45978 H, 51869 V) = (6.33% H, 7.98% V) = (7.862e+04um H, 8.870e+04um V)
[01/18 22:46:30    309s] (I)      
[01/18 22:46:30    309s] (I)      ============  Phase 1e Route ============
[01/18 22:46:30    309s] (I)      Usage: 97847 = (45978 H, 51869 V) = (6.33% H, 7.98% V) = (7.862e+04um H, 8.870e+04um V)
[01/18 22:46:30    309s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.673184e+05um
[01/18 22:46:30    309s] (I)      
[01/18 22:46:30    309s] (I)      ============  Phase 1l Route ============
[01/18 22:46:30    309s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/18 22:46:30    309s] (I)      Layer  1:      43499        30        14      106443       50373    (67.88%) 
[01/18 22:46:30    309s] (I)      Layer  2:     147603     43306        11           0      148967    ( 0.00%) 
[01/18 22:46:30    309s] (I)      Layer  3:     156374     37117         0           0      156816    ( 0.00%) 
[01/18 22:46:30    309s] (I)      Layer  4:     147603     18132         0           0      148967    ( 0.00%) 
[01/18 22:46:30    309s] (I)      Layer  5:     156374      7882         0           0      156816    ( 0.00%) 
[01/18 22:46:30    309s] (I)      Layer  6:     147603      2073         0           0      148967    ( 0.00%) 
[01/18 22:46:30    309s] (I)      Layer  7:     156374         0         0           0      156816    ( 0.00%) 
[01/18 22:46:30    309s] (I)      Layer  8:     147603         0         0           0      148967    ( 0.00%) 
[01/18 22:46:30    309s] (I)      Layer  9:     155491         0         0           0      156816    ( 0.00%) 
[01/18 22:46:30    309s] (I)      Layer 10:      55442         0         0        3447       56139    ( 5.79%) 
[01/18 22:46:30    309s] (I)      Layer 11:      51883         0         0        8230       54497    (13.12%) 
[01/18 22:46:30    309s] (I)      Total:       1365849    108540        25      118119     1384136    ( 7.86%) 
[01/18 22:46:30    309s] (I)      
[01/18 22:46:30    309s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/18 22:46:30    309s] [NR-eGR]                        OverCon           OverCon            
[01/18 22:46:30    309s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/18 22:46:30    309s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/18 22:46:30    309s] [NR-eGR] ---------------------------------------------------------------
[01/18 22:46:30    309s] [NR-eGR]  Metal1 ( 1)        13( 0.23%)         0( 0.00%)   ( 0.23%) 
[01/18 22:46:30    309s] [NR-eGR]  Metal2 ( 2)        11( 0.06%)         0( 0.00%)   ( 0.06%) 
[01/18 22:46:30    309s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:30    309s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:30    309s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:30    309s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:30    309s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:30    309s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:30    309s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:30    309s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:30    309s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:30    309s] [NR-eGR] ---------------------------------------------------------------
[01/18 22:46:30    309s] [NR-eGR]        Total        24( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/18 22:46:30    309s] [NR-eGR] 
[01/18 22:46:30    309s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2128.64 MB )
[01/18 22:46:30    309s] (I)      total 2D Cap : 1377146 = (726328 H, 650818 V)
[01/18 22:46:30    309s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:46:30    309s] Early Global Route congestion estimation runtime: 0.44 seconds, mem = 2128.6M
[01/18 22:46:30    309s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.440, REAL:0.438, MEM:2128.6M, EPOCH TIME: 1705610790.449888
[01/18 22:46:30    309s] OPERPROF: Starting HotSpotCal at level 1, MEM:2128.6M, EPOCH TIME: 1705610790.449957
[01/18 22:46:30    309s] [hotspot] +------------+---------------+---------------+
[01/18 22:46:30    309s] [hotspot] |            |   max hotspot | total hotspot |
[01/18 22:46:30    309s] [hotspot] +------------+---------------+---------------+
[01/18 22:46:30    309s] [hotspot] | normalized |          0.00 |          0.00 |
[01/18 22:46:30    309s] [hotspot] +------------+---------------+---------------+
[01/18 22:46:30    309s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/18 22:46:30    309s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/18 22:46:30    309s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2128.6M, EPOCH TIME: 1705610790.452049
[01/18 22:46:30    309s] Skipped repairing congestion.
[01/18 22:46:30    309s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2128.6M, EPOCH TIME: 1705610790.452195
[01/18 22:46:30    309s] Starting Early Global Route wiring: mem = 2128.6M
[01/18 22:46:30    309s] (I)      ============= Track Assignment ============
[01/18 22:46:30    309s] (I)      Started Track Assignment (1T) ( Curr Mem: 2128.64 MB )
[01/18 22:46:30    309s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/18 22:46:30    309s] (I)      Run Multi-thread track assignment
[01/18 22:46:30    309s] (I)      Finished Track Assignment (1T) ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2128.64 MB )
[01/18 22:46:30    309s] (I)      Started Export ( Curr Mem: 2128.64 MB )
[01/18 22:46:30    309s] [NR-eGR]                  Length (um)   Vias 
[01/18 22:46:30    309s] [NR-eGR] ------------------------------------
[01/18 22:46:30    309s] [NR-eGR]  Metal1   (1H)         13560  38860 
[01/18 22:46:30    309s] [NR-eGR]  Metal2   (2V)         61928  26978 
[01/18 22:46:30    309s] [NR-eGR]  Metal3   (3H)         59974   6531 
[01/18 22:46:30    309s] [NR-eGR]  Metal4   (4V)         30311   2347 
[01/18 22:46:30    309s] [NR-eGR]  Metal5   (5H)         13364    809 
[01/18 22:46:30    309s] [NR-eGR]  Metal6   (6V)          3537      0 
[01/18 22:46:30    309s] [NR-eGR]  Metal7   (7H)             0      0 
[01/18 22:46:30    309s] [NR-eGR]  Metal8   (8V)             0      0 
[01/18 22:46:30    309s] [NR-eGR]  Metal9   (9H)             0      0 
[01/18 22:46:30    309s] [NR-eGR]  Metal10  (10V)            0      0 
[01/18 22:46:30    309s] [NR-eGR]  Metal11  (11H)            0      0 
[01/18 22:46:30    309s] [NR-eGR] ------------------------------------
[01/18 22:46:30    309s] [NR-eGR]           Total       182674  75525 
[01/18 22:46:30    309s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:30    309s] [NR-eGR] Total half perimeter of net bounding box: 213553um
[01/18 22:46:30    309s] [NR-eGR] Total length: 182674um, number of vias: 75525
[01/18 22:46:30    309s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:30    309s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/18 22:46:30    309s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:30    309s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2128.64 MB )
[01/18 22:46:30    309s] Early Global Route wiring runtime: 0.28 seconds, mem = 2113.6M
[01/18 22:46:30    309s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.280, REAL:0.278, MEM:2113.6M, EPOCH TIME: 1705610790.729774
[01/18 22:46:30    309s] Tdgp not successfully inited but do clear! skip clearing
[01/18 22:46:30    309s] End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
[01/18 22:46:30    309s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:05:09.5/0:27:17.5 (0.2), mem = 2113.6M
[01/18 22:46:30    309s] 
[01/18 22:46:30    309s] =============================================================================================
[01/18 22:46:30    309s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.35-s114_1
[01/18 22:46:30    309s] =============================================================================================
[01/18 22:46:30    309s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:46:30    309s] ---------------------------------------------------------------------------------------------
[01/18 22:46:30    309s] [ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:46:30    309s] ---------------------------------------------------------------------------------------------
[01/18 22:46:30    309s]  IncrReplace #1 TOTAL               0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:46:30    309s] ---------------------------------------------------------------------------------------------
[01/18 22:46:30    309s] 
[01/18 22:46:30    309s]     Congestion Repair done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/18 22:46:30    309s]   CCOpt: Starting congestion repair using flow wrapper done.
[01/18 22:46:30    309s] OPERPROF: Starting DPlace-Init at level 1, MEM:2113.6M, EPOCH TIME: 1705610790.760853
[01/18 22:46:30    309s] Processing tracks to init pin-track alignment.
[01/18 22:46:30    309s] z: 2, totalTracks: 1
[01/18 22:46:30    309s] z: 4, totalTracks: 1
[01/18 22:46:30    309s] z: 6, totalTracks: 1
[01/18 22:46:30    309s] z: 8, totalTracks: 1
[01/18 22:46:30    309s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:46:30    309s] All LLGs are deleted
[01/18 22:46:30    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:30    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:30    309s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2113.6M, EPOCH TIME: 1705610790.768684
[01/18 22:46:30    309s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2113.6M, EPOCH TIME: 1705610790.769043
[01/18 22:46:30    309s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2113.6M, EPOCH TIME: 1705610790.771651
[01/18 22:46:30    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:30    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:30    309s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2113.6M, EPOCH TIME: 1705610790.773452
[01/18 22:46:30    309s] Max number of tech site patterns supported in site array is 256.
[01/18 22:46:30    309s] Core basic site is CoreSite
[01/18 22:46:30    309s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2113.6M, EPOCH TIME: 1705610790.800997
[01/18 22:46:30    309s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 22:46:30    309s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/18 22:46:30    309s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2113.6M, EPOCH TIME: 1705610790.803020
[01/18 22:46:30    309s] Fast DP-INIT is on for default
[01/18 22:46:30    309s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 22:46:30    309s] Atter site array init, number of instance map data is 0.
[01/18 22:46:30    309s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2113.6M, EPOCH TIME: 1705610790.806804
[01/18 22:46:30    309s] 
[01/18 22:46:30    309s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:46:30    309s] OPERPROF:     Starting CMU at level 3, MEM:2113.6M, EPOCH TIME: 1705610790.811848
[01/18 22:46:30    309s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2113.6M, EPOCH TIME: 1705610790.812970
[01/18 22:46:30    309s] 
[01/18 22:46:30    309s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:46:30    309s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.043, MEM:2113.6M, EPOCH TIME: 1705610790.814270
[01/18 22:46:30    309s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2113.6M, EPOCH TIME: 1705610790.814357
[01/18 22:46:30    309s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2113.6M, EPOCH TIME: 1705610790.814423
[01/18 22:46:30    309s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2113.6MB).
[01/18 22:46:30    309s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.055, MEM:2113.6M, EPOCH TIME: 1705610790.816161
[01/18 22:46:30    309s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.3 real=0:00:01.3)
[01/18 22:46:30    309s]   Leaving CCOpt scope - extractRC...
[01/18 22:46:30    309s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/18 22:46:30    309s] Extraction called for design 'picorv32' of instances=9478 and nets=10665 using extraction engine 'preRoute' .
[01/18 22:46:30    309s] PreRoute RC Extraction called for design picorv32.
[01/18 22:46:30    309s] RC Extraction called in multi-corner(1) mode.
[01/18 22:46:30    309s] RCMode: PreRoute
[01/18 22:46:30    309s]       RC Corner Indexes            0   
[01/18 22:46:30    309s] Capacitance Scaling Factor   : 1.00000 
[01/18 22:46:30    309s] Resistance Scaling Factor    : 1.00000 
[01/18 22:46:30    309s] Clock Cap. Scaling Factor    : 1.00000 
[01/18 22:46:30    309s] Clock Res. Scaling Factor    : 1.00000 
[01/18 22:46:30    309s] Shrink Factor                : 1.00000
[01/18 22:46:30    309s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/18 22:46:30    309s] Using Quantus QRC technology file ...
[01/18 22:46:30    309s] 
[01/18 22:46:30    309s] Trim Metal Layers:
[01/18 22:46:30    309s] LayerId::1 widthSet size::2
[01/18 22:46:30    309s] LayerId::2 widthSet size::2
[01/18 22:46:30    309s] LayerId::3 widthSet size::2
[01/18 22:46:30    309s] LayerId::4 widthSet size::2
[01/18 22:46:30    309s] LayerId::5 widthSet size::2
[01/18 22:46:30    309s] LayerId::6 widthSet size::2
[01/18 22:46:30    309s] LayerId::7 widthSet size::2
[01/18 22:46:30    309s] LayerId::8 widthSet size::2
[01/18 22:46:30    309s] LayerId::9 widthSet size::2
[01/18 22:46:30    309s] LayerId::10 widthSet size::2
[01/18 22:46:30    309s] LayerId::11 widthSet size::2
[01/18 22:46:30    309s] Updating RC grid for preRoute extraction ...
[01/18 22:46:30    309s] eee: pegSigSF::1.070000
[01/18 22:46:30    309s] Initializing multi-corner resistance tables ...
[01/18 22:46:30    309s] eee: l::1 avDens::0.139266 usedTrk::2281.178071 availTrk::16380.000000 sigTrk::2281.178071
[01/18 22:46:30    309s] eee: l::2 avDens::0.278664 usedTrk::3621.519874 availTrk::12996.000000 sigTrk::3621.519874
[01/18 22:46:30    309s] eee: l::3 avDens::0.256379 usedTrk::3507.260520 availTrk::13680.000000 sigTrk::3507.260520
[01/18 22:46:30    309s] eee: l::4 avDens::0.147035 usedTrk::1772.579531 availTrk::12055.500000 sigTrk::1772.579531
[01/18 22:46:30    309s] eee: l::5 avDens::0.067840 usedTrk::781.514913 availTrk::11520.000000 sigTrk::781.514913
[01/18 22:46:30    309s] eee: l::6 avDens::0.020855 usedTrk::206.837719 availTrk::9918.000000 sigTrk::206.837719
[01/18 22:46:30    309s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:30    309s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:30    309s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:30    309s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 22:46:30    309s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 22:46:30    309s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:46:30    309s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265242 uaWl=1.000000 uaWlH=0.247631 aWlH=0.000000 lMod=0 pMax=0.820400 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:46:30    309s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2113.641M)
[01/18 22:46:30    309s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/18 22:46:30    309s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:30    309s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/18 22:46:30    309s] End AAE Lib Interpolated Model. (MEM=2113.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:46:31    309s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:31    309s]   Clock DAG stats after clustering cong repair call:
[01/18 22:46:31    309s]     cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:31    309s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:31    309s]     misc counts      : r=1, pp=0
[01/18 22:46:31    309s]     cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/18 22:46:31    309s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:31    309s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:31    309s]     wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:31    309s]     wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
[01/18 22:46:31    309s]     hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
[01/18 22:46:31    309s]   Clock DAG net violations after clustering cong repair call: none
[01/18 22:46:31    309s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[01/18 22:46:31    309s]     Trunk : target=0.200ns count=4 avg=0.162ns sd=0.017ns min=0.149ns max=0.185ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:31    309s]     Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:31    309s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[01/18 22:46:31    309s]      Bufs: CLKBUFX4: 39 
[01/18 22:46:31    309s]   Clock DAG hash after clustering cong repair call: 8400258079843118588 8010846614071460682
[01/18 22:46:31    309s]   CTS services accumulated run-time stats after clustering cong repair call:
[01/18 22:46:31    309s]     delay calculator: calls=5354, total_wall_time=0.127s, mean_wall_time=0.024ms
[01/18 22:46:31    309s]     legalizer: calls=590, total_wall_time=0.010s, mean_wall_time=0.017ms
[01/18 22:46:31    309s]     steiner router: calls=5389, total_wall_time=0.285s, mean_wall_time=0.053ms
[01/18 22:46:31    309s]   Primary reporting skew groups after clustering cong repair call:
[01/18 22:46:31    309s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425, avg=0.416, sd=0.005], skew [0.022 vs 0.200], 100% {0.403, 0.425} (wid=0.005 ws=0.004) (gid=0.422 gs=0.021)
[01/18 22:46:31    309s]         min path sink: cpuregs_reg[16][16]/CK
[01/18 22:46:31    309s]         max path sink: decoder_pseudo_trigger_reg/CK
[01/18 22:46:31    309s]   Skew group summary after clustering cong repair call:
[01/18 22:46:31    309s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425, avg=0.416, sd=0.005], skew [0.022 vs 0.200], 100% {0.403, 0.425} (wid=0.005 ws=0.004) (gid=0.422 gs=0.021)
[01/18 22:46:31    309s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.6 real=0:00:01.7)
[01/18 22:46:31    309s]   Stage::Clustering done. (took cpu=0:00:04.0 real=0:00:04.0)
[01/18 22:46:31    309s]   Stage::DRV Fixing...
[01/18 22:46:31    309s]   Fixing clock tree slew time and max cap violations...
[01/18 22:46:31    309s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 8400258079843118588 8010846614071460682
[01/18 22:46:31    309s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[01/18 22:46:31    309s]       delay calculator: calls=5354, total_wall_time=0.127s, mean_wall_time=0.024ms
[01/18 22:46:31    309s]       legalizer: calls=590, total_wall_time=0.010s, mean_wall_time=0.017ms
[01/18 22:46:31    309s]       steiner router: calls=5389, total_wall_time=0.285s, mean_wall_time=0.053ms
[01/18 22:46:31    309s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/18 22:46:31    309s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[01/18 22:46:31    309s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:31    309s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:31    309s]       misc counts      : r=1, pp=0
[01/18 22:46:31    309s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/18 22:46:31    309s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:31    309s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:31    309s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:31    309s]       wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
[01/18 22:46:31    309s]       hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
[01/18 22:46:31    309s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[01/18 22:46:31    309s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[01/18 22:46:31    309s]       Trunk : target=0.200ns count=4 avg=0.162ns sd=0.017ns min=0.149ns max=0.185ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:31    309s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:31    309s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[01/18 22:46:31    309s]        Bufs: CLKBUFX4: 39 
[01/18 22:46:31    309s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 8400258079843118588 8010846614071460682
[01/18 22:46:31    309s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[01/18 22:46:31    309s]       delay calculator: calls=5354, total_wall_time=0.127s, mean_wall_time=0.024ms
[01/18 22:46:31    309s]       legalizer: calls=590, total_wall_time=0.010s, mean_wall_time=0.017ms
[01/18 22:46:31    309s]       steiner router: calls=5389, total_wall_time=0.285s, mean_wall_time=0.053ms
[01/18 22:46:31    309s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[01/18 22:46:31    309s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
[01/18 22:46:31    309s]           min path sink: cpuregs_reg[16][16]/CK
[01/18 22:46:31    309s]           max path sink: decoder_pseudo_trigger_reg/CK
[01/18 22:46:31    309s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[01/18 22:46:31    309s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
[01/18 22:46:31    309s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:31    309s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:31    309s]   Fixing clock tree slew time and max cap violations - detailed pass...
[01/18 22:46:31    309s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 8400258079843118588 8010846614071460682
[01/18 22:46:31    309s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/18 22:46:31    309s]       delay calculator: calls=5354, total_wall_time=0.127s, mean_wall_time=0.024ms
[01/18 22:46:31    309s]       legalizer: calls=590, total_wall_time=0.010s, mean_wall_time=0.017ms
[01/18 22:46:31    309s]       steiner router: calls=5389, total_wall_time=0.285s, mean_wall_time=0.053ms
[01/18 22:46:31    309s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/18 22:46:31    309s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/18 22:46:31    309s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:31    309s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:31    309s]       misc counts      : r=1, pp=0
[01/18 22:46:31    309s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/18 22:46:31    309s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:31    309s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:31    309s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:31    309s]       wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
[01/18 22:46:31    309s]       hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
[01/18 22:46:31    309s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[01/18 22:46:31    309s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/18 22:46:31    309s]       Trunk : target=0.200ns count=4 avg=0.162ns sd=0.017ns min=0.149ns max=0.185ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:31    309s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:31    309s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[01/18 22:46:31    309s]        Bufs: CLKBUFX4: 39 
[01/18 22:46:31    309s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 8400258079843118588 8010846614071460682
[01/18 22:46:31    309s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/18 22:46:31    309s]       delay calculator: calls=5354, total_wall_time=0.127s, mean_wall_time=0.024ms
[01/18 22:46:31    309s]       legalizer: calls=590, total_wall_time=0.010s, mean_wall_time=0.017ms
[01/18 22:46:31    309s]       steiner router: calls=5389, total_wall_time=0.285s, mean_wall_time=0.053ms
[01/18 22:46:31    309s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/18 22:46:31    309s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425, avg=0.416, sd=0.005], skew [0.022 vs 0.200], 100% {0.403, 0.425} (wid=0.005 ws=0.004) (gid=0.422 gs=0.021)
[01/18 22:46:31    309s]           min path sink: cpuregs_reg[16][16]/CK
[01/18 22:46:31    309s]           max path sink: decoder_pseudo_trigger_reg/CK
[01/18 22:46:31    309s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/18 22:46:31    309s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425, avg=0.416, sd=0.005], skew [0.022 vs 0.200], 100% {0.403, 0.425} (wid=0.005 ws=0.004) (gid=0.422 gs=0.021)
[01/18 22:46:31    309s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:31    309s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:31    309s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:31    309s]   Stage::Insertion Delay Reduction...
[01/18 22:46:31    309s]   Removing unnecessary root buffering...
[01/18 22:46:31    309s]     Clock DAG hash before 'Removing unnecessary root buffering': 8400258079843118588 8010846614071460682
[01/18 22:46:31    309s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[01/18 22:46:31    309s]       delay calculator: calls=5354, total_wall_time=0.127s, mean_wall_time=0.024ms
[01/18 22:46:31    309s]       legalizer: calls=590, total_wall_time=0.010s, mean_wall_time=0.017ms
[01/18 22:46:31    309s]       steiner router: calls=5389, total_wall_time=0.285s, mean_wall_time=0.053ms
[01/18 22:46:31    309s]     Clock DAG stats after 'Removing unnecessary root buffering':
[01/18 22:46:31    309s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:31    309s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:31    309s]       misc counts      : r=1, pp=0
[01/18 22:46:31    309s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/18 22:46:31    309s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:31    309s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:31    309s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:31    309s]       wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
[01/18 22:46:31    309s]       hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
[01/18 22:46:31    309s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[01/18 22:46:31    309s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[01/18 22:46:31    309s]       Trunk : target=0.200ns count=4 avg=0.162ns sd=0.017ns min=0.149ns max=0.185ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:31    309s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:31    309s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[01/18 22:46:31    309s]        Bufs: CLKBUFX4: 39 
[01/18 22:46:31    309s]     Clock DAG hash after 'Removing unnecessary root buffering': 8400258079843118588 8010846614071460682
[01/18 22:46:31    309s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[01/18 22:46:31    309s]       delay calculator: calls=5354, total_wall_time=0.127s, mean_wall_time=0.024ms
[01/18 22:46:31    309s]       legalizer: calls=590, total_wall_time=0.010s, mean_wall_time=0.017ms
[01/18 22:46:31    309s]       steiner router: calls=5389, total_wall_time=0.285s, mean_wall_time=0.053ms
[01/18 22:46:31    309s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[01/18 22:46:31    309s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
[01/18 22:46:31    309s]           min path sink: cpuregs_reg[16][16]/CK
[01/18 22:46:31    309s]           max path sink: decoder_pseudo_trigger_reg/CK
[01/18 22:46:31    309s]     Skew group summary after 'Removing unnecessary root buffering':
[01/18 22:46:31    309s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
[01/18 22:46:31    309s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:31    309s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:31    309s]   Removing unconstrained drivers...
[01/18 22:46:31    309s]     Clock DAG hash before 'Removing unconstrained drivers': 8400258079843118588 8010846614071460682
[01/18 22:46:31    309s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[01/18 22:46:31    309s]       delay calculator: calls=5354, total_wall_time=0.127s, mean_wall_time=0.024ms
[01/18 22:46:31    309s]       legalizer: calls=590, total_wall_time=0.010s, mean_wall_time=0.017ms
[01/18 22:46:31    309s]       steiner router: calls=5389, total_wall_time=0.285s, mean_wall_time=0.053ms
[01/18 22:46:31    309s]     Clock DAG stats after 'Removing unconstrained drivers':
[01/18 22:46:31    309s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:31    309s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:31    309s]       misc counts      : r=1, pp=0
[01/18 22:46:31    309s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/18 22:46:31    309s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:31    309s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:31    309s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:31    309s]       wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
[01/18 22:46:31    309s]       hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
[01/18 22:46:31    309s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[01/18 22:46:31    309s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[01/18 22:46:31    309s]       Trunk : target=0.200ns count=4 avg=0.162ns sd=0.017ns min=0.149ns max=0.185ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:31    309s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:31    310s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[01/18 22:46:31    310s]        Bufs: CLKBUFX4: 39 
[01/18 22:46:31    310s]     Clock DAG hash after 'Removing unconstrained drivers': 8400258079843118588 8010846614071460682
[01/18 22:46:31    310s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[01/18 22:46:31    310s]       delay calculator: calls=5354, total_wall_time=0.127s, mean_wall_time=0.024ms
[01/18 22:46:31    310s]       legalizer: calls=590, total_wall_time=0.010s, mean_wall_time=0.017ms
[01/18 22:46:31    310s]       steiner router: calls=5389, total_wall_time=0.285s, mean_wall_time=0.053ms
[01/18 22:46:31    310s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[01/18 22:46:31    310s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
[01/18 22:46:31    310s]           min path sink: cpuregs_reg[16][16]/CK
[01/18 22:46:31    310s]           max path sink: decoder_pseudo_trigger_reg/CK
[01/18 22:46:31    310s]     Skew group summary after 'Removing unconstrained drivers':
[01/18 22:46:31    310s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
[01/18 22:46:31    310s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:31    310s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:31    310s]   Reducing insertion delay 1...
[01/18 22:46:31    310s]     Clock DAG hash before 'Reducing insertion delay 1': 8400258079843118588 8010846614071460682
[01/18 22:46:31    310s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[01/18 22:46:31    310s]       delay calculator: calls=5354, total_wall_time=0.127s, mean_wall_time=0.024ms
[01/18 22:46:31    310s]       legalizer: calls=590, total_wall_time=0.010s, mean_wall_time=0.017ms
[01/18 22:46:31    310s]       steiner router: calls=5389, total_wall_time=0.285s, mean_wall_time=0.053ms
[01/18 22:46:31    310s]     Clock DAG stats after 'Reducing insertion delay 1':
[01/18 22:46:31    310s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:31    310s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:31    310s]       misc counts      : r=1, pp=0
[01/18 22:46:31    310s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/18 22:46:31    310s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:31    310s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:31    310s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:31    310s]       wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
[01/18 22:46:31    310s]       hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
[01/18 22:46:31    310s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[01/18 22:46:31    310s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[01/18 22:46:31    310s]       Trunk : target=0.200ns count=4 avg=0.162ns sd=0.017ns min=0.149ns max=0.185ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:31    310s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:31    310s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[01/18 22:46:31    310s]        Bufs: CLKBUFX4: 39 
[01/18 22:46:31    310s]     Clock DAG hash after 'Reducing insertion delay 1': 8400258079843118588 8010846614071460682
[01/18 22:46:31    310s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[01/18 22:46:31    310s]       delay calculator: calls=5403, total_wall_time=0.130s, mean_wall_time=0.024ms
[01/18 22:46:31    310s]       legalizer: calls=594, total_wall_time=0.010s, mean_wall_time=0.018ms
[01/18 22:46:31    310s]       steiner router: calls=5398, total_wall_time=0.286s, mean_wall_time=0.053ms
[01/18 22:46:31    310s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[01/18 22:46:31    310s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
[01/18 22:46:31    310s]           min path sink: cpuregs_reg[16][16]/CK
[01/18 22:46:31    310s]           max path sink: decoder_pseudo_trigger_reg/CK
[01/18 22:46:31    310s]     Skew group summary after 'Reducing insertion delay 1':
[01/18 22:46:31    310s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
[01/18 22:46:31    310s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:31    310s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:31    310s]   Removing longest path buffering...
[01/18 22:46:31    310s]     Clock DAG hash before 'Removing longest path buffering': 8400258079843118588 8010846614071460682
[01/18 22:46:31    310s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[01/18 22:46:31    310s]       delay calculator: calls=5403, total_wall_time=0.130s, mean_wall_time=0.024ms
[01/18 22:46:31    310s]       legalizer: calls=594, total_wall_time=0.010s, mean_wall_time=0.018ms
[01/18 22:46:31    310s]       steiner router: calls=5398, total_wall_time=0.286s, mean_wall_time=0.053ms
[01/18 22:46:31    310s]     Clock DAG stats after 'Removing longest path buffering':
[01/18 22:46:31    310s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:31    310s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:31    310s]       misc counts      : r=1, pp=0
[01/18 22:46:31    310s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/18 22:46:31    310s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:31    310s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:31    310s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:31    310s]       wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
[01/18 22:46:31    310s]       hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
[01/18 22:46:31    310s]     Clock DAG net violations after 'Removing longest path buffering': none
[01/18 22:46:31    310s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[01/18 22:46:31    310s]       Trunk : target=0.200ns count=4 avg=0.162ns sd=0.017ns min=0.149ns max=0.185ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:31    310s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:31    310s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[01/18 22:46:31    310s]        Bufs: CLKBUFX4: 39 
[01/18 22:46:31    310s]     Clock DAG hash after 'Removing longest path buffering': 8400258079843118588 8010846614071460682
[01/18 22:46:31    310s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[01/18 22:46:31    310s]       delay calculator: calls=5403, total_wall_time=0.130s, mean_wall_time=0.024ms
[01/18 22:46:31    310s]       legalizer: calls=594, total_wall_time=0.010s, mean_wall_time=0.018ms
[01/18 22:46:31    310s]       steiner router: calls=5398, total_wall_time=0.286s, mean_wall_time=0.053ms
[01/18 22:46:31    310s]     Primary reporting skew groups after 'Removing longest path buffering':
[01/18 22:46:31    310s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
[01/18 22:46:31    310s]           min path sink: cpuregs_reg[16][16]/CK
[01/18 22:46:31    310s]           max path sink: decoder_pseudo_trigger_reg/CK
[01/18 22:46:31    310s]     Skew group summary after 'Removing longest path buffering':
[01/18 22:46:31    310s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
[01/18 22:46:31    310s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:31    310s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:31    310s]   Reducing insertion delay 2...
[01/18 22:46:31    310s]     Clock DAG hash before 'Reducing insertion delay 2': 8400258079843118588 8010846614071460682
[01/18 22:46:31    310s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[01/18 22:46:31    310s]       delay calculator: calls=5403, total_wall_time=0.130s, mean_wall_time=0.024ms
[01/18 22:46:31    310s]       legalizer: calls=594, total_wall_time=0.010s, mean_wall_time=0.018ms
[01/18 22:46:31    310s]       steiner router: calls=5398, total_wall_time=0.286s, mean_wall_time=0.053ms
[01/18 22:46:32    311s]     Path optimization required 210 stage delay updates 
[01/18 22:46:32    311s]     Clock DAG stats after 'Reducing insertion delay 2':
[01/18 22:46:32    311s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:32    311s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:32    311s]       misc counts      : r=1, pp=0
[01/18 22:46:32    311s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/18 22:46:32    311s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:32    311s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:32    311s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:32    311s]       wire lengths     : top=0.000um, trunk=911.224um, leaf=6414.438um, total=7325.662um
[01/18 22:46:32    311s]       hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:32    311s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[01/18 22:46:32    311s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[01/18 22:46:32    311s]       Trunk : target=0.200ns count=4 avg=0.158ns sd=0.011ns min=0.149ns max=0.172ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:32    311s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:32    311s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[01/18 22:46:32    311s]        Bufs: CLKBUFX4: 39 
[01/18 22:46:32    311s]     Clock DAG hash after 'Reducing insertion delay 2': 2656252861342784372 6156412623358652706
[01/18 22:46:32    311s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[01/18 22:46:32    311s]       delay calculator: calls=6474, total_wall_time=0.224s, mean_wall_time=0.035ms
[01/18 22:46:32    311s]       legalizer: calls=682, total_wall_time=0.018s, mean_wall_time=0.026ms
[01/18 22:46:32    311s]       steiner router: calls=5608, total_wall_time=0.393s, mean_wall_time=0.070ms
[01/18 22:46:32    311s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[01/18 22:46:32    311s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.422, avg=0.408, sd=0.007], skew [0.030 vs 0.200], 100% {0.393, 0.422} (wid=0.005 ws=0.004) (gid=0.417 gs=0.027)
[01/18 22:46:32    311s]           min path sink: cpuregs_reg[16][16]/CK
[01/18 22:46:32    311s]           max path sink: mem_instr_reg/CK
[01/18 22:46:32    311s]     Skew group summary after 'Reducing insertion delay 2':
[01/18 22:46:32    311s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.422, avg=0.408, sd=0.007], skew [0.030 vs 0.200], 100% {0.393, 0.422} (wid=0.005 ws=0.004) (gid=0.417 gs=0.027)
[01/18 22:46:32    311s]     Legalizer API calls during this step: 88 succeeded with high effort: 88 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:32    311s]   Reducing insertion delay 2 done. (took cpu=0:00:01.4 real=0:00:01.4)
[01/18 22:46:32    311s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.5 real=0:00:01.5)
[01/18 22:46:32    311s]   CCOpt::Phase::Construction done. (took cpu=0:00:05.6 real=0:00:05.6)
[01/18 22:46:32    311s]   CCOpt::Phase::Implementation...
[01/18 22:46:32    311s]   Stage::Reducing Power...
[01/18 22:46:32    311s]   Improving clock tree routing...
[01/18 22:46:32    311s]     Clock DAG hash before 'Improving clock tree routing': 2656252861342784372 6156412623358652706
[01/18 22:46:32    311s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[01/18 22:46:32    311s]       delay calculator: calls=6474, total_wall_time=0.224s, mean_wall_time=0.035ms
[01/18 22:46:32    311s]       legalizer: calls=682, total_wall_time=0.018s, mean_wall_time=0.026ms
[01/18 22:46:32    311s]       steiner router: calls=5608, total_wall_time=0.393s, mean_wall_time=0.070ms
[01/18 22:46:32    311s]     Iteration 1...
[01/18 22:46:32    311s]     Iteration 1 done.
[01/18 22:46:32    311s]     Clock DAG stats after 'Improving clock tree routing':
[01/18 22:46:32    311s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:32    311s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:32    311s]       misc counts      : r=1, pp=0
[01/18 22:46:32    311s]       cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
[01/18 22:46:32    311s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:32    311s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:32    311s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:32    311s]       wire lengths     : top=0.000um, trunk=911.224um, leaf=6414.438um, total=7325.662um
[01/18 22:46:32    311s]       hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:32    311s]     Clock DAG net violations after 'Improving clock tree routing': none
[01/18 22:46:32    311s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[01/18 22:46:32    311s]       Trunk : target=0.200ns count=4 avg=0.158ns sd=0.011ns min=0.149ns max=0.172ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:32    311s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:32    311s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[01/18 22:46:32    311s]        Bufs: CLKBUFX4: 39 
[01/18 22:46:32    311s]     Clock DAG hash after 'Improving clock tree routing': 2656252861342784372 6156412623358652706
[01/18 22:46:32    311s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[01/18 22:46:32    311s]       delay calculator: calls=6520, total_wall_time=0.227s, mean_wall_time=0.035ms
[01/18 22:46:32    311s]       legalizer: calls=689, total_wall_time=0.018s, mean_wall_time=0.026ms
[01/18 22:46:32    311s]       steiner router: calls=5620, total_wall_time=0.397s, mean_wall_time=0.071ms
[01/18 22:46:32    311s]     Primary reporting skew groups after 'Improving clock tree routing':
[01/18 22:46:32    311s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.422], skew [0.030 vs 0.200]
[01/18 22:46:32    311s]           min path sink: cpuregs_reg[16][16]/CK
[01/18 22:46:32    311s]           max path sink: mem_instr_reg/CK
[01/18 22:46:32    311s]     Skew group summary after 'Improving clock tree routing':
[01/18 22:46:32    311s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.422], skew [0.030 vs 0.200]
[01/18 22:46:32    311s]     Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:32    311s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:32    311s]   Reducing clock tree power 1...
[01/18 22:46:32    311s]     Clock DAG hash before 'Reducing clock tree power 1': 2656252861342784372 6156412623358652706
[01/18 22:46:32    311s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[01/18 22:46:32    311s]       delay calculator: calls=6520, total_wall_time=0.227s, mean_wall_time=0.035ms
[01/18 22:46:32    311s]       legalizer: calls=689, total_wall_time=0.018s, mean_wall_time=0.026ms
[01/18 22:46:32    311s]       steiner router: calls=5620, total_wall_time=0.397s, mean_wall_time=0.071ms
[01/18 22:46:32    311s]     Resizing gates: 
[01/18 22:46:32    311s]     Legalizer releasing space for clock trees
[01/18 22:46:32    311s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/18 22:46:33    311s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:33    311s]     100% 
[01/18 22:46:33    311s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[01/18 22:46:33    311s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:33    311s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:33    311s]       misc counts      : r=1, pp=0
[01/18 22:46:33    311s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:33    311s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:33    311s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:33    311s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:33    311s]       wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:33    311s]       hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:33    311s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[01/18 22:46:33    311s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[01/18 22:46:33    311s]       Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:33    311s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:33    311s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[01/18 22:46:33    311s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:33    311s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 838028110210592622 12439948996192187504
[01/18 22:46:33    311s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[01/18 22:46:33    311s]       delay calculator: calls=6702, total_wall_time=0.243s, mean_wall_time=0.036ms
[01/18 22:46:33    311s]       legalizer: calls=769, total_wall_time=0.019s, mean_wall_time=0.025ms
[01/18 22:46:33    311s]       steiner router: calls=5624, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    311s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[01/18 22:46:33    311s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
[01/18 22:46:33    311s]           min path sink: mem_16bit_buffer_reg[7]/CK
[01/18 22:46:33    311s]           max path sink: cpuregs_reg[30][15]/CK
[01/18 22:46:33    311s]     Skew group summary after reducing clock tree power 1 iteration 1:
[01/18 22:46:33    311s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
[01/18 22:46:33    311s]     Resizing gates: 
[01/18 22:46:33    311s]     Legalizer releasing space for clock trees
[01/18 22:46:33    311s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/18 22:46:33    311s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:33    311s]     100% 
[01/18 22:46:33    311s]     Clock DAG stats after 'Reducing clock tree power 1':
[01/18 22:46:33    311s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:33    311s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:33    311s]       misc counts      : r=1, pp=0
[01/18 22:46:33    311s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:33    311s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:33    311s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:33    311s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:33    311s]       wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:33    311s]       hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:33    311s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[01/18 22:46:33    311s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[01/18 22:46:33    311s]       Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:33    311s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:33    311s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[01/18 22:46:33    311s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:33    311s]     Clock DAG hash after 'Reducing clock tree power 1': 838028110210592622 12439948996192187504
[01/18 22:46:33    311s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[01/18 22:46:33    311s]       delay calculator: calls=6856, total_wall_time=0.255s, mean_wall_time=0.037ms
[01/18 22:46:33    311s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    311s]       steiner router: calls=5624, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    311s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[01/18 22:46:33    311s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
[01/18 22:46:33    311s]           min path sink: mem_16bit_buffer_reg[7]/CK
[01/18 22:46:33    311s]           max path sink: cpuregs_reg[30][15]/CK
[01/18 22:46:33    311s]     Skew group summary after 'Reducing clock tree power 1':
[01/18 22:46:33    311s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
[01/18 22:46:33    311s]     Legalizer API calls during this step: 158 succeeded with high effort: 158 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:33    311s]   Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/18 22:46:33    311s]   Reducing clock tree power 2...
[01/18 22:46:33    311s]     Clock DAG hash before 'Reducing clock tree power 2': 838028110210592622 12439948996192187504
[01/18 22:46:33    311s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[01/18 22:46:33    311s]       delay calculator: calls=6856, total_wall_time=0.255s, mean_wall_time=0.037ms
[01/18 22:46:33    311s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    311s]       steiner router: calls=5624, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    311s]     Path optimization required 0 stage delay updates 
[01/18 22:46:33    311s]     Clock DAG stats after 'Reducing clock tree power 2':
[01/18 22:46:33    311s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:33    311s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:33    311s]       misc counts      : r=1, pp=0
[01/18 22:46:33    311s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:33    311s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:33    311s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:33    311s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:33    311s]       wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:33    311s]       hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:33    311s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[01/18 22:46:33    311s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[01/18 22:46:33    311s]       Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:33    311s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:33    311s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[01/18 22:46:33    311s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:33    311s]     Clock DAG hash after 'Reducing clock tree power 2': 838028110210592622 12439948996192187504
[01/18 22:46:33    311s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[01/18 22:46:33    311s]       delay calculator: calls=6856, total_wall_time=0.255s, mean_wall_time=0.037ms
[01/18 22:46:33    311s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    311s]       steiner router: calls=5624, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[01/18 22:46:33    312s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433, avg=0.423, sd=0.007], skew [0.024 vs 0.200], 100% {0.409, 0.433} (wid=0.005 ws=0.004) (gid=0.430 gs=0.023)
[01/18 22:46:33    312s]           min path sink: mem_16bit_buffer_reg[7]/CK
[01/18 22:46:33    312s]           max path sink: cpuregs_reg[30][15]/CK
[01/18 22:46:33    312s]     Skew group summary after 'Reducing clock tree power 2':
[01/18 22:46:33    312s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433, avg=0.423, sd=0.007], skew [0.024 vs 0.200], 100% {0.409, 0.433} (wid=0.005 ws=0.004) (gid=0.430 gs=0.023)
[01/18 22:46:33    312s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:33    312s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:33    312s]   Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/18 22:46:33    312s]   Stage::Balancing...
[01/18 22:46:33    312s]   Approximately balancing fragments step...
[01/18 22:46:33    312s]     Clock DAG hash before 'Approximately balancing fragments step': 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[01/18 22:46:33    312s]       delay calculator: calls=6856, total_wall_time=0.255s, mean_wall_time=0.037ms
[01/18 22:46:33    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]       steiner router: calls=5624, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]     Resolve constraints - Approximately balancing fragments...
[01/18 22:46:33    312s]     Resolving skew group constraints...
[01/18 22:46:33    312s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/18 22:46:33    312s]     Resolving skew group constraints done.
[01/18 22:46:33    312s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:33    312s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[01/18 22:46:33    312s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[01/18 22:46:33    312s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:33    312s]     Approximately balancing fragments...
[01/18 22:46:33    312s]       Moving gates to improve sub-tree skew...
[01/18 22:46:33    312s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[01/18 22:46:33    312s]           delay calculator: calls=6872, total_wall_time=0.256s, mean_wall_time=0.037ms
[01/18 22:46:33    312s]           legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]           steiner router: calls=5640, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]         Tried: 41 Succeeded: 0
[01/18 22:46:33    312s]         Topology Tried: 0 Succeeded: 0
[01/18 22:46:33    312s]         0 Succeeded with SS ratio
[01/18 22:46:33    312s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[01/18 22:46:33    312s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[01/18 22:46:33    312s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[01/18 22:46:33    312s]           cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:33    312s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:33    312s]           misc counts      : r=1, pp=0
[01/18 22:46:33    312s]           cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:33    312s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:33    312s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:33    312s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:33    312s]           wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:33    312s]           hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:33    312s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[01/18 22:46:33    312s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[01/18 22:46:33    312s]           Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:33    312s]           Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:33    312s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[01/18 22:46:33    312s]            Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:33    312s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[01/18 22:46:33    312s]           delay calculator: calls=6872, total_wall_time=0.256s, mean_wall_time=0.037ms
[01/18 22:46:33    312s]           legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]           steiner router: calls=5640, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:33    312s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:33    312s]       Approximately balancing fragments bottom up...
[01/18 22:46:33    312s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[01/18 22:46:33    312s]           delay calculator: calls=6872, total_wall_time=0.256s, mean_wall_time=0.037ms
[01/18 22:46:33    312s]           legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]           steiner router: calls=5640, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[01/18 22:46:33    312s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[01/18 22:46:33    312s]           cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:33    312s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:33    312s]           misc counts      : r=1, pp=0
[01/18 22:46:33    312s]           cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:33    312s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:33    312s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:33    312s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:33    312s]           wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:33    312s]           hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:33    312s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[01/18 22:46:33    312s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[01/18 22:46:33    312s]           Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:33    312s]           Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:33    312s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[01/18 22:46:33    312s]            Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:33    312s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[01/18 22:46:33    312s]           delay calculator: calls=7026, total_wall_time=0.269s, mean_wall_time=0.038ms
[01/18 22:46:33    312s]           legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]           steiner router: calls=5640, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:33    312s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/18 22:46:33    312s]       Approximately balancing fragments, wire and cell delays...
[01/18 22:46:33    312s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[01/18 22:46:33    312s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/18 22:46:33    312s]           cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:33    312s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:33    312s]           misc counts      : r=1, pp=0
[01/18 22:46:33    312s]           cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:33    312s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:33    312s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:33    312s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:33    312s]           wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:33    312s]           hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:33    312s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[01/18 22:46:33    312s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/18 22:46:33    312s]           Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:33    312s]           Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:33    312s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[01/18 22:46:33    312s]            Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:33    312s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/18 22:46:33    312s]           delay calculator: calls=7028, total_wall_time=0.269s, mean_wall_time=0.038ms
[01/18 22:46:33    312s]           legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]           steiner router: calls=5642, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[01/18 22:46:33    312s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:33    312s]     Approximately balancing fragments done.
[01/18 22:46:33    312s]     Clock DAG stats after 'Approximately balancing fragments step':
[01/18 22:46:33    312s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:33    312s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:33    312s]       misc counts      : r=1, pp=0
[01/18 22:46:33    312s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:33    312s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:33    312s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:33    312s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:33    312s]       wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:33    312s]       hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:33    312s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[01/18 22:46:33    312s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[01/18 22:46:33    312s]       Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:33    312s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:33    312s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[01/18 22:46:33    312s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:33    312s]     Clock DAG hash after 'Approximately balancing fragments step': 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[01/18 22:46:33    312s]       delay calculator: calls=7028, total_wall_time=0.269s, mean_wall_time=0.038ms
[01/18 22:46:33    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]       steiner router: calls=5642, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:33    312s]   Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/18 22:46:33    312s]   Clock DAG stats after Approximately balancing fragments:
[01/18 22:46:33    312s]     cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:33    312s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:33    312s]     misc counts      : r=1, pp=0
[01/18 22:46:33    312s]     cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:33    312s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:33    312s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:33    312s]     wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:33    312s]     wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:33    312s]     hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:33    312s]   Clock DAG net violations after Approximately balancing fragments: none
[01/18 22:46:33    312s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[01/18 22:46:33    312s]     Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:33    312s]     Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:33    312s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[01/18 22:46:33    312s]      Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:33    312s]   Clock DAG hash after Approximately balancing fragments: 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[01/18 22:46:33    312s]     delay calculator: calls=7028, total_wall_time=0.269s, mean_wall_time=0.038ms
[01/18 22:46:33    312s]     legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]     steiner router: calls=5642, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]   Primary reporting skew groups after Approximately balancing fragments:
[01/18 22:46:33    312s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
[01/18 22:46:33    312s]         min path sink: mem_16bit_buffer_reg[7]/CK
[01/18 22:46:33    312s]         max path sink: cpuregs_reg[30][15]/CK
[01/18 22:46:33    312s]   Skew group summary after Approximately balancing fragments:
[01/18 22:46:33    312s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
[01/18 22:46:33    312s]   Improving fragments clock skew...
[01/18 22:46:33    312s]     Clock DAG hash before 'Improving fragments clock skew': 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[01/18 22:46:33    312s]       delay calculator: calls=7028, total_wall_time=0.269s, mean_wall_time=0.038ms
[01/18 22:46:33    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]       steiner router: calls=5642, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]     Clock DAG stats after 'Improving fragments clock skew':
[01/18 22:46:33    312s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:33    312s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:33    312s]       misc counts      : r=1, pp=0
[01/18 22:46:33    312s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:33    312s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:33    312s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:33    312s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:33    312s]       wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:33    312s]       hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:33    312s]     Clock DAG net violations after 'Improving fragments clock skew': none
[01/18 22:46:33    312s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[01/18 22:46:33    312s]       Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:33    312s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:33    312s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[01/18 22:46:33    312s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:33    312s]     Clock DAG hash after 'Improving fragments clock skew': 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[01/18 22:46:33    312s]       delay calculator: calls=7028, total_wall_time=0.269s, mean_wall_time=0.038ms
[01/18 22:46:33    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]       steiner router: calls=5642, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]     Primary reporting skew groups after 'Improving fragments clock skew':
[01/18 22:46:33    312s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
[01/18 22:46:33    312s]           min path sink: mem_16bit_buffer_reg[7]/CK
[01/18 22:46:33    312s]           max path sink: cpuregs_reg[30][15]/CK
[01/18 22:46:33    312s]     Skew group summary after 'Improving fragments clock skew':
[01/18 22:46:33    312s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
[01/18 22:46:33    312s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:33    312s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:33    312s]   Approximately balancing step...
[01/18 22:46:33    312s]     Clock DAG hash before 'Approximately balancing step': 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[01/18 22:46:33    312s]       delay calculator: calls=7028, total_wall_time=0.269s, mean_wall_time=0.038ms
[01/18 22:46:33    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]       steiner router: calls=5642, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]     Resolve constraints - Approximately balancing...
[01/18 22:46:33    312s]     Resolving skew group constraints...
[01/18 22:46:33    312s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/18 22:46:33    312s]     Resolving skew group constraints done.
[01/18 22:46:33    312s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:33    312s]     Approximately balancing...
[01/18 22:46:33    312s]       Approximately balancing, wire and cell delays...
[01/18 22:46:33    312s]       Approximately balancing, wire and cell delays, iteration 1...
[01/18 22:46:33    312s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[01/18 22:46:33    312s]           cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:33    312s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:33    312s]           misc counts      : r=1, pp=0
[01/18 22:46:33    312s]           cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:33    312s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:33    312s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:33    312s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:33    312s]           wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:33    312s]           hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:33    312s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[01/18 22:46:33    312s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[01/18 22:46:33    312s]           Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:33    312s]           Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:33    312s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[01/18 22:46:33    312s]            Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:33    312s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[01/18 22:46:33    312s]           delay calculator: calls=7028, total_wall_time=0.269s, mean_wall_time=0.038ms
[01/18 22:46:33    312s]           legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]           steiner router: calls=5642, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]       Approximately balancing, wire and cell delays, iteration 1 done.
[01/18 22:46:33    312s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:33    312s]     Approximately balancing done.
[01/18 22:46:33    312s]     Clock DAG stats after 'Approximately balancing step':
[01/18 22:46:33    312s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:33    312s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:33    312s]       misc counts      : r=1, pp=0
[01/18 22:46:33    312s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:33    312s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:33    312s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:33    312s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:33    312s]       wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:33    312s]       hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:33    312s]     Clock DAG net violations after 'Approximately balancing step': none
[01/18 22:46:33    312s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[01/18 22:46:33    312s]       Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:33    312s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:33    312s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[01/18 22:46:33    312s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:33    312s]     Clock DAG hash after 'Approximately balancing step': 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[01/18 22:46:33    312s]       delay calculator: calls=7028, total_wall_time=0.269s, mean_wall_time=0.038ms
[01/18 22:46:33    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]       steiner router: calls=5642, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]     Primary reporting skew groups after 'Approximately balancing step':
[01/18 22:46:33    312s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
[01/18 22:46:33    312s]           min path sink: mem_16bit_buffer_reg[7]/CK
[01/18 22:46:33    312s]           max path sink: cpuregs_reg[30][15]/CK
[01/18 22:46:33    312s]     Skew group summary after 'Approximately balancing step':
[01/18 22:46:33    312s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
[01/18 22:46:33    312s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:33    312s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:33    312s]   Fixing clock tree overload...
[01/18 22:46:33    312s]     Clock DAG hash before 'Fixing clock tree overload': 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[01/18 22:46:33    312s]       delay calculator: calls=7028, total_wall_time=0.269s, mean_wall_time=0.038ms
[01/18 22:46:33    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]       steiner router: calls=5642, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/18 22:46:33    312s]     Clock DAG stats after 'Fixing clock tree overload':
[01/18 22:46:33    312s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:33    312s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:33    312s]       misc counts      : r=1, pp=0
[01/18 22:46:33    312s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:33    312s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:33    312s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:33    312s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:33    312s]       wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:33    312s]       hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:33    312s]     Clock DAG net violations after 'Fixing clock tree overload': none
[01/18 22:46:33    312s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[01/18 22:46:33    312s]       Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:33    312s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:33    312s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[01/18 22:46:33    312s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:33    312s]     Clock DAG hash after 'Fixing clock tree overload': 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[01/18 22:46:33    312s]       delay calculator: calls=7028, total_wall_time=0.269s, mean_wall_time=0.038ms
[01/18 22:46:33    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]       steiner router: calls=5642, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]     Primary reporting skew groups after 'Fixing clock tree overload':
[01/18 22:46:33    312s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
[01/18 22:46:33    312s]           min path sink: mem_16bit_buffer_reg[7]/CK
[01/18 22:46:33    312s]           max path sink: cpuregs_reg[30][15]/CK
[01/18 22:46:33    312s]     Skew group summary after 'Fixing clock tree overload':
[01/18 22:46:33    312s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
[01/18 22:46:33    312s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:33    312s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:33    312s]   Approximately balancing paths...
[01/18 22:46:33    312s]     Clock DAG hash before 'Approximately balancing paths': 838028110210592622 12439948996192187504
[01/18 22:46:33    312s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[01/18 22:46:33    312s]       delay calculator: calls=7028, total_wall_time=0.269s, mean_wall_time=0.038ms
[01/18 22:46:33    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:33    312s]       steiner router: calls=5642, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:33    312s]     Added 0 buffers.
[01/18 22:46:33    312s]     Clock DAG stats after 'Approximately balancing paths':
[01/18 22:46:33    312s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:33    312s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:33    312s]       misc counts      : r=1, pp=0
[01/18 22:46:33    312s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:33    312s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:33    312s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:33    312s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:33    312s]       wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:33    312s]       hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:33    312s]     Clock DAG net violations after 'Approximately balancing paths': none
[01/18 22:46:33    312s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[01/18 22:46:33    312s]       Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:33    312s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:33    312s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[01/18 22:46:33    312s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:34    312s]     Clock DAG hash after 'Approximately balancing paths': 838028110210592622 12439948996192187504
[01/18 22:46:34    312s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[01/18 22:46:34    312s]       delay calculator: calls=7028, total_wall_time=0.269s, mean_wall_time=0.038ms
[01/18 22:46:34    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:34    312s]       steiner router: calls=5642, total_wall_time=0.399s, mean_wall_time=0.071ms
[01/18 22:46:34    312s]     Primary reporting skew groups after 'Approximately balancing paths':
[01/18 22:46:34    312s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433, avg=0.423, sd=0.007], skew [0.024 vs 0.200], 100% {0.409, 0.433} (wid=0.005 ws=0.004) (gid=0.430 gs=0.023)
[01/18 22:46:34    312s]           min path sink: mem_16bit_buffer_reg[7]/CK
[01/18 22:46:34    312s]           max path sink: cpuregs_reg[30][15]/CK
[01/18 22:46:34    312s]     Skew group summary after 'Approximately balancing paths':
[01/18 22:46:34    312s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433, avg=0.423, sd=0.007], skew [0.024 vs 0.200], 100% {0.409, 0.433} (wid=0.005 ws=0.004) (gid=0.430 gs=0.023)
[01/18 22:46:34    312s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:34    312s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:34    312s]   Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/18 22:46:34    312s]   Stage::Polishing...
[01/18 22:46:34    312s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/18 22:46:34    312s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:34    312s]   Clock DAG stats before polishing:
[01/18 22:46:34    312s]     cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:34    312s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:34    312s]     misc counts      : r=1, pp=0
[01/18 22:46:34    312s]     cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:34    312s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:34    312s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:34    312s]     wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:34    312s]     wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:34    312s]     hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:34    312s]   Clock DAG net violations before polishing: none
[01/18 22:46:34    312s]   Clock DAG primary half-corner transition distribution before polishing:
[01/18 22:46:34    312s]     Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:34    312s]     Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:34    312s]   Clock DAG library cell distribution before polishing {count}:
[01/18 22:46:34    312s]      Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:34    312s]   Clock DAG hash before polishing: 838028110210592622 12439948996192187504
[01/18 22:46:34    312s]   CTS services accumulated run-time stats before polishing:
[01/18 22:46:34    312s]     delay calculator: calls=7068, total_wall_time=0.272s, mean_wall_time=0.039ms
[01/18 22:46:34    312s]     legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:34    312s]     steiner router: calls=5682, total_wall_time=0.424s, mean_wall_time=0.075ms
[01/18 22:46:34    312s]   Primary reporting skew groups before polishing:
[01/18 22:46:34    312s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.411, max=0.434], skew [0.023 vs 0.200]
[01/18 22:46:34    312s]         min path sink: mem_16bit_buffer_reg[7]/CK
[01/18 22:46:34    312s]         max path sink: cpuregs_reg[22][24]/CK
[01/18 22:46:34    312s]   Skew group summary before polishing:
[01/18 22:46:34    312s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.411, max=0.434], skew [0.023 vs 0.200]
[01/18 22:46:34    312s]   Merging balancing drivers for power...
[01/18 22:46:34    312s]     Clock DAG hash before 'Merging balancing drivers for power': 838028110210592622 12439948996192187504
[01/18 22:46:34    312s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[01/18 22:46:34    312s]       delay calculator: calls=7068, total_wall_time=0.272s, mean_wall_time=0.039ms
[01/18 22:46:34    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:34    312s]       steiner router: calls=5682, total_wall_time=0.424s, mean_wall_time=0.075ms
[01/18 22:46:34    312s]     Tried: 41 Succeeded: 0
[01/18 22:46:34    312s]     Clock DAG stats after 'Merging balancing drivers for power':
[01/18 22:46:34    312s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:34    312s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:34    312s]       misc counts      : r=1, pp=0
[01/18 22:46:34    312s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:34    312s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:34    312s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:34    312s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:34    312s]       wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:34    312s]       hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:34    312s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[01/18 22:46:34    312s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[01/18 22:46:34    312s]       Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:34    312s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:34    312s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[01/18 22:46:34    312s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:34    312s]     Clock DAG hash after 'Merging balancing drivers for power': 838028110210592622 12439948996192187504
[01/18 22:46:34    312s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[01/18 22:46:34    312s]       delay calculator: calls=7068, total_wall_time=0.272s, mean_wall_time=0.039ms
[01/18 22:46:34    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:34    312s]       steiner router: calls=5682, total_wall_time=0.424s, mean_wall_time=0.075ms
[01/18 22:46:34    312s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[01/18 22:46:34    312s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.411, max=0.434], skew [0.023 vs 0.200]
[01/18 22:46:34    312s]           min path sink: mem_16bit_buffer_reg[7]/CK
[01/18 22:46:34    312s]           max path sink: cpuregs_reg[22][24]/CK
[01/18 22:46:34    312s]     Skew group summary after 'Merging balancing drivers for power':
[01/18 22:46:34    312s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.411, max=0.434], skew [0.023 vs 0.200]
[01/18 22:46:34    312s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:34    312s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:34    312s]   Improving clock skew...
[01/18 22:46:34    312s]     Clock DAG hash before 'Improving clock skew': 838028110210592622 12439948996192187504
[01/18 22:46:34    312s]     CTS services accumulated run-time stats before 'Improving clock skew':
[01/18 22:46:34    312s]       delay calculator: calls=7068, total_wall_time=0.272s, mean_wall_time=0.039ms
[01/18 22:46:34    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:34    312s]       steiner router: calls=5682, total_wall_time=0.424s, mean_wall_time=0.075ms
[01/18 22:46:34    312s]     Clock DAG stats after 'Improving clock skew':
[01/18 22:46:34    312s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:34    312s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:34    312s]       misc counts      : r=1, pp=0
[01/18 22:46:34    312s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:34    312s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:34    312s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:34    312s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
[01/18 22:46:34    312s]       wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
[01/18 22:46:34    312s]       hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
[01/18 22:46:34    312s]     Clock DAG net violations after 'Improving clock skew': none
[01/18 22:46:34    312s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[01/18 22:46:34    312s]       Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:34    312s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:34    312s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[01/18 22:46:34    312s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:34    312s]     Clock DAG hash after 'Improving clock skew': 838028110210592622 12439948996192187504
[01/18 22:46:34    312s]     CTS services accumulated run-time stats after 'Improving clock skew':
[01/18 22:46:34    312s]       delay calculator: calls=7068, total_wall_time=0.272s, mean_wall_time=0.039ms
[01/18 22:46:34    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:34    312s]       steiner router: calls=5682, total_wall_time=0.424s, mean_wall_time=0.075ms
[01/18 22:46:34    312s]     Primary reporting skew groups after 'Improving clock skew':
[01/18 22:46:34    312s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.411, max=0.434, avg=0.424, sd=0.007], skew [0.023 vs 0.200], 100% {0.411, 0.434} (wid=0.005 ws=0.003) (gid=0.431 gs=0.022)
[01/18 22:46:34    312s]           min path sink: mem_16bit_buffer_reg[7]/CK
[01/18 22:46:34    312s]           max path sink: cpuregs_reg[22][24]/CK
[01/18 22:46:34    312s]     Skew group summary after 'Improving clock skew':
[01/18 22:46:34    312s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.411, max=0.434, avg=0.424, sd=0.007], skew [0.023 vs 0.200], 100% {0.411, 0.434} (wid=0.005 ws=0.003) (gid=0.431 gs=0.022)
[01/18 22:46:34    312s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:34    312s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:34    312s]   Moving gates to reduce wire capacitance...
[01/18 22:46:34    312s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 838028110210592622 12439948996192187504
[01/18 22:46:34    312s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[01/18 22:46:34    312s]       delay calculator: calls=7068, total_wall_time=0.272s, mean_wall_time=0.039ms
[01/18 22:46:34    312s]       legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:34    312s]       steiner router: calls=5682, total_wall_time=0.424s, mean_wall_time=0.075ms
[01/18 22:46:34    312s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[01/18 22:46:34    312s]     Iteration 1...
[01/18 22:46:34    312s]       Artificially removing short and long paths...
[01/18 22:46:34    312s]         Clock DAG hash before 'Artificially removing short and long paths': 838028110210592622 12439948996192187504
[01/18 22:46:34    312s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/18 22:46:34    312s]           delay calculator: calls=7068, total_wall_time=0.272s, mean_wall_time=0.039ms
[01/18 22:46:34    312s]           legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:34    312s]           steiner router: calls=5682, total_wall_time=0.424s, mean_wall_time=0.075ms
[01/18 22:46:34    312s]         For skew_group clk/default_emulate_constraint_mode target band (0.411, 0.434)
[01/18 22:46:34    312s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:34    312s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:34    312s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[01/18 22:46:34    313s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 838028110210592622 12439948996192187504
[01/18 22:46:34    313s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[01/18 22:46:34    313s]           delay calculator: calls=7068, total_wall_time=0.272s, mean_wall_time=0.039ms
[01/18 22:46:34    313s]           legalizer: calls=847, total_wall_time=0.020s, mean_wall_time=0.023ms
[01/18 22:46:34    313s]           steiner router: calls=5682, total_wall_time=0.424s, mean_wall_time=0.075ms
[01/18 22:46:34    313s]         Legalizer releasing space for clock trees
[01/18 22:46:34    313s]         Legalizing clock trees...
[01/18 22:46:34    313s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:34    313s]         Legalizer API calls during this step: 269 succeeded with high effort: 269 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:34    313s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/18 22:46:34    313s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[01/18 22:46:34    313s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 1261125306910539337 11668334840420823655
[01/18 22:46:34    313s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[01/18 22:46:34    313s]           delay calculator: calls=7309, total_wall_time=0.289s, mean_wall_time=0.039ms
[01/18 22:46:34    313s]           legalizer: calls=1116, total_wall_time=0.024s, mean_wall_time=0.021ms
[01/18 22:46:34    313s]           steiner router: calls=5822, total_wall_time=0.489s, mean_wall_time=0.084ms
[01/18 22:46:34    313s]         Moving gates: 
[01/18 22:46:34    313s]         Legalizer releasing space for clock trees
[01/18 22:46:34    313s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/18 22:46:37    316s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:37    316s]         100% 
[01/18 22:46:37    316s]         Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:37    316s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:03.1 real=0:00:03.1)
[01/18 22:46:37    316s]     Iteration 1 done.
[01/18 22:46:37    316s]     Iteration 2...
[01/18 22:46:37    316s]       Artificially removing short and long paths...
[01/18 22:46:37    316s]         Clock DAG hash before 'Artificially removing short and long paths': 9597303007703985118 3425822654323319640
[01/18 22:46:37    316s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/18 22:46:37    316s]           delay calculator: calls=8833, total_wall_time=0.397s, mean_wall_time=0.045ms
[01/18 22:46:37    316s]           legalizer: calls=1662, total_wall_time=0.039s, mean_wall_time=0.024ms
[01/18 22:46:37    316s]           steiner router: calls=6646, total_wall_time=0.873s, mean_wall_time=0.131ms
[01/18 22:46:37    316s]         For skew_group clk/default_emulate_constraint_mode target band (0.388, 0.414)
[01/18 22:46:37    316s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:37    316s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:37    316s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[01/18 22:46:37    316s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 9597303007703985118 3425822654323319640
[01/18 22:46:37    316s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[01/18 22:46:37    316s]           delay calculator: calls=8856, total_wall_time=0.399s, mean_wall_time=0.045ms
[01/18 22:46:37    316s]           legalizer: calls=1662, total_wall_time=0.039s, mean_wall_time=0.024ms
[01/18 22:46:37    316s]           steiner router: calls=6654, total_wall_time=0.877s, mean_wall_time=0.132ms
[01/18 22:46:37    316s]         Legalizer releasing space for clock trees
[01/18 22:46:38    317s]         Legalizing clock trees...
[01/18 22:46:38    317s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:38    317s]         Legalizer API calls during this step: 225 succeeded with high effort: 225 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:38    317s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/18 22:46:38    317s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[01/18 22:46:38    317s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 16510124830723782557 6140598987963235371
[01/18 22:46:38    317s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[01/18 22:46:38    317s]           delay calculator: calls=9136, total_wall_time=0.417s, mean_wall_time=0.046ms
[01/18 22:46:38    317s]           legalizer: calls=1887, total_wall_time=0.044s, mean_wall_time=0.023ms
[01/18 22:46:38    317s]           steiner router: calls=6900, total_wall_time=0.987s, mean_wall_time=0.143ms
[01/18 22:46:38    317s]         Moving gates: 
[01/18 22:46:38    317s]         Legalizer releasing space for clock trees
[01/18 22:46:38    317s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/18 22:46:40    319s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:40    319s]         100% 
[01/18 22:46:40    319s]         Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:40    319s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.2 real=0:00:02.2)
[01/18 22:46:40    319s]     Iteration 2 done.
[01/18 22:46:40    319s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[01/18 22:46:40    319s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[01/18 22:46:40    319s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:40    319s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:40    319s]       misc counts      : r=1, pp=0
[01/18 22:46:40    319s]       cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
[01/18 22:46:40    319s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:40    319s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:40    319s]       wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.539pF, total=0.588pF
[01/18 22:46:40    319s]       wire lengths     : top=0.000um, trunk=724.444um, leaf=6415.281um, total=7139.725um
[01/18 22:46:40    319s]       hp wire lengths  : top=0.000um, trunk=435.340um, leaf=2310.680um, total=2746.020um
[01/18 22:46:40    319s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[01/18 22:46:40    319s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[01/18 22:46:40    319s]       Trunk : target=0.200ns count=4 avg=0.151ns sd=0.011ns min=0.137ns max=0.161ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:40    319s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.163ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 7 <= 0.190ns, 11 <= 0.200ns}
[01/18 22:46:40    319s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[01/18 22:46:40    319s]        Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
[01/18 22:46:40    319s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 13183110925739206622 1667329294503917328
[01/18 22:46:40    319s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[01/18 22:46:40    319s]       delay calculator: calls=10140, total_wall_time=0.485s, mean_wall_time=0.048ms
[01/18 22:46:40    319s]       legalizer: calls=2433, total_wall_time=0.057s, mean_wall_time=0.023ms
[01/18 22:46:40    319s]       steiner router: calls=7749, total_wall_time=1.361s, mean_wall_time=0.176ms
[01/18 22:46:40    319s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[01/18 22:46:40    319s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.377, max=0.399, avg=0.390, sd=0.006], skew [0.022 vs 0.200], 100% {0.377, 0.399} (wid=0.005 ws=0.003) (gid=0.395 gs=0.020)
[01/18 22:46:40    319s]           min path sink: mem_16bit_buffer_reg[7]/CK
[01/18 22:46:40    319s]           max path sink: genblk1.pcpi_mul_rs1_reg[0]/CK
[01/18 22:46:40    319s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[01/18 22:46:40    319s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.377, max=0.399, avg=0.390, sd=0.006], skew [0.022 vs 0.200], 100% {0.377, 0.399} (wid=0.005 ws=0.003) (gid=0.395 gs=0.020)
[01/18 22:46:40    319s]     Legalizer API calls during this step: 1586 succeeded with high effort: 1586 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:40    319s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:06.6 real=0:00:06.6)
[01/18 22:46:40    319s]   Reducing clock tree power 3...
[01/18 22:46:40    319s]     Clock DAG hash before 'Reducing clock tree power 3': 13183110925739206622 1667329294503917328
[01/18 22:46:40    319s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[01/18 22:46:40    319s]       delay calculator: calls=10140, total_wall_time=0.485s, mean_wall_time=0.048ms
[01/18 22:46:40    319s]       legalizer: calls=2433, total_wall_time=0.057s, mean_wall_time=0.023ms
[01/18 22:46:40    319s]       steiner router: calls=7749, total_wall_time=1.361s, mean_wall_time=0.176ms
[01/18 22:46:40    319s]     Artificially removing short and long paths...
[01/18 22:46:40    319s]       Clock DAG hash before 'Artificially removing short and long paths': 13183110925739206622 1667329294503917328
[01/18 22:46:40    319s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/18 22:46:40    319s]         delay calculator: calls=10140, total_wall_time=0.485s, mean_wall_time=0.048ms
[01/18 22:46:40    319s]         legalizer: calls=2433, total_wall_time=0.057s, mean_wall_time=0.023ms
[01/18 22:46:40    319s]         steiner router: calls=7749, total_wall_time=1.361s, mean_wall_time=0.176ms
[01/18 22:46:40    319s]       For skew_group clk/default_emulate_constraint_mode target band (0.377, 0.399)
[01/18 22:46:40    319s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:40    319s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:40    319s]     Initial gate capacitance is (rise=0.428pF fall=0.378pF).
[01/18 22:46:40    319s]     Resizing gates: 
[01/18 22:46:40    319s]     Legalizer releasing space for clock trees
[01/18 22:46:40    319s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/18 22:46:41    319s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:41    319s]     100% 
[01/18 22:46:41    319s]     Stopping in iteration 1: unable to make further power recovery in this step.
[01/18 22:46:41    319s]     Iteration 1: gate capacitance is (rise=0.428pF fall=0.378pF).
[01/18 22:46:41    319s]     Clock DAG stats after 'Reducing clock tree power 3':
[01/18 22:46:41    319s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:41    319s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:41    319s]       misc counts      : r=1, pp=0
[01/18 22:46:41    319s]       cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:46:41    319s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:41    319s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:41    319s]       wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.539pF, total=0.588pF
[01/18 22:46:41    319s]       wire lengths     : top=0.000um, trunk=722.670um, leaf=6415.281um, total=7137.951um
[01/18 22:46:41    319s]       hp wire lengths  : top=0.000um, trunk=435.340um, leaf=2310.680um, total=2746.020um
[01/18 22:46:41    319s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[01/18 22:46:41    319s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[01/18 22:46:41    319s]       Trunk : target=0.200ns count=4 avg=0.159ns sd=0.018ns min=0.136ns max=0.181ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:41    319s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.163ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 7 <= 0.190ns, 11 <= 0.200ns}
[01/18 22:46:41    319s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[01/18 22:46:41    319s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:46:41    319s]     Clock DAG hash after 'Reducing clock tree power 3': 18258662900163687470 12240408941518456128
[01/18 22:46:41    319s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[01/18 22:46:41    319s]       delay calculator: calls=10312, total_wall_time=0.498s, mean_wall_time=0.048ms
[01/18 22:46:41    319s]       legalizer: calls=2512, total_wall_time=0.058s, mean_wall_time=0.023ms
[01/18 22:46:41    319s]       steiner router: calls=7751, total_wall_time=1.361s, mean_wall_time=0.176ms
[01/18 22:46:41    319s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[01/18 22:46:41    319s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.384, max=0.413, avg=0.398, sd=0.008], skew [0.029 vs 0.200], 100% {0.384, 0.413} (wid=0.005 ws=0.003) (gid=0.409 gs=0.028)
[01/18 22:46:41    319s]           min path sink: cpuregs_reg[16][16]/CK
[01/18 22:46:41    319s]           max path sink: decoder_pseudo_trigger_reg/CK
[01/18 22:46:41    319s]     Skew group summary after 'Reducing clock tree power 3':
[01/18 22:46:41    319s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.384, max=0.413, avg=0.398, sd=0.008], skew [0.029 vs 0.200], 100% {0.384, 0.413} (wid=0.005 ws=0.003) (gid=0.409 gs=0.028)
[01/18 22:46:41    319s]     Legalizer API calls during this step: 79 succeeded with high effort: 79 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:41    319s]   Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/18 22:46:41    319s]   Improving insertion delay...
[01/18 22:46:41    319s]     Clock DAG hash before 'Improving insertion delay': 18258662900163687470 12240408941518456128
[01/18 22:46:41    319s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[01/18 22:46:41    319s]       delay calculator: calls=10312, total_wall_time=0.498s, mean_wall_time=0.048ms
[01/18 22:46:41    319s]       legalizer: calls=2512, total_wall_time=0.058s, mean_wall_time=0.023ms
[01/18 22:46:41    319s]       steiner router: calls=7751, total_wall_time=1.361s, mean_wall_time=0.176ms
[01/18 22:46:41    319s]     Clock DAG stats after 'Improving insertion delay':
[01/18 22:46:41    319s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:41    319s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:41    319s]       misc counts      : r=1, pp=0
[01/18 22:46:41    319s]       cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:46:41    319s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:41    319s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:41    319s]       wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.539pF, total=0.588pF
[01/18 22:46:41    319s]       wire lengths     : top=0.000um, trunk=722.670um, leaf=6415.281um, total=7137.951um
[01/18 22:46:41    319s]       hp wire lengths  : top=0.000um, trunk=435.340um, leaf=2310.680um, total=2746.020um
[01/18 22:46:41    319s]     Clock DAG net violations after 'Improving insertion delay': none
[01/18 22:46:41    319s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[01/18 22:46:41    319s]       Trunk : target=0.200ns count=4 avg=0.159ns sd=0.018ns min=0.136ns max=0.181ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:41    319s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.163ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 7 <= 0.190ns, 11 <= 0.200ns}
[01/18 22:46:41    319s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[01/18 22:46:41    319s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:46:41    319s]     Clock DAG hash after 'Improving insertion delay': 18258662900163687470 12240408941518456128
[01/18 22:46:41    319s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[01/18 22:46:41    319s]       delay calculator: calls=10312, total_wall_time=0.498s, mean_wall_time=0.048ms
[01/18 22:46:41    319s]       legalizer: calls=2512, total_wall_time=0.058s, mean_wall_time=0.023ms
[01/18 22:46:41    319s]       steiner router: calls=7751, total_wall_time=1.361s, mean_wall_time=0.176ms
[01/18 22:46:41    319s]     Primary reporting skew groups after 'Improving insertion delay':
[01/18 22:46:41    319s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.384, max=0.413, avg=0.398, sd=0.008], skew [0.029 vs 0.200], 100% {0.384, 0.413} (wid=0.005 ws=0.003) (gid=0.409 gs=0.028)
[01/18 22:46:41    319s]           min path sink: cpuregs_reg[16][16]/CK
[01/18 22:46:41    319s]           max path sink: decoder_pseudo_trigger_reg/CK
[01/18 22:46:41    319s]     Skew group summary after 'Improving insertion delay':
[01/18 22:46:41    319s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.384, max=0.413, avg=0.398, sd=0.008], skew [0.029 vs 0.200], 100% {0.384, 0.413} (wid=0.005 ws=0.003) (gid=0.409 gs=0.028)
[01/18 22:46:41    319s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:41    319s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:41    319s]   Wire Opt OverFix...
[01/18 22:46:41    319s]     Clock DAG hash before 'Wire Opt OverFix': 18258662900163687470 12240408941518456128
[01/18 22:46:41    319s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[01/18 22:46:41    319s]       delay calculator: calls=10312, total_wall_time=0.498s, mean_wall_time=0.048ms
[01/18 22:46:41    319s]       legalizer: calls=2512, total_wall_time=0.058s, mean_wall_time=0.023ms
[01/18 22:46:41    319s]       steiner router: calls=7751, total_wall_time=1.361s, mean_wall_time=0.176ms
[01/18 22:46:41    319s]     Wire Reduction extra effort...
[01/18 22:46:41    319s]       Clock DAG hash before 'Wire Reduction extra effort': 18258662900163687470 12240408941518456128
[01/18 22:46:41    319s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[01/18 22:46:41    319s]         delay calculator: calls=10312, total_wall_time=0.498s, mean_wall_time=0.048ms
[01/18 22:46:41    319s]         legalizer: calls=2512, total_wall_time=0.058s, mean_wall_time=0.023ms
[01/18 22:46:41    319s]         steiner router: calls=7751, total_wall_time=1.361s, mean_wall_time=0.176ms
[01/18 22:46:41    319s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[01/18 22:46:41    319s]       Artificially removing short and long paths...
[01/18 22:46:41    319s]         Clock DAG hash before 'Artificially removing short and long paths': 18258662900163687470 12240408941518456128
[01/18 22:46:41    319s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[01/18 22:46:41    319s]           delay calculator: calls=10312, total_wall_time=0.498s, mean_wall_time=0.048ms
[01/18 22:46:41    319s]           legalizer: calls=2512, total_wall_time=0.058s, mean_wall_time=0.023ms
[01/18 22:46:41    319s]           steiner router: calls=7751, total_wall_time=1.361s, mean_wall_time=0.176ms
[01/18 22:46:41    319s]         For skew_group clk/default_emulate_constraint_mode target band (0.384, 0.413)
[01/18 22:46:41    319s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:41    319s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:41    319s]       Global shorten wires A0...
[01/18 22:46:41    319s]         Clock DAG hash before 'Global shorten wires A0': 18258662900163687470 12240408941518456128
[01/18 22:46:41    319s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[01/18 22:46:41    319s]           delay calculator: calls=10312, total_wall_time=0.498s, mean_wall_time=0.048ms
[01/18 22:46:41    319s]           legalizer: calls=2512, total_wall_time=0.058s, mean_wall_time=0.023ms
[01/18 22:46:41    319s]           steiner router: calls=7751, total_wall_time=1.361s, mean_wall_time=0.176ms
[01/18 22:46:41    319s]         Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:41    319s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:41    319s]       Move For Wirelength - core...
[01/18 22:46:41    319s]         Clock DAG hash before 'Move For Wirelength - core': 12899030536510957351 7400166112686129713
[01/18 22:46:41    319s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/18 22:46:41    319s]           delay calculator: calls=10366, total_wall_time=0.502s, mean_wall_time=0.048ms
[01/18 22:46:41    319s]           legalizer: calls=2530, total_wall_time=0.058s, mean_wall_time=0.023ms
[01/18 22:46:41    319s]           steiner router: calls=7757, total_wall_time=1.363s, mean_wall_time=0.176ms
[01/18 22:46:41    320s]         Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=1, computed=38, moveTooSmall=52, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=122, accepted=8
[01/18 22:46:41    320s]         Max accepted move=13.060um, total accepted move=57.600um, average move=7.200um
[01/18 22:46:42    320s]         Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=1, computed=38, moveTooSmall=52, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=15, ignoredLeafDriver=0, worse=118, accepted=4
[01/18 22:46:42    320s]         Max accepted move=17.480um, total accepted move=39.980um, average move=9.995um
[01/18 22:46:42    321s]         Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=2, computed=37, moveTooSmall=48, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=124, accepted=2
[01/18 22:46:42    321s]         Max accepted move=3.620um, total accepted move=5.530um, average move=2.765um
[01/18 22:46:42    321s]         Legalizer API calls during this step: 456 succeeded with high effort: 456 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:42    321s]       Move For Wirelength - core done. (took cpu=0:00:01.3 real=0:00:01.3)
[01/18 22:46:42    321s]       Global shorten wires A1...
[01/18 22:46:42    321s]         Clock DAG hash before 'Global shorten wires A1': 102568938134473562 17370143281356928148
[01/18 22:46:42    321s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[01/18 22:46:42    321s]           delay calculator: calls=10809, total_wall_time=0.532s, mean_wall_time=0.049ms
[01/18 22:46:42    321s]           legalizer: calls=2986, total_wall_time=0.070s, mean_wall_time=0.023ms
[01/18 22:46:42    321s]           steiner router: calls=8687, total_wall_time=1.761s, mean_wall_time=0.203ms
[01/18 22:46:42    321s]         Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:42    321s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:42    321s]       Move For Wirelength - core...
[01/18 22:46:42    321s]         Clock DAG hash before 'Move For Wirelength - core': 102568938134473562 17370143281356928148
[01/18 22:46:42    321s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[01/18 22:46:42    321s]           delay calculator: calls=10813, total_wall_time=0.532s, mean_wall_time=0.049ms
[01/18 22:46:42    321s]           legalizer: calls=3002, total_wall_time=0.070s, mean_wall_time=0.023ms
[01/18 22:46:42    321s]           steiner router: calls=8695, total_wall_time=1.763s, mean_wall_time=0.203ms
[01/18 22:46:42    321s]         Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=32, computed=7, moveTooSmall=74, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=4, accepted=0
[01/18 22:46:42    321s]         Max accepted move=0.000um, total accepted move=0.000um
[01/18 22:46:42    321s]         Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:42    321s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:42    321s]       Global shorten wires B...
[01/18 22:46:42    321s]         Clock DAG hash before 'Global shorten wires B': 102568938134473562 17370143281356928148
[01/18 22:46:42    321s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[01/18 22:46:42    321s]           delay calculator: calls=10817, total_wall_time=0.532s, mean_wall_time=0.049ms
[01/18 22:46:42    321s]           legalizer: calls=3010, total_wall_time=0.071s, mean_wall_time=0.023ms
[01/18 22:46:42    321s]           steiner router: calls=8707, total_wall_time=1.768s, mean_wall_time=0.203ms
[01/18 22:46:42    321s]         Legalizer API calls during this step: 176 succeeded with high effort: 176 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:42    321s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/18 22:46:42    321s]       Move For Wirelength - branch...
[01/18 22:46:42    321s]         Clock DAG hash before 'Move For Wirelength - branch': 102568938134473562 17370143281356928148
[01/18 22:46:42    321s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[01/18 22:46:42    321s]           delay calculator: calls=10865, total_wall_time=0.535s, mean_wall_time=0.049ms
[01/18 22:46:42    321s]           legalizer: calls=3186, total_wall_time=0.074s, mean_wall_time=0.023ms
[01/18 22:46:42    321s]           steiner router: calls=8845, total_wall_time=1.827s, mean_wall_time=0.207ms
[01/18 22:46:42    321s]         Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=0, computed=39, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=40, accepted=3
[01/18 22:46:42    321s]         Max accepted move=1.000um, total accepted move=2.000um, average move=0.666um
[01/18 22:46:42    321s]         Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=36, computed=3, moveTooSmall=0, resolved=0, predictFail=75, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[01/18 22:46:42    321s]         Max accepted move=0.000um, total accepted move=0.000um
[01/18 22:46:42    321s]         Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:42    321s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:42    321s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[01/18 22:46:42    321s]       Clock DAG stats after 'Wire Reduction extra effort':
[01/18 22:46:42    321s]         cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:42    321s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:42    321s]         misc counts      : r=1, pp=0
[01/18 22:46:42    321s]         cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:46:42    321s]         cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:42    321s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:42    321s]         wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.537pF, total=0.586pF
[01/18 22:46:42    321s]         wire lengths     : top=0.000um, trunk=716.461um, leaf=6376.870um, total=7093.331um
[01/18 22:46:42    321s]         hp wire lengths  : top=0.000um, trunk=403.630um, leaf=2304.570um, total=2708.200um
[01/18 22:46:42    321s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[01/18 22:46:42    321s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[01/18 22:46:42    321s]         Trunk : target=0.200ns count=4 avg=0.160ns sd=0.005ns min=0.155ns max=0.165ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:42    321s]         Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:42    321s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[01/18 22:46:42    321s]          Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:46:42    321s]       Clock DAG hash after 'Wire Reduction extra effort': 7493495068667664585 16600843753274032519
[01/18 22:46:42    321s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[01/18 22:46:42    321s]         delay calculator: calls=10883, total_wall_time=0.536s, mean_wall_time=0.049ms
[01/18 22:46:42    321s]         legalizer: calls=3232, total_wall_time=0.075s, mean_wall_time=0.023ms
[01/18 22:46:42    321s]         steiner router: calls=8877, total_wall_time=1.840s, mean_wall_time=0.207ms
[01/18 22:46:42    321s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[01/18 22:46:42    321s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.409, avg=0.401, sd=0.004], skew [0.016 vs 0.200], 100% {0.393, 0.409} (wid=0.005 ws=0.003) (gid=0.405 gs=0.014)
[01/18 22:46:42    321s]             min path sink: mem_16bit_buffer_reg[13]/CK
[01/18 22:46:42    321s]             max path sink: genblk1.pcpi_mul_rs1_reg[0]/CK
[01/18 22:46:42    321s]       Skew group summary after 'Wire Reduction extra effort':
[01/18 22:46:42    321s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.409, avg=0.401, sd=0.004], skew [0.016 vs 0.200], 100% {0.393, 0.409} (wid=0.005 ws=0.003) (gid=0.405 gs=0.014)
[01/18 22:46:42    321s]       Legalizer API calls during this step: 720 succeeded with high effort: 720 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:42    321s]     Wire Reduction extra effort done. (took cpu=0:00:01.8 real=0:00:01.8)
[01/18 22:46:42    321s]     Optimizing orientation...
[01/18 22:46:42    321s]     FlipOpt...
[01/18 22:46:42    321s]     Disconnecting clock tree from netlist...
[01/18 22:46:42    321s]     Disconnecting clock tree from netlist done.
[01/18 22:46:42    321s]     Performing Single Threaded FlipOpt
[01/18 22:46:42    321s]     Optimizing orientation on clock cells...
[01/18 22:46:42    321s]       Orientation Wirelength Optimization: Attempted = 41 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 39 , Other = 0
[01/18 22:46:42    321s]     Optimizing orientation on clock cells done.
[01/18 22:46:42    321s]     Resynthesising clock tree into netlist...
[01/18 22:46:42    321s]       Reset timing graph...
[01/18 22:46:42    321s] Ignoring AAE DB Resetting ...
[01/18 22:46:42    321s]       Reset timing graph done.
[01/18 22:46:42    321s]     Resynthesising clock tree into netlist done.
[01/18 22:46:42    321s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:42    321s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:42    321s] End AAE Lib Interpolated Model. (MEM=2154.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:46:43    321s]     Clock DAG stats after 'Wire Opt OverFix':
[01/18 22:46:43    321s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:43    321s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:43    321s]       misc counts      : r=1, pp=0
[01/18 22:46:43    321s]       cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:46:43    321s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:43    321s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:43    321s]       wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.537pF, total=0.586pF
[01/18 22:46:43    321s]       wire lengths     : top=0.000um, trunk=716.461um, leaf=6376.870um, total=7093.331um
[01/18 22:46:43    321s]       hp wire lengths  : top=0.000um, trunk=403.630um, leaf=2304.570um, total=2708.200um
[01/18 22:46:43    321s]     Clock DAG net violations after 'Wire Opt OverFix': none
[01/18 22:46:43    321s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[01/18 22:46:43    321s]       Trunk : target=0.200ns count=4 avg=0.160ns sd=0.005ns min=0.155ns max=0.165ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/18 22:46:43    321s]       Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
[01/18 22:46:43    321s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[01/18 22:46:43    321s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:46:43    321s]     Clock DAG hash after 'Wire Opt OverFix': 7493495068667664585 16600843753274032519
[01/18 22:46:43    321s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[01/18 22:46:43    321s]       delay calculator: calls=10923, total_wall_time=0.539s, mean_wall_time=0.049ms
[01/18 22:46:43    321s]       legalizer: calls=3232, total_wall_time=0.075s, mean_wall_time=0.023ms
[01/18 22:46:43    321s]       steiner router: calls=8917, total_wall_time=1.865s, mean_wall_time=0.209ms
[01/18 22:46:43    321s]     Primary reporting skew groups after 'Wire Opt OverFix':
[01/18 22:46:43    321s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.409, avg=0.401, sd=0.004], skew [0.016 vs 0.200], 100% {0.393, 0.409} (wid=0.005 ws=0.003) (gid=0.405 gs=0.014)
[01/18 22:46:43    321s]           min path sink: mem_16bit_buffer_reg[13]/CK
[01/18 22:46:43    321s]           max path sink: genblk1.pcpi_mul_rs1_reg[0]/CK
[01/18 22:46:43    321s]     Skew group summary after 'Wire Opt OverFix':
[01/18 22:46:43    321s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.409, avg=0.401, sd=0.004], skew [0.016 vs 0.200], 100% {0.393, 0.409} (wid=0.005 ws=0.003) (gid=0.405 gs=0.014)
[01/18 22:46:43    321s]     Legalizer API calls during this step: 720 succeeded with high effort: 720 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:43    321s]   Wire Opt OverFix done. (took cpu=0:00:02.0 real=0:00:01.9)
[01/18 22:46:43    321s]   Total capacitance is (rise=1.014pF fall=0.964pF), of which (rise=0.586pF fall=0.586pF) is wire, and (rise=0.428pF fall=0.378pF) is gate.
[01/18 22:46:43    321s]   Stage::Polishing done. (took cpu=0:00:09.1 real=0:00:09.0)
[01/18 22:46:43    321s]   Stage::Updating netlist...
[01/18 22:46:43    321s]   Reset timing graph...
[01/18 22:46:43    321s] Ignoring AAE DB Resetting ...
[01/18 22:46:43    321s]   Reset timing graph done.
[01/18 22:46:43    321s]   Setting non-default rules before calling refine place.
[01/18 22:46:43    321s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/18 22:46:43    321s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2154.9M, EPOCH TIME: 1705610803.074358
[01/18 22:46:43    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/18 22:46:43    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:43    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:43    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:43    321s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.034, MEM:2107.9M, EPOCH TIME: 1705610803.108378
[01/18 22:46:43    321s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:43    321s]   Leaving CCOpt scope - ClockRefiner...
[01/18 22:46:43    321s]   Assigned high priority to 39 instances.
[01/18 22:46:43    321s]   Soft fixed 39 clock instances.
[01/18 22:46:43    321s]   Performing Clock Only Refine Place.
[01/18 22:46:43    321s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[01/18 22:46:43    321s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2107.9M, EPOCH TIME: 1705610803.126494
[01/18 22:46:43    321s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2107.9M, EPOCH TIME: 1705610803.126676
[01/18 22:46:43    321s] Processing tracks to init pin-track alignment.
[01/18 22:46:43    321s] z: 2, totalTracks: 1
[01/18 22:46:43    321s] z: 4, totalTracks: 1
[01/18 22:46:43    321s] z: 6, totalTracks: 1
[01/18 22:46:43    321s] z: 8, totalTracks: 1
[01/18 22:46:43    321s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:46:43    321s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2107.9M, EPOCH TIME: 1705610803.137039
[01/18 22:46:43    321s] Info: 39 insts are soft-fixed.
[01/18 22:46:43    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:43    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:43    321s] 
[01/18 22:46:43    321s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:46:43    321s] OPERPROF:       Starting CMU at level 4, MEM:2107.9M, EPOCH TIME: 1705610803.170229
[01/18 22:46:43    321s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2107.9M, EPOCH TIME: 1705610803.171596
[01/18 22:46:43    321s] 
[01/18 22:46:43    321s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:46:43    321s] Info: 39 insts are soft-fixed.
[01/18 22:46:43    321s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.036, MEM:2107.9M, EPOCH TIME: 1705610803.173243
[01/18 22:46:43    321s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2107.9M, EPOCH TIME: 1705610803.173329
[01/18 22:46:43    321s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2107.9M, EPOCH TIME: 1705610803.173396
[01/18 22:46:43    321s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2107.9MB).
[01/18 22:46:43    321s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.049, MEM:2107.9M, EPOCH TIME: 1705610803.175627
[01/18 22:46:43    321s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.049, MEM:2107.9M, EPOCH TIME: 1705610803.175686
[01/18 22:46:43    321s] TDRefine: refinePlace mode is spiral
[01/18 22:46:43    321s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.7
[01/18 22:46:43    321s] OPERPROF: Starting RefinePlace at level 1, MEM:2107.9M, EPOCH TIME: 1705610803.175772
[01/18 22:46:43    321s] *** Starting refinePlace (0:05:22 mem=2107.9M) ***
[01/18 22:46:43    321s] Total net bbox length = 2.135e+05 (1.070e+05 1.065e+05) (ext = 6.290e+04)
[01/18 22:46:43    321s] 
[01/18 22:46:43    321s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:46:43    321s] Info: 39 insts are soft-fixed.
[01/18 22:46:43    321s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:46:43    321s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:46:43    321s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:46:43    321s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:43    321s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:43    321s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2107.9M, EPOCH TIME: 1705610803.195188
[01/18 22:46:43    321s] Starting refinePlace ...
[01/18 22:46:43    321s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:43    321s] One DDP V2 for no tweak run.
[01/18 22:46:43    321s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:46:43    321s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2107.9MB
[01/18 22:46:43    321s] Statistics of distance of Instance movement in refine placement:
[01/18 22:46:43    321s]   maximum (X+Y) =         0.00 um
[01/18 22:46:43    321s]   mean    (X+Y) =         0.00 um
[01/18 22:46:43    321s] Summary Report:
[01/18 22:46:43    321s] Instances move: 0 (out of 9478 movable)
[01/18 22:46:43    321s] Instances flipped: 0
[01/18 22:46:43    321s] Mean displacement: 0.00 um
[01/18 22:46:43    321s] Max displacement: 0.00 um 
[01/18 22:46:43    321s] Total instances moved : 0
[01/18 22:46:43    321s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.006, MEM:2107.9M, EPOCH TIME: 1705610803.201308
[01/18 22:46:43    321s] Total net bbox length = 2.135e+05 (1.070e+05 1.065e+05) (ext = 6.290e+04)
[01/18 22:46:43    321s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2107.9MB
[01/18 22:46:43    321s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2107.9MB) @(0:05:22 - 0:05:22).
[01/18 22:46:43    321s] *** Finished refinePlace (0:05:22 mem=2107.9M) ***
[01/18 22:46:43    321s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.7
[01/18 22:46:43    321s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.032, MEM:2107.9M, EPOCH TIME: 1705610803.207717
[01/18 22:46:43    321s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2107.9M, EPOCH TIME: 1705610803.207789
[01/18 22:46:43    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:46:43    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:43    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:43    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:43    321s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.031, MEM:2107.9M, EPOCH TIME: 1705610803.238764
[01/18 22:46:43    321s]   ClockRefiner summary
[01/18 22:46:43    321s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2000).
[01/18 22:46:43    321s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 39).
[01/18 22:46:43    321s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1961).
[01/18 22:46:43    321s]   Restoring pStatusCts on 39 clock instances.
[01/18 22:46:43    321s]   Revert refine place priority changes on 0 instances.
[01/18 22:46:43    321s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:43    321s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/18 22:46:43    321s]   CCOpt::Phase::Implementation done. (took cpu=0:00:10.5 real=0:00:10.5)
[01/18 22:46:43    321s]   CCOpt::Phase::eGRPC...
[01/18 22:46:43    321s]   eGR Post Conditioning loop iteration 0...
[01/18 22:46:43    321s]     Clock implementation routing...
[01/18 22:46:43    321s]       Leaving CCOpt scope - Routing Tools...
[01/18 22:46:43    322s] Net route status summary:
[01/18 22:46:43    322s]   Clock:        40 (unrouted=40, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 22:46:43    322s]   Non-clock: 10625 (unrouted=304, trialRouted=10321, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 22:46:43    322s]       Routing using eGR only...
[01/18 22:46:43    322s]         Early Global Route - eGR only step...
[01/18 22:46:43    322s] (ccopt eGR): There are 40 nets to be routed. 0 nets have skip routing designation.
[01/18 22:46:43    322s] (ccopt eGR): There are 40 nets for routing of which 40 have one or more fixed wires.
[01/18 22:46:43    322s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/18 22:46:43    322s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/18 22:46:43    322s] (ccopt eGR): Start to route 40 all nets
[01/18 22:46:43    322s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2107.85 MB )
[01/18 22:46:43    322s] (I)      ==================== Layers =====================
[01/18 22:46:43    322s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:43    322s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:46:43    322s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:43    322s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:46:43    322s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:46:43    322s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:46:43    322s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:46:43    322s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:46:43    322s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:46:43    322s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:46:43    322s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:46:43    322s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:46:43    322s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:46:43    322s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:46:43    322s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:46:43    322s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:46:43    322s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:46:43    322s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:46:43    322s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:46:43    322s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:46:43    322s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:46:43    322s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:46:43    322s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:46:43    322s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:46:43    322s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:46:43    322s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:43    322s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:46:43    322s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:46:43    322s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:46:43    322s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:46:43    322s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:46:43    322s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:46:43    322s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:46:43    322s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:46:43    322s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:46:43    322s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:46:43    322s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:46:43    322s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:46:43    322s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:46:43    322s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:46:43    322s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:43    322s] (I)      Started Import and model ( Curr Mem: 2107.85 MB )
[01/18 22:46:43    322s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:43    322s] (I)      == Non-default Options ==
[01/18 22:46:43    322s] (I)      Clean congestion better                            : true
[01/18 22:46:43    322s] (I)      Estimate vias on DPT layer                         : true
[01/18 22:46:43    322s] (I)      Clean congestion layer assignment rounds           : 3
[01/18 22:46:43    322s] (I)      Layer constraints as soft constraints              : true
[01/18 22:46:43    322s] (I)      Soft top layer                                     : true
[01/18 22:46:43    322s] (I)      Skip prospective layer relax nets                  : true
[01/18 22:46:43    322s] (I)      Better NDR handling                                : true
[01/18 22:46:43    322s] (I)      Improved NDR modeling in LA                        : true
[01/18 22:46:43    322s] (I)      Routing cost fix for NDR handling                  : true
[01/18 22:46:43    322s] (I)      Block tracks for preroutes                         : true
[01/18 22:46:43    322s] (I)      Assign IRoute by net group key                     : true
[01/18 22:46:43    322s] (I)      Block unroutable channels                          : true
[01/18 22:46:43    322s] (I)      Block unroutable channels 3D                       : true
[01/18 22:46:43    322s] (I)      Bound layer relaxed segment wl                     : true
[01/18 22:46:43    322s] (I)      Blocked pin reach length threshold                 : 2
[01/18 22:46:43    322s] (I)      Check blockage within NDR space in TA              : true
[01/18 22:46:43    322s] (I)      Skip must join for term with via pillar            : true
[01/18 22:46:43    322s] (I)      Model find APA for IO pin                          : true
[01/18 22:46:43    322s] (I)      On pin location for off pin term                   : true
[01/18 22:46:43    322s] (I)      Handle EOL spacing                                 : true
[01/18 22:46:43    322s] (I)      Merge PG vias by gap                               : true
[01/18 22:46:43    322s] (I)      Maximum routing layer                              : 11
[01/18 22:46:43    322s] (I)      Route selected nets only                           : true
[01/18 22:46:43    322s] (I)      Refine MST                                         : true
[01/18 22:46:43    322s] (I)      Honor PRL                                          : true
[01/18 22:46:43    322s] (I)      Strong congestion aware                            : true
[01/18 22:46:43    322s] (I)      Improved initial location for IRoutes              : true
[01/18 22:46:43    322s] (I)      Multi panel TA                                     : true
[01/18 22:46:43    322s] (I)      Penalize wire overlap                              : true
[01/18 22:46:43    322s] (I)      Expand small instance blockage                     : true
[01/18 22:46:43    322s] (I)      Reduce via in TA                                   : true
[01/18 22:46:43    322s] (I)      SS-aware routing                                   : true
[01/18 22:46:43    322s] (I)      Improve tree edge sharing                          : true
[01/18 22:46:43    322s] (I)      Improve 2D via estimation                          : true
[01/18 22:46:43    322s] (I)      Refine Steiner tree                                : true
[01/18 22:46:43    322s] (I)      Build spine tree                                   : true
[01/18 22:46:43    322s] (I)      Model pass through capacity                        : true
[01/18 22:46:43    322s] (I)      Extend blockages by a half GCell                   : true
[01/18 22:46:43    322s] (I)      Consider pin shapes                                : true
[01/18 22:46:43    322s] (I)      Consider pin shapes for all nodes                  : true
[01/18 22:46:43    322s] (I)      Consider NR APA                                    : true
[01/18 22:46:43    322s] (I)      Consider IO pin shape                              : true
[01/18 22:46:43    322s] (I)      Fix pin connection bug                             : true
[01/18 22:46:43    322s] (I)      Consider layer RC for local wires                  : true
[01/18 22:46:43    322s] (I)      Route to clock mesh pin                            : true
[01/18 22:46:43    322s] (I)      LA-aware pin escape length                         : 2
[01/18 22:46:43    322s] (I)      Connect multiple ports                             : true
[01/18 22:46:43    322s] (I)      Split for must join                                : true
[01/18 22:46:43    322s] (I)      Number of threads                                  : 1
[01/18 22:46:43    322s] (I)      Routing effort level                               : 10000
[01/18 22:46:43    322s] (I)      Prefer layer length threshold                      : 8
[01/18 22:46:43    322s] (I)      Overflow penalty cost                              : 10
[01/18 22:46:43    322s] (I)      A-star cost                                        : 0.300000
[01/18 22:46:43    322s] (I)      Misalignment cost                                  : 10.000000
[01/18 22:46:43    322s] (I)      Threshold for short IRoute                         : 6
[01/18 22:46:43    322s] (I)      Via cost during post routing                       : 1.000000
[01/18 22:46:43    322s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/18 22:46:43    322s] (I)      Source-to-sink ratio                               : 0.300000
[01/18 22:46:43    322s] (I)      Scenic ratio bound                                 : 3.000000
[01/18 22:46:43    322s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/18 22:46:43    322s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/18 22:46:43    322s] (I)      PG-aware similar topology routing                  : true
[01/18 22:46:43    322s] (I)      Maze routing via cost fix                          : true
[01/18 22:46:43    322s] (I)      Apply PRL on PG terms                              : true
[01/18 22:46:43    322s] (I)      Apply PRL on obs objects                           : true
[01/18 22:46:43    322s] (I)      Handle range-type spacing rules                    : true
[01/18 22:46:43    322s] (I)      PG gap threshold multiplier                        : 10.000000
[01/18 22:46:43    322s] (I)      Parallel spacing query fix                         : true
[01/18 22:46:43    322s] (I)      Force source to root IR                            : true
[01/18 22:46:43    322s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/18 22:46:43    322s] (I)      Do not relax to DPT layer                          : true
[01/18 22:46:43    322s] (I)      No DPT in post routing                             : true
[01/18 22:46:43    322s] (I)      Modeling PG via merging fix                        : true
[01/18 22:46:43    322s] (I)      Shield aware TA                                    : true
[01/18 22:46:43    322s] (I)      Strong shield aware TA                             : true
[01/18 22:46:43    322s] (I)      Overflow calculation fix in LA                     : true
[01/18 22:46:43    322s] (I)      Post routing fix                                   : true
[01/18 22:46:43    322s] (I)      Strong post routing                                : true
[01/18 22:46:43    322s] (I)      Access via pillar from top                         : true
[01/18 22:46:43    322s] (I)      NDR via pillar fix                                 : true
[01/18 22:46:43    322s] (I)      Violation on path threshold                        : 1
[01/18 22:46:43    322s] (I)      Pass through capacity modeling                     : true
[01/18 22:46:43    322s] (I)      Select the non-relaxed segments in post routing stage : true
[01/18 22:46:43    322s] (I)      Select term pin box for io pin                     : true
[01/18 22:46:43    322s] (I)      Penalize NDR sharing                               : true
[01/18 22:46:43    322s] (I)      Enable special modeling                            : false
[01/18 22:46:43    322s] (I)      Keep fixed segments                                : true
[01/18 22:46:43    322s] (I)      Reorder net groups by key                          : true
[01/18 22:46:43    322s] (I)      Increase net scenic ratio                          : true
[01/18 22:46:43    322s] (I)      Method to set GCell size                           : row
[01/18 22:46:43    322s] (I)      Connect multiple ports and must join fix           : true
[01/18 22:46:43    322s] (I)      Avoid high resistance layers                       : true
[01/18 22:46:43    322s] (I)      Model find APA for IO pin fix                      : true
[01/18 22:46:43    322s] (I)      Avoid connecting non-metal layers                  : true
[01/18 22:46:43    322s] (I)      Use track pitch for NDR                            : true
[01/18 22:46:43    322s] (I)      Enable layer relax to lower layer                  : true
[01/18 22:46:43    322s] (I)      Enable layer relax to upper layer                  : true
[01/18 22:46:43    322s] (I)      Top layer relaxation fix                           : true
[01/18 22:46:43    322s] (I)      Handle non-default track width                     : false
[01/18 22:46:43    322s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:46:43    322s] (I)      Use row-based GCell size
[01/18 22:46:43    322s] (I)      Use row-based GCell align
[01/18 22:46:43    322s] (I)      layer 0 area = 80000
[01/18 22:46:43    322s] (I)      layer 1 area = 80000
[01/18 22:46:43    322s] (I)      layer 2 area = 80000
[01/18 22:46:43    322s] (I)      layer 3 area = 80000
[01/18 22:46:43    322s] (I)      layer 4 area = 80000
[01/18 22:46:43    322s] (I)      layer 5 area = 80000
[01/18 22:46:43    322s] (I)      layer 6 area = 80000
[01/18 22:46:43    322s] (I)      layer 7 area = 80000
[01/18 22:46:43    322s] (I)      layer 8 area = 80000
[01/18 22:46:43    322s] (I)      layer 9 area = 400000
[01/18 22:46:43    322s] (I)      layer 10 area = 400000
[01/18 22:46:43    322s] (I)      GCell unit size   : 3420
[01/18 22:46:43    322s] (I)      GCell multiplier  : 1
[01/18 22:46:43    322s] (I)      GCell row height  : 3420
[01/18 22:46:43    322s] (I)      Actual row height : 3420
[01/18 22:46:43    322s] (I)      GCell align ref   : 30000 30020
[01/18 22:46:43    322s] [NR-eGR] Track table information for default rule: 
[01/18 22:46:43    322s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:46:43    322s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:46:43    322s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:46:43    322s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:46:43    322s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:46:43    322s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:46:43    322s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:46:43    322s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:46:43    322s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:46:43    322s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:46:43    322s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:46:43    322s] (I)      ==================== Default via =====================
[01/18 22:46:43    322s] (I)      +----+------------------+----------------------------+
[01/18 22:46:43    322s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/18 22:46:43    322s] (I)      +----+------------------+----------------------------+
[01/18 22:46:43    322s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/18 22:46:43    322s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/18 22:46:43    322s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/18 22:46:43    322s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/18 22:46:43    322s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/18 22:46:43    322s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/18 22:46:43    322s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/18 22:46:43    322s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/18 22:46:43    322s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/18 22:46:43    322s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/18 22:46:43    322s] (I)      +----+------------------+----------------------------+
[01/18 22:46:43    322s] [NR-eGR] Read 5698 PG shapes
[01/18 22:46:43    322s] [NR-eGR] Read 0 clock shapes
[01/18 22:46:43    322s] [NR-eGR] Read 0 other shapes
[01/18 22:46:43    322s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:46:43    322s] [NR-eGR] #Instance Blockages : 0
[01/18 22:46:43    322s] [NR-eGR] #PG Blockages       : 5698
[01/18 22:46:43    322s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:46:43    322s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:46:43    322s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:46:43    322s] [NR-eGR] #Other Blockages    : 0
[01/18 22:46:43    322s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:46:43    322s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/18 22:46:43    322s] [NR-eGR] Read 10361 nets ( ignored 10321 )
[01/18 22:46:43    322s] [NR-eGR] Connected 0 must-join pins/ports
[01/18 22:46:43    322s] (I)      early_global_route_priority property id does not exist.
[01/18 22:46:43    322s] (I)      Read Num Blocks=7814  Num Prerouted Wires=0  Num CS=0
[01/18 22:46:43    322s] (I)      Layer 1 (V) : #blockages 232 : #preroutes 0
[01/18 22:46:43    322s] (I)      Layer 2 (H) : #blockages 1160 : #preroutes 0
[01/18 22:46:43    322s] (I)      Layer 3 (V) : #blockages 232 : #preroutes 0
[01/18 22:46:43    322s] (I)      Layer 4 (H) : #blockages 1160 : #preroutes 0
[01/18 22:46:43    322s] (I)      Layer 5 (V) : #blockages 232 : #preroutes 0
[01/18 22:46:43    322s] (I)      Layer 6 (H) : #blockages 1160 : #preroutes 0
[01/18 22:46:43    322s] (I)      Layer 7 (V) : #blockages 232 : #preroutes 0
[01/18 22:46:43    322s] (I)      Layer 8 (H) : #blockages 1392 : #preroutes 0
[01/18 22:46:43    322s] (I)      Layer 9 (V) : #blockages 604 : #preroutes 0
[01/18 22:46:43    322s] (I)      Layer 10 (H) : #blockages 1410 : #preroutes 0
[01/18 22:46:43    322s] (I)      Moved 0 terms for better access 
[01/18 22:46:43    322s] (I)      Number of ignored nets                =      0
[01/18 22:46:43    322s] (I)      Number of connected nets              =      0
[01/18 22:46:43    322s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/18 22:46:43    322s] (I)      Number of clock nets                  =     40.  Ignored: No
[01/18 22:46:43    322s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:46:43    322s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:46:43    322s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:46:43    322s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:46:43    322s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:46:43    322s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:46:43    322s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:46:43    322s] [NR-eGR] There are 40 clock nets ( 4 with NDR ).
[01/18 22:46:43    322s] (I)      Ndr track 0 does not exist
[01/18 22:46:43    322s] (I)      Ndr track 0 does not exist
[01/18 22:46:43    322s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:46:43    322s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:46:43    322s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:46:43    322s] (I)      Site width          :   400  (dbu)
[01/18 22:46:43    322s] (I)      Row height          :  3420  (dbu)
[01/18 22:46:43    322s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:46:43    322s] (I)      GCell width         :  3420  (dbu)
[01/18 22:46:43    322s] (I)      GCell height        :  3420  (dbu)
[01/18 22:46:43    322s] (I)      Grid                :   133   132    11
[01/18 22:46:43    322s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:46:43    322s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/18 22:46:43    322s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/18 22:46:43    322s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:46:43    322s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:46:43    322s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:46:43    322s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/18 22:46:43    322s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:46:43    322s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/18 22:46:43    322s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:46:43    322s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:46:43    322s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:46:43    322s] (I)      --------------------------------------------------------
[01/18 22:46:43    322s] 
[01/18 22:46:43    322s] [NR-eGR] ============ Routing rule table ============
[01/18 22:46:43    322s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/18 22:46:43    322s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/18 22:46:43    322s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/18 22:46:43    322s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/18 22:46:43    322s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/18 22:46:43    322s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/18 22:46:43    322s] [NR-eGR] Rule id: 1  Nets: 36
[01/18 22:46:43    322s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:46:43    322s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/18 22:46:43    322s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:46:43    322s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:46:43    322s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:46:43    322s] [NR-eGR] ========================================
[01/18 22:46:43    322s] [NR-eGR] 
[01/18 22:46:43    322s] (I)      =============== Blocked Tracks ===============
[01/18 22:46:43    322s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:43    322s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:46:43    322s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:43    322s] (I)      |     1 |       0 |        0 |         0.00% |
[01/18 22:46:43    322s] (I)      |     2 |  150876 |     7888 |         5.23% |
[01/18 22:46:43    322s] (I)      |     3 |  158669 |     1392 |         0.88% |
[01/18 22:46:43    322s] (I)      |     4 |  150876 |     7888 |         5.23% |
[01/18 22:46:43    322s] (I)      |     5 |  158669 |     1392 |         0.88% |
[01/18 22:46:43    322s] (I)      |     6 |  150876 |     7888 |         5.23% |
[01/18 22:46:43    322s] (I)      |     7 |  158669 |     1392 |         0.88% |
[01/18 22:46:43    322s] (I)      |     8 |  150876 |     7888 |         5.23% |
[01/18 22:46:43    322s] (I)      |     9 |  158669 |     2784 |         1.75% |
[01/18 22:46:43    322s] (I)      |    10 |   60192 |     4447 |         7.39% |
[01/18 22:46:43    322s] (I)      |    11 |   63441 |    11916 |        18.78% |
[01/18 22:46:43    322s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:43    322s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2111.98 MB )
[01/18 22:46:43    322s] (I)      Reset routing kernel
[01/18 22:46:43    322s] (I)      Started Global Routing ( Curr Mem: 2111.98 MB )
[01/18 22:46:43    322s] (I)      totalPins=2039  totalGlobalPin=2038 (99.95%)
[01/18 22:46:43    322s] (I)      total 2D Cap : 461544 = (314786 H, 146758 V)
[01/18 22:46:43    322s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1a Route ============
[01/18 22:46:43    322s] (I)      Usage: 428 = (216 H, 212 V) = (0.07% H, 0.14% V) = (3.694e+02um H, 3.625e+02um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1b Route ============
[01/18 22:46:43    322s] (I)      Usage: 428 = (216 H, 212 V) = (0.07% H, 0.14% V) = (3.694e+02um H, 3.625e+02um V)
[01/18 22:46:43    322s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.318800e+02um
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1c Route ============
[01/18 22:46:43    322s] (I)      Usage: 428 = (216 H, 212 V) = (0.07% H, 0.14% V) = (3.694e+02um H, 3.625e+02um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1d Route ============
[01/18 22:46:43    322s] (I)      Usage: 428 = (216 H, 212 V) = (0.07% H, 0.14% V) = (3.694e+02um H, 3.625e+02um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1e Route ============
[01/18 22:46:43    322s] (I)      Usage: 428 = (216 H, 212 V) = (0.07% H, 0.14% V) = (3.694e+02um H, 3.625e+02um V)
[01/18 22:46:43    322s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.318800e+02um
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1f Route ============
[01/18 22:46:43    322s] (I)      Usage: 428 = (216 H, 212 V) = (0.07% H, 0.14% V) = (3.694e+02um H, 3.625e+02um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1g Route ============
[01/18 22:46:43    322s] (I)      Usage: 424 = (213 H, 211 V) = (0.07% H, 0.14% V) = (3.642e+02um H, 3.608e+02um V)
[01/18 22:46:43    322s] (I)      #Nets         : 4
[01/18 22:46:43    322s] (I)      #Relaxed nets : 0
[01/18 22:46:43    322s] (I)      Wire length   : 424
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1h Route ============
[01/18 22:46:43    322s] (I)      Usage: 423 = (211 H, 212 V) = (0.07% H, 0.14% V) = (3.608e+02um H, 3.625e+02um V)
[01/18 22:46:43    322s] (I)      total 2D Cap : 461544 = (314786 H, 146758 V)
[01/18 22:46:43    322s] [NR-eGR] Layer group 2: route 36 net(s) in layer range [5, 7]
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1a Route ============
[01/18 22:46:43    322s] (I)      Usage: 3979 = (1755 H, 2224 V) = (0.56% H, 1.52% V) = (3.001e+03um H, 3.803e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1b Route ============
[01/18 22:46:43    322s] (I)      Usage: 3979 = (1755 H, 2224 V) = (0.56% H, 1.52% V) = (3.001e+03um H, 3.803e+03um V)
[01/18 22:46:43    322s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.804090e+03um
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1c Route ============
[01/18 22:46:43    322s] (I)      Usage: 3979 = (1755 H, 2224 V) = (0.56% H, 1.52% V) = (3.001e+03um H, 3.803e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1d Route ============
[01/18 22:46:43    322s] (I)      Usage: 3979 = (1755 H, 2224 V) = (0.56% H, 1.52% V) = (3.001e+03um H, 3.803e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1e Route ============
[01/18 22:46:43    322s] (I)      Usage: 3979 = (1755 H, 2224 V) = (0.56% H, 1.52% V) = (3.001e+03um H, 3.803e+03um V)
[01/18 22:46:43    322s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.804090e+03um
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1f Route ============
[01/18 22:46:43    322s] (I)      Usage: 3979 = (1755 H, 2224 V) = (0.56% H, 1.52% V) = (3.001e+03um H, 3.803e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1g Route ============
[01/18 22:46:43    322s] (I)      Usage: 3935 = (1751 H, 2184 V) = (0.56% H, 1.49% V) = (2.994e+03um H, 3.735e+03um V)
[01/18 22:46:43    322s] (I)      #Nets         : 36
[01/18 22:46:43    322s] (I)      #Relaxed nets : 5
[01/18 22:46:43    322s] (I)      Wire length   : 3061
[01/18 22:46:43    322s] [NR-eGR] Create a new net group with 5 nets and layer range [5, 9]
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1h Route ============
[01/18 22:46:43    322s] (I)      Usage: 3938 = (1748 H, 2190 V) = (0.56% H, 1.49% V) = (2.989e+03um H, 3.745e+03um V)
[01/18 22:46:43    322s] (I)      total 2D Cap : 765231 = (471251 H, 293980 V)
[01/18 22:46:43    322s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [5, 9]
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1a Route ============
[01/18 22:46:43    322s] (I)      Usage: 4427 = (1959 H, 2468 V) = (0.42% H, 0.84% V) = (3.350e+03um H, 4.220e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1b Route ============
[01/18 22:46:43    322s] (I)      Usage: 4427 = (1959 H, 2468 V) = (0.42% H, 0.84% V) = (3.350e+03um H, 4.220e+03um V)
[01/18 22:46:43    322s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.570170e+03um
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1c Route ============
[01/18 22:46:43    322s] (I)      Usage: 4427 = (1959 H, 2468 V) = (0.42% H, 0.84% V) = (3.350e+03um H, 4.220e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1d Route ============
[01/18 22:46:43    322s] (I)      Usage: 4427 = (1959 H, 2468 V) = (0.42% H, 0.84% V) = (3.350e+03um H, 4.220e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1e Route ============
[01/18 22:46:43    322s] (I)      Usage: 4427 = (1959 H, 2468 V) = (0.42% H, 0.84% V) = (3.350e+03um H, 4.220e+03um V)
[01/18 22:46:43    322s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.570170e+03um
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1f Route ============
[01/18 22:46:43    322s] (I)      Usage: 4427 = (1959 H, 2468 V) = (0.42% H, 0.84% V) = (3.350e+03um H, 4.220e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1g Route ============
[01/18 22:46:43    322s] (I)      Usage: 4389 = (1947 H, 2442 V) = (0.41% H, 0.83% V) = (3.329e+03um H, 4.176e+03um V)
[01/18 22:46:43    322s] (I)      #Nets         : 5
[01/18 22:46:43    322s] (I)      #Relaxed nets : 5
[01/18 22:46:43    322s] (I)      Wire length   : 0
[01/18 22:46:43    322s] [NR-eGR] Create a new net group with 5 nets and layer range [5, 11]
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1h Route ============
[01/18 22:46:43    322s] (I)      Usage: 4389 = (1947 H, 2442 V) = (0.41% H, 0.83% V) = (3.329e+03um H, 4.176e+03um V)
[01/18 22:46:43    322s] (I)      total 2D Cap : 872565 = (522822 H, 349743 V)
[01/18 22:46:43    322s] [NR-eGR] Layer group 4: route 5 net(s) in layer range [5, 11]
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1a Route ============
[01/18 22:46:43    322s] (I)      Usage: 4878 = (2158 H, 2720 V) = (0.41% H, 0.78% V) = (3.690e+03um H, 4.651e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1b Route ============
[01/18 22:46:43    322s] (I)      Usage: 4878 = (2158 H, 2720 V) = (0.41% H, 0.78% V) = (3.690e+03um H, 4.651e+03um V)
[01/18 22:46:43    322s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.341380e+03um
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1c Route ============
[01/18 22:46:43    322s] (I)      Usage: 4878 = (2158 H, 2720 V) = (0.41% H, 0.78% V) = (3.690e+03um H, 4.651e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1d Route ============
[01/18 22:46:43    322s] (I)      Usage: 4878 = (2158 H, 2720 V) = (0.41% H, 0.78% V) = (3.690e+03um H, 4.651e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1e Route ============
[01/18 22:46:43    322s] (I)      Usage: 4878 = (2158 H, 2720 V) = (0.41% H, 0.78% V) = (3.690e+03um H, 4.651e+03um V)
[01/18 22:46:43    322s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.341380e+03um
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1f Route ============
[01/18 22:46:43    322s] (I)      Usage: 4878 = (2158 H, 2720 V) = (0.41% H, 0.78% V) = (3.690e+03um H, 4.651e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1g Route ============
[01/18 22:46:43    322s] (I)      Usage: 4840 = (2146 H, 2694 V) = (0.41% H, 0.77% V) = (3.670e+03um H, 4.607e+03um V)
[01/18 22:46:43    322s] (I)      #Nets         : 5
[01/18 22:46:43    322s] (I)      #Relaxed nets : 5
[01/18 22:46:43    322s] (I)      Wire length   : 0
[01/18 22:46:43    322s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 11]
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1h Route ============
[01/18 22:46:43    322s] (I)      Usage: 4840 = (2146 H, 2694 V) = (0.41% H, 0.77% V) = (3.670e+03um H, 4.607e+03um V)
[01/18 22:46:43    322s] (I)      total 2D Cap : 1177352 = (680329 H, 497023 V)
[01/18 22:46:43    322s] [NR-eGR] Layer group 5: route 5 net(s) in layer range [3, 11]
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1a Route ============
[01/18 22:46:43    322s] (I)      Usage: 5800 = (2573 H, 3227 V) = (0.38% H, 0.65% V) = (4.400e+03um H, 5.518e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1b Route ============
[01/18 22:46:43    322s] (I)      Usage: 5800 = (2573 H, 3227 V) = (0.38% H, 0.65% V) = (4.400e+03um H, 5.518e+03um V)
[01/18 22:46:43    322s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.918000e+03um
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1c Route ============
[01/18 22:46:43    322s] (I)      Usage: 5800 = (2573 H, 3227 V) = (0.38% H, 0.65% V) = (4.400e+03um H, 5.518e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1d Route ============
[01/18 22:46:43    322s] (I)      Usage: 5800 = (2573 H, 3227 V) = (0.38% H, 0.65% V) = (4.400e+03um H, 5.518e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1e Route ============
[01/18 22:46:43    322s] (I)      Usage: 5800 = (2573 H, 3227 V) = (0.38% H, 0.65% V) = (4.400e+03um H, 5.518e+03um V)
[01/18 22:46:43    322s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.918000e+03um
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1f Route ============
[01/18 22:46:43    322s] (I)      Usage: 5800 = (2573 H, 3227 V) = (0.38% H, 0.65% V) = (4.400e+03um H, 5.518e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1g Route ============
[01/18 22:46:43    322s] (I)      Usage: 5793 = (2568 H, 3225 V) = (0.38% H, 0.65% V) = (4.391e+03um H, 5.515e+03um V)
[01/18 22:46:43    322s] (I)      #Nets         : 5
[01/18 22:46:43    322s] (I)      #Relaxed nets : 1
[01/18 22:46:43    322s] (I)      Wire length   : 387
[01/18 22:46:43    322s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1h Route ============
[01/18 22:46:43    322s] (I)      Usage: 5790 = (2563 H, 3227 V) = (0.38% H, 0.65% V) = (4.383e+03um H, 5.518e+03um V)
[01/18 22:46:43    322s] (I)      total 2D Cap : 1324458 = (680329 H, 644129 V)
[01/18 22:46:43    322s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1a Route ============
[01/18 22:46:43    322s] (I)      Usage: 5989 = (2661 H, 3328 V) = (0.39% H, 0.52% V) = (4.550e+03um H, 5.691e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1b Route ============
[01/18 22:46:43    322s] (I)      Usage: 5989 = (2661 H, 3328 V) = (0.39% H, 0.52% V) = (4.550e+03um H, 5.691e+03um V)
[01/18 22:46:43    322s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.024119e+04um
[01/18 22:46:43    322s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/18 22:46:43    322s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1c Route ============
[01/18 22:46:43    322s] (I)      Usage: 5989 = (2661 H, 3328 V) = (0.39% H, 0.52% V) = (4.550e+03um H, 5.691e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1d Route ============
[01/18 22:46:43    322s] (I)      Usage: 5989 = (2661 H, 3328 V) = (0.39% H, 0.52% V) = (4.550e+03um H, 5.691e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1e Route ============
[01/18 22:46:43    322s] (I)      Usage: 5989 = (2661 H, 3328 V) = (0.39% H, 0.52% V) = (4.550e+03um H, 5.691e+03um V)
[01/18 22:46:43    322s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.024119e+04um
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1f Route ============
[01/18 22:46:43    322s] (I)      Usage: 5989 = (2661 H, 3328 V) = (0.39% H, 0.52% V) = (4.550e+03um H, 5.691e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1g Route ============
[01/18 22:46:43    322s] (I)      Usage: 5988 = (2659 H, 3329 V) = (0.39% H, 0.52% V) = (4.547e+03um H, 5.693e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] (I)      ============  Phase 1h Route ============
[01/18 22:46:43    322s] (I)      Usage: 5988 = (2661 H, 3327 V) = (0.39% H, 0.52% V) = (4.550e+03um H, 5.689e+03um V)
[01/18 22:46:43    322s] (I)      
[01/18 22:46:43    322s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/18 22:46:43    322s] [NR-eGR]                        OverCon            
[01/18 22:46:43    322s] [NR-eGR]                         #Gcell     %Gcell
[01/18 22:46:43    322s] [NR-eGR]        Layer             (1-0)    OverCon
[01/18 22:46:43    322s] [NR-eGR] ----------------------------------------------
[01/18 22:46:43    322s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:43    322s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:43    322s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:43    322s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:43    322s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:43    322s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:43    322s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:43    322s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:43    322s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:43    322s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:43    322s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:43    322s] [NR-eGR] ----------------------------------------------
[01/18 22:46:43    322s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/18 22:46:43    322s] [NR-eGR] 
[01/18 22:46:43    322s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2111.98 MB )
[01/18 22:46:43    322s] (I)      total 2D Cap : 1331367 = (680678 H, 650689 V)
[01/18 22:46:43    322s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:46:43    322s] (I)      ============= Track Assignment ============
[01/18 22:46:43    322s] (I)      Started Track Assignment (1T) ( Curr Mem: 2111.98 MB )
[01/18 22:46:43    322s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/18 22:46:43    322s] (I)      Run Multi-thread track assignment
[01/18 22:46:43    322s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2111.98 MB )
[01/18 22:46:43    322s] (I)      Started Export ( Curr Mem: 2111.98 MB )
[01/18 22:46:43    322s] [NR-eGR]                  Length (um)   Vias 
[01/18 22:46:43    322s] [NR-eGR] ------------------------------------
[01/18 22:46:43    322s] [NR-eGR]  Metal1   (1H)         13560  38860 
[01/18 22:46:43    322s] [NR-eGR]  Metal2   (2V)         61898  26941 
[01/18 22:46:43    322s] [NR-eGR]  Metal3   (3H)         59970   6548 
[01/18 22:46:43    322s] [NR-eGR]  Metal4   (4V)         30280   2384 
[01/18 22:46:43    322s] [NR-eGR]  Metal5   (5H)         13256    852 
[01/18 22:46:43    322s] [NR-eGR]  Metal6   (6V)          3553      0 
[01/18 22:46:43    322s] [NR-eGR]  Metal7   (7H)             0      0 
[01/18 22:46:43    322s] [NR-eGR]  Metal8   (8V)             0      0 
[01/18 22:46:43    322s] [NR-eGR]  Metal9   (9H)             0      0 
[01/18 22:46:43    322s] [NR-eGR]  Metal10  (10V)            0      0 
[01/18 22:46:43    322s] [NR-eGR]  Metal11  (11H)            0      0 
[01/18 22:46:43    322s] [NR-eGR] ------------------------------------
[01/18 22:46:43    322s] [NR-eGR]           Total       182517  75585 
[01/18 22:46:43    322s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:43    322s] [NR-eGR] Total half perimeter of net bounding box: 213535um
[01/18 22:46:43    322s] [NR-eGR] Total length: 182517um, number of vias: 75585
[01/18 22:46:43    322s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:43    322s] [NR-eGR] Total eGR-routed clock nets wire length: 7215um, number of vias: 7150
[01/18 22:46:43    322s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:43    322s] [NR-eGR] Report for selected net(s) only.
[01/18 22:46:43    322s] [NR-eGR]                  Length (um)  Vias 
[01/18 22:46:43    322s] [NR-eGR] -----------------------------------
[01/18 22:46:43    322s] [NR-eGR]  Metal1   (1H)             0  2039 
[01/18 22:46:43    322s] [NR-eGR]  Metal2   (2V)          2034  2550 
[01/18 22:46:43    322s] [NR-eGR]  Metal3   (3H)          1502   941 
[01/18 22:46:43    322s] [NR-eGR]  Metal4   (4V)           399   901 
[01/18 22:46:43    322s] [NR-eGR]  Metal5   (5H)          1766   719 
[01/18 22:46:43    322s] [NR-eGR]  Metal6   (6V)          1514     0 
[01/18 22:46:43    322s] [NR-eGR]  Metal7   (7H)             0     0 
[01/18 22:46:43    322s] [NR-eGR]  Metal8   (8V)             0     0 
[01/18 22:46:43    322s] [NR-eGR]  Metal9   (9H)             0     0 
[01/18 22:46:43    322s] [NR-eGR]  Metal10  (10V)            0     0 
[01/18 22:46:43    322s] [NR-eGR]  Metal11  (11H)            0     0 
[01/18 22:46:43    322s] [NR-eGR] -----------------------------------
[01/18 22:46:43    322s] [NR-eGR]           Total         7215  7150 
[01/18 22:46:43    322s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:43    322s] [NR-eGR] Total half perimeter of net bounding box: 2858um
[01/18 22:46:43    322s] [NR-eGR] Total length: 7215um, number of vias: 7150
[01/18 22:46:43    322s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:43    322s] [NR-eGR] Total routed clock nets wire length: 7215um, number of vias: 7150
[01/18 22:46:43    322s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:43    322s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2111.98 MB )
[01/18 22:46:43    322s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.30 sec, Curr Mem: 2106.98 MB )
[01/18 22:46:43    322s] (I)      ====================================== Runtime Summary ======================================
[01/18 22:46:43    322s] (I)       Step                                          %       Start      Finish      Real       CPU 
[01/18 22:46:43    322s] (I)      ---------------------------------------------------------------------------------------------
[01/18 22:46:43    322s] (I)       Early Global Route kernel               100.00%  855.70 sec  856.00 sec  0.30 sec  0.29 sec 
[01/18 22:46:43    322s] (I)       +-Import and model                       31.03%  855.71 sec  855.80 sec  0.09 sec  0.09 sec 
[01/18 22:46:43    322s] (I)       | +-Create place DB                      14.38%  855.71 sec  855.75 sec  0.04 sec  0.04 sec 
[01/18 22:46:43    322s] (I)       | | +-Import place data                  14.32%  855.71 sec  855.75 sec  0.04 sec  0.04 sec 
[01/18 22:46:43    322s] (I)       | | | +-Read instances and placement      3.82%  855.71 sec  855.72 sec  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)       | | | +-Read nets                        10.35%  855.72 sec  855.75 sec  0.03 sec  0.03 sec 
[01/18 22:46:43    322s] (I)       | +-Create route DB                      13.78%  855.75 sec  855.79 sec  0.04 sec  0.04 sec 
[01/18 22:46:43    322s] (I)       | | +-Import route data (1T)             13.26%  855.75 sec  855.79 sec  0.04 sec  0.04 sec 
[01/18 22:46:43    322s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.82%  855.76 sec  855.76 sec  0.01 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | | +-Read routing blockages          0.00%  855.76 sec  855.76 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | | +-Read instance blockages         0.74%  855.76 sec  855.76 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | | +-Read PG blockages               0.46%  855.76 sec  855.76 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | | +-Read clock blockages            0.03%  855.76 sec  855.76 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | | +-Read other blockages            0.03%  855.76 sec  855.76 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | | +-Read halo blockages             0.05%  855.76 sec  855.76 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | | +-Read boundary cut boxes         0.00%  855.76 sec  855.76 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Read blackboxes                   0.01%  855.76 sec  855.76 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Read prerouted                    1.52%  855.76 sec  855.77 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Read unlegalized nets             0.56%  855.77 sec  855.77 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Read nets                         0.12%  855.77 sec  855.77 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Set up via pillars                0.00%  855.77 sec  855.77 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Initialize 3D grid graph          0.36%  855.77 sec  855.77 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Model blockage capacity           6.00%  855.77 sec  855.79 sec  0.02 sec  0.02 sec 
[01/18 22:46:43    322s] (I)       | | | | +-Initialize 3D capacity          5.50%  855.77 sec  855.79 sec  0.02 sec  0.02 sec 
[01/18 22:46:43    322s] (I)       | | | +-Move terms for access (1T)        0.29%  855.79 sec  855.79 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | +-Read aux data                         0.00%  855.79 sec  855.79 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | +-Others data preparation               0.06%  855.79 sec  855.79 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | +-Create route kernel                   1.96%  855.79 sec  855.80 sec  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)       +-Global Routing                         32.46%  855.80 sec  855.90 sec  0.10 sec  0.10 sec 
[01/18 22:46:43    322s] (I)       | +-Initialization                        0.13%  855.80 sec  855.80 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | +-Net group 1                           3.32%  855.80 sec  855.81 sec  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)       | | +-Generate topology                   0.08%  855.80 sec  855.80 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1a                            0.31%  855.80 sec  855.80 sec  0.00 sec  0.01 sec 
[01/18 22:46:43    322s] (I)       | | | +-Pattern routing (1T)              0.24%  855.80 sec  855.80 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1b                            0.06%  855.80 sec  855.80 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1c                            0.01%  855.80 sec  855.80 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1d                            0.01%  855.80 sec  855.80 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1e                            0.15%  855.80 sec  855.81 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Route legalization                0.05%  855.81 sec  855.81 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | | +-Legalize Blockage Violations    0.00%  855.81 sec  855.81 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1f                            0.01%  855.81 sec  855.81 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1g                            0.55%  855.81 sec  855.81 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Post Routing                      0.48%  855.81 sec  855.81 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1h                            0.38%  855.81 sec  855.81 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Post Routing                      0.30%  855.81 sec  855.81 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Layer assignment (1T)               0.35%  855.81 sec  855.81 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | +-Net group 2                          14.24%  855.81 sec  855.85 sec  0.04 sec  0.04 sec 
[01/18 22:46:43    322s] (I)       | | +-Generate topology                   3.90%  855.81 sec  855.82 sec  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1a                            0.64%  855.82 sec  855.83 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Pattern routing (1T)              0.34%  855.83 sec  855.83 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1b                            0.29%  855.83 sec  855.83 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1c                            0.01%  855.83 sec  855.83 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1d                            0.01%  855.83 sec  855.83 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1e                            0.18%  855.83 sec  855.83 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Route legalization                0.09%  855.83 sec  855.83 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | | +-Legalize Blockage Violations    0.04%  855.83 sec  855.83 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1f                            0.01%  855.83 sec  855.83 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1g                            1.97%  855.83 sec  855.83 sec  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)       | | | +-Post Routing                      1.90%  855.83 sec  855.83 sec  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1h                            0.90%  855.84 sec  855.84 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Post Routing                      0.83%  855.84 sec  855.84 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Layer assignment (1T)               4.77%  855.84 sec  855.85 sec  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)       | +-Net group 3                           2.99%  855.85 sec  855.86 sec  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)       | | +-Generate topology                   0.58%  855.85 sec  855.85 sec  0.00 sec  0.01 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1a                            0.34%  855.86 sec  855.86 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Pattern routing (1T)              0.25%  855.86 sec  855.86 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1b                            0.07%  855.86 sec  855.86 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1c                            0.01%  855.86 sec  855.86 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1d                            0.01%  855.86 sec  855.86 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1e                            0.14%  855.86 sec  855.86 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Route legalization                0.05%  855.86 sec  855.86 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | | +-Legalize Blockage Violations    0.01%  855.86 sec  855.86 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1f                            0.01%  855.86 sec  855.86 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1g                            0.40%  855.86 sec  855.86 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Post Routing                      0.34%  855.86 sec  855.86 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1h                            0.09%  855.86 sec  855.86 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Post Routing                      0.04%  855.86 sec  855.86 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | +-Net group 4                           3.24%  855.86 sec  855.87 sec  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)       | | +-Generate topology                   0.57%  855.86 sec  855.86 sec  0.00 sec  0.01 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1a                            0.33%  855.87 sec  855.87 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Pattern routing (1T)              0.24%  855.87 sec  855.87 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1b                            0.07%  855.87 sec  855.87 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1c                            0.01%  855.87 sec  855.87 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1d                            0.01%  855.87 sec  855.87 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1e                            0.15%  855.87 sec  855.87 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Route legalization                0.05%  855.87 sec  855.87 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | | +-Legalize Blockage Violations    0.01%  855.87 sec  855.87 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1f                            0.01%  855.87 sec  855.87 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1g                            0.40%  855.87 sec  855.87 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Post Routing                      0.34%  855.87 sec  855.87 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1h                            0.09%  855.87 sec  855.87 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Post Routing                      0.04%  855.87 sec  855.87 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | +-Net group 5                           2.90%  855.87 sec  855.88 sec  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)       | | +-Generate topology                   0.00%  855.87 sec  855.87 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1a                            0.29%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Pattern routing (1T)              0.23%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1b                            0.06%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1c                            0.01%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1d                            0.01%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1e                            0.16%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Route legalization                0.05%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | | +-Legalize Blockage Violations    0.00%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1f                            0.01%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1g                            0.11%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Post Routing                      0.06%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1h                            0.11%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Post Routing                      0.05%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Layer assignment (1T)               0.32%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | +-Net group 6                           3.70%  855.88 sec  855.89 sec  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)       | | +-Generate topology                   0.00%  855.88 sec  855.88 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1a                            0.40%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Pattern routing (1T)              0.21%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Add via demand to 2D              0.07%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1b                            0.06%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1c                            0.01%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1d                            0.01%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1e                            0.15%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Route legalization                0.05%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | | +-Legalize Blockage Violations    0.00%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1f                            0.02%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1g                            0.10%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Post Routing                      0.04%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Phase 1h                            0.09%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | | +-Post Routing                      0.04%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Layer assignment (1T)               0.18%  855.89 sec  855.89 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       +-Export 3D cong map                      1.89%  855.90 sec  855.90 sec  0.01 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | +-Export 2D cong map                    0.16%  855.90 sec  855.90 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       +-Extract Global 3D Wires                 0.03%  855.90 sec  855.90 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       +-Track Assignment (1T)                   9.10%  855.90 sec  855.93 sec  0.03 sec  0.03 sec 
[01/18 22:46:43    322s] (I)       | +-Initialization                        0.01%  855.90 sec  855.90 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | +-Track Assignment Kernel               8.88%  855.90 sec  855.93 sec  0.03 sec  0.03 sec 
[01/18 22:46:43    322s] (I)       | +-Free Memory                           0.00%  855.93 sec  855.93 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       +-Export                                 22.59%  855.93 sec  856.00 sec  0.07 sec  0.06 sec 
[01/18 22:46:43    322s] (I)       | +-Export DB wires                       1.28%  855.93 sec  855.93 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Export all nets                     0.96%  855.93 sec  855.93 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | | +-Set wire vias                       0.17%  855.93 sec  855.93 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       | +-Report wirelength                    10.79%  855.93 sec  855.97 sec  0.03 sec  0.03 sec 
[01/18 22:46:43    322s] (I)       | +-Update net boxes                     10.25%  855.97 sec  856.00 sec  0.03 sec  0.03 sec 
[01/18 22:46:43    322s] (I)       | +-Update timing                         0.00%  856.00 sec  856.00 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)       +-Postprocess design                      0.41%  856.00 sec  856.00 sec  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)      ===================== Summary by functions =====================
[01/18 22:46:43    322s] (I)       Lv  Step                                 %      Real       CPU 
[01/18 22:46:43    322s] (I)      ----------------------------------------------------------------
[01/18 22:46:43    322s] (I)        0  Early Global Route kernel      100.00%  0.30 sec  0.29 sec 
[01/18 22:46:43    322s] (I)        1  Global Routing                  32.46%  0.10 sec  0.10 sec 
[01/18 22:46:43    322s] (I)        1  Import and model                31.03%  0.09 sec  0.09 sec 
[01/18 22:46:43    322s] (I)        1  Export                          22.59%  0.07 sec  0.06 sec 
[01/18 22:46:43    322s] (I)        1  Track Assignment (1T)            9.10%  0.03 sec  0.03 sec 
[01/18 22:46:43    322s] (I)        1  Export 3D cong map               1.89%  0.01 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        1  Postprocess design               0.41%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        2  Create place DB                 14.38%  0.04 sec  0.04 sec 
[01/18 22:46:43    322s] (I)        2  Net group 2                     14.24%  0.04 sec  0.04 sec 
[01/18 22:46:43    322s] (I)        2  Create route DB                 13.78%  0.04 sec  0.04 sec 
[01/18 22:46:43    322s] (I)        2  Report wirelength               10.79%  0.03 sec  0.03 sec 
[01/18 22:46:43    322s] (I)        2  Update net boxes                10.25%  0.03 sec  0.03 sec 
[01/18 22:46:43    322s] (I)        2  Track Assignment Kernel          8.88%  0.03 sec  0.03 sec 
[01/18 22:46:43    322s] (I)        2  Net group 6                      3.70%  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)        2  Net group 1                      3.32%  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)        2  Net group 4                      3.24%  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)        2  Net group 3                      2.99%  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)        2  Net group 5                      2.90%  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)        2  Create route kernel              1.96%  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)        2  Export DB wires                  1.28%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        2  Export 2D cong map               0.16%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        2  Initialization                   0.15%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        3  Import place data               14.32%  0.04 sec  0.04 sec 
[01/18 22:46:43    322s] (I)        3  Import route data (1T)          13.26%  0.04 sec  0.04 sec 
[01/18 22:46:43    322s] (I)        3  Layer assignment (1T)            5.63%  0.02 sec  0.01 sec 
[01/18 22:46:43    322s] (I)        3  Generate topology                5.13%  0.02 sec  0.03 sec 
[01/18 22:46:43    322s] (I)        3  Phase 1g                         3.53%  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)        3  Phase 1a                         2.31%  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)        3  Phase 1h                         1.66%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        3  Export all nets                  0.96%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        3  Phase 1e                         0.93%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        3  Phase 1b                         0.62%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        3  Set wire vias                    0.17%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        3  Phase 1f                         0.06%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        3  Phase 1c                         0.05%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        3  Phase 1d                         0.04%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        4  Read nets                       10.47%  0.03 sec  0.03 sec 
[01/18 22:46:43    322s] (I)        4  Model blockage capacity          6.00%  0.02 sec  0.02 sec 
[01/18 22:46:43    322s] (I)        4  Post Routing                     4.45%  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)        4  Read instances and placement     3.82%  0.01 sec  0.01 sec 
[01/18 22:46:43    322s] (I)        4  Read blockages ( Layer 2-11 )    1.82%  0.01 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        4  Read prerouted                   1.52%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        4  Pattern routing (1T)             1.50%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        4  Read unlegalized nets            0.56%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        4  Initialize 3D grid graph         0.36%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        4  Route legalization               0.34%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        4  Move terms for access (1T)       0.29%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        4  Add via demand to 2D             0.07%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        5  Initialize 3D capacity           5.50%  0.02 sec  0.02 sec 
[01/18 22:46:43    322s] (I)        5  Read instance blockages          0.74%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        5  Read PG blockages                0.46%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        5  Legalize Blockage Violations     0.06%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        5  Read halo blockages              0.05%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/18 22:46:43    322s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/18 22:46:43    322s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/18 22:46:43    322s]         Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/18 22:46:43    322s]       Routing using eGR only done.
[01/18 22:46:43    322s] Net route status summary:
[01/18 22:46:43    322s]   Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 22:46:43    322s]   Non-clock: 10625 (unrouted=304, trialRouted=10321, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 22:46:43    322s] 
[01/18 22:46:43    322s] CCOPT: Done with clock implementation routing.
[01/18 22:46:43    322s] 
[01/18 22:46:43    322s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/18 22:46:43    322s]     Clock implementation routing done.
[01/18 22:46:43    322s]     Leaving CCOpt scope - extractRC...
[01/18 22:46:43    322s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/18 22:46:43    322s] Extraction called for design 'picorv32' of instances=9478 and nets=10665 using extraction engine 'preRoute' .
[01/18 22:46:43    322s] PreRoute RC Extraction called for design picorv32.
[01/18 22:46:43    322s] RC Extraction called in multi-corner(1) mode.
[01/18 22:46:43    322s] RCMode: PreRoute
[01/18 22:46:43    322s]       RC Corner Indexes            0   
[01/18 22:46:43    322s] Capacitance Scaling Factor   : 1.00000 
[01/18 22:46:43    322s] Resistance Scaling Factor    : 1.00000 
[01/18 22:46:43    322s] Clock Cap. Scaling Factor    : 1.00000 
[01/18 22:46:43    322s] Clock Res. Scaling Factor    : 1.00000 
[01/18 22:46:43    322s] Shrink Factor                : 1.00000
[01/18 22:46:43    322s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/18 22:46:43    322s] Using Quantus QRC technology file ...
[01/18 22:46:43    322s] 
[01/18 22:46:43    322s] Trim Metal Layers:
[01/18 22:46:43    322s] LayerId::1 widthSet size::2
[01/18 22:46:43    322s] LayerId::2 widthSet size::2
[01/18 22:46:43    322s] LayerId::3 widthSet size::2
[01/18 22:46:43    322s] LayerId::4 widthSet size::2
[01/18 22:46:43    322s] LayerId::5 widthSet size::2
[01/18 22:46:43    322s] LayerId::6 widthSet size::2
[01/18 22:46:43    322s] LayerId::7 widthSet size::2
[01/18 22:46:43    322s] LayerId::8 widthSet size::2
[01/18 22:46:43    322s] LayerId::9 widthSet size::2
[01/18 22:46:43    322s] LayerId::10 widthSet size::2
[01/18 22:46:43    322s] LayerId::11 widthSet size::2
[01/18 22:46:43    322s] Updating RC grid for preRoute extraction ...
[01/18 22:46:43    322s] eee: pegSigSF::1.070000
[01/18 22:46:43    322s] Initializing multi-corner resistance tables ...
[01/18 22:46:43    322s] eee: l::1 avDens::0.139266 usedTrk::2281.178071 availTrk::16380.000000 sigTrk::2281.178071
[01/18 22:46:43    322s] eee: l::2 avDens::0.278529 usedTrk::3619.758756 availTrk::12996.000000 sigTrk::3619.758756
[01/18 22:46:43    322s] eee: l::3 avDens::0.256361 usedTrk::3507.021920 availTrk::13680.000000 sigTrk::3507.021920
[01/18 22:46:43    322s] eee: l::4 avDens::0.146885 usedTrk::1770.767551 availTrk::12055.500000 sigTrk::1770.767551
[01/18 22:46:43    322s] eee: l::5 avDens::0.067294 usedTrk::775.221934 availTrk::11520.000000 sigTrk::775.221934
[01/18 22:46:43    322s] eee: l::6 avDens::0.021130 usedTrk::207.764912 availTrk::9832.500000 sigTrk::207.764912
[01/18 22:46:43    322s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:43    322s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:43    322s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:43    322s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 22:46:43    322s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 22:46:43    322s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:46:43    322s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.268166 uaWl=1.000000 uaWlH=0.247631 aWlH=0.000000 lMod=0 pMax=0.820400 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:46:43    322s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2106.977M)
[01/18 22:46:43    322s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/18 22:46:43    322s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
[01/18 22:46:43    322s]     Leaving CCOpt scope - Initializing placement interface...
[01/18 22:46:43    322s] OPERPROF: Starting DPlace-Init at level 1, MEM:2107.0M, EPOCH TIME: 1705610803.858435
[01/18 22:46:43    322s] Processing tracks to init pin-track alignment.
[01/18 22:46:43    322s] z: 2, totalTracks: 1
[01/18 22:46:43    322s] z: 4, totalTracks: 1
[01/18 22:46:43    322s] z: 6, totalTracks: 1
[01/18 22:46:43    322s] z: 8, totalTracks: 1
[01/18 22:46:43    322s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:46:43    322s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2107.0M, EPOCH TIME: 1705610803.868500
[01/18 22:46:43    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:43    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:43    322s] 
[01/18 22:46:43    322s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:46:43    322s] OPERPROF:     Starting CMU at level 3, MEM:2107.0M, EPOCH TIME: 1705610803.905825
[01/18 22:46:43    322s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2107.0M, EPOCH TIME: 1705610803.907211
[01/18 22:46:43    322s] 
[01/18 22:46:43    322s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:46:43    322s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.040, MEM:2107.0M, EPOCH TIME: 1705610803.908560
[01/18 22:46:43    322s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2107.0M, EPOCH TIME: 1705610803.908655
[01/18 22:46:43    322s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2107.0M, EPOCH TIME: 1705610803.908723
[01/18 22:46:43    322s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2107.0MB).
[01/18 22:46:43    322s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2107.0M, EPOCH TIME: 1705610803.910911
[01/18 22:46:43    322s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[01/18 22:46:43    322s]     Legalizer reserving space for clock trees
[01/18 22:46:43    322s]     Calling post conditioning for eGRPC...
[01/18 22:46:43    322s]       eGRPC...
[01/18 22:46:43    322s]         eGRPC active optimizations:
[01/18 22:46:43    322s]          - Move Down
[01/18 22:46:43    322s]          - Downsizing before DRV sizing
[01/18 22:46:43    322s]          - DRV fixing with sizing
[01/18 22:46:43    322s]          - Move to fanout
[01/18 22:46:43    322s]          - Cloning
[01/18 22:46:43    322s]         
[01/18 22:46:43    322s]         Currently running CTS, using active skew data
[01/18 22:46:43    322s]         Reset bufferability constraints...
[01/18 22:46:43    322s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[01/18 22:46:43    322s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/18 22:46:43    322s] End AAE Lib Interpolated Model. (MEM=2106.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:46:44    322s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:44    322s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:44    322s]         Clock DAG stats eGRPC initial state:
[01/18 22:46:44    322s]           cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:44    322s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:44    322s]           misc counts      : r=1, pp=0
[01/18 22:46:44    322s]           cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:46:44    322s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:44    322s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:44    322s]           wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.584pF, total=0.641pF
[01/18 22:46:44    322s]           wire lengths     : top=0.000um, trunk=724.656um, leaf=6490.095um, total=7214.751um
[01/18 22:46:44    322s]           hp wire lengths  : top=0.000um, trunk=403.630um, leaf=2304.570um, total=2708.200um
[01/18 22:46:44    322s]         Clock DAG net violations eGRPC initial state:
[01/18 22:46:44    322s]           Remaining Transition : {count=7, worst=[0.008ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.003ns sum=0.030ns
[01/18 22:46:44    322s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[01/18 22:46:44    322s]           Trunk : target=0.200ns count=4 avg=0.175ns sd=0.015ns min=0.155ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/18 22:46:44    322s]           Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.011ns min=0.165ns max=0.208ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 9 <= 0.190ns, 12 <= 0.200ns} {7 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:46:44    322s]         Clock DAG library cell distribution eGRPC initial state {count}:
[01/18 22:46:44    322s]            Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:46:44    322s]         Clock DAG hash eGRPC initial state: 7493495068667664585 16600843753274032519
[01/18 22:46:44    322s]         CTS services accumulated run-time stats eGRPC initial state:
[01/18 22:46:44    322s]           delay calculator: calls=10963, total_wall_time=0.542s, mean_wall_time=0.049ms
[01/18 22:46:44    322s]           legalizer: calls=3271, total_wall_time=0.075s, mean_wall_time=0.023ms
[01/18 22:46:44    322s]           steiner router: calls=8958, total_wall_time=1.889s, mean_wall_time=0.211ms
[01/18 22:46:44    322s]         Primary reporting skew groups eGRPC initial state:
[01/18 22:46:44    322s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439, avg=0.421, sd=0.007], skew [0.031 vs 0.200], 100% {0.408, 0.439} (wid=0.005 ws=0.004) (gid=0.435 gs=0.028)
[01/18 22:46:44    322s]               min path sink: mem_16bit_buffer_reg[13]/CK
[01/18 22:46:44    322s]               max path sink: genblk1.pcpi_mul_rs2_reg[2]/CK
[01/18 22:46:44    322s]         Skew group summary eGRPC initial state:
[01/18 22:46:44    322s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439, avg=0.421, sd=0.007], skew [0.031 vs 0.200], 100% {0.408, 0.439} (wid=0.005 ws=0.004) (gid=0.435 gs=0.028)
[01/18 22:46:44    322s]         eGRPC Moving buffers...
[01/18 22:46:44    322s]           Clock DAG hash before 'eGRPC Moving buffers': 7493495068667664585 16600843753274032519
[01/18 22:46:44    322s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[01/18 22:46:44    322s]             delay calculator: calls=10963, total_wall_time=0.542s, mean_wall_time=0.049ms
[01/18 22:46:44    322s]             legalizer: calls=3271, total_wall_time=0.075s, mean_wall_time=0.023ms
[01/18 22:46:44    322s]             steiner router: calls=8958, total_wall_time=1.889s, mean_wall_time=0.211ms
[01/18 22:46:44    322s]           Violation analysis...
[01/18 22:46:44    322s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:44    322s]           Clock DAG stats after 'eGRPC Moving buffers':
[01/18 22:46:44    322s]             cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:44    322s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:44    322s]             misc counts      : r=1, pp=0
[01/18 22:46:44    322s]             cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:46:44    322s]             cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:44    322s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:44    322s]             wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.584pF, total=0.641pF
[01/18 22:46:44    322s]             wire lengths     : top=0.000um, trunk=724.656um, leaf=6490.095um, total=7214.751um
[01/18 22:46:44    322s]             hp wire lengths  : top=0.000um, trunk=403.630um, leaf=2304.570um, total=2708.200um
[01/18 22:46:44    322s]           Clock DAG net violations after 'eGRPC Moving buffers':
[01/18 22:46:44    322s]             Remaining Transition : {count=7, worst=[0.008ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.003ns sum=0.030ns
[01/18 22:46:44    322s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[01/18 22:46:44    322s]             Trunk : target=0.200ns count=4 avg=0.175ns sd=0.015ns min=0.155ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/18 22:46:44    322s]             Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.011ns min=0.165ns max=0.208ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 9 <= 0.190ns, 12 <= 0.200ns} {7 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:46:44    322s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[01/18 22:46:44    322s]              Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:46:44    322s]           Clock DAG hash after 'eGRPC Moving buffers': 7493495068667664585 16600843753274032519
[01/18 22:46:44    322s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[01/18 22:46:44    322s]             delay calculator: calls=10963, total_wall_time=0.542s, mean_wall_time=0.049ms
[01/18 22:46:44    322s]             legalizer: calls=3271, total_wall_time=0.075s, mean_wall_time=0.023ms
[01/18 22:46:44    322s]             steiner router: calls=8958, total_wall_time=1.889s, mean_wall_time=0.211ms
[01/18 22:46:44    322s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[01/18 22:46:44    322s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439], skew [0.031 vs 0.200]
[01/18 22:46:44    322s]                 min path sink: mem_16bit_buffer_reg[13]/CK
[01/18 22:46:44    322s]                 max path sink: genblk1.pcpi_mul_rs2_reg[2]/CK
[01/18 22:46:44    322s]           Skew group summary after 'eGRPC Moving buffers':
[01/18 22:46:44    322s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439], skew [0.031 vs 0.200]
[01/18 22:46:44    322s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:44    322s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:44    322s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[01/18 22:46:44    322s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7493495068667664585 16600843753274032519
[01/18 22:46:44    322s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/18 22:46:44    322s]             delay calculator: calls=10963, total_wall_time=0.542s, mean_wall_time=0.049ms
[01/18 22:46:44    322s]             legalizer: calls=3271, total_wall_time=0.075s, mean_wall_time=0.023ms
[01/18 22:46:44    322s]             steiner router: calls=8958, total_wall_time=1.889s, mean_wall_time=0.211ms
[01/18 22:46:44    322s]           Artificially removing long paths...
[01/18 22:46:44    322s]             Clock DAG hash before 'Artificially removing long paths': 7493495068667664585 16600843753274032519
[01/18 22:46:44    322s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[01/18 22:46:44    322s]               delay calculator: calls=10963, total_wall_time=0.542s, mean_wall_time=0.049ms
[01/18 22:46:44    322s]               legalizer: calls=3271, total_wall_time=0.075s, mean_wall_time=0.023ms
[01/18 22:46:44    322s]               steiner router: calls=8958, total_wall_time=1.889s, mean_wall_time=0.211ms
[01/18 22:46:44    322s]             Artificially shortened 122 long paths. The largest offset applied was 0.005ns.
[01/18 22:46:44    322s]             
[01/18 22:46:44    322s]             
[01/18 22:46:44    322s]             Skew Group Offsets:
[01/18 22:46:44    322s]             
[01/18 22:46:44    322s]             -----------------------------------------------------------------------------------------------------------------
[01/18 22:46:44    322s]             Skew Group                             Num.     Num.       Offset        Max        Previous Max.    Current Max.
[01/18 22:46:44    322s]                                                    Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[01/18 22:46:44    322s]             -----------------------------------------------------------------------------------------------------------------
[01/18 22:46:44    322s]             clk/default_emulate_constraint_mode    1961       122        6.221%      0.005ns       0.439ns         0.434ns
[01/18 22:46:44    322s]             -----------------------------------------------------------------------------------------------------------------
[01/18 22:46:44    322s]             
[01/18 22:46:44    322s]             Offsets Histogram:
[01/18 22:46:44    322s]             
[01/18 22:46:44    322s]             -------------------------------
[01/18 22:46:44    322s]             From (ns)    To (ns)      Count
[01/18 22:46:44    322s]             -------------------------------
[01/18 22:46:44    322s]             below          0.002         1
[01/18 22:46:44    322s]               0.002      and above     121
[01/18 22:46:44    322s]             -------------------------------
[01/18 22:46:44    322s]             
[01/18 22:46:44    322s]             Mean=0.004ns Median=0.005ns Std.Dev=0.001ns
[01/18 22:46:44    322s]             
[01/18 22:46:44    322s]             
[01/18 22:46:44    322s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:44    322s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:44    322s]           Modifying slew-target multiplier from 1 to 0.9
[01/18 22:46:44    322s]           Downsizing prefiltering...
[01/18 22:46:44    322s]           Downsizing prefiltering done.
[01/18 22:46:44    322s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[01/18 22:46:44    322s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 39, numSkippedDueToCloseToSkewTarget = 1
[01/18 22:46:44    322s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/18 22:46:44    322s]           Reverting slew-target multiplier from 0.9 to 1
[01/18 22:46:44    322s]           Reverting Artificially removing long paths...
[01/18 22:46:44    322s]             Clock DAG hash before 'Reverting Artificially removing long paths': 7493495068667664585 16600843753274032519
[01/18 22:46:44    322s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[01/18 22:46:44    322s]               delay calculator: calls=10963, total_wall_time=0.542s, mean_wall_time=0.049ms
[01/18 22:46:44    322s]               legalizer: calls=3271, total_wall_time=0.075s, mean_wall_time=0.023ms
[01/18 22:46:44    322s]               steiner router: calls=8958, total_wall_time=1.889s, mean_wall_time=0.211ms
[01/18 22:46:44    322s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:44    322s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:44    322s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/18 22:46:44    322s]             cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:44    322s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:44    322s]             misc counts      : r=1, pp=0
[01/18 22:46:44    322s]             cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:46:44    322s]             cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:44    322s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:44    322s]             wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.584pF, total=0.641pF
[01/18 22:46:44    322s]             wire lengths     : top=0.000um, trunk=724.656um, leaf=6490.095um, total=7214.751um
[01/18 22:46:44    322s]             hp wire lengths  : top=0.000um, trunk=403.630um, leaf=2304.570um, total=2708.200um
[01/18 22:46:44    322s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/18 22:46:44    322s]             Remaining Transition : {count=7, worst=[0.008ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.003ns sum=0.030ns
[01/18 22:46:44    322s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/18 22:46:44    322s]             Trunk : target=0.200ns count=4 avg=0.175ns sd=0.015ns min=0.155ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/18 22:46:44    322s]             Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.011ns min=0.165ns max=0.208ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 9 <= 0.190ns, 12 <= 0.200ns} {7 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:46:44    322s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[01/18 22:46:44    322s]              Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:46:44    322s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7493495068667664585 16600843753274032519
[01/18 22:46:44    322s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/18 22:46:44    322s]             delay calculator: calls=10963, total_wall_time=0.542s, mean_wall_time=0.049ms
[01/18 22:46:44    322s]             legalizer: calls=3271, total_wall_time=0.075s, mean_wall_time=0.023ms
[01/18 22:46:44    322s]             steiner router: calls=8958, total_wall_time=1.889s, mean_wall_time=0.211ms
[01/18 22:46:44    322s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/18 22:46:44    322s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439], skew [0.031 vs 0.200]
[01/18 22:46:44    322s]                 min path sink: mem_16bit_buffer_reg[13]/CK
[01/18 22:46:44    322s]                 max path sink: genblk1.pcpi_mul_rs2_reg[2]/CK
[01/18 22:46:44    322s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/18 22:46:44    322s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439], skew [0.031 vs 0.200]
[01/18 22:46:44    322s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:44    322s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:44    322s]         eGRPC Fixing DRVs...
[01/18 22:46:44    322s]           Clock DAG hash before 'eGRPC Fixing DRVs': 7493495068667664585 16600843753274032519
[01/18 22:46:44    322s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[01/18 22:46:44    322s]             delay calculator: calls=10963, total_wall_time=0.542s, mean_wall_time=0.049ms
[01/18 22:46:44    322s]             legalizer: calls=3271, total_wall_time=0.075s, mean_wall_time=0.023ms
[01/18 22:46:44    322s]             steiner router: calls=8958, total_wall_time=1.889s, mean_wall_time=0.211ms
[01/18 22:46:44    322s]           Fixing clock tree DRVs: ...20% ...40% ..Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
[01/18 22:46:44    322s]           Original list had 4 cells:
[01/18 22:46:44    322s]           CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/18 22:46:44    322s]           Library trimming was not able to trim any cells:
[01/18 22:46:44    322s]           CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/18 22:46:44    322s]           .60% ...80% ...100% 
[01/18 22:46:44    322s]           CCOpt-eGRPC: considered: 40, tested: 40, violation detected: 7, violation ignored (due to small violation): 1, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
[01/18 22:46:44    322s]           
[01/18 22:46:44    322s]           Statistics: Fix DRVs (cell sizing):
[01/18 22:46:44    322s]           ===================================
[01/18 22:46:44    322s]           
[01/18 22:46:44    322s]           Cell changes by Net Type:
[01/18 22:46:44    322s]           
[01/18 22:46:44    322s]           -------------------------------------------------------------------------------------------------------------------
[01/18 22:46:44    322s]           Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/18 22:46:44    322s]           -------------------------------------------------------------------------------------------------------------------
[01/18 22:46:44    322s]           top                0                    0           0            0                    0                  0
[01/18 22:46:44    322s]           trunk              0                    0           0            0                    0                  0
[01/18 22:46:44    322s]           leaf               6 [100.0%]           0           0            0                    0 (0.0%)           6 (100.0%)
[01/18 22:46:44    322s]           -------------------------------------------------------------------------------------------------------------------
[01/18 22:46:44    322s]           Total              6 [100.0%]           0           0            0                    0 (0.0%)           6 (100.0%)
[01/18 22:46:44    322s]           -------------------------------------------------------------------------------------------------------------------
[01/18 22:46:44    322s]           
[01/18 22:46:44    322s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 0.000um^2 (0.000%)
[01/18 22:46:44    322s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/18 22:46:44    322s]           
[01/18 22:46:44    322s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[01/18 22:46:44    322s]             cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:44    322s]             sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:44    322s]             misc counts      : r=1, pp=0
[01/18 22:46:44    322s]             cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:46:44    322s]             cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:44    322s]             sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:44    322s]             wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.584pF, total=0.641pF
[01/18 22:46:44    322s]             wire lengths     : top=0.000um, trunk=724.656um, leaf=6490.095um, total=7214.751um
[01/18 22:46:44    322s]             hp wire lengths  : top=0.000um, trunk=403.630um, leaf=2304.570um, total=2708.200um
[01/18 22:46:44    322s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[01/18 22:46:44    322s]             Remaining Transition : {count=7, worst=[0.008ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.003ns sum=0.030ns
[01/18 22:46:44    322s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[01/18 22:46:44    322s]             Trunk : target=0.200ns count=4 avg=0.175ns sd=0.015ns min=0.155ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/18 22:46:44    322s]             Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.011ns min=0.165ns max=0.208ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 9 <= 0.190ns, 12 <= 0.200ns} {7 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:46:44    322s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[01/18 22:46:44    322s]              Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:46:44    322s]           Clock DAG hash after 'eGRPC Fixing DRVs': 7493495068667664585 16600843753274032519
[01/18 22:46:44    322s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[01/18 22:46:44    322s]             delay calculator: calls=11053, total_wall_time=0.544s, mean_wall_time=0.049ms
[01/18 22:46:44    322s]             legalizer: calls=3277, total_wall_time=0.075s, mean_wall_time=0.023ms
[01/18 22:46:44    322s]             steiner router: calls=9042, total_wall_time=1.890s, mean_wall_time=0.209ms
[01/18 22:46:44    322s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[01/18 22:46:44    322s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439], skew [0.031 vs 0.200]
[01/18 22:46:44    322s]                 min path sink: mem_16bit_buffer_reg[13]/CK
[01/18 22:46:44    322s]                 max path sink: genblk1.pcpi_mul_rs2_reg[2]/CK
[01/18 22:46:44    322s]           Skew group summary after 'eGRPC Fixing DRVs':
[01/18 22:46:44    322s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439], skew [0.031 vs 0.200]
[01/18 22:46:44    322s]           Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:46:44    322s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:46:44    322s]         
[01/18 22:46:44    322s]         Slew Diagnostics: After DRV fixing
[01/18 22:46:44    322s]         ==================================
[01/18 22:46:44    322s]         
[01/18 22:46:44    322s]         Global Causes:
[01/18 22:46:44    322s]         
[01/18 22:46:44    322s]         -------------------------------------
[01/18 22:46:44    322s]         Cause
[01/18 22:46:44    322s]         -------------------------------------
[01/18 22:46:44    322s]         DRV fixing with buffering is disabled
[01/18 22:46:44    322s]         -------------------------------------
[01/18 22:46:44    322s]         
[01/18 22:46:44    322s]         Top 5 overslews:
[01/18 22:46:44    322s]         
[01/18 22:46:44    322s]         ----------------------------------------------------------------------------
[01/18 22:46:44    322s]         Overslew    Causes                                     Driving Pin
[01/18 22:46:44    322s]         ----------------------------------------------------------------------------
[01/18 22:46:44    322s]         0.008ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00003/Y
[01/18 22:46:44    322s]         0.006ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00015/Y
[01/18 22:46:44    322s]         0.006ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00031/Y
[01/18 22:46:44    322s]         0.004ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00017/Y
[01/18 22:46:44    322s]         0.004ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00019/Y
[01/18 22:46:44    322s]         ----------------------------------------------------------------------------
[01/18 22:46:44    322s]         
[01/18 22:46:44    322s]         Slew diagnostics counts from the 7 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/18 22:46:44    322s]         
[01/18 22:46:44    322s]         ------------------------------------------------------
[01/18 22:46:44    322s]         Cause                                       Occurences
[01/18 22:46:44    322s]         ------------------------------------------------------
[01/18 22:46:44    322s]         Inst already optimally sized                    6
[01/18 22:46:44    322s]         Violation below threshold for DRV sizing        1
[01/18 22:46:44    322s]         ------------------------------------------------------
[01/18 22:46:44    322s]         
[01/18 22:46:44    322s]         Violation diagnostics counts from the 7 nodes that have violations:
[01/18 22:46:44    322s]         
[01/18 22:46:44    322s]         ------------------------------------------------------
[01/18 22:46:44    322s]         Cause                                       Occurences
[01/18 22:46:44    322s]         ------------------------------------------------------
[01/18 22:46:44    322s]         Inst already optimally sized                    6
[01/18 22:46:44    322s]         Violation below threshold for DRV sizing        1
[01/18 22:46:44    322s]         ------------------------------------------------------
[01/18 22:46:44    322s]         
[01/18 22:46:44    322s]         Reconnecting optimized routes...
[01/18 22:46:44    322s]         Reset timing graph...
[01/18 22:46:44    322s] Ignoring AAE DB Resetting ...
[01/18 22:46:44    322s]         Reset timing graph done.
[01/18 22:46:44    323s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:44    323s]         Violation analysis...
[01/18 22:46:44    323s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:44    323s]         Moving clock insts towards fanout...
[01/18 22:46:44    323s] End AAE Lib Interpolated Model. (MEM=2145.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:46:44    323s]         Move to sink centre: considered=7, unsuccessful=0, alreadyClose=0, noImprovementFound=6, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
[01/18 22:46:44    323s]         Moving clock insts towards fanout done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/18 22:46:44    323s]         Clock instances to consider for cloning: 0
[01/18 22:46:44    323s]         Reset timing graph...
[01/18 22:46:44    323s] Ignoring AAE DB Resetting ...
[01/18 22:46:44    323s]         Reset timing graph done.
[01/18 22:46:44    323s]         Set dirty flag on 1 instances, 2 nets
[01/18 22:46:44    323s] End AAE Lib Interpolated Model. (MEM=2145.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:46:44    323s]         Clock DAG stats before routing clock trees:
[01/18 22:46:44    323s]           cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:46:44    323s]           sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:46:44    323s]           misc counts      : r=1, pp=0
[01/18 22:46:44    323s]           cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:46:44    323s]           cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:46:44    323s]           sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:46:44    323s]           wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.584pF, total=0.641pF
[01/18 22:46:44    323s]           wire lengths     : top=0.000um, trunk=724.656um, leaf=6490.095um, total=7214.751um
[01/18 22:46:44    323s]           hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2304.570um, total=2710.400um
[01/18 22:46:44    323s]         Clock DAG net violations before routing clock trees:
[01/18 22:46:44    323s]           Remaining Transition : {count=7, worst=[0.008ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.003ns sum=0.030ns
[01/18 22:46:44    323s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[01/18 22:46:44    323s]           Trunk : target=0.200ns count=4 avg=0.175ns sd=0.015ns min=0.155ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
[01/18 22:46:44    323s]           Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.011ns min=0.165ns max=0.208ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 9 <= 0.190ns, 12 <= 0.200ns} {7 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:46:44    323s]         Clock DAG library cell distribution before routing clock trees {count}:
[01/18 22:46:44    323s]            Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:46:44    323s]         Clock DAG hash before routing clock trees: 2811630585358733106 1100366102136632132
[01/18 22:46:44    323s]         CTS services accumulated run-time stats before routing clock trees:
[01/18 22:46:44    323s]           delay calculator: calls=11597, total_wall_time=0.584s, mean_wall_time=0.050ms
[01/18 22:46:44    323s]           legalizer: calls=3311, total_wall_time=0.076s, mean_wall_time=0.023ms
[01/18 22:46:44    323s]           steiner router: calls=9124, total_wall_time=1.932s, mean_wall_time=0.212ms
[01/18 22:46:45    323s]         Primary reporting skew groups before routing clock trees:
[01/18 22:46:45    323s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439, avg=0.421, sd=0.007], skew [0.031 vs 0.200], 100% {0.408, 0.439} (wid=0.005 ws=0.004) (gid=0.435 gs=0.028)
[01/18 22:46:45    323s]               min path sink: mem_16bit_buffer_reg[13]/CK
[01/18 22:46:45    323s]               max path sink: genblk1.pcpi_mul_rs2_reg[2]/CK
[01/18 22:46:45    323s]         Skew group summary before routing clock trees:
[01/18 22:46:45    323s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439, avg=0.421, sd=0.007], skew [0.031 vs 0.200], 100% {0.408, 0.439} (wid=0.005 ws=0.004) (gid=0.435 gs=0.028)
[01/18 22:46:45    323s]       eGRPC done.
[01/18 22:46:45    323s]     Calling post conditioning for eGRPC done.
[01/18 22:46:45    323s]   eGR Post Conditioning loop iteration 0 done.
[01/18 22:46:45    323s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[01/18 22:46:45    323s]   Leaving CCOpt scope - Cleaning up placement interface...
[01/18 22:46:45    323s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2154.7M, EPOCH TIME: 1705610805.018566
[01/18 22:46:45    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:45    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:45    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:45    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:45    323s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.035, MEM:2154.7M, EPOCH TIME: 1705610805.053872
[01/18 22:46:45    323s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:46:45    323s]   Leaving CCOpt scope - ClockRefiner...
[01/18 22:46:45    323s]   Assigned high priority to 0 instances.
[01/18 22:46:45    323s]   Soft fixed 39 clock instances.
[01/18 22:46:45    323s]   Performing Single Pass Refine Place.
[01/18 22:46:45    323s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[01/18 22:46:45    323s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2145.1M, EPOCH TIME: 1705610805.071934
[01/18 22:46:45    323s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2145.1M, EPOCH TIME: 1705610805.072114
[01/18 22:46:45    323s] Processing tracks to init pin-track alignment.
[01/18 22:46:45    323s] z: 2, totalTracks: 1
[01/18 22:46:45    323s] z: 4, totalTracks: 1
[01/18 22:46:45    323s] z: 6, totalTracks: 1
[01/18 22:46:45    323s] z: 8, totalTracks: 1
[01/18 22:46:45    323s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:46:45    323s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2145.1M, EPOCH TIME: 1705610805.082895
[01/18 22:46:45    323s] Info: 39 insts are soft-fixed.
[01/18 22:46:45    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:45    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:45    323s] 
[01/18 22:46:45    323s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:46:45    323s] OPERPROF:       Starting CMU at level 4, MEM:2145.1M, EPOCH TIME: 1705610805.117101
[01/18 22:46:45    323s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2145.1M, EPOCH TIME: 1705610805.118581
[01/18 22:46:45    323s] 
[01/18 22:46:45    323s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:46:45    323s] Info: 39 insts are soft-fixed.
[01/18 22:46:45    323s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:2145.1M, EPOCH TIME: 1705610805.120337
[01/18 22:46:45    323s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2145.1M, EPOCH TIME: 1705610805.120439
[01/18 22:46:45    323s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2145.1M, EPOCH TIME: 1705610805.120509
[01/18 22:46:45    323s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2145.1MB).
[01/18 22:46:45    323s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.051, MEM:2145.1M, EPOCH TIME: 1705610805.123133
[01/18 22:46:45    323s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.051, MEM:2145.1M, EPOCH TIME: 1705610805.123194
[01/18 22:46:45    323s] TDRefine: refinePlace mode is spiral
[01/18 22:46:45    323s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.8
[01/18 22:46:45    323s] OPERPROF: Starting RefinePlace at level 1, MEM:2145.1M, EPOCH TIME: 1705610805.123282
[01/18 22:46:45    323s] *** Starting refinePlace (0:05:24 mem=2145.1M) ***
[01/18 22:46:45    323s] Total net bbox length = 2.135e+05 (1.070e+05 1.065e+05) (ext = 6.290e+04)
[01/18 22:46:45    323s] 
[01/18 22:46:45    323s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:46:45    323s] Info: 39 insts are soft-fixed.
[01/18 22:46:45    323s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:46:45    323s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:46:45    323s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:46:45    323s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:45    323s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:45    323s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2145.1M, EPOCH TIME: 1705610805.143779
[01/18 22:46:45    323s] Starting refinePlace ...
[01/18 22:46:45    323s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:45    323s] One DDP V2 for no tweak run.
[01/18 22:46:45    323s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:45    323s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2145.1M, EPOCH TIME: 1705610805.168686
[01/18 22:46:45    323s] DDP initSite1 nrRow 115 nrJob 115
[01/18 22:46:45    323s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2145.1M, EPOCH TIME: 1705610805.168846
[01/18 22:46:45    323s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2145.1M, EPOCH TIME: 1705610805.169032
[01/18 22:46:45    323s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2145.1M, EPOCH TIME: 1705610805.169092
[01/18 22:46:45    323s] DDP markSite nrRow 115 nrJob 115
[01/18 22:46:45    323s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2145.1M, EPOCH TIME: 1705610805.169511
[01/18 22:46:45    323s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2145.1M, EPOCH TIME: 1705610805.169595
[01/18 22:46:45    323s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2145.1M, EPOCH TIME: 1705610805.174477
[01/18 22:46:45    323s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2145.1M, EPOCH TIME: 1705610805.174578
[01/18 22:46:45    323s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:2145.1M, EPOCH TIME: 1705610805.176601
[01/18 22:46:45    323s] ** Cut row section cpu time 0:00:00.0.
[01/18 22:46:45    323s]  ** Cut row section real time 0:00:00.0.
[01/18 22:46:45    323s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.002, MEM:2145.1M, EPOCH TIME: 1705610805.176722
[01/18 22:46:45    324s]   Spread Effort: high, standalone mode, useDDP on.
[01/18 22:46:45    324s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2145.1MB) @(0:05:24 - 0:05:24).
[01/18 22:46:45    324s] Move report: preRPlace moves 327 insts, mean move: 0.73 um, max move: 4.71 um 
[01/18 22:46:45    324s] 	Max move on inst (cpuregs_reg[29][28]): (49.40, 105.64) --> (46.40, 107.35)
[01/18 22:46:45    324s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/18 22:46:45    324s] wireLenOptFixPriorityInst 1961 inst fixed
[01/18 22:46:45    324s] 
[01/18 22:46:45    324s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:46:45    324s] Move report: legalization moves 80 insts, mean move: 4.01 um, max move: 24.54 um spiral
[01/18 22:46:45    324s] 	Max move on inst (FE_OFC436_n_3448): (82.00, 177.46) --> (82.60, 153.52)
[01/18 22:46:45    324s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:46:45    324s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:46:45    324s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2145.1MB) @(0:05:24 - 0:05:24).
[01/18 22:46:45    324s] Move report: Detail placement moves 403 insts, mean move: 1.39 um, max move: 24.54 um 
[01/18 22:46:45    324s] 	Max move on inst (FE_OFC436_n_3448): (82.00, 177.46) --> (82.60, 153.52)
[01/18 22:46:45    324s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2145.1MB
[01/18 22:46:45    324s] Statistics of distance of Instance movement in refine placement:
[01/18 22:46:45    324s]   maximum (X+Y) =        24.54 um
[01/18 22:46:45    324s]   inst (FE_OFC436_n_3448) with max move: (82, 177.46) -> (82.6, 153.52)
[01/18 22:46:45    324s]   mean    (X+Y) =         1.39 um
[01/18 22:46:45    324s] Summary Report:
[01/18 22:46:45    324s] Instances move: 403 (out of 9478 movable)
[01/18 22:46:45    324s] Instances flipped: 0
[01/18 22:46:45    324s] Mean displacement: 1.39 um
[01/18 22:46:45    324s] Max displacement: 24.54 um (Instance: FE_OFC436_n_3448) (82, 177.46) -> (82.6, 153.52)
[01/18 22:46:45    324s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/18 22:46:45    324s] Total instances moved : 403
[01/18 22:46:45    324s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.410, REAL:0.394, MEM:2145.1M, EPOCH TIME: 1705610805.537584
[01/18 22:46:45    324s] Total net bbox length = 2.140e+05 (1.072e+05 1.067e+05) (ext = 6.289e+04)
[01/18 22:46:45    324s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2145.1MB
[01/18 22:46:45    324s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2145.1MB) @(0:05:24 - 0:05:24).
[01/18 22:46:45    324s] *** Finished refinePlace (0:05:24 mem=2145.1M) ***
[01/18 22:46:45    324s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.8
[01/18 22:46:45    324s] OPERPROF: Finished RefinePlace at level 1, CPU:0.430, REAL:0.419, MEM:2145.1M, EPOCH TIME: 1705610805.542643
[01/18 22:46:45    324s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2145.1M, EPOCH TIME: 1705610805.542714
[01/18 22:46:45    324s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9478).
[01/18 22:46:45    324s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:45    324s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:45    324s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:46:45    324s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.034, MEM:2107.1M, EPOCH TIME: 1705610805.576405
[01/18 22:46:45    324s]   ClockRefiner summary
[01/18 22:46:45    324s]   All clock instances: Moved 86, flipped 11 and cell swapped 0 (out of a total of 2000).
[01/18 22:46:45    324s]   The largest move was 4.71 um for cpuregs_reg[29][28].
[01/18 22:46:45    324s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 39).
[01/18 22:46:45    324s]   Clock sinks: Moved 86, flipped 11 and cell swapped 0 (out of a total of 1961).
[01/18 22:46:45    324s]   The largest move was 4.71 um for cpuregs_reg[29][28].
[01/18 22:46:45    324s]   Restoring pStatusCts on 39 clock instances.
[01/18 22:46:45    324s]   Revert refine place priority changes on 0 instances.
[01/18 22:46:45    324s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[01/18 22:46:45    324s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.3 real=0:00:02.3)
[01/18 22:46:45    324s]   CCOpt::Phase::Routing...
[01/18 22:46:45    324s]   Clock implementation routing...
[01/18 22:46:45    324s]     Leaving CCOpt scope - Routing Tools...
[01/18 22:46:45    324s] Net route status summary:
[01/18 22:46:45    324s]   Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 22:46:45    324s]   Non-clock: 10625 (unrouted=304, trialRouted=10321, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 22:46:45    324s]     Routing using eGR in eGR->NR Step...
[01/18 22:46:45    324s]       Early Global Route - eGR->Nr High Frequency step...
[01/18 22:46:45    324s] (ccopt eGR): There are 40 nets to be routed. 0 nets have skip routing designation.
[01/18 22:46:45    324s] (ccopt eGR): There are 40 nets for routing of which 40 have one or more fixed wires.
[01/18 22:46:45    324s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/18 22:46:45    324s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/18 22:46:45    324s] (ccopt eGR): Start to route 40 all nets
[01/18 22:46:45    324s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2107.13 MB )
[01/18 22:46:45    324s] (I)      ==================== Layers =====================
[01/18 22:46:45    324s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:45    324s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:46:45    324s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:45    324s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:46:45    324s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:46:45    324s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:46:45    324s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:46:45    324s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:46:45    324s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:46:45    324s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:46:45    324s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:46:45    324s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:46:45    324s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:46:45    324s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:46:45    324s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:46:45    324s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:46:45    324s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:46:45    324s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:46:45    324s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:46:45    324s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:46:45    324s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:46:45    324s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:46:45    324s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:46:45    324s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:46:45    324s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:46:45    324s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:45    324s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:46:45    324s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:46:45    324s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:46:45    324s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:46:45    324s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:46:45    324s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:46:45    324s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:46:45    324s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:46:45    324s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:46:45    324s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:46:45    324s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:46:45    324s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:46:45    324s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:46:45    324s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:46:45    324s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:46:45    324s] (I)      Started Import and model ( Curr Mem: 2107.13 MB )
[01/18 22:46:45    324s] (I)      Default pattern map key = picorv32_default.
[01/18 22:46:45    324s] (I)      == Non-default Options ==
[01/18 22:46:45    324s] (I)      Clean congestion better                            : true
[01/18 22:46:45    324s] (I)      Estimate vias on DPT layer                         : true
[01/18 22:46:45    324s] (I)      Clean congestion layer assignment rounds           : 3
[01/18 22:46:45    324s] (I)      Layer constraints as soft constraints              : true
[01/18 22:46:45    324s] (I)      Soft top layer                                     : true
[01/18 22:46:45    324s] (I)      Skip prospective layer relax nets                  : true
[01/18 22:46:45    324s] (I)      Better NDR handling                                : true
[01/18 22:46:45    324s] (I)      Improved NDR modeling in LA                        : true
[01/18 22:46:45    324s] (I)      Routing cost fix for NDR handling                  : true
[01/18 22:46:45    324s] (I)      Block tracks for preroutes                         : true
[01/18 22:46:45    324s] (I)      Assign IRoute by net group key                     : true
[01/18 22:46:45    324s] (I)      Block unroutable channels                          : true
[01/18 22:46:45    324s] (I)      Block unroutable channels 3D                       : true
[01/18 22:46:45    324s] (I)      Bound layer relaxed segment wl                     : true
[01/18 22:46:45    324s] (I)      Blocked pin reach length threshold                 : 2
[01/18 22:46:45    324s] (I)      Check blockage within NDR space in TA              : true
[01/18 22:46:45    324s] (I)      Skip must join for term with via pillar            : true
[01/18 22:46:45    324s] (I)      Model find APA for IO pin                          : true
[01/18 22:46:45    324s] (I)      On pin location for off pin term                   : true
[01/18 22:46:45    324s] (I)      Handle EOL spacing                                 : true
[01/18 22:46:45    324s] (I)      Merge PG vias by gap                               : true
[01/18 22:46:45    324s] (I)      Maximum routing layer                              : 11
[01/18 22:46:45    324s] (I)      Route selected nets only                           : true
[01/18 22:46:45    324s] (I)      Refine MST                                         : true
[01/18 22:46:45    324s] (I)      Honor PRL                                          : true
[01/18 22:46:45    324s] (I)      Strong congestion aware                            : true
[01/18 22:46:45    324s] (I)      Improved initial location for IRoutes              : true
[01/18 22:46:45    324s] (I)      Multi panel TA                                     : true
[01/18 22:46:45    324s] (I)      Penalize wire overlap                              : true
[01/18 22:46:45    324s] (I)      Expand small instance blockage                     : true
[01/18 22:46:45    324s] (I)      Reduce via in TA                                   : true
[01/18 22:46:45    324s] (I)      SS-aware routing                                   : true
[01/18 22:46:45    324s] (I)      Improve tree edge sharing                          : true
[01/18 22:46:45    324s] (I)      Improve 2D via estimation                          : true
[01/18 22:46:45    324s] (I)      Refine Steiner tree                                : true
[01/18 22:46:45    324s] (I)      Build spine tree                                   : true
[01/18 22:46:45    324s] (I)      Model pass through capacity                        : true
[01/18 22:46:45    324s] (I)      Extend blockages by a half GCell                   : true
[01/18 22:46:45    324s] (I)      Consider pin shapes                                : true
[01/18 22:46:45    324s] (I)      Consider pin shapes for all nodes                  : true
[01/18 22:46:45    324s] (I)      Consider NR APA                                    : true
[01/18 22:46:45    324s] (I)      Consider IO pin shape                              : true
[01/18 22:46:45    324s] (I)      Fix pin connection bug                             : true
[01/18 22:46:45    324s] (I)      Consider layer RC for local wires                  : true
[01/18 22:46:45    324s] (I)      Route to clock mesh pin                            : true
[01/18 22:46:45    324s] (I)      LA-aware pin escape length                         : 2
[01/18 22:46:45    324s] (I)      Connect multiple ports                             : true
[01/18 22:46:45    324s] (I)      Split for must join                                : true
[01/18 22:46:45    324s] (I)      Number of threads                                  : 1
[01/18 22:46:45    324s] (I)      Routing effort level                               : 10000
[01/18 22:46:45    324s] (I)      Prefer layer length threshold                      : 8
[01/18 22:46:45    324s] (I)      Overflow penalty cost                              : 10
[01/18 22:46:45    324s] (I)      A-star cost                                        : 0.300000
[01/18 22:46:45    324s] (I)      Misalignment cost                                  : 10.000000
[01/18 22:46:45    324s] (I)      Threshold for short IRoute                         : 6
[01/18 22:46:45    324s] (I)      Via cost during post routing                       : 1.000000
[01/18 22:46:45    324s] (I)      Layer congestion ratios                            : { { 1.0 } }
[01/18 22:46:45    324s] (I)      Source-to-sink ratio                               : 0.300000
[01/18 22:46:45    324s] (I)      Scenic ratio bound                                 : 3.000000
[01/18 22:46:45    324s] (I)      Segment layer relax scenic ratio                   : 1.250000
[01/18 22:46:45    324s] (I)      Source-sink aware LA ratio                         : 0.500000
[01/18 22:46:45    324s] (I)      PG-aware similar topology routing                  : true
[01/18 22:46:45    324s] (I)      Maze routing via cost fix                          : true
[01/18 22:46:45    324s] (I)      Apply PRL on PG terms                              : true
[01/18 22:46:45    324s] (I)      Apply PRL on obs objects                           : true
[01/18 22:46:45    324s] (I)      Handle range-type spacing rules                    : true
[01/18 22:46:45    324s] (I)      PG gap threshold multiplier                        : 10.000000
[01/18 22:46:45    324s] (I)      Parallel spacing query fix                         : true
[01/18 22:46:45    324s] (I)      Force source to root IR                            : true
[01/18 22:46:45    324s] (I)      Layer Weights                                      : L2:4 L3:2.5
[01/18 22:46:45    324s] (I)      Do not relax to DPT layer                          : true
[01/18 22:46:45    324s] (I)      No DPT in post routing                             : true
[01/18 22:46:45    324s] (I)      Modeling PG via merging fix                        : true
[01/18 22:46:45    324s] (I)      Shield aware TA                                    : true
[01/18 22:46:45    324s] (I)      Strong shield aware TA                             : true
[01/18 22:46:45    324s] (I)      Overflow calculation fix in LA                     : true
[01/18 22:46:45    324s] (I)      Post routing fix                                   : true
[01/18 22:46:45    324s] (I)      Strong post routing                                : true
[01/18 22:46:45    324s] (I)      Access via pillar from top                         : true
[01/18 22:46:45    324s] (I)      NDR via pillar fix                                 : true
[01/18 22:46:45    324s] (I)      Violation on path threshold                        : 1
[01/18 22:46:45    324s] (I)      Pass through capacity modeling                     : true
[01/18 22:46:45    324s] (I)      Select the non-relaxed segments in post routing stage : true
[01/18 22:46:45    324s] (I)      Select term pin box for io pin                     : true
[01/18 22:46:45    324s] (I)      Penalize NDR sharing                               : true
[01/18 22:46:45    324s] (I)      Enable special modeling                            : false
[01/18 22:46:45    324s] (I)      Keep fixed segments                                : true
[01/18 22:46:45    324s] (I)      Reorder net groups by key                          : true
[01/18 22:46:45    324s] (I)      Increase net scenic ratio                          : true
[01/18 22:46:45    324s] (I)      Method to set GCell size                           : row
[01/18 22:46:45    324s] (I)      Connect multiple ports and must join fix           : true
[01/18 22:46:45    324s] (I)      Avoid high resistance layers                       : true
[01/18 22:46:45    324s] (I)      Model find APA for IO pin fix                      : true
[01/18 22:46:45    324s] (I)      Avoid connecting non-metal layers                  : true
[01/18 22:46:45    324s] (I)      Use track pitch for NDR                            : true
[01/18 22:46:45    324s] (I)      Enable layer relax to lower layer                  : true
[01/18 22:46:45    324s] (I)      Enable layer relax to upper layer                  : true
[01/18 22:46:45    324s] (I)      Top layer relaxation fix                           : true
[01/18 22:46:45    324s] (I)      Handle non-default track width                     : false
[01/18 22:46:45    324s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:46:45    324s] (I)      Use row-based GCell size
[01/18 22:46:45    324s] (I)      Use row-based GCell align
[01/18 22:46:45    324s] (I)      layer 0 area = 80000
[01/18 22:46:45    324s] (I)      layer 1 area = 80000
[01/18 22:46:45    324s] (I)      layer 2 area = 80000
[01/18 22:46:45    324s] (I)      layer 3 area = 80000
[01/18 22:46:45    324s] (I)      layer 4 area = 80000
[01/18 22:46:45    324s] (I)      layer 5 area = 80000
[01/18 22:46:45    324s] (I)      layer 6 area = 80000
[01/18 22:46:45    324s] (I)      layer 7 area = 80000
[01/18 22:46:45    324s] (I)      layer 8 area = 80000
[01/18 22:46:45    324s] (I)      layer 9 area = 400000
[01/18 22:46:45    324s] (I)      layer 10 area = 400000
[01/18 22:46:45    324s] (I)      GCell unit size   : 3420
[01/18 22:46:45    324s] (I)      GCell multiplier  : 1
[01/18 22:46:45    324s] (I)      GCell row height  : 3420
[01/18 22:46:45    324s] (I)      Actual row height : 3420
[01/18 22:46:45    324s] (I)      GCell align ref   : 30000 30020
[01/18 22:46:45    324s] [NR-eGR] Track table information for default rule: 
[01/18 22:46:45    324s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:46:45    324s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:46:45    324s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:46:45    324s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:46:45    324s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:46:45    324s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:46:45    324s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:46:45    324s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:46:45    324s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:46:45    324s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:46:45    324s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:46:45    324s] (I)      ==================== Default via =====================
[01/18 22:46:45    324s] (I)      +----+------------------+----------------------------+
[01/18 22:46:45    324s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/18 22:46:45    324s] (I)      +----+------------------+----------------------------+
[01/18 22:46:45    324s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/18 22:46:45    324s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/18 22:46:45    324s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/18 22:46:45    324s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/18 22:46:45    324s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/18 22:46:45    324s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/18 22:46:45    324s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/18 22:46:45    324s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/18 22:46:45    324s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/18 22:46:45    324s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/18 22:46:45    324s] (I)      +----+------------------+----------------------------+
[01/18 22:46:45    324s] [NR-eGR] Read 5698 PG shapes
[01/18 22:46:45    324s] [NR-eGR] Read 0 clock shapes
[01/18 22:46:45    324s] [NR-eGR] Read 0 other shapes
[01/18 22:46:45    324s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:46:45    324s] [NR-eGR] #Instance Blockages : 0
[01/18 22:46:45    324s] [NR-eGR] #PG Blockages       : 5698
[01/18 22:46:45    324s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:46:45    324s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:46:45    324s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:46:45    324s] [NR-eGR] #Other Blockages    : 0
[01/18 22:46:45    324s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:46:45    324s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/18 22:46:45    324s] [NR-eGR] Read 10361 nets ( ignored 10321 )
[01/18 22:46:45    324s] [NR-eGR] Connected 0 must-join pins/ports
[01/18 22:46:45    324s] (I)      early_global_route_priority property id does not exist.
[01/18 22:46:45    324s] (I)      Read Num Blocks=7814  Num Prerouted Wires=0  Num CS=0
[01/18 22:46:45    324s] (I)      Layer 1 (V) : #blockages 232 : #preroutes 0
[01/18 22:46:45    324s] (I)      Layer 2 (H) : #blockages 1160 : #preroutes 0
[01/18 22:46:45    324s] (I)      Layer 3 (V) : #blockages 232 : #preroutes 0
[01/18 22:46:45    324s] (I)      Layer 4 (H) : #blockages 1160 : #preroutes 0
[01/18 22:46:45    324s] (I)      Layer 5 (V) : #blockages 232 : #preroutes 0
[01/18 22:46:45    324s] (I)      Layer 6 (H) : #blockages 1160 : #preroutes 0
[01/18 22:46:45    324s] (I)      Layer 7 (V) : #blockages 232 : #preroutes 0
[01/18 22:46:45    324s] (I)      Layer 8 (H) : #blockages 1392 : #preroutes 0
[01/18 22:46:45    324s] (I)      Layer 9 (V) : #blockages 604 : #preroutes 0
[01/18 22:46:45    324s] (I)      Layer 10 (H) : #blockages 1410 : #preroutes 0
[01/18 22:46:45    324s] (I)      Moved 0 terms for better access 
[01/18 22:46:45    324s] (I)      Number of ignored nets                =      0
[01/18 22:46:45    324s] (I)      Number of connected nets              =      0
[01/18 22:46:45    324s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/18 22:46:45    324s] (I)      Number of clock nets                  =     40.  Ignored: No
[01/18 22:46:45    324s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:46:45    324s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:46:45    324s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:46:45    324s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:46:45    324s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:46:45    324s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:46:45    324s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:46:45    324s] [NR-eGR] There are 40 clock nets ( 4 with NDR ).
[01/18 22:46:45    324s] (I)      Ndr track 0 does not exist
[01/18 22:46:45    324s] (I)      Ndr track 0 does not exist
[01/18 22:46:45    324s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:46:45    324s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:46:45    324s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:46:45    324s] (I)      Site width          :   400  (dbu)
[01/18 22:46:45    324s] (I)      Row height          :  3420  (dbu)
[01/18 22:46:45    324s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:46:45    324s] (I)      GCell width         :  3420  (dbu)
[01/18 22:46:45    324s] (I)      GCell height        :  3420  (dbu)
[01/18 22:46:45    324s] (I)      Grid                :   133   132    11
[01/18 22:46:45    324s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:46:45    324s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/18 22:46:45    324s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/18 22:46:45    324s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:46:45    324s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:46:45    324s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:46:45    324s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/18 22:46:45    324s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:46:45    324s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/18 22:46:45    324s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:46:45    324s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:46:45    324s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:46:45    324s] (I)      --------------------------------------------------------
[01/18 22:46:45    324s] 
[01/18 22:46:45    324s] [NR-eGR] ============ Routing rule table ============
[01/18 22:46:45    324s] [NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[01/18 22:46:45    324s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):3/3
[01/18 22:46:45    324s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[01/18 22:46:45    324s] (I)                    Pitch  400  380  400  380  400  380  400  380  3000  2850 
[01/18 22:46:45    324s] (I)             #Used tracks    1    1    1    1    1    1    1    1     3     3 
[01/18 22:46:45    324s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     3     3 
[01/18 22:46:45    324s] [NR-eGR] Rule id: 1  Nets: 36
[01/18 22:46:45    324s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:46:45    324s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/18 22:46:45    324s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:46:45    324s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:46:45    324s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/18 22:46:45    324s] [NR-eGR] ========================================
[01/18 22:46:45    324s] [NR-eGR] 
[01/18 22:46:45    324s] (I)      =============== Blocked Tracks ===============
[01/18 22:46:45    324s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:45    324s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:46:45    324s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:45    324s] (I)      |     1 |       0 |        0 |         0.00% |
[01/18 22:46:45    324s] (I)      |     2 |  150876 |     7888 |         5.23% |
[01/18 22:46:45    324s] (I)      |     3 |  158669 |     1392 |         0.88% |
[01/18 22:46:45    324s] (I)      |     4 |  150876 |     7888 |         5.23% |
[01/18 22:46:45    324s] (I)      |     5 |  158669 |     1392 |         0.88% |
[01/18 22:46:45    324s] (I)      |     6 |  150876 |     7888 |         5.23% |
[01/18 22:46:45    324s] (I)      |     7 |  158669 |     1392 |         0.88% |
[01/18 22:46:45    324s] (I)      |     8 |  150876 |     7888 |         5.23% |
[01/18 22:46:45    324s] (I)      |     9 |  158669 |     2784 |         1.75% |
[01/18 22:46:45    324s] (I)      |    10 |   60192 |     4447 |         7.39% |
[01/18 22:46:45    324s] (I)      |    11 |   63441 |    11916 |        18.78% |
[01/18 22:46:45    324s] (I)      +-------+---------+----------+---------------+
[01/18 22:46:45    324s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2111.26 MB )
[01/18 22:46:45    324s] (I)      Reset routing kernel
[01/18 22:46:45    324s] (I)      Started Global Routing ( Curr Mem: 2111.26 MB )
[01/18 22:46:45    324s] (I)      totalPins=2039  totalGlobalPin=2039 (100.00%)
[01/18 22:46:45    324s] (I)      total 2D Cap : 461544 = (314786 H, 146758 V)
[01/18 22:46:45    324s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1a Route ============
[01/18 22:46:45    324s] (I)      Usage: 430 = (217 H, 213 V) = (0.07% H, 0.15% V) = (3.711e+02um H, 3.642e+02um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1b Route ============
[01/18 22:46:45    324s] (I)      Usage: 430 = (217 H, 213 V) = (0.07% H, 0.15% V) = (3.711e+02um H, 3.642e+02um V)
[01/18 22:46:45    324s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.353000e+02um
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1c Route ============
[01/18 22:46:45    324s] (I)      Usage: 430 = (217 H, 213 V) = (0.07% H, 0.15% V) = (3.711e+02um H, 3.642e+02um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1d Route ============
[01/18 22:46:45    324s] (I)      Usage: 430 = (217 H, 213 V) = (0.07% H, 0.15% V) = (3.711e+02um H, 3.642e+02um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1e Route ============
[01/18 22:46:45    324s] (I)      Usage: 430 = (217 H, 213 V) = (0.07% H, 0.15% V) = (3.711e+02um H, 3.642e+02um V)
[01/18 22:46:45    324s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.353000e+02um
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1f Route ============
[01/18 22:46:45    324s] (I)      Usage: 430 = (217 H, 213 V) = (0.07% H, 0.15% V) = (3.711e+02um H, 3.642e+02um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1g Route ============
[01/18 22:46:45    324s] (I)      Usage: 426 = (214 H, 212 V) = (0.07% H, 0.14% V) = (3.659e+02um H, 3.625e+02um V)
[01/18 22:46:45    324s] (I)      #Nets         : 4
[01/18 22:46:45    324s] (I)      #Relaxed nets : 0
[01/18 22:46:45    324s] (I)      Wire length   : 426
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1h Route ============
[01/18 22:46:45    324s] (I)      Usage: 425 = (212 H, 213 V) = (0.07% H, 0.15% V) = (3.625e+02um H, 3.642e+02um V)
[01/18 22:46:45    324s] (I)      total 2D Cap : 461544 = (314786 H, 146758 V)
[01/18 22:46:45    324s] [NR-eGR] Layer group 2: route 36 net(s) in layer range [5, 7]
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1a Route ============
[01/18 22:46:45    324s] (I)      Usage: 3996 = (1784 H, 2212 V) = (0.57% H, 1.51% V) = (3.051e+03um H, 3.783e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1b Route ============
[01/18 22:46:45    324s] (I)      Usage: 3996 = (1784 H, 2212 V) = (0.57% H, 1.51% V) = (3.051e+03um H, 3.783e+03um V)
[01/18 22:46:45    324s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.833160e+03um
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1c Route ============
[01/18 22:46:45    324s] (I)      Usage: 3996 = (1784 H, 2212 V) = (0.57% H, 1.51% V) = (3.051e+03um H, 3.783e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1d Route ============
[01/18 22:46:45    324s] (I)      Usage: 3996 = (1784 H, 2212 V) = (0.57% H, 1.51% V) = (3.051e+03um H, 3.783e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1e Route ============
[01/18 22:46:45    324s] (I)      Usage: 3996 = (1784 H, 2212 V) = (0.57% H, 1.51% V) = (3.051e+03um H, 3.783e+03um V)
[01/18 22:46:45    324s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.833160e+03um
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1f Route ============
[01/18 22:46:45    324s] (I)      Usage: 3996 = (1784 H, 2212 V) = (0.57% H, 1.51% V) = (3.051e+03um H, 3.783e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1g Route ============
[01/18 22:46:45    324s] (I)      Usage: 3947 = (1776 H, 2171 V) = (0.56% H, 1.48% V) = (3.037e+03um H, 3.712e+03um V)
[01/18 22:46:45    324s] (I)      #Nets         : 36
[01/18 22:46:45    324s] (I)      #Relaxed nets : 6
[01/18 22:46:45    324s] (I)      Wire length   : 2985
[01/18 22:46:45    324s] [NR-eGR] Create a new net group with 6 nets and layer range [5, 9]
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1h Route ============
[01/18 22:46:45    324s] (I)      Usage: 3951 = (1772 H, 2179 V) = (0.56% H, 1.48% V) = (3.030e+03um H, 3.726e+03um V)
[01/18 22:46:45    324s] (I)      total 2D Cap : 765231 = (471251 H, 293980 V)
[01/18 22:46:45    324s] [NR-eGR] Layer group 3: route 6 net(s) in layer range [5, 9]
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1a Route ============
[01/18 22:46:45    324s] (I)      Usage: 4532 = (2014 H, 2518 V) = (0.43% H, 0.86% V) = (3.444e+03um H, 4.306e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1b Route ============
[01/18 22:46:45    324s] (I)      Usage: 4532 = (2014 H, 2518 V) = (0.43% H, 0.86% V) = (3.444e+03um H, 4.306e+03um V)
[01/18 22:46:45    324s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.749720e+03um
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1c Route ============
[01/18 22:46:45    324s] (I)      Usage: 4532 = (2014 H, 2518 V) = (0.43% H, 0.86% V) = (3.444e+03um H, 4.306e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1d Route ============
[01/18 22:46:45    324s] (I)      Usage: 4532 = (2014 H, 2518 V) = (0.43% H, 0.86% V) = (3.444e+03um H, 4.306e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1e Route ============
[01/18 22:46:45    324s] (I)      Usage: 4532 = (2014 H, 2518 V) = (0.43% H, 0.86% V) = (3.444e+03um H, 4.306e+03um V)
[01/18 22:46:45    324s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.749720e+03um
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1f Route ============
[01/18 22:46:45    324s] (I)      Usage: 4532 = (2014 H, 2518 V) = (0.43% H, 0.86% V) = (3.444e+03um H, 4.306e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1g Route ============
[01/18 22:46:45    324s] (I)      Usage: 4488 = (1995 H, 2493 V) = (0.42% H, 0.85% V) = (3.411e+03um H, 4.263e+03um V)
[01/18 22:46:45    324s] (I)      #Nets         : 6
[01/18 22:46:45    324s] (I)      #Relaxed nets : 6
[01/18 22:46:45    324s] (I)      Wire length   : 0
[01/18 22:46:45    324s] [NR-eGR] Create a new net group with 6 nets and layer range [5, 11]
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1h Route ============
[01/18 22:46:45    324s] (I)      Usage: 4488 = (1995 H, 2493 V) = (0.42% H, 0.85% V) = (3.411e+03um H, 4.263e+03um V)
[01/18 22:46:45    324s] (I)      total 2D Cap : 872565 = (522822 H, 349743 V)
[01/18 22:46:45    324s] [NR-eGR] Layer group 4: route 6 net(s) in layer range [5, 11]
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1a Route ============
[01/18 22:46:45    324s] (I)      Usage: 5069 = (2237 H, 2832 V) = (0.43% H, 0.81% V) = (3.825e+03um H, 4.843e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1b Route ============
[01/18 22:46:45    324s] (I)      Usage: 5069 = (2237 H, 2832 V) = (0.43% H, 0.81% V) = (3.825e+03um H, 4.843e+03um V)
[01/18 22:46:45    324s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.667990e+03um
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1c Route ============
[01/18 22:46:45    324s] (I)      Usage: 5069 = (2237 H, 2832 V) = (0.43% H, 0.81% V) = (3.825e+03um H, 4.843e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1d Route ============
[01/18 22:46:45    324s] (I)      Usage: 5069 = (2237 H, 2832 V) = (0.43% H, 0.81% V) = (3.825e+03um H, 4.843e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1e Route ============
[01/18 22:46:45    324s] (I)      Usage: 5069 = (2237 H, 2832 V) = (0.43% H, 0.81% V) = (3.825e+03um H, 4.843e+03um V)
[01/18 22:46:45    324s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.667990e+03um
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1f Route ============
[01/18 22:46:45    324s] (I)      Usage: 5069 = (2237 H, 2832 V) = (0.43% H, 0.81% V) = (3.825e+03um H, 4.843e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1g Route ============
[01/18 22:46:45    324s] (I)      Usage: 5025 = (2218 H, 2807 V) = (0.42% H, 0.80% V) = (3.793e+03um H, 4.800e+03um V)
[01/18 22:46:45    324s] (I)      #Nets         : 6
[01/18 22:46:45    324s] (I)      #Relaxed nets : 6
[01/18 22:46:45    324s] (I)      Wire length   : 0
[01/18 22:46:45    324s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1h Route ============
[01/18 22:46:45    324s] (I)      Usage: 5025 = (2218 H, 2807 V) = (0.42% H, 0.80% V) = (3.793e+03um H, 4.800e+03um V)
[01/18 22:46:45    324s] (I)      total 2D Cap : 1177352 = (680329 H, 497023 V)
[01/18 22:46:45    324s] [NR-eGR] Layer group 5: route 6 net(s) in layer range [3, 11]
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1a Route ============
[01/18 22:46:45    324s] (I)      Usage: 6167 = (2703 H, 3464 V) = (0.40% H, 0.70% V) = (4.622e+03um H, 5.923e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1b Route ============
[01/18 22:46:45    324s] (I)      Usage: 6167 = (2703 H, 3464 V) = (0.40% H, 0.70% V) = (4.622e+03um H, 5.923e+03um V)
[01/18 22:46:45    324s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.054557e+04um
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1c Route ============
[01/18 22:46:45    324s] (I)      Usage: 6167 = (2703 H, 3464 V) = (0.40% H, 0.70% V) = (4.622e+03um H, 5.923e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1d Route ============
[01/18 22:46:45    324s] (I)      Usage: 6167 = (2703 H, 3464 V) = (0.40% H, 0.70% V) = (4.622e+03um H, 5.923e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1e Route ============
[01/18 22:46:45    324s] (I)      Usage: 6167 = (2703 H, 3464 V) = (0.40% H, 0.70% V) = (4.622e+03um H, 5.923e+03um V)
[01/18 22:46:45    324s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.054557e+04um
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1f Route ============
[01/18 22:46:45    324s] (I)      Usage: 6167 = (2703 H, 3464 V) = (0.40% H, 0.70% V) = (4.622e+03um H, 5.923e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1g Route ============
[01/18 22:46:45    324s] (I)      Usage: 6160 = (2698 H, 3462 V) = (0.40% H, 0.70% V) = (4.614e+03um H, 5.920e+03um V)
[01/18 22:46:45    324s] (I)      #Nets         : 6
[01/18 22:46:45    324s] (I)      #Relaxed nets : 1
[01/18 22:46:45    324s] (I)      Wire length   : 479
[01/18 22:46:45    324s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1h Route ============
[01/18 22:46:45    324s] (I)      Usage: 6157 = (2693 H, 3464 V) = (0.40% H, 0.70% V) = (4.605e+03um H, 5.923e+03um V)
[01/18 22:46:45    324s] (I)      total 2D Cap : 1324458 = (680329 H, 644129 V)
[01/18 22:46:45    324s] [NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1a Route ============
[01/18 22:46:45    324s] (I)      Usage: 6356 = (2791 H, 3565 V) = (0.41% H, 0.55% V) = (4.773e+03um H, 6.096e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1b Route ============
[01/18 22:46:45    324s] (I)      Usage: 6356 = (2791 H, 3565 V) = (0.41% H, 0.55% V) = (4.773e+03um H, 6.096e+03um V)
[01/18 22:46:45    324s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.086876e+04um
[01/18 22:46:45    324s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/18 22:46:45    324s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1c Route ============
[01/18 22:46:45    324s] (I)      Usage: 6356 = (2791 H, 3565 V) = (0.41% H, 0.55% V) = (4.773e+03um H, 6.096e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1d Route ============
[01/18 22:46:45    324s] (I)      Usage: 6356 = (2791 H, 3565 V) = (0.41% H, 0.55% V) = (4.773e+03um H, 6.096e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1e Route ============
[01/18 22:46:45    324s] (I)      Usage: 6356 = (2791 H, 3565 V) = (0.41% H, 0.55% V) = (4.773e+03um H, 6.096e+03um V)
[01/18 22:46:45    324s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.086876e+04um
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1f Route ============
[01/18 22:46:45    324s] (I)      Usage: 6356 = (2791 H, 3565 V) = (0.41% H, 0.55% V) = (4.773e+03um H, 6.096e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1g Route ============
[01/18 22:46:45    324s] (I)      Usage: 6355 = (2789 H, 3566 V) = (0.41% H, 0.55% V) = (4.769e+03um H, 6.098e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] (I)      ============  Phase 1h Route ============
[01/18 22:46:45    324s] (I)      Usage: 6355 = (2791 H, 3564 V) = (0.41% H, 0.55% V) = (4.773e+03um H, 6.094e+03um V)
[01/18 22:46:45    324s] (I)      
[01/18 22:46:45    324s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/18 22:46:45    324s] [NR-eGR]                        OverCon            
[01/18 22:46:45    324s] [NR-eGR]                         #Gcell     %Gcell
[01/18 22:46:45    324s] [NR-eGR]        Layer             (1-0)    OverCon
[01/18 22:46:45    324s] [NR-eGR] ----------------------------------------------
[01/18 22:46:45    324s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:45    324s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:45    324s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:45    324s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:45    324s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:45    324s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:45    324s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:45    324s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:45    324s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:45    324s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:45    324s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/18 22:46:45    324s] [NR-eGR] ----------------------------------------------
[01/18 22:46:45    324s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/18 22:46:45    324s] [NR-eGR] 
[01/18 22:46:45    324s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2111.26 MB )
[01/18 22:46:45    324s] (I)      total 2D Cap : 1331367 = (680678 H, 650689 V)
[01/18 22:46:45    324s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:46:45    324s] (I)      ============= Track Assignment ============
[01/18 22:46:45    324s] (I)      Started Track Assignment (1T) ( Curr Mem: 2111.26 MB )
[01/18 22:46:45    324s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/18 22:46:45    324s] (I)      Run Multi-thread track assignment
[01/18 22:46:45    324s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2111.26 MB )
[01/18 22:46:45    324s] (I)      Started Export ( Curr Mem: 2111.26 MB )
[01/18 22:46:45    324s] [NR-eGR]                  Length (um)   Vias 
[01/18 22:46:45    324s] [NR-eGR] ------------------------------------
[01/18 22:46:45    324s] [NR-eGR]  Metal1   (1H)         13560  38860 
[01/18 22:46:45    324s] [NR-eGR]  Metal2   (2V)         61867  26937 
[01/18 22:46:45    324s] [NR-eGR]  Metal3   (3H)         59997   6551 
[01/18 22:46:45    324s] [NR-eGR]  Metal4   (4V)         30277   2385 
[01/18 22:46:45    324s] [NR-eGR]  Metal5   (5H)         13283    859 
[01/18 22:46:45    324s] [NR-eGR]  Metal6   (6V)          3558      0 
[01/18 22:46:45    324s] [NR-eGR]  Metal7   (7H)             0      0 
[01/18 22:46:45    324s] [NR-eGR]  Metal8   (8V)             0      0 
[01/18 22:46:45    324s] [NR-eGR]  Metal9   (9H)             0      0 
[01/18 22:46:45    324s] [NR-eGR]  Metal10  (10V)            0      0 
[01/18 22:46:45    324s] [NR-eGR]  Metal11  (11H)            0      0 
[01/18 22:46:45    324s] [NR-eGR] ------------------------------------
[01/18 22:46:45    324s] [NR-eGR]           Total       182542  75592 
[01/18 22:46:45    324s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:45    324s] [NR-eGR] Total half perimeter of net bounding box: 213954um
[01/18 22:46:45    324s] [NR-eGR] Total length: 182542um, number of vias: 75592
[01/18 22:46:45    324s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:45    324s] [NR-eGR] Total eGR-routed clock nets wire length: 7240um, number of vias: 7157
[01/18 22:46:45    324s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:45    324s] [NR-eGR] Report for selected net(s) only.
[01/18 22:46:45    324s] [NR-eGR]                  Length (um)  Vias 
[01/18 22:46:45    324s] [NR-eGR] -----------------------------------
[01/18 22:46:45    324s] [NR-eGR]  Metal1   (1H)             0  2039 
[01/18 22:46:45    324s] [NR-eGR]  Metal2   (2V)          2003  2546 
[01/18 22:46:45    324s] [NR-eGR]  Metal3   (3H)          1529   944 
[01/18 22:46:45    324s] [NR-eGR]  Metal4   (4V)           396   902 
[01/18 22:46:45    324s] [NR-eGR]  Metal5   (5H)          1793   726 
[01/18 22:46:45    324s] [NR-eGR]  Metal6   (6V)          1519     0 
[01/18 22:46:45    324s] [NR-eGR]  Metal7   (7H)             0     0 
[01/18 22:46:45    324s] [NR-eGR]  Metal8   (8V)             0     0 
[01/18 22:46:45    324s] [NR-eGR]  Metal9   (9H)             0     0 
[01/18 22:46:45    324s] [NR-eGR]  Metal10  (10V)            0     0 
[01/18 22:46:45    324s] [NR-eGR]  Metal11  (11H)            0     0 
[01/18 22:46:45    324s] [NR-eGR] -----------------------------------
[01/18 22:46:45    324s] [NR-eGR]           Total         7240  7157 
[01/18 22:46:45    324s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:45    324s] [NR-eGR] Total half perimeter of net bounding box: 2863um
[01/18 22:46:45    324s] [NR-eGR] Total length: 7240um, number of vias: 7157
[01/18 22:46:45    324s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:45    324s] [NR-eGR] Total routed clock nets wire length: 7240um, number of vias: 7157
[01/18 22:46:45    324s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:46:45    324s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2111.26 MB )
[01/18 22:46:45    324s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2107.26 MB )
[01/18 22:46:45    324s] (I)      ====================================== Runtime Summary ======================================
[01/18 22:46:45    324s] (I)       Step                                          %       Start      Finish      Real       CPU 
[01/18 22:46:45    324s] (I)      ---------------------------------------------------------------------------------------------
[01/18 22:46:45    324s] (I)       Early Global Route kernel               100.00%  858.05 sec  858.33 sec  0.28 sec  0.28 sec 
[01/18 22:46:45    324s] (I)       +-Import and model                       29.67%  858.06 sec  858.14 sec  0.08 sec  0.09 sec 
[01/18 22:46:45    324s] (I)       | +-Create place DB                      13.20%  858.06 sec  858.09 sec  0.04 sec  0.04 sec 
[01/18 22:46:45    324s] (I)       | | +-Import place data                  13.15%  858.06 sec  858.09 sec  0.04 sec  0.04 sec 
[01/18 22:46:45    324s] (I)       | | | +-Read instances and placement      3.91%  858.06 sec  858.07 sec  0.01 sec  0.02 sec 
[01/18 22:46:45    324s] (I)       | | | +-Read nets                         9.10%  858.07 sec  858.09 sec  0.03 sec  0.02 sec 
[01/18 22:46:45    324s] (I)       | +-Create route DB                      13.56%  858.09 sec  858.13 sec  0.04 sec  0.04 sec 
[01/18 22:46:45    324s] (I)       | | +-Import route data (1T)             13.02%  858.10 sec  858.13 sec  0.04 sec  0.04 sec 
[01/18 22:46:45    324s] (I)       | | | +-Read blockages ( Layer 2-11 )     1.80%  858.10 sec  858.11 sec  0.01 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | | +-Read routing blockages          0.00%  858.10 sec  858.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | | +-Read instance blockages         0.76%  858.10 sec  858.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | | +-Read PG blockages               0.47%  858.10 sec  858.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | | +-Read clock blockages            0.02%  858.10 sec  858.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | | +-Read other blockages            0.02%  858.10 sec  858.10 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | | +-Read halo blockages             0.03%  858.11 sec  858.11 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | | +-Read boundary cut boxes         0.00%  858.11 sec  858.11 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Read blackboxes                   0.01%  858.11 sec  858.11 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Read prerouted                    1.62%  858.11 sec  858.11 sec  0.00 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | | +-Read unlegalized nets             0.40%  858.11 sec  858.11 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Read nets                         0.11%  858.11 sec  858.11 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Set up via pillars                0.01%  858.11 sec  858.11 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Initialize 3D grid graph          0.33%  858.11 sec  858.11 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Model blockage capacity           6.26%  858.11 sec  858.13 sec  0.02 sec  0.02 sec 
[01/18 22:46:45    324s] (I)       | | | | +-Initialize 3D capacity          5.74%  858.11 sec  858.13 sec  0.02 sec  0.02 sec 
[01/18 22:46:45    324s] (I)       | | | +-Move terms for access (1T)        0.23%  858.13 sec  858.13 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | +-Read aux data                         0.00%  858.13 sec  858.13 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | +-Others data preparation               0.05%  858.13 sec  858.13 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | +-Create route kernel                   2.00%  858.13 sec  858.14 sec  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       +-Global Routing                         34.32%  858.14 sec  858.24 sec  0.10 sec  0.10 sec 
[01/18 22:46:45    324s] (I)       | +-Initialization                        0.09%  858.14 sec  858.14 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | +-Net group 1                           3.46%  858.14 sec  858.15 sec  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | +-Generate topology                   0.08%  858.14 sec  858.14 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1a                            0.33%  858.14 sec  858.15 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Pattern routing (1T)              0.25%  858.14 sec  858.15 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1b                            0.06%  858.15 sec  858.15 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1c                            0.01%  858.15 sec  858.15 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1d                            0.01%  858.15 sec  858.15 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1e                            0.16%  858.15 sec  858.15 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Route legalization                0.05%  858.15 sec  858.15 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | | +-Legalize Blockage Violations    0.00%  858.15 sec  858.15 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1f                            0.01%  858.15 sec  858.15 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1g                            0.56%  858.15 sec  858.15 sec  0.00 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | | +-Post Routing                      0.50%  858.15 sec  858.15 sec  0.00 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1h                            0.40%  858.15 sec  858.15 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Post Routing                      0.32%  858.15 sec  858.15 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Layer assignment (1T)               0.33%  858.15 sec  858.15 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | +-Net group 2                          14.70%  858.15 sec  858.19 sec  0.04 sec  0.04 sec 
[01/18 22:46:45    324s] (I)       | | +-Generate topology                   4.10%  858.15 sec  858.16 sec  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1a                            0.67%  858.17 sec  858.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Pattern routing (1T)              0.37%  858.17 sec  858.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1b                            0.29%  858.17 sec  858.17 sec  0.00 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1c                            0.01%  858.17 sec  858.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1d                            0.01%  858.17 sec  858.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1e                            0.20%  858.17 sec  858.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Route legalization                0.10%  858.17 sec  858.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | | +-Legalize Blockage Violations    0.05%  858.17 sec  858.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1f                            0.01%  858.17 sec  858.17 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1g                            2.14%  858.17 sec  858.18 sec  0.01 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Post Routing                      2.07%  858.17 sec  858.18 sec  0.01 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1h                            0.94%  858.18 sec  858.18 sec  0.00 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | | +-Post Routing                      0.86%  858.18 sec  858.18 sec  0.00 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | +-Layer assignment (1T)               4.71%  858.18 sec  858.19 sec  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | +-Net group 3                           3.38%  858.19 sec  858.20 sec  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | +-Generate topology                   0.74%  858.19 sec  858.20 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1a                            0.37%  858.20 sec  858.20 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Pattern routing (1T)              0.26%  858.20 sec  858.20 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1b                            0.08%  858.20 sec  858.20 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1c                            0.01%  858.20 sec  858.20 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1d                            0.01%  858.20 sec  858.20 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1e                            0.15%  858.20 sec  858.20 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Route legalization                0.06%  858.20 sec  858.20 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | | +-Legalize Blockage Violations    0.01%  858.20 sec  858.20 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1f                            0.01%  858.20 sec  858.20 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1g                            0.48%  858.20 sec  858.20 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Post Routing                      0.42%  858.20 sec  858.20 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1h                            0.09%  858.20 sec  858.20 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Post Routing                      0.04%  858.20 sec  858.20 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | +-Net group 4                           3.52%  858.20 sec  858.21 sec  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | +-Generate topology                   0.71%  858.20 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1a                            0.34%  858.21 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Pattern routing (1T)              0.25%  858.21 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1b                            0.07%  858.21 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1c                            0.01%  858.21 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1d                            0.01%  858.21 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1e                            0.17%  858.21 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Route legalization                0.06%  858.21 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | | +-Legalize Blockage Violations    0.01%  858.21 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1f                            0.01%  858.21 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1g                            0.47%  858.21 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Post Routing                      0.40%  858.21 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1h                            0.09%  858.21 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Post Routing                      0.04%  858.21 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | +-Net group 5                           3.28%  858.21 sec  858.22 sec  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | +-Generate topology                   0.00%  858.21 sec  858.21 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1a                            0.32%  858.22 sec  858.22 sec  0.00 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | | +-Pattern routing (1T)              0.25%  858.22 sec  858.22 sec  0.00 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1b                            0.08%  858.22 sec  858.22 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1c                            0.01%  858.22 sec  858.22 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1d                            0.01%  858.22 sec  858.22 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1e                            0.16%  858.22 sec  858.22 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Route legalization                0.05%  858.22 sec  858.22 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | | +-Legalize Blockage Violations    0.00%  858.22 sec  858.22 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1f                            0.01%  858.22 sec  858.22 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1g                            0.13%  858.22 sec  858.22 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Post Routing                      0.06%  858.22 sec  858.22 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1h                            0.11%  858.22 sec  858.22 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Post Routing                      0.05%  858.22 sec  858.22 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Layer assignment (1T)               0.38%  858.22 sec  858.22 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | +-Net group 6                           4.16%  858.22 sec  858.23 sec  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | +-Generate topology                   0.00%  858.22 sec  858.22 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1a                            0.46%  858.23 sec  858.23 sec  0.00 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | | +-Pattern routing (1T)              0.24%  858.23 sec  858.23 sec  0.00 sec  0.01 sec 
[01/18 22:46:45    324s] (I)       | | | +-Add via demand to 2D              0.10%  858.23 sec  858.23 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1b                            0.06%  858.23 sec  858.23 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1c                            0.01%  858.23 sec  858.23 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1d                            0.01%  858.23 sec  858.23 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1e                            0.17%  858.23 sec  858.23 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Route legalization                0.06%  858.23 sec  858.23 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | | +-Legalize Blockage Violations    0.00%  858.23 sec  858.23 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1f                            0.01%  858.23 sec  858.23 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1g                            0.11%  858.23 sec  858.23 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Post Routing                      0.04%  858.23 sec  858.23 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Phase 1h                            0.10%  858.23 sec  858.23 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | | +-Post Routing                      0.05%  858.23 sec  858.23 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Layer assignment (1T)               0.21%  858.23 sec  858.23 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       +-Export 3D cong map                      2.13%  858.24 sec  858.24 sec  0.01 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | +-Export 2D cong map                    0.22%  858.24 sec  858.24 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       +-Extract Global 3D Wires                 0.03%  858.24 sec  858.24 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       +-Track Assignment (1T)                   8.01%  858.24 sec  858.27 sec  0.02 sec  0.02 sec 
[01/18 22:46:45    324s] (I)       | +-Initialization                        0.01%  858.24 sec  858.24 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | +-Track Assignment Kernel               7.77%  858.25 sec  858.27 sec  0.02 sec  0.02 sec 
[01/18 22:46:45    324s] (I)       | +-Free Memory                           0.00%  858.27 sec  858.27 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       +-Export                                 22.73%  858.27 sec  858.33 sec  0.06 sec  0.07 sec 
[01/18 22:46:45    324s] (I)       | +-Export DB wires                       1.40%  858.27 sec  858.27 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Export all nets                     1.04%  858.27 sec  858.27 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | | +-Set wire vias                       0.19%  858.27 sec  858.27 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       | +-Report wirelength                    10.00%  858.27 sec  858.30 sec  0.03 sec  0.03 sec 
[01/18 22:46:45    324s] (I)       | +-Update net boxes                     11.05%  858.30 sec  858.33 sec  0.03 sec  0.03 sec 
[01/18 22:46:45    324s] (I)       | +-Update timing                         0.00%  858.33 sec  858.33 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)       +-Postprocess design                      0.54%  858.33 sec  858.33 sec  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)      ===================== Summary by functions =====================
[01/18 22:46:45    324s] (I)       Lv  Step                                 %      Real       CPU 
[01/18 22:46:45    324s] (I)      ----------------------------------------------------------------
[01/18 22:46:45    324s] (I)        0  Early Global Route kernel      100.00%  0.28 sec  0.28 sec 
[01/18 22:46:45    324s] (I)        1  Global Routing                  34.32%  0.10 sec  0.10 sec 
[01/18 22:46:45    324s] (I)        1  Import and model                29.67%  0.08 sec  0.09 sec 
[01/18 22:46:45    324s] (I)        1  Export                          22.73%  0.06 sec  0.07 sec 
[01/18 22:46:45    324s] (I)        1  Track Assignment (1T)            8.01%  0.02 sec  0.02 sec 
[01/18 22:46:45    324s] (I)        1  Export 3D cong map               2.13%  0.01 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        1  Postprocess design               0.54%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        2  Net group 2                     14.70%  0.04 sec  0.04 sec 
[01/18 22:46:45    324s] (I)        2  Create route DB                 13.56%  0.04 sec  0.04 sec 
[01/18 22:46:45    324s] (I)        2  Create place DB                 13.20%  0.04 sec  0.04 sec 
[01/18 22:46:45    324s] (I)        2  Update net boxes                11.05%  0.03 sec  0.03 sec 
[01/18 22:46:45    324s] (I)        2  Report wirelength               10.00%  0.03 sec  0.03 sec 
[01/18 22:46:45    324s] (I)        2  Track Assignment Kernel          7.77%  0.02 sec  0.02 sec 
[01/18 22:46:45    324s] (I)        2  Net group 6                      4.16%  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)        2  Net group 4                      3.52%  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)        2  Net group 1                      3.46%  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)        2  Net group 3                      3.38%  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)        2  Net group 5                      3.28%  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)        2  Create route kernel              2.00%  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)        2  Export DB wires                  1.40%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        2  Export 2D cong map               0.22%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        2  Initialization                   0.10%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        2  Others data preparation          0.05%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        3  Import place data               13.15%  0.04 sec  0.04 sec 
[01/18 22:46:45    324s] (I)        3  Import route data (1T)          13.02%  0.04 sec  0.04 sec 
[01/18 22:46:45    324s] (I)        3  Layer assignment (1T)            5.64%  0.02 sec  0.01 sec 
[01/18 22:46:45    324s] (I)        3  Generate topology                5.63%  0.02 sec  0.01 sec 
[01/18 22:46:45    324s] (I)        3  Phase 1g                         3.89%  0.01 sec  0.01 sec 
[01/18 22:46:45    324s] (I)        3  Phase 1a                         2.49%  0.01 sec  0.02 sec 
[01/18 22:46:45    324s] (I)        3  Phase 1h                         1.75%  0.00 sec  0.01 sec 
[01/18 22:46:45    324s] (I)        3  Export all nets                  1.04%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        3  Phase 1e                         1.02%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        3  Phase 1b                         0.64%  0.00 sec  0.01 sec 
[01/18 22:46:45    324s] (I)        3  Set wire vias                    0.19%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        3  Phase 1d                         0.05%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        3  Phase 1c                         0.05%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        3  Phase 1f                         0.04%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        4  Read nets                        9.21%  0.03 sec  0.02 sec 
[01/18 22:46:45    324s] (I)        4  Model blockage capacity          6.26%  0.02 sec  0.02 sec 
[01/18 22:46:45    324s] (I)        4  Post Routing                     4.85%  0.01 sec  0.02 sec 
[01/18 22:46:45    324s] (I)        4  Read instances and placement     3.91%  0.01 sec  0.02 sec 
[01/18 22:46:45    324s] (I)        4  Read blockages ( Layer 2-11 )    1.80%  0.01 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        4  Read prerouted                   1.62%  0.00 sec  0.01 sec 
[01/18 22:46:45    324s] (I)        4  Pattern routing (1T)             1.61%  0.00 sec  0.02 sec 
[01/18 22:46:45    324s] (I)        4  Read unlegalized nets            0.40%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        4  Route legalization               0.38%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        4  Initialize 3D grid graph         0.33%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        4  Move terms for access (1T)       0.23%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        4  Add via demand to 2D             0.10%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        5  Initialize 3D capacity           5.74%  0.02 sec  0.02 sec 
[01/18 22:46:45    324s] (I)        5  Read instance blockages          0.76%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        5  Read PG blockages                0.47%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        5  Legalize Blockage Violations     0.08%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        5  Read clock blockages             0.02%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/18 22:46:45    324s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/18 22:46:46    324s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[01/18 22:46:46    324s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[01/18 22:46:46    324s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/18 22:46:46    324s]     Routing using eGR in eGR->NR Step done.
[01/18 22:46:46    324s]     Routing using NR in eGR->NR Step...
[01/18 22:46:46    324s] 
[01/18 22:46:46    324s] CCOPT: Preparing to route 40 clock nets with NanoRoute.
[01/18 22:46:46    324s]   36 nets are default rule and 4 are NDR_13.
[01/18 22:46:46    324s]   Preferred NanoRoute mode settings: Current
[01/18 22:46:46    324s] -droutePostRouteSpreadWire auto
[01/18 22:46:46    324s] -droutePostRouteWidenWireRule ""
[01/18 22:46:46    324s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[01/18 22:46:46    324s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[01/18 22:46:46    324s] To increase the message display limit, refer to the product command reference manual.
[01/18 22:46:46    324s]       Clock detailed routing...
[01/18 22:46:46    324s]         NanoRoute...
[01/18 22:46:46    324s] % Begin globalDetailRoute (date=01/18 22:46:46, mem=1663.9M)
[01/18 22:46:46    324s] 
[01/18 22:46:46    324s] globalDetailRoute
[01/18 22:46:46    324s] 
[01/18 22:46:46    324s] #Start globalDetailRoute on Thu Jan 18 22:46:46 2024
[01/18 22:46:46    324s] #
[01/18 22:46:46    324s] ### Time Record (globalDetailRoute) is installed.
[01/18 22:46:46    324s] ### Time Record (Pre Callback) is installed.
[01/18 22:46:46    324s] ### Time Record (Pre Callback) is uninstalled.
[01/18 22:46:46    324s] ### Time Record (DB Import) is installed.
[01/18 22:46:46    324s] ### Time Record (Timing Data Generation) is installed.
[01/18 22:46:46    324s] ### Time Record (Timing Data Generation) is uninstalled.
[01/18 22:46:46    324s] ### info: trigger incremental rule import ( 1 new NDR ).
[01/18 22:46:46    324s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[01/18 22:46:46    324s] ### Net info: total nets: 10665
[01/18 22:46:46    324s] ### Net info: dirty nets: 0
[01/18 22:46:46    324s] ### Net info: marked as disconnected nets: 0
[01/18 22:46:46    324s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=40)
[01/18 22:46:46    324s] #num needed restored net=0
[01/18 22:46:46    324s] #need_extraction net=0 (total=10665)
[01/18 22:46:46    324s] ### Net info: fully routed nets: 40
[01/18 22:46:46    324s] ### Net info: trivial (< 2 pins) nets: 303
[01/18 22:46:46    324s] ### Net info: unrouted nets: 10322
[01/18 22:46:46    324s] ### Net info: re-extraction nets: 0
[01/18 22:46:46    324s] ### Net info: selected nets: 40
[01/18 22:46:46    324s] ### Net info: ignored nets: 0
[01/18 22:46:46    324s] ### Net info: skip routing nets: 0
[01/18 22:46:46    325s] ### import design signature (3): route=1619683840 fixed_route=493002663 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1391409713 dirty_area=0 del_dirty_area=0 cell=1618787747 placement=660949422 pin_access=1 inst_pattern=1
[01/18 22:46:46    325s] ### Time Record (DB Import) is uninstalled.
[01/18 22:46:46    325s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/18 22:46:46    325s] #
[01/18 22:46:46    325s] #Wire/Via statistics before line assignment ...
[01/18 22:46:46    325s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 22:46:46    325s] #Total wire length = 7240 um.
[01/18 22:46:46    325s] #Total half perimeter of net bounding box = 2895 um.
[01/18 22:46:46    325s] #Total wire length on LAYER Metal1 = 0 um.
[01/18 22:46:46    325s] #Total wire length on LAYER Metal2 = 2003 um.
[01/18 22:46:46    325s] #Total wire length on LAYER Metal3 = 1529 um.
[01/18 22:46:46    325s] #Total wire length on LAYER Metal4 = 396 um.
[01/18 22:46:46    325s] #Total wire length on LAYER Metal5 = 1793 um.
[01/18 22:46:46    325s] #Total wire length on LAYER Metal6 = 1519 um.
[01/18 22:46:46    325s] #Total wire length on LAYER Metal7 = 0 um.
[01/18 22:46:46    325s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 22:46:46    325s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 22:46:46    325s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 22:46:46    325s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 22:46:46    325s] #Total number of vias = 7157
[01/18 22:46:46    325s] #Up-Via Summary (total 7157):
[01/18 22:46:46    325s] #           
[01/18 22:46:46    325s] #-----------------------
[01/18 22:46:46    325s] # Metal1           2039
[01/18 22:46:46    325s] # Metal2           2546
[01/18 22:46:46    325s] # Metal3            944
[01/18 22:46:46    325s] # Metal4            902
[01/18 22:46:46    325s] # Metal5            726
[01/18 22:46:46    325s] #-----------------------
[01/18 22:46:46    325s] #                  7157 
[01/18 22:46:46    325s] #
[01/18 22:46:46    325s] ### Time Record (Data Preparation) is installed.
[01/18 22:46:46    325s] #Start routing data preparation on Thu Jan 18 22:46:46 2024
[01/18 22:46:46    325s] #
[01/18 22:46:46    325s] #Minimum voltage of a net in the design = 0.000.
[01/18 22:46:46    325s] #Maximum voltage of a net in the design = 0.900.
[01/18 22:46:46    325s] #Voltage range [0.000 - 0.900] has 10590 nets.
[01/18 22:46:46    325s] #Voltage range [0.900 - 0.900] has 1 net.
[01/18 22:46:46    325s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/18 22:46:46    325s] #Build and mark too close pins for the same net.
[01/18 22:46:46    325s] ### Time Record (Cell Pin Access) is installed.
[01/18 22:46:46    325s] #Rebuild pin access data for design.
[01/18 22:46:46    325s] #Initial pin access analysis.
[01/18 22:46:51    330s] #Detail pin access analysis.
[01/18 22:46:52    330s] ### Time Record (Cell Pin Access) is uninstalled.
[01/18 22:46:52    330s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/18 22:46:52    330s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 22:46:52    330s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 22:46:52    330s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 22:46:52    330s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 22:46:52    330s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 22:46:52    330s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 22:46:52    330s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 22:46:52    330s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 22:46:52    330s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/18 22:46:52    330s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/18 22:46:52    330s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1679.05 (MB), peak = 1781.41 (MB)
[01/18 22:46:52    331s] #Regenerating Ggrids automatically.
[01/18 22:46:52    331s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/18 22:46:52    331s] #Using automatically generated G-grids.
[01/18 22:46:52    331s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/18 22:46:54    332s] #Done routing data preparation.
[01/18 22:46:54    332s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1745.27 (MB), peak = 1781.41 (MB)
[01/18 22:46:54    332s] ### Time Record (Data Preparation) is uninstalled.
[01/18 22:46:54    332s] #
[01/18 22:46:54    332s] #Connectivity extraction summary:
[01/18 22:46:54    332s] #40 routed net(s) are imported.
[01/18 22:46:54    332s] #303 nets are fixed|skipped|trivial (not extracted).
[01/18 22:46:54    332s] #Total number of nets = 343.
[01/18 22:46:54    332s] ### Total number of dirty nets = 42.
[01/18 22:46:54    332s] #
[01/18 22:46:54    332s] #Data initialization: cpu:00:00:08, real:00:00:08, mem:1.7 GB, peak:1.7 GB
[01/18 22:46:54    332s] 
[01/18 22:46:54    332s] Trim Metal Layers:
[01/18 22:46:54    332s] LayerId::1 widthSet size::2
[01/18 22:46:54    332s] LayerId::2 widthSet size::2
[01/18 22:46:54    332s] LayerId::3 widthSet size::2
[01/18 22:46:54    332s] LayerId::4 widthSet size::2
[01/18 22:46:54    332s] LayerId::5 widthSet size::2
[01/18 22:46:54    332s] LayerId::6 widthSet size::2
[01/18 22:46:54    332s] LayerId::7 widthSet size::2
[01/18 22:46:54    332s] LayerId::8 widthSet size::2
[01/18 22:46:54    332s] LayerId::9 widthSet size::2
[01/18 22:46:54    332s] LayerId::10 widthSet size::2
[01/18 22:46:54    332s] LayerId::11 widthSet size::2
[01/18 22:46:54    332s] Updating RC grid for preRoute extraction ...
[01/18 22:46:54    332s] eee: pegSigSF::1.070000
[01/18 22:46:54    332s] Initializing multi-corner resistance tables ...
[01/18 22:46:54    332s] eee: l::1 avDens::0.090854 usedTrk::1488.190352 availTrk::16380.000000 sigTrk::1488.190352
[01/18 22:46:54    332s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:54    332s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:54    332s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:54    332s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:54    332s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:54    332s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:54    332s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:54    332s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:46:54    332s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 22:46:54    332s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 22:46:54    332s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:46:54    332s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.820400 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:46:54    332s] #Successfully loaded pre-route RC model
[01/18 22:46:54    332s] #Enabled timing driven Line Assignment.
[01/18 22:46:54    332s] ### Time Record (Line Assignment) is installed.
[01/18 22:46:54    332s] #
[01/18 22:46:54    332s] #Begin Line Assignment ...
[01/18 22:46:54    332s] #
[01/18 22:46:54    332s] #Begin build data ...
[01/18 22:46:54    332s] #
[01/18 22:46:54    332s] #Distribution of nets:
[01/18 22:46:54    332s] #     6402 ( 2         pin),   2464 ( 3         pin),    481 ( 4         pin),
[01/18 22:46:54    332s] #      284 ( 5         pin),    107 ( 6         pin),    108 ( 7         pin),
[01/18 22:46:54    332s] #       52 ( 8         pin),     28 ( 9         pin),    158 (10-19      pin),
[01/18 22:46:54    332s] #       63 (20-29      pin),    168 (30-39      pin),      5 (40-49      pin),
[01/18 22:46:54    332s] #       27 (50-59      pin),     13 (60-69      pin),      1 (70-79      pin),
[01/18 22:46:54    332s] #        1 (80-89      pin),      0 (>=2000     pin).
[01/18 22:46:54    332s] #Total: 10665 nets, 10362 non-trivial nets, 40 fully global routed, 40 clocks,
[01/18 22:46:54    332s] #       1 tie-net, 4 nets have nondefault rule, 40 nets have layer range,
[01/18 22:46:54    332s] #       40 nets have weight, 40 nets have avoid detour, 40 nets have priority.
[01/18 22:46:54    332s] #
[01/18 22:46:54    332s] #  Rule           #net     #shield    Pref.Layer
[01/18 22:46:54    332s] #-----------------------------------------------
[01/18 22:46:54    332s] #  NDR_13            4           0      [ 5,  7]
[01/18 22:46:54    332s] #
[01/18 22:46:54    332s] #Nets in 1 layer range:
[01/18 22:46:54    332s] #   (Metal5, Metal7) :       40 ( 0.4%)
[01/18 22:46:54    332s] #
[01/18 22:46:54    332s] #40 nets selected.
[01/18 22:46:54    332s] #
[01/18 22:46:54    332s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[01/18 22:46:54    332s] ### 
[01/18 22:46:54    332s] ### Net length summary before Line Assignment:
[01/18 22:46:54    332s] ### Layer     H-Len   V-Len         Total       #Up-Via
[01/18 22:46:54    332s] ### ---------------------------------------------------
[01/18 22:46:54    332s] ### Metal1        0       0       0(  0%)    2039( 24%)
[01/18 22:46:54    332s] ### Metal2        0    1975    1975( 27%)    3734( 45%)
[01/18 22:46:54    332s] ### Metal3     1555       0    1555( 21%)     944( 11%)
[01/18 22:46:54    332s] ### Metal4        0     395     395(  5%)     902( 11%)
[01/18 22:46:54    332s] ### Metal5     1792       0    1792( 25%)     726(  9%)
[01/18 22:46:54    332s] ### Metal6        0    1519    1519( 21%)       0(  0%)
[01/18 22:46:54    332s] ### Metal7        0       0       0(  0%)       0(  0%)
[01/18 22:46:54    332s] ### Metal8        0       0       0(  0%)       0(  0%)
[01/18 22:46:54    332s] ### Metal9        0       0       0(  0%)       0(  0%)
[01/18 22:46:54    332s] ### Metal10       0       0       0(  0%)       0(  0%)
[01/18 22:46:54    332s] ### Metal11       0       0       0(  0%)       0(  0%)
[01/18 22:46:54    332s] ### ---------------------------------------------------
[01/18 22:46:54    332s] ###            3348    3891    7239          8345      
[01/18 22:46:54    333s] ### 
[01/18 22:46:54    333s] ### Net length and overlap summary after Line Assignment:
[01/18 22:46:54    333s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[01/18 22:46:54    333s] ### ----------------------------------------------------------------------------
[01/18 22:46:54    333s] ### Metal1        7       0       7(  0%)    2039( 31%)    0(  0%)     0(  0.0%)
[01/18 22:46:54    333s] ### Metal2        0    2101    2101( 29%)    2467( 38%)    0(  0%)     0(  0.0%)
[01/18 22:46:54    333s] ### Metal3     1656       0    1656( 23%)     830( 13%)    0(  0%)     0(  0.0%)
[01/18 22:46:54    333s] ### Metal4        0     586     586(  8%)     714( 11%)    0(  0%)     0(  0.0%)
[01/18 22:46:54    333s] ### Metal5     1632       0    1632( 22%)     504(  8%)    0(  0%)     0(  0.0%)
[01/18 22:46:54    333s] ### Metal6        0    1361    1361( 19%)       0(  0%)    0(  0%)     0(  0.0%)
[01/18 22:46:54    333s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/18 22:46:54    333s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/18 22:46:54    333s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/18 22:46:54    333s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/18 22:46:54    333s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[01/18 22:46:54    333s] ### ----------------------------------------------------------------------------
[01/18 22:46:54    333s] ###            3296    4049    7346          6554          0           0        
[01/18 22:46:54    333s] #
[01/18 22:46:54    333s] #Line Assignment statistics:
[01/18 22:46:54    333s] #Cpu time = 00:00:01
[01/18 22:46:54    333s] #Elapsed time = 00:00:01
[01/18 22:46:54    333s] #Increased memory = 11.40 (MB)
[01/18 22:46:54    333s] #Total memory = 1766.16 (MB)
[01/18 22:46:54    333s] #Peak memory = 1781.41 (MB)
[01/18 22:46:54    333s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.7 GB
[01/18 22:46:54    333s] #
[01/18 22:46:54    333s] #Begin assignment summary ...
[01/18 22:46:54    333s] #
[01/18 22:46:54    333s] #  Total number of segments             = 4638
[01/18 22:46:54    333s] #  Total number of overlap segments     =    0 (  0.0%)
[01/18 22:46:54    333s] #  Total number of assigned segments    = 2695 ( 58.1%)
[01/18 22:46:54    333s] #  Total number of shifted segments     =  154 (  3.3%)
[01/18 22:46:54    333s] #  Average movement of shifted segments =    5.05 tracks
[01/18 22:46:54    333s] #
[01/18 22:46:54    333s] #  Total number of overlaps             =    0
[01/18 22:46:54    333s] #  Total length of overlaps             =    0 um
[01/18 22:46:54    333s] #
[01/18 22:46:54    333s] #End assignment summary.
[01/18 22:46:54    333s] ### Time Record (Line Assignment) is uninstalled.
[01/18 22:46:54    333s] #
[01/18 22:46:54    333s] #Wire/Via statistics after line assignment ...
[01/18 22:46:54    333s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 22:46:54    333s] #Total wire length = 7347 um.
[01/18 22:46:54    333s] #Total half perimeter of net bounding box = 2895 um.
[01/18 22:46:54    333s] #Total wire length on LAYER Metal1 = 8 um.
[01/18 22:46:54    333s] #Total wire length on LAYER Metal2 = 2102 um.
[01/18 22:46:54    333s] #Total wire length on LAYER Metal3 = 1656 um.
[01/18 22:46:54    333s] #Total wire length on LAYER Metal4 = 587 um.
[01/18 22:46:54    333s] #Total wire length on LAYER Metal5 = 1633 um.
[01/18 22:46:54    333s] #Total wire length on LAYER Metal6 = 1361 um.
[01/18 22:46:54    333s] #Total wire length on LAYER Metal7 = 0 um.
[01/18 22:46:54    333s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 22:46:54    333s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 22:46:54    333s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 22:46:54    333s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 22:46:54    333s] #Total number of vias = 6554
[01/18 22:46:54    333s] #Up-Via Summary (total 6554):
[01/18 22:46:54    333s] #           
[01/18 22:46:54    333s] #-----------------------
[01/18 22:46:54    333s] # Metal1           2039
[01/18 22:46:54    333s] # Metal2           2467
[01/18 22:46:54    333s] # Metal3            830
[01/18 22:46:54    333s] # Metal4            714
[01/18 22:46:54    333s] # Metal5            504
[01/18 22:46:54    333s] #-----------------------
[01/18 22:46:54    333s] #                  6554 
[01/18 22:46:54    333s] #
[01/18 22:46:54    333s] #Routing data preparation, pin analysis, line assignment statistics:
[01/18 22:46:54    333s] #Cpu time = 00:00:09
[01/18 22:46:54    333s] #Elapsed time = 00:00:09
[01/18 22:46:54    333s] #Increased memory = 97.80 (MB)
[01/18 22:46:54    333s] #Total memory = 1762.91 (MB)
[01/18 22:46:54    333s] #Peak memory = 1781.41 (MB)
[01/18 22:46:54    333s] #RTESIG:78da95934f4fc32018c63dfb29de743bd4c44d5e68577af062324f46cdfc735db0654d23
[01/18 22:46:54    333s] #       85a550cdbebd54bdcc4cd83801f9f1f03e0f2f93e9eb720509c539cb6716315b23dcaf28
[01/18 22:46:54    333s] #       2525d2192524bba2b8c67cf672939c4fa60f8fcf141210d6b68d5e77a696d79532d53bb8
[01/18 22:46:54    333s] #       b66b75f3b38309a4d6f57e7d0983953d58e99c5f5dfc0a14e0fa4142fa668c3a4860c660
[01/18 22:46:54    333s] #       23940d319471a004d2563bd9c8fe3053f27d9d7aa745d75650cb8d1894fb8333b6885596
[01/18 22:46:54    333s] #       736fdf99ad51a6d98132def267dbcbb0e182f8431863382477cbdba7adac5aa156667072
[01/18 22:46:54    333s] #       9c874f21f1d2b1a41029dff3154e01c7f44fc1737212ced127e879ef4ceaa13b5cf2f8ba
[01/18 22:46:54    333s] #       b126c9172564382fc83820dd2823dc61b2281824df31052f2d7c6998875b0a79eeb53e58
[01/18 22:46:54    333s] #       e45df8d827d6095d8bbe0e5ecab9d7d346074ba3882c9607c5228bff1a9fc511105f1c03
[01/18 22:46:54    333s] #       95718852efeedfaccebe0065fe63fd
[01/18 22:46:54    333s] #
[01/18 22:46:54    333s] #Skip comparing routing design signature in db-snapshot flow
[01/18 22:46:54    333s] ### Time Record (Detail Routing) is installed.
[01/18 22:46:54    333s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/18 22:46:54    333s] #
[01/18 22:46:54    333s] #Start Detail Routing..
[01/18 22:46:54    333s] #start initial detail routing ...
[01/18 22:46:54    333s] ### Design has 42 dirty nets
[01/18 22:47:08    347s] ### Routing stats: routing = 71.47% drc-check-only = 0.86%
[01/18 22:47:08    347s] #   number of violations = 0
[01/18 22:47:08    347s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1767.54 (MB), peak = 1809.51 (MB)
[01/18 22:47:08    347s] #Complete Detail Routing.
[01/18 22:47:08    347s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 22:47:08    347s] #Total wire length = 7665 um.
[01/18 22:47:08    347s] #Total half perimeter of net bounding box = 2895 um.
[01/18 22:47:08    347s] #Total wire length on LAYER Metal1 = 2 um.
[01/18 22:47:08    347s] #Total wire length on LAYER Metal2 = 1924 um.
[01/18 22:47:08    347s] #Total wire length on LAYER Metal3 = 1694 um.
[01/18 22:47:08    347s] #Total wire length on LAYER Metal4 = 788 um.
[01/18 22:47:08    347s] #Total wire length on LAYER Metal5 = 1785 um.
[01/18 22:47:08    347s] #Total wire length on LAYER Metal6 = 1474 um.
[01/18 22:47:08    347s] #Total wire length on LAYER Metal7 = 0 um.
[01/18 22:47:08    347s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 22:47:08    347s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 22:47:08    347s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 22:47:08    347s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 22:47:08    347s] #Total number of vias = 6070
[01/18 22:47:08    347s] #Up-Via Summary (total 6070):
[01/18 22:47:08    347s] #           
[01/18 22:47:08    347s] #-----------------------
[01/18 22:47:08    347s] # Metal1           2043
[01/18 22:47:08    347s] # Metal2           1957
[01/18 22:47:08    347s] # Metal3            929
[01/18 22:47:08    347s] # Metal4            682
[01/18 22:47:08    347s] # Metal5            459
[01/18 22:47:08    347s] #-----------------------
[01/18 22:47:08    347s] #                  6070 
[01/18 22:47:08    347s] #
[01/18 22:47:08    347s] #Total number of DRC violations = 0
[01/18 22:47:08    347s] ### Time Record (Detail Routing) is uninstalled.
[01/18 22:47:08    347s] #Cpu time = 00:00:13
[01/18 22:47:08    347s] #Elapsed time = 00:00:13
[01/18 22:47:08    347s] #Increased memory = 4.67 (MB)
[01/18 22:47:08    347s] #Total memory = 1767.57 (MB)
[01/18 22:47:08    347s] #Peak memory = 1809.51 (MB)
[01/18 22:47:08    347s] #Skip updating routing design signature in db-snapshot flow
[01/18 22:47:08    347s] #detailRoute Statistics:
[01/18 22:47:08    347s] #Cpu time = 00:00:13
[01/18 22:47:08    347s] #Elapsed time = 00:00:13
[01/18 22:47:08    347s] #Increased memory = 4.68 (MB)
[01/18 22:47:08    347s] #Total memory = 1767.58 (MB)
[01/18 22:47:08    347s] #Peak memory = 1809.51 (MB)
[01/18 22:47:08    347s] ### Time Record (DB Export) is installed.
[01/18 22:47:08    347s] ### export design design signature (8): route=1831901691 fixed_route=493002663 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1382429756 dirty_area=0 del_dirty_area=0 cell=1618787747 placement=660949422 pin_access=499774043 inst_pattern=1
[01/18 22:47:08    347s] #	no debugging net set
[01/18 22:47:08    347s] ### Time Record (DB Export) is uninstalled.
[01/18 22:47:08    347s] ### Time Record (Post Callback) is installed.
[01/18 22:47:08    347s] ### Time Record (Post Callback) is uninstalled.
[01/18 22:47:08    347s] #
[01/18 22:47:08    347s] #globalDetailRoute statistics:
[01/18 22:47:08    347s] #Cpu time = 00:00:22
[01/18 22:47:08    347s] #Elapsed time = 00:00:22
[01/18 22:47:08    347s] #Increased memory = 62.14 (MB)
[01/18 22:47:08    347s] #Total memory = 1726.14 (MB)
[01/18 22:47:08    347s] #Peak memory = 1809.51 (MB)
[01/18 22:47:08    347s] #Number of warnings = 0
[01/18 22:47:08    347s] #Total number of warnings = 0
[01/18 22:47:08    347s] #Number of fails = 0
[01/18 22:47:08    347s] #Total number of fails = 0
[01/18 22:47:08    347s] #Complete globalDetailRoute on Thu Jan 18 22:47:08 2024
[01/18 22:47:08    347s] #
[01/18 22:47:08    347s] ### Time Record (globalDetailRoute) is uninstalled.
[01/18 22:47:08    347s] ### 
[01/18 22:47:08    347s] ###   Scalability Statistics
[01/18 22:47:08    347s] ### 
[01/18 22:47:08    347s] ### --------------------------------+----------------+----------------+----------------+
[01/18 22:47:08    347s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/18 22:47:08    347s] ### --------------------------------+----------------+----------------+----------------+
[01/18 22:47:08    347s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/18 22:47:08    347s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/18 22:47:08    347s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/18 22:47:08    347s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/18 22:47:08    347s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/18 22:47:08    347s] ###   Cell Pin Access               |        00:00:05|        00:00:05|             1.0|
[01/18 22:47:08    347s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[01/18 22:47:08    347s] ###   Detail Routing                |        00:00:13|        00:00:13|             1.0|
[01/18 22:47:08    347s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.0|
[01/18 22:47:08    347s] ###   Entire Command                |        00:00:22|        00:00:22|             1.0|
[01/18 22:47:08    347s] ### --------------------------------+----------------+----------------+----------------+
[01/18 22:47:08    347s] ### 
[01/18 22:47:08    347s] % End globalDetailRoute (date=01/18 22:47:08, total cpu=0:00:22.4, real=0:00:22.0, peak res=1809.5M, current mem=1724.1M)
[01/18 22:47:08    347s]         NanoRoute done. (took cpu=0:00:22.4 real=0:00:22.4)
[01/18 22:47:08    347s]       Clock detailed routing done.
[01/18 22:47:08    347s] Skipping check of guided vs. routed net lengths.
[01/18 22:47:08    347s] Set FIXED routing status on 40 net(s)
[01/18 22:47:08    347s] Set FIXED placed status on 39 instance(s)
[01/18 22:47:08    347s]       Route Remaining Unrouted Nets...
[01/18 22:47:08    347s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[01/18 22:47:08    347s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2158.5M, EPOCH TIME: 1705610828.506329
[01/18 22:47:08    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:08    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:08    347s] All LLGs are deleted
[01/18 22:47:08    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:08    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:08    347s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2158.5M, EPOCH TIME: 1705610828.506501
[01/18 22:47:08    347s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2158.5M, EPOCH TIME: 1705610828.506606
[01/18 22:47:08    347s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2158.5M, EPOCH TIME: 1705610828.506779
[01/18 22:47:08    347s] ### Creating LA Mngr. totSessionCpu=0:05:47 mem=2158.5M
[01/18 22:47:08    347s] ### Creating LA Mngr, finished. totSessionCpu=0:05:47 mem=2158.5M
[01/18 22:47:08    347s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2158.50 MB )
[01/18 22:47:08    347s] (I)      ==================== Layers =====================
[01/18 22:47:08    347s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:47:08    347s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:47:08    347s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:47:08    347s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:47:08    347s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:47:08    347s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:47:08    347s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:47:08    347s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:47:08    347s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:47:08    347s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:47:08    347s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:47:08    347s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:47:08    347s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:47:08    347s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:47:08    347s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:47:08    347s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:47:08    347s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:47:08    347s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:47:08    347s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:47:08    347s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:47:08    347s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:47:08    347s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:47:08    347s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:47:08    347s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:47:08    347s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:47:08    347s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:47:08    347s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:47:08    347s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:47:08    347s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:47:08    347s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:47:08    347s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:47:08    347s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:47:08    347s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:47:08    347s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:47:08    347s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:47:08    347s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:47:08    347s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:47:08    347s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:47:08    347s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:47:08    347s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:47:08    347s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:47:08    347s] (I)      Started Import and model ( Curr Mem: 2158.50 MB )
[01/18 22:47:08    347s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:08    347s] (I)      == Non-default Options ==
[01/18 22:47:08    347s] (I)      Maximum routing layer                              : 11
[01/18 22:47:08    347s] (I)      Minimum routing layer                              : 1
[01/18 22:47:08    347s] (I)      Number of threads                                  : 1
[01/18 22:47:08    347s] (I)      Method to set GCell size                           : row
[01/18 22:47:08    347s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:47:08    347s] (I)      Use row-based GCell size
[01/18 22:47:08    347s] (I)      Use row-based GCell align
[01/18 22:47:08    347s] (I)      layer 0 area = 80000
[01/18 22:47:08    347s] (I)      layer 1 area = 80000
[01/18 22:47:08    347s] (I)      layer 2 area = 80000
[01/18 22:47:08    347s] (I)      layer 3 area = 80000
[01/18 22:47:08    347s] (I)      layer 4 area = 80000
[01/18 22:47:08    347s] (I)      layer 5 area = 80000
[01/18 22:47:08    347s] (I)      layer 6 area = 80000
[01/18 22:47:08    347s] (I)      layer 7 area = 80000
[01/18 22:47:08    347s] (I)      layer 8 area = 80000
[01/18 22:47:08    347s] (I)      layer 9 area = 400000
[01/18 22:47:08    347s] (I)      layer 10 area = 400000
[01/18 22:47:08    347s] (I)      GCell unit size   : 3420
[01/18 22:47:08    347s] (I)      GCell multiplier  : 1
[01/18 22:47:08    347s] (I)      GCell row height  : 3420
[01/18 22:47:08    347s] (I)      Actual row height : 3420
[01/18 22:47:08    347s] (I)      GCell align ref   : 30000 30020
[01/18 22:47:08    347s] [NR-eGR] Track table information for default rule: 
[01/18 22:47:08    347s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:47:08    347s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:47:08    347s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:47:08    347s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:47:08    347s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:47:08    347s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:47:08    347s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:47:08    347s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:47:08    347s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:47:08    347s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:47:08    347s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:47:08    347s] (I)      ================== Default via ===================
[01/18 22:47:08    347s] (I)      +----+------------------+------------------------+
[01/18 22:47:08    347s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/18 22:47:08    347s] (I)      +----+------------------+------------------------+
[01/18 22:47:08    347s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/18 22:47:08    347s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/18 22:47:08    347s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/18 22:47:08    347s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/18 22:47:08    347s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/18 22:47:08    347s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/18 22:47:08    347s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/18 22:47:08    347s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/18 22:47:08    347s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/18 22:47:08    347s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/18 22:47:08    347s] (I)      +----+------------------+------------------------+
[01/18 22:47:08    347s] [NR-eGR] Read 4578 PG shapes
[01/18 22:47:08    347s] [NR-eGR] Read 0 clock shapes
[01/18 22:47:08    347s] [NR-eGR] Read 0 other shapes
[01/18 22:47:08    347s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:47:08    347s] [NR-eGR] #Instance Blockages : 392679
[01/18 22:47:08    347s] [NR-eGR] #PG Blockages       : 4578
[01/18 22:47:08    347s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:47:08    347s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:47:08    347s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:47:08    347s] [NR-eGR] #Other Blockages    : 0
[01/18 22:47:08    347s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:47:08    347s] [NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 9034
[01/18 22:47:08    347s] [NR-eGR] Read 10361 nets ( ignored 40 )
[01/18 22:47:08    347s] (I)      early_global_route_priority property id does not exist.
[01/18 22:47:08    347s] (I)      Read Num Blocks=397257  Num Prerouted Wires=9034  Num CS=0
[01/18 22:47:08    347s] (I)      Layer 0 (H) : #blockages 393259 : #preroutes 2005
[01/18 22:47:08    347s] (I)      Layer 1 (V) : #blockages 464 : #preroutes 2998
[01/18 22:47:08    347s] (I)      Layer 2 (H) : #blockages 464 : #preroutes 1934
[01/18 22:47:08    347s] (I)      Layer 3 (V) : #blockages 464 : #preroutes 1127
[01/18 22:47:08    347s] (I)      Layer 4 (H) : #blockages 464 : #preroutes 843
[01/18 22:47:08    347s] (I)      Layer 5 (V) : #blockages 464 : #preroutes 127
[01/18 22:47:08    347s] (I)      Layer 6 (H) : #blockages 464 : #preroutes 0
[01/18 22:47:08    347s] (I)      Layer 7 (V) : #blockages 464 : #preroutes 0
[01/18 22:47:08    347s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[01/18 22:47:08    347s] (I)      Layer 9 (V) : #blockages 256 : #preroutes 0
[01/18 22:47:08    347s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/18 22:47:08    347s] (I)      Number of ignored nets                =     40
[01/18 22:47:08    347s] (I)      Number of connected nets              =      0
[01/18 22:47:08    347s] (I)      Number of fixed nets                  =     40.  Ignored: Yes
[01/18 22:47:08    347s] (I)      Number of clock nets                  =     40.  Ignored: No
[01/18 22:47:08    347s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:47:08    347s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:47:08    347s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:47:08    347s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:47:08    347s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:47:08    347s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:47:08    347s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:47:08    347s] (I)      Ndr track 0 does not exist
[01/18 22:47:08    347s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:47:08    347s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:47:08    347s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:47:08    347s] (I)      Site width          :   400  (dbu)
[01/18 22:47:08    347s] (I)      Row height          :  3420  (dbu)
[01/18 22:47:08    347s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:47:08    347s] (I)      GCell width         :  3420  (dbu)
[01/18 22:47:08    347s] (I)      GCell height        :  3420  (dbu)
[01/18 22:47:08    347s] (I)      Grid                :   133   132    11
[01/18 22:47:08    347s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:47:08    347s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/18 22:47:08    347s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/18 22:47:08    347s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:47:08    347s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:47:08    347s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:47:08    347s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/18 22:47:08    347s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:47:08    347s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/18 22:47:08    347s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:47:08    347s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:47:08    347s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:47:08    347s] (I)      --------------------------------------------------------
[01/18 22:47:08    347s] 
[01/18 22:47:08    347s] [NR-eGR] ============ Routing rule table ============
[01/18 22:47:08    347s] [NR-eGR] Rule id: 1  Nets: 10321
[01/18 22:47:08    347s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:47:08    347s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/18 22:47:08    347s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:47:08    347s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/18 22:47:08    347s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/18 22:47:08    347s] [NR-eGR] ========================================
[01/18 22:47:08    347s] [NR-eGR] 
[01/18 22:47:08    347s] (I)      =============== Blocked Tracks ===============
[01/18 22:47:08    347s] (I)      +-------+---------+----------+---------------+
[01/18 22:47:08    347s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:47:08    347s] (I)      +-------+---------+----------+---------------+
[01/18 22:47:08    347s] (I)      |     1 |  158669 |   114740 |        72.31% |
[01/18 22:47:08    347s] (I)      |     2 |  150876 |     7888 |         5.23% |
[01/18 22:47:08    347s] (I)      |     3 |  158669 |     1392 |         0.88% |
[01/18 22:47:08    347s] (I)      |     4 |  150876 |     7888 |         5.23% |
[01/18 22:47:08    347s] (I)      |     5 |  158669 |     1392 |         0.88% |
[01/18 22:47:08    347s] (I)      |     6 |  150876 |     7888 |         5.23% |
[01/18 22:47:08    347s] (I)      |     7 |  158669 |     1392 |         0.88% |
[01/18 22:47:08    347s] (I)      |     8 |  150876 |     7888 |         5.23% |
[01/18 22:47:08    347s] (I)      |     9 |  158669 |     2784 |         1.75% |
[01/18 22:47:08    347s] (I)      |    10 |   60192 |     4318 |         7.17% |
[01/18 22:47:08    347s] (I)      |    11 |   63441 |    11132 |        17.55% |
[01/18 22:47:08    347s] (I)      +-------+---------+----------+---------------+
[01/18 22:47:08    347s] (I)      Finished Import and model ( CPU: 0.25 sec, Real: 0.24 sec, Curr Mem: 2180.12 MB )
[01/18 22:47:08    347s] (I)      Reset routing kernel
[01/18 22:47:08    347s] (I)      Started Global Routing ( Curr Mem: 2180.12 MB )
[01/18 22:47:08    347s] (I)      totalPins=35497  totalGlobalPin=33997 (95.77%)
[01/18 22:47:08    347s] (I)      total 2D Cap : 1376015 = (725899 H, 650116 V)
[01/18 22:47:08    347s] [NR-eGR] Layer group 1: route 10321 net(s) in layer range [1, 11]
[01/18 22:47:08    347s] (I)      
[01/18 22:47:08    347s] (I)      ============  Phase 1a Route ============
[01/18 22:47:08    347s] (I)      Usage: 98104 = (46103 H, 52001 V) = (6.35% H, 8.00% V) = (7.884e+04um H, 8.892e+04um V)
[01/18 22:47:08    347s] (I)      
[01/18 22:47:08    347s] (I)      ============  Phase 1b Route ============
[01/18 22:47:08    347s] (I)      Usage: 98104 = (46103 H, 52001 V) = (6.35% H, 8.00% V) = (7.884e+04um H, 8.892e+04um V)
[01/18 22:47:08    347s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.677578e+05um
[01/18 22:47:08    347s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/18 22:47:08    347s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/18 22:47:08    347s] (I)      
[01/18 22:47:08    347s] (I)      ============  Phase 1c Route ============
[01/18 22:47:08    347s] (I)      Usage: 98104 = (46103 H, 52001 V) = (6.35% H, 8.00% V) = (7.884e+04um H, 8.892e+04um V)
[01/18 22:47:08    347s] (I)      
[01/18 22:47:08    347s] (I)      ============  Phase 1d Route ============
[01/18 22:47:08    347s] (I)      Usage: 98104 = (46103 H, 52001 V) = (6.35% H, 8.00% V) = (7.884e+04um H, 8.892e+04um V)
[01/18 22:47:08    347s] (I)      
[01/18 22:47:08    347s] (I)      ============  Phase 1e Route ============
[01/18 22:47:08    347s] (I)      Usage: 98104 = (46103 H, 52001 V) = (6.35% H, 8.00% V) = (7.884e+04um H, 8.892e+04um V)
[01/18 22:47:08    347s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.677578e+05um
[01/18 22:47:08    347s] (I)      
[01/18 22:47:08    347s] (I)      ============  Phase 1l Route ============
[01/18 22:47:08    347s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/18 22:47:08    347s] (I)      Layer  1:      43555        30        11      106380       50436    (67.84%) 
[01/18 22:47:08    347s] (I)      Layer  2:     147603     43315         9           0      148967    ( 0.00%) 
[01/18 22:47:08    347s] (I)      Layer  3:     156374     37375         0           0      156816    ( 0.00%) 
[01/18 22:47:08    347s] (I)      Layer  4:     147603     18425         0           0      148967    ( 0.00%) 
[01/18 22:47:08    347s] (I)      Layer  5:     156374      7890         0           0      156816    ( 0.00%) 
[01/18 22:47:08    347s] (I)      Layer  6:     147603      2179         0           0      148967    ( 0.00%) 
[01/18 22:47:08    347s] (I)      Layer  7:     156374         4         0           0      156816    ( 0.00%) 
[01/18 22:47:08    347s] (I)      Layer  8:     147603         0         0           0      148967    ( 0.00%) 
[01/18 22:47:08    347s] (I)      Layer  9:     155491         0         0           0      156816    ( 0.00%) 
[01/18 22:47:08    347s] (I)      Layer 10:      55442         0         0        3447       56139    ( 5.79%) 
[01/18 22:47:08    347s] (I)      Layer 11:      51883         0         0        8230       54497    (13.12%) 
[01/18 22:47:08    347s] (I)      Total:       1365905    109218        20      118056     1384199    ( 7.86%) 
[01/18 22:47:08    347s] (I)      
[01/18 22:47:08    347s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/18 22:47:08    347s] [NR-eGR]                        OverCon           OverCon            
[01/18 22:47:08    347s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/18 22:47:08    347s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/18 22:47:08    347s] [NR-eGR] ---------------------------------------------------------------
[01/18 22:47:08    347s] [NR-eGR]  Metal1 ( 1)        11( 0.20%)         0( 0.00%)   ( 0.20%) 
[01/18 22:47:08    347s] [NR-eGR]  Metal2 ( 2)         8( 0.05%)         0( 0.00%)   ( 0.05%) 
[01/18 22:47:08    347s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:08    347s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:08    347s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:08    347s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:08    347s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:08    347s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:08    347s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:08    347s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:08    347s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:08    347s] [NR-eGR] ---------------------------------------------------------------
[01/18 22:47:08    347s] [NR-eGR]        Total        19( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/18 22:47:08    347s] [NR-eGR] 
[01/18 22:47:08    347s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2180.12 MB )
[01/18 22:47:08    347s] (I)      total 2D Cap : 1377200 = (726382 H, 650818 V)
[01/18 22:47:08    347s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:47:08    347s] (I)      ============= Track Assignment ============
[01/18 22:47:08    347s] (I)      Started Track Assignment (1T) ( Curr Mem: 2180.12 MB )
[01/18 22:47:08    347s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/18 22:47:08    347s] (I)      Run Multi-thread track assignment
[01/18 22:47:09    347s] (I)      Finished Track Assignment (1T) ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2180.12 MB )
[01/18 22:47:09    347s] (I)      Started Export ( Curr Mem: 2180.12 MB )
[01/18 22:47:09    347s] [NR-eGR]                  Length (um)   Vias 
[01/18 22:47:09    347s] [NR-eGR] ------------------------------------
[01/18 22:47:09    347s] [NR-eGR]  Metal1   (1H)         13456  38838 
[01/18 22:47:09    347s] [NR-eGR]  Metal2   (2V)         61762  26512 
[01/18 22:47:09    347s] [NR-eGR]  Metal3   (3H)         60397   6581 
[01/18 22:47:09    347s] [NR-eGR]  Metal4   (4V)         30734   2237 
[01/18 22:47:09    347s] [NR-eGR]  Metal5   (5H)         13385    611 
[01/18 22:47:09    347s] [NR-eGR]  Metal6   (6V)          3722      4 
[01/18 22:47:09    347s] [NR-eGR]  Metal7   (7H)             8      0 
[01/18 22:47:09    347s] [NR-eGR]  Metal8   (8V)             0      0 
[01/18 22:47:09    347s] [NR-eGR]  Metal9   (9H)             0      0 
[01/18 22:47:09    347s] [NR-eGR]  Metal10  (10V)            0      0 
[01/18 22:47:09    347s] [NR-eGR]  Metal11  (11H)            0      0 
[01/18 22:47:09    347s] [NR-eGR] ------------------------------------
[01/18 22:47:09    347s] [NR-eGR]           Total       183463  74783 
[01/18 22:47:09    347s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:47:09    347s] [NR-eGR] Total half perimeter of net bounding box: 213954um
[01/18 22:47:09    347s] [NR-eGR] Total length: 183463um, number of vias: 74783
[01/18 22:47:09    347s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:47:09    347s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/18 22:47:09    347s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:47:09    347s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2180.12 MB )
[01/18 22:47:09    347s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 2164.12 MB )
[01/18 22:47:09    347s] (I)      ===================================== Runtime Summary ======================================
[01/18 22:47:09    347s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/18 22:47:09    347s] (I)      --------------------------------------------------------------------------------------------
[01/18 22:47:09    347s] (I)       Early Global Route kernel              100.00%  880.87 sec  881.53 sec  0.65 sec  0.65 sec 
[01/18 22:47:09    347s] (I)       +-Import and model                      37.37%  880.88 sec  881.12 sec  0.24 sec  0.25 sec 
[01/18 22:47:09    347s] (I)       | +-Create place DB                      5.70%  880.88 sec  880.92 sec  0.04 sec  0.04 sec 
[01/18 22:47:09    347s] (I)       | | +-Import place data                  5.68%  880.88 sec  880.92 sec  0.04 sec  0.04 sec 
[01/18 22:47:09    347s] (I)       | | | +-Read instances and placement     1.64%  880.88 sec  880.89 sec  0.01 sec  0.01 sec 
[01/18 22:47:09    347s] (I)       | | | +-Read nets                        3.97%  880.89 sec  880.92 sec  0.03 sec  0.03 sec 
[01/18 22:47:09    347s] (I)       | +-Create route DB                     30.39%  880.92 sec  881.12 sec  0.20 sec  0.20 sec 
[01/18 22:47:09    347s] (I)       | | +-Import route data (1T)            30.32%  880.92 sec  881.12 sec  0.20 sec  0.20 sec 
[01/18 22:47:09    347s] (I)       | | | +-Read blockages ( Layer 1-11 )   21.59%  880.92 sec  881.06 sec  0.14 sec  0.14 sec 
[01/18 22:47:09    347s] (I)       | | | | +-Read routing blockages         0.00%  880.92 sec  880.92 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | | | +-Read instance blockages       21.18%  880.92 sec  881.06 sec  0.14 sec  0.14 sec 
[01/18 22:47:09    347s] (I)       | | | | +-Read PG blockages              0.11%  881.06 sec  881.06 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | | | +-Read clock blockages           0.01%  881.06 sec  881.06 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | | | +-Read other blockages           0.01%  881.06 sec  881.06 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | | | +-Read halo blockages            0.03%  881.06 sec  881.06 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | | | +-Read boundary cut boxes        0.00%  881.06 sec  881.06 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | | +-Read blackboxes                  0.00%  881.06 sec  881.06 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | | +-Read prerouted                   0.46%  881.06 sec  881.07 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | | +-Read unlegalized nets            0.29%  881.07 sec  881.07 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | | +-Read nets                        0.50%  881.07 sec  881.07 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | | +-Set up via pillars               0.01%  881.07 sec  881.07 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | | +-Initialize 3D grid graph         0.07%  881.07 sec  881.07 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | | +-Model blockage capacity          6.04%  881.07 sec  881.11 sec  0.04 sec  0.04 sec 
[01/18 22:47:09    347s] (I)       | | | | +-Initialize 3D capacity         5.78%  881.07 sec  881.11 sec  0.04 sec  0.03 sec 
[01/18 22:47:09    347s] (I)       | +-Read aux data                        0.00%  881.12 sec  881.12 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | +-Others data preparation              0.15%  881.12 sec  881.12 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | +-Create route kernel                  0.78%  881.12 sec  881.12 sec  0.01 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       +-Global Routing                        23.45%  881.12 sec  881.28 sec  0.15 sec  0.15 sec 
[01/18 22:47:09    347s] (I)       | +-Initialization                       0.36%  881.12 sec  881.13 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | +-Net group 1                         21.56%  881.13 sec  881.27 sec  0.14 sec  0.14 sec 
[01/18 22:47:09    347s] (I)       | | +-Generate topology                  1.71%  881.13 sec  881.14 sec  0.01 sec  0.01 sec 
[01/18 22:47:09    347s] (I)       | | +-Phase 1a                           4.35%  881.14 sec  881.17 sec  0.03 sec  0.03 sec 
[01/18 22:47:09    347s] (I)       | | | +-Pattern routing (1T)             3.78%  881.14 sec  881.17 sec  0.02 sec  0.03 sec 
[01/18 22:47:09    347s] (I)       | | | +-Add via demand to 2D             0.48%  881.17 sec  881.17 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | +-Phase 1b                           0.03%  881.17 sec  881.17 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | +-Phase 1c                           0.00%  881.17 sec  881.17 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | +-Phase 1d                           0.00%  881.17 sec  881.17 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | +-Phase 1e                           0.05%  881.17 sec  881.17 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | | +-Route legalization               0.00%  881.17 sec  881.17 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | | +-Phase 1l                          14.69%  881.17 sec  881.27 sec  0.10 sec  0.10 sec 
[01/18 22:47:09    347s] (I)       | | | +-Layer assignment (1T)           14.35%  881.17 sec  881.27 sec  0.09 sec  0.09 sec 
[01/18 22:47:09    347s] (I)       | +-Clean cong LA                        0.00%  881.27 sec  881.27 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       +-Export 3D cong map                     0.90%  881.28 sec  881.28 sec  0.01 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | +-Export 2D cong map                   0.07%  881.28 sec  881.28 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       +-Extract Global 3D Wires                0.41%  881.28 sec  881.29 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       +-Track Assignment (1T)                 21.61%  881.29 sec  881.43 sec  0.14 sec  0.14 sec 
[01/18 22:47:09    347s] (I)       | +-Initialization                       0.11%  881.29 sec  881.29 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       | +-Track Assignment Kernel             21.10%  881.29 sec  881.43 sec  0.14 sec  0.14 sec 
[01/18 22:47:09    347s] (I)       | +-Free Memory                          0.00%  881.43 sec  881.43 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       +-Export                                14.65%  881.43 sec  881.52 sec  0.10 sec  0.09 sec 
[01/18 22:47:09    347s] (I)       | +-Export DB wires                      7.99%  881.43 sec  881.48 sec  0.05 sec  0.05 sec 
[01/18 22:47:09    347s] (I)       | | +-Export all nets                    6.05%  881.43 sec  881.47 sec  0.04 sec  0.04 sec 
[01/18 22:47:09    347s] (I)       | | +-Set wire vias                      1.52%  881.47 sec  881.48 sec  0.01 sec  0.01 sec 
[01/18 22:47:09    347s] (I)       | +-Report wirelength                    3.20%  881.48 sec  881.50 sec  0.02 sec  0.02 sec 
[01/18 22:47:09    347s] (I)       | +-Update net boxes                     3.36%  881.50 sec  881.52 sec  0.02 sec  0.02 sec 
[01/18 22:47:09    347s] (I)       | +-Update timing                        0.00%  881.52 sec  881.52 sec  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)       +-Postprocess design                     0.27%  881.52 sec  881.53 sec  0.00 sec  0.01 sec 
[01/18 22:47:09    347s] (I)      ===================== Summary by functions =====================
[01/18 22:47:09    347s] (I)       Lv  Step                                 %      Real       CPU 
[01/18 22:47:09    347s] (I)      ----------------------------------------------------------------
[01/18 22:47:09    347s] (I)        0  Early Global Route kernel      100.00%  0.65 sec  0.65 sec 
[01/18 22:47:09    347s] (I)        1  Import and model                37.37%  0.24 sec  0.25 sec 
[01/18 22:47:09    347s] (I)        1  Global Routing                  23.45%  0.15 sec  0.15 sec 
[01/18 22:47:09    347s] (I)        1  Track Assignment (1T)           21.61%  0.14 sec  0.14 sec 
[01/18 22:47:09    347s] (I)        1  Export                          14.65%  0.10 sec  0.09 sec 
[01/18 22:47:09    347s] (I)        1  Export 3D cong map               0.90%  0.01 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        1  Extract Global 3D Wires          0.41%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        1  Postprocess design               0.27%  0.00 sec  0.01 sec 
[01/18 22:47:09    347s] (I)        2  Create route DB                 30.39%  0.20 sec  0.20 sec 
[01/18 22:47:09    347s] (I)        2  Net group 1                     21.56%  0.14 sec  0.14 sec 
[01/18 22:47:09    347s] (I)        2  Track Assignment Kernel         21.10%  0.14 sec  0.14 sec 
[01/18 22:47:09    347s] (I)        2  Export DB wires                  7.99%  0.05 sec  0.05 sec 
[01/18 22:47:09    347s] (I)        2  Create place DB                  5.70%  0.04 sec  0.04 sec 
[01/18 22:47:09    347s] (I)        2  Update net boxes                 3.36%  0.02 sec  0.02 sec 
[01/18 22:47:09    347s] (I)        2  Report wirelength                3.20%  0.02 sec  0.02 sec 
[01/18 22:47:09    347s] (I)        2  Create route kernel              0.78%  0.01 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        2  Initialization                   0.47%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        2  Others data preparation          0.15%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        3  Import route data (1T)          30.32%  0.20 sec  0.20 sec 
[01/18 22:47:09    347s] (I)        3  Phase 1l                        14.69%  0.10 sec  0.10 sec 
[01/18 22:47:09    347s] (I)        3  Export all nets                  6.05%  0.04 sec  0.04 sec 
[01/18 22:47:09    347s] (I)        3  Import place data                5.68%  0.04 sec  0.04 sec 
[01/18 22:47:09    347s] (I)        3  Phase 1a                         4.35%  0.03 sec  0.03 sec 
[01/18 22:47:09    347s] (I)        3  Generate topology                1.71%  0.01 sec  0.01 sec 
[01/18 22:47:09    347s] (I)        3  Set wire vias                    1.52%  0.01 sec  0.01 sec 
[01/18 22:47:09    347s] (I)        3  Phase 1e                         0.05%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        4  Read blockages ( Layer 1-11 )   21.59%  0.14 sec  0.14 sec 
[01/18 22:47:09    347s] (I)        4  Layer assignment (1T)           14.35%  0.09 sec  0.09 sec 
[01/18 22:47:09    347s] (I)        4  Model blockage capacity          6.04%  0.04 sec  0.04 sec 
[01/18 22:47:09    347s] (I)        4  Read nets                        4.47%  0.03 sec  0.03 sec 
[01/18 22:47:09    347s] (I)        4  Pattern routing (1T)             3.78%  0.02 sec  0.03 sec 
[01/18 22:47:09    347s] (I)        4  Read instances and placement     1.64%  0.01 sec  0.01 sec 
[01/18 22:47:09    347s] (I)        4  Add via demand to 2D             0.48%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        4  Read prerouted                   0.46%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        4  Read unlegalized nets            0.29%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        4  Initialize 3D grid graph         0.07%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        5  Read instance blockages         21.18%  0.14 sec  0.14 sec 
[01/18 22:47:09    347s] (I)        5  Initialize 3D capacity           5.78%  0.04 sec  0.03 sec 
[01/18 22:47:09    347s] (I)        5  Read PG blockages                0.11%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/18 22:47:09    347s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/18 22:47:09    347s]     Routing using NR in eGR->NR Step done.
[01/18 22:47:09    347s] Net route status summary:
[01/18 22:47:09    347s]   Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 22:47:09    347s]   Non-clock: 10625 (unrouted=304, trialRouted=10321, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 22:47:09    347s] 
[01/18 22:47:09    347s] CCOPT: Done with clock implementation routing.
[01/18 22:47:09    347s] 
[01/18 22:47:09    347s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:23.6 real=0:00:23.6)
[01/18 22:47:09    347s]   Clock implementation routing done.
[01/18 22:47:09    347s]   Leaving CCOpt scope - extractRC...
[01/18 22:47:09    347s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/18 22:47:09    347s] Extraction called for design 'picorv32' of instances=9478 and nets=10665 using extraction engine 'preRoute' .
[01/18 22:47:09    347s] PreRoute RC Extraction called for design picorv32.
[01/18 22:47:09    347s] RC Extraction called in multi-corner(1) mode.
[01/18 22:47:09    347s] RCMode: PreRoute
[01/18 22:47:09    347s]       RC Corner Indexes            0   
[01/18 22:47:09    347s] Capacitance Scaling Factor   : 1.00000 
[01/18 22:47:09    347s] Resistance Scaling Factor    : 1.00000 
[01/18 22:47:09    347s] Clock Cap. Scaling Factor    : 1.00000 
[01/18 22:47:09    347s] Clock Res. Scaling Factor    : 1.00000 
[01/18 22:47:09    347s] Shrink Factor                : 1.00000
[01/18 22:47:09    347s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/18 22:47:09    347s] Using Quantus QRC technology file ...
[01/18 22:47:09    347s] 
[01/18 22:47:09    347s] Trim Metal Layers:
[01/18 22:47:09    347s] LayerId::1 widthSet size::2
[01/18 22:47:09    347s] LayerId::2 widthSet size::2
[01/18 22:47:09    347s] LayerId::3 widthSet size::2
[01/18 22:47:09    347s] LayerId::4 widthSet size::2
[01/18 22:47:09    347s] LayerId::5 widthSet size::2
[01/18 22:47:09    347s] LayerId::6 widthSet size::2
[01/18 22:47:09    347s] LayerId::7 widthSet size::2
[01/18 22:47:09    347s] LayerId::8 widthSet size::2
[01/18 22:47:09    347s] LayerId::9 widthSet size::2
[01/18 22:47:09    347s] LayerId::10 widthSet size::2
[01/18 22:47:09    347s] LayerId::11 widthSet size::2
[01/18 22:47:09    347s] Updating RC grid for preRoute extraction ...
[01/18 22:47:09    347s] eee: pegSigSF::1.070000
[01/18 22:47:09    347s] Initializing multi-corner resistance tables ...
[01/18 22:47:09    347s] eee: l::1 avDens::0.138893 usedTrk::2275.066082 availTrk::16380.000000 sigTrk::2275.066082
[01/18 22:47:09    347s] eee: l::2 avDens::0.277915 usedTrk::3611.787721 availTrk::12996.000000 sigTrk::3611.787721
[01/18 22:47:09    347s] eee: l::3 avDens::0.258187 usedTrk::3531.995913 availTrk::13680.000000 sigTrk::3531.995913
[01/18 22:47:09    347s] eee: l::4 avDens::0.148035 usedTrk::1797.289468 availTrk::12141.000000 sigTrk::1797.289468
[01/18 22:47:09    347s] eee: l::5 avDens::0.066390 usedTrk::782.742981 availTrk::11790.000000 sigTrk::782.742981
[01/18 22:47:09    347s] eee: l::6 avDens::0.022530 usedTrk::217.678365 availTrk::9661.500000 sigTrk::217.678365
[01/18 22:47:09    347s] eee: l::7 avDens::0.002451 usedTrk::0.441228 availTrk::180.000000 sigTrk::0.441228
[01/18 22:47:09    347s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:47:09    347s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:47:09    347s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 22:47:09    347s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 22:47:09    347s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:47:09    347s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.266401 uaWl=1.000000 uaWlH=0.249163 aWlH=0.000000 lMod=0 pMax=0.820600 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:47:09    348s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2159.125M)
[01/18 22:47:09    348s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/18 22:47:09    348s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:47:09    348s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/18 22:47:09    348s] End AAE Lib Interpolated Model. (MEM=2159.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:47:09    348s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:47:09    348s]   Clock DAG stats after routing clock trees:
[01/18 22:47:09    348s]     cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:47:09    348s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:47:09    348s]     misc counts      : r=1, pp=0
[01/18 22:47:09    348s]     cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:47:09    348s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:47:09    348s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:47:09    348s]     wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.580pF, total=0.642pF
[01/18 22:47:09    348s]     wire lengths     : top=0.000um, trunk=747.531um, leaf=6917.585um, total=7665.116um
[01/18 22:47:09    348s]     hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2307.795um, total=2713.625um
[01/18 22:47:09    348s]   Clock DAG net violations after routing clock trees:
[01/18 22:47:09    348s]     Remaining Transition : {count=10, worst=[0.018ns, 0.013ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.006ns sd=0.006ns sum=0.058ns
[01/18 22:47:09    348s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[01/18 22:47:09    348s]     Trunk : target=0.200ns count=4 avg=0.188ns sd=0.026ns min=0.154ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:09    348s]     Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.012ns min=0.166ns max=0.213ns {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns} {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:09    348s]   Clock DAG library cell distribution after routing clock trees {count}:
[01/18 22:47:09    348s]      Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:47:09    348s]   Clock DAG hash after routing clock trees: 488440637068410327 14333841021990741441
[01/18 22:47:09    348s]   CTS services accumulated run-time stats after routing clock trees:
[01/18 22:47:09    348s]     delay calculator: calls=11637, total_wall_time=0.587s, mean_wall_time=0.050ms
[01/18 22:47:09    348s]     legalizer: calls=3311, total_wall_time=0.076s, mean_wall_time=0.023ms
[01/18 22:47:09    348s]     steiner router: calls=9165, total_wall_time=1.956s, mean_wall_time=0.213ms
[01/18 22:47:09    348s]   Primary reporting skew groups after routing clock trees:
[01/18 22:47:09    348s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
[01/18 22:47:09    348s]         min path sink: cpuregs_reg[4][31]/CK
[01/18 22:47:09    348s]         max path sink: cpuregs_reg[9][18]/CK
[01/18 22:47:09    348s]   Skew group summary after routing clock trees:
[01/18 22:47:09    348s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
[01/18 22:47:09    348s]   CCOpt::Phase::Routing done. (took cpu=0:00:23.9 real=0:00:23.9)
[01/18 22:47:09    348s]   CCOpt::Phase::PostConditioning...
[01/18 22:47:09    348s]   Leaving CCOpt scope - Initializing placement interface...
[01/18 22:47:09    348s] OPERPROF: Starting DPlace-Init at level 1, MEM:2206.8M, EPOCH TIME: 1705610829.488703
[01/18 22:47:09    348s] Processing tracks to init pin-track alignment.
[01/18 22:47:09    348s] z: 2, totalTracks: 1
[01/18 22:47:09    348s] z: 4, totalTracks: 1
[01/18 22:47:09    348s] z: 6, totalTracks: 1
[01/18 22:47:09    348s] z: 8, totalTracks: 1
[01/18 22:47:09    348s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:47:09    348s] All LLGs are deleted
[01/18 22:47:09    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:09    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:09    348s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2206.8M, EPOCH TIME: 1705610829.496097
[01/18 22:47:09    348s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2206.8M, EPOCH TIME: 1705610829.496456
[01/18 22:47:09    348s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2206.8M, EPOCH TIME: 1705610829.498971
[01/18 22:47:09    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:09    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:09    348s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2206.8M, EPOCH TIME: 1705610829.500771
[01/18 22:47:09    348s] Max number of tech site patterns supported in site array is 256.
[01/18 22:47:09    348s] Core basic site is CoreSite
[01/18 22:47:09    348s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2206.8M, EPOCH TIME: 1705610829.527925
[01/18 22:47:09    348s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 22:47:09    348s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/18 22:47:09    348s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2206.8M, EPOCH TIME: 1705610829.529715
[01/18 22:47:09    348s] Fast DP-INIT is on for default
[01/18 22:47:09    348s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 22:47:09    348s] Atter site array init, number of instance map data is 0.
[01/18 22:47:09    348s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2206.8M, EPOCH TIME: 1705610829.533330
[01/18 22:47:09    348s] 
[01/18 22:47:09    348s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:09    348s] OPERPROF:     Starting CMU at level 3, MEM:2206.8M, EPOCH TIME: 1705610829.538376
[01/18 22:47:09    348s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2206.8M, EPOCH TIME: 1705610829.539458
[01/18 22:47:09    348s] 
[01/18 22:47:09    348s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:47:09    348s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:2206.8M, EPOCH TIME: 1705610829.540774
[01/18 22:47:09    348s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2206.8M, EPOCH TIME: 1705610829.540861
[01/18 22:47:09    348s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2206.8M, EPOCH TIME: 1705610829.540925
[01/18 22:47:09    348s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2206.8MB).
[01/18 22:47:09    348s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:2206.8M, EPOCH TIME: 1705610829.542593
[01/18 22:47:09    348s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:47:09    348s]   Removing CTS place status from clock tree and sinks.
[01/18 22:47:09    348s]   Removed CTS place status from 39 clock cells (out of 41 ) and 0 clock sinks (out of 0 ).
[01/18 22:47:09    348s]   Legalizer reserving space for clock trees
[01/18 22:47:09    348s]   PostConditioning...
[01/18 22:47:09    348s]     PostConditioning active optimizations:
[01/18 22:47:09    348s]      - DRV fixing with initial upsizing, sizing and buffering
[01/18 22:47:09    348s]      - Skew fixing with sizing
[01/18 22:47:09    348s]     
[01/18 22:47:09    348s]     Currently running CTS, using active skew data
[01/18 22:47:09    348s]     Reset bufferability constraints...
[01/18 22:47:09    348s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[01/18 22:47:09    348s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:47:09    348s]     PostConditioning Upsizing To Fix DRVs...
[01/18 22:47:09    348s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 488440637068410327 14333841021990741441
[01/18 22:47:09    348s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[01/18 22:47:09    348s]         delay calculator: calls=11637, total_wall_time=0.587s, mean_wall_time=0.050ms
[01/18 22:47:09    348s]         legalizer: calls=3350, total_wall_time=0.077s, mean_wall_time=0.023ms
[01/18 22:47:09    348s]         steiner router: calls=9165, total_wall_time=1.956s, mean_wall_time=0.213ms
[01/18 22:47:09    348s]       Fixing clock tree DRVs with upsizing: .End AAE Lib Interpolated Model. (MEM=2178.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:47:09    348s] **ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[01/18 22:47:09    348s] ..20% ...40% ...60% ...80% ...100% 
[01/18 22:47:09    348s]       CCOpt-PostConditioning: considered: 40, tested: 40, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 1, attempted: 9, unsuccessful: 0, sized: 0
[01/18 22:47:09    348s]       
[01/18 22:47:09    348s]       Statistics: Fix DRVs (initial upsizing):
[01/18 22:47:09    348s]       ========================================
[01/18 22:47:09    348s]       
[01/18 22:47:09    348s]       Cell changes by Net Type:
[01/18 22:47:09    348s]       
[01/18 22:47:09    348s]       -------------------------------------------------------------------------------------------------------------------
[01/18 22:47:09    348s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/18 22:47:09    348s]       -------------------------------------------------------------------------------------------------------------------
[01/18 22:47:09    348s]       top                0                    0           0            0                    0                  0
[01/18 22:47:09    348s]       trunk              0                    0           0            0                    0                  0
[01/18 22:47:09    348s]       leaf               9 [100.0%]           0           0            0                    0 (0.0%)           9 (100.0%)
[01/18 22:47:09    348s]       -------------------------------------------------------------------------------------------------------------------
[01/18 22:47:09    348s]       Total              9 [100.0%]           0           0            0                    0 (0.0%)           9 (100.0%)
[01/18 22:47:09    348s]       -------------------------------------------------------------------------------------------------------------------
[01/18 22:47:09    348s]       
[01/18 22:47:09    348s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 0.000um^2 (0.000%)
[01/18 22:47:09    348s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/18 22:47:09    348s]       
[01/18 22:47:09    348s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[01/18 22:47:09    348s]         cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:47:09    348s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:47:09    348s]         misc counts      : r=1, pp=0
[01/18 22:47:09    348s]         cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:47:09    348s]         cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:47:09    348s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:47:09    348s]         wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.580pF, total=0.642pF
[01/18 22:47:09    348s]         wire lengths     : top=0.000um, trunk=747.531um, leaf=6917.585um, total=7665.116um
[01/18 22:47:09    348s]         hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2307.795um, total=2713.625um
[01/18 22:47:09    348s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[01/18 22:47:09    348s]         Remaining Transition : {count=10, worst=[0.018ns, 0.013ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.006ns sd=0.006ns sum=0.058ns
[01/18 22:47:09    348s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[01/18 22:47:09    348s]         Trunk : target=0.200ns count=4 avg=0.188ns sd=0.026ns min=0.154ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:09    348s]         Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.012ns min=0.166ns max=0.213ns {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns} {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:09    348s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[01/18 22:47:09    348s]          Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:47:09    348s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 488440637068410327 14333841021990741441
[01/18 22:47:09    348s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[01/18 22:47:09    348s]         delay calculator: calls=11678, total_wall_time=0.588s, mean_wall_time=0.050ms
[01/18 22:47:09    348s]         legalizer: calls=3359, total_wall_time=0.077s, mean_wall_time=0.023ms
[01/18 22:47:09    348s]         steiner router: calls=9197, total_wall_time=1.956s, mean_wall_time=0.213ms
[01/18 22:47:09    348s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[01/18 22:47:09    348s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455], skew [0.035 vs 0.200]
[01/18 22:47:09    348s]             min path sink: cpuregs_reg[4][31]/CK
[01/18 22:47:09    348s]             max path sink: cpuregs_reg[9][18]/CK
[01/18 22:47:09    348s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[01/18 22:47:09    348s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455], skew [0.035 vs 0.200]
[01/18 22:47:09    348s]       Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:47:09    348s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:47:09    348s]     Recomputing CTS skew targets...
[01/18 22:47:09    348s]     Resolving skew group constraints...
[01/18 22:47:09    348s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/18 22:47:09    348s]     Resolving skew group constraints done.
[01/18 22:47:09    348s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:47:09    348s]     PostConditioning Fixing DRVs...
[01/18 22:47:09    348s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 488440637068410327 14333841021990741441
[01/18 22:47:09    348s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[01/18 22:47:09    348s]         delay calculator: calls=11678, total_wall_time=0.588s, mean_wall_time=0.050ms
[01/18 22:47:09    348s]         legalizer: calls=3359, total_wall_time=0.077s, mean_wall_time=0.023ms
[01/18 22:47:09    348s]         steiner router: calls=9197, total_wall_time=1.956s, mean_wall_time=0.213ms
[01/18 22:47:09    348s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/18 22:47:09    348s]       CCOpt-PostConditioning: considered: 40, tested: 40, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 1, attempted: 9, unsuccessful: 0, sized: 0
[01/18 22:47:09    348s]       
[01/18 22:47:09    348s]       Statistics: Fix DRVs (cell sizing):
[01/18 22:47:09    348s]       ===================================
[01/18 22:47:09    348s]       
[01/18 22:47:09    348s]       Cell changes by Net Type:
[01/18 22:47:09    348s]       
[01/18 22:47:09    348s]       -------------------------------------------------------------------------------------------------------------------
[01/18 22:47:09    348s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/18 22:47:09    348s]       -------------------------------------------------------------------------------------------------------------------
[01/18 22:47:09    348s]       top                0                    0           0            0                    0                  0
[01/18 22:47:09    348s]       trunk              0                    0           0            0                    0                  0
[01/18 22:47:09    348s]       leaf               9 [100.0%]           0           0            0                    0 (0.0%)           9 (100.0%)
[01/18 22:47:09    348s]       -------------------------------------------------------------------------------------------------------------------
[01/18 22:47:09    348s]       Total              9 [100.0%]           0           0            0                    0 (0.0%)           9 (100.0%)
[01/18 22:47:09    348s]       -------------------------------------------------------------------------------------------------------------------
[01/18 22:47:09    348s]       
[01/18 22:47:09    348s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 0.000um^2 (0.000%)
[01/18 22:47:09    348s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/18 22:47:09    348s]       
[01/18 22:47:09    348s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[01/18 22:47:09    348s]         cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:47:09    348s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:47:09    348s]         misc counts      : r=1, pp=0
[01/18 22:47:09    348s]         cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:47:09    348s]         cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:47:09    348s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:47:09    348s]         wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.580pF, total=0.642pF
[01/18 22:47:09    348s]         wire lengths     : top=0.000um, trunk=747.531um, leaf=6917.585um, total=7665.116um
[01/18 22:47:09    348s]         hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2307.795um, total=2713.625um
[01/18 22:47:09    348s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[01/18 22:47:09    348s]         Remaining Transition : {count=10, worst=[0.018ns, 0.013ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.006ns sd=0.006ns sum=0.058ns
[01/18 22:47:09    348s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[01/18 22:47:09    348s]         Trunk : target=0.200ns count=4 avg=0.188ns sd=0.026ns min=0.154ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:09    348s]         Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.012ns min=0.166ns max=0.213ns {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns} {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:09    348s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[01/18 22:47:09    348s]          Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:47:09    348s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 488440637068410327 14333841021990741441
[01/18 22:47:09    348s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[01/18 22:47:09    348s]         delay calculator: calls=11890, total_wall_time=0.603s, mean_wall_time=0.051ms
[01/18 22:47:09    348s]         legalizer: calls=3389, total_wall_time=0.081s, mean_wall_time=0.024ms
[01/18 22:47:09    348s]         steiner router: calls=9198, total_wall_time=1.956s, mean_wall_time=0.213ms
[01/18 22:47:09    348s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[01/18 22:47:09    348s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455], skew [0.035 vs 0.200]
[01/18 22:47:09    348s]             min path sink: cpuregs_reg[4][31]/CK
[01/18 22:47:09    348s]             max path sink: cpuregs_reg[9][18]/CK
[01/18 22:47:09    348s]       Skew group summary after 'PostConditioning Fixing DRVs':
[01/18 22:47:09    348s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455], skew [0.035 vs 0.200]
[01/18 22:47:09    348s]       Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:47:09    348s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/18 22:47:09    348s]     Buffering to fix DRVs...
[01/18 22:47:09    348s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[01/18 22:47:09    348s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/18 22:47:10    349s]     Inserted 0 buffers and inverters.
[01/18 22:47:10    349s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[01/18 22:47:10    349s]     CCOpt-PostConditioning: nets considered: 40, nets tested: 40, nets violation detected: 10, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 10, nets unsuccessful: 10, buffered: 0
[01/18 22:47:10    349s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[01/18 22:47:10    349s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:47:10    349s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:47:10    349s]       misc counts      : r=1, pp=0
[01/18 22:47:10    349s]       cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:47:10    349s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:47:10    349s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:47:10    349s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.580pF, total=0.642pF
[01/18 22:47:10    349s]       wire lengths     : top=0.000um, trunk=747.531um, leaf=6917.585um, total=7665.116um
[01/18 22:47:10    349s]       hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2307.795um, total=2713.625um
[01/18 22:47:10    349s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[01/18 22:47:10    349s]       Remaining Transition : {count=10, worst=[0.018ns, 0.013ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.006ns sd=0.006ns sum=0.058ns
[01/18 22:47:10    349s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[01/18 22:47:10    349s]       Trunk : target=0.200ns count=4 avg=0.188ns sd=0.026ns min=0.154ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:10    349s]       Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.012ns min=0.166ns max=0.213ns {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns} {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:10    349s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[01/18 22:47:10    349s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:47:10    349s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 488440637068410327 14333841021990741441
[01/18 22:47:10    349s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[01/18 22:47:10    349s]       delay calculator: calls=13012, total_wall_time=0.644s, mean_wall_time=0.049ms
[01/18 22:47:10    349s]       legalizer: calls=3491, total_wall_time=0.084s, mean_wall_time=0.024ms
[01/18 22:47:10    349s]       steiner router: calls=9636, total_wall_time=1.960s, mean_wall_time=0.203ms
[01/18 22:47:10    349s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[01/18 22:47:10    349s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
[01/18 22:47:10    349s]           min path sink: cpuregs_reg[4][31]/CK
[01/18 22:47:10    349s]           max path sink: cpuregs_reg[9][18]/CK
[01/18 22:47:10    349s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[01/18 22:47:10    349s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
[01/18 22:47:10    349s]     Buffering to fix DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/18 22:47:10    349s]     
[01/18 22:47:10    349s]     Slew Diagnostics: After DRV fixing
[01/18 22:47:10    349s]     ==================================
[01/18 22:47:10    349s]     
[01/18 22:47:10    349s]     Global Causes:
[01/18 22:47:10    349s]     
[01/18 22:47:10    349s]     -----
[01/18 22:47:10    349s]     Cause
[01/18 22:47:10    349s]     -----
[01/18 22:47:10    349s]       (empty table)
[01/18 22:47:10    349s]     -----
[01/18 22:47:10    349s]     
[01/18 22:47:10    349s]     Top 5 overslews:
[01/18 22:47:10    349s]     
[01/18 22:47:10    349s]     ---------------------------------------------------------------------------------
[01/18 22:47:10    349s]     Overslew    Causes                                          Driving Pin
[01/18 22:47:10    349s]     ---------------------------------------------------------------------------------
[01/18 22:47:10    349s]     0.018ns     1. Failed to initialize route and RC mapping    CTS_ccl_a_buf_00039/Y
[01/18 22:47:10    349s]        -        2. Skew would be damaged                                  -
[01/18 22:47:10    349s]     0.013ns     1. Inst already optimally sized (CLKBUFX4)      CTS_ccl_a_buf_00017/Y
[01/18 22:47:10    349s]        -        2. Skew would be damaged                                  -
[01/18 22:47:10    349s]     0.007ns     1. Inst already optimally sized (CLKBUFX4)      CTS_ccl_a_buf_00025/Y
[01/18 22:47:10    349s]        -        2. Skew would be damaged                                  -
[01/18 22:47:10    349s]     0.006ns     1. Inst already optimally sized (CLKBUFX4)      CTS_ccl_a_buf_00015/Y
[01/18 22:47:10    349s]        -        2. Skew would be damaged                                  -
[01/18 22:47:10    349s]     0.004ns     1. Inst already optimally sized (CLKBUFX4)      CTS_ccl_a_buf_00031/Y
[01/18 22:47:10    349s]        -        2. Skew would be damaged                                  -
[01/18 22:47:10    349s]     ---------------------------------------------------------------------------------
[01/18 22:47:10    349s]     
[01/18 22:47:10    349s]     Slew diagnostics counts from the 10 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/18 22:47:10    349s]     
[01/18 22:47:10    349s]     -------------------------------------------------------
[01/18 22:47:10    349s]     Cause                                        Occurences
[01/18 22:47:10    349s]     -------------------------------------------------------
[01/18 22:47:10    349s]     Skew would be damaged                            10
[01/18 22:47:10    349s]     Inst already optimally sized                      9
[01/18 22:47:10    349s]     Failed to initialize route and RC mapping         1
[01/18 22:47:10    349s]     -------------------------------------------------------
[01/18 22:47:10    349s]     
[01/18 22:47:10    349s]     Violation diagnostics counts from the 10 nodes that have violations:
[01/18 22:47:10    349s]     
[01/18 22:47:10    349s]     -------------------------------------------------------
[01/18 22:47:10    349s]     Cause                                        Occurences
[01/18 22:47:10    349s]     -------------------------------------------------------
[01/18 22:47:10    349s]     Skew would be damaged                            10
[01/18 22:47:10    349s]     Inst already optimally sized                      9
[01/18 22:47:10    349s]     Failed to initialize route and RC mapping         1
[01/18 22:47:10    349s]     -------------------------------------------------------
[01/18 22:47:10    349s]     
[01/18 22:47:10    349s]     PostConditioning Fixing Skew by cell sizing...
[01/18 22:47:10    349s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 488440637068410327 14333841021990741441
[01/18 22:47:10    349s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[01/18 22:47:10    349s]         delay calculator: calls=13012, total_wall_time=0.644s, mean_wall_time=0.049ms
[01/18 22:47:10    349s]         legalizer: calls=3491, total_wall_time=0.084s, mean_wall_time=0.024ms
[01/18 22:47:10    349s]         steiner router: calls=9636, total_wall_time=1.960s, mean_wall_time=0.203ms
[01/18 22:47:10    349s]       Path optimization required 0 stage delay updates 
[01/18 22:47:10    349s]       Resized 0 clock insts to decrease delay.
[01/18 22:47:10    349s]       Fixing short paths with downsize only
[01/18 22:47:10    349s]       Path optimization required 0 stage delay updates 
[01/18 22:47:10    349s]       Resized 0 clock insts to increase delay.
[01/18 22:47:10    349s]       
[01/18 22:47:10    349s]       Statistics: Fix Skew (cell sizing):
[01/18 22:47:10    349s]       ===================================
[01/18 22:47:10    349s]       
[01/18 22:47:10    349s]       Cell changes by Net Type:
[01/18 22:47:10    349s]       
[01/18 22:47:10    349s]       -------------------------------------------------------------------------------------------------
[01/18 22:47:10    349s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/18 22:47:10    349s]       -------------------------------------------------------------------------------------------------
[01/18 22:47:10    349s]       top                0            0           0            0                    0                0
[01/18 22:47:10    349s]       trunk              0            0           0            0                    0                0
[01/18 22:47:10    349s]       leaf               0            0           0            0                    0                0
[01/18 22:47:10    349s]       -------------------------------------------------------------------------------------------------
[01/18 22:47:10    349s]       Total              0            0           0            0                    0                0
[01/18 22:47:10    349s]       -------------------------------------------------------------------------------------------------
[01/18 22:47:10    349s]       
[01/18 22:47:10    349s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[01/18 22:47:10    349s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/18 22:47:10    349s]       
[01/18 22:47:10    349s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[01/18 22:47:10    349s]         cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:47:10    349s]         sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:47:10    349s]         misc counts      : r=1, pp=0
[01/18 22:47:10    349s]         cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:47:10    349s]         cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:47:10    349s]         sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:47:10    349s]         wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.580pF, total=0.642pF
[01/18 22:47:10    349s]         wire lengths     : top=0.000um, trunk=747.531um, leaf=6917.585um, total=7665.116um
[01/18 22:47:10    349s]         hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2307.795um, total=2713.625um
[01/18 22:47:10    349s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[01/18 22:47:10    349s]         Remaining Transition : {count=10, worst=[0.018ns, 0.013ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.006ns sd=0.006ns sum=0.058ns
[01/18 22:47:10    349s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[01/18 22:47:10    349s]         Trunk : target=0.200ns count=4 avg=0.188ns sd=0.026ns min=0.154ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:10    349s]         Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.012ns min=0.166ns max=0.213ns {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns} {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:10    349s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[01/18 22:47:10    349s]          Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:47:10    349s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 488440637068410327 14333841021990741441
[01/18 22:47:10    349s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[01/18 22:47:10    349s]         delay calculator: calls=13012, total_wall_time=0.644s, mean_wall_time=0.049ms
[01/18 22:47:10    349s]         legalizer: calls=3491, total_wall_time=0.084s, mean_wall_time=0.024ms
[01/18 22:47:10    349s]         steiner router: calls=9636, total_wall_time=1.960s, mean_wall_time=0.203ms
[01/18 22:47:10    349s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[01/18 22:47:10    349s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
[01/18 22:47:10    349s]             min path sink: cpuregs_reg[4][31]/CK
[01/18 22:47:10    349s]             max path sink: cpuregs_reg[9][18]/CK
[01/18 22:47:10    349s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[01/18 22:47:10    349s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
[01/18 22:47:10    349s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 22:47:10    349s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:47:10    349s]     Reconnecting optimized routes...
[01/18 22:47:10    349s]     Reset timing graph...
[01/18 22:47:10    349s] Ignoring AAE DB Resetting ...
[01/18 22:47:10    349s]     Reset timing graph done.
[01/18 22:47:10    349s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:47:10    349s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[01/18 22:47:10    349s]     Set dirty flag on 0 instances, 0 nets
[01/18 22:47:10    349s]   PostConditioning done.
[01/18 22:47:10    349s] Net route status summary:
[01/18 22:47:10    349s]   Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 22:47:10    349s]   Non-clock: 10625 (unrouted=304, trialRouted=10321, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 22:47:10    349s]   Update timing and DAG stats after post-conditioning...
[01/18 22:47:10    349s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:47:10    349s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/18 22:47:10    349s] End AAE Lib Interpolated Model. (MEM=2200.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:47:10    349s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:47:10    349s]   Clock DAG stats after post-conditioning:
[01/18 22:47:10    349s]     cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:47:10    349s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:47:10    349s]     misc counts      : r=1, pp=0
[01/18 22:47:10    349s]     cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:47:10    349s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:47:10    349s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:47:10    349s]     wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.580pF, total=0.642pF
[01/18 22:47:10    349s]     wire lengths     : top=0.000um, trunk=747.531um, leaf=6917.585um, total=7665.116um
[01/18 22:47:10    349s]     hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2307.795um, total=2713.625um
[01/18 22:47:10    349s]   Clock DAG net violations after post-conditioning:
[01/18 22:47:10    349s]     Remaining Transition : {count=10, worst=[0.018ns, 0.013ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.006ns sd=0.006ns sum=0.058ns
[01/18 22:47:10    349s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[01/18 22:47:10    349s]     Trunk : target=0.200ns count=4 avg=0.188ns sd=0.026ns min=0.154ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:10    349s]     Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.012ns min=0.166ns max=0.213ns {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns} {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:10    349s]   Clock DAG library cell distribution after post-conditioning {count}:
[01/18 22:47:10    349s]      Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:47:10    349s]   Clock DAG hash after post-conditioning: 488440637068410327 14333841021990741441
[01/18 22:47:10    349s]   CTS services accumulated run-time stats after post-conditioning:
[01/18 22:47:10    349s]     delay calculator: calls=13052, total_wall_time=0.647s, mean_wall_time=0.050ms
[01/18 22:47:10    349s]     legalizer: calls=3491, total_wall_time=0.084s, mean_wall_time=0.024ms
[01/18 22:47:10    349s]     steiner router: calls=9637, total_wall_time=1.961s, mean_wall_time=0.203ms
[01/18 22:47:10    349s]   Primary reporting skew groups after post-conditioning:
[01/18 22:47:10    349s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
[01/18 22:47:10    349s]         min path sink: cpuregs_reg[4][31]/CK
[01/18 22:47:10    349s]         max path sink: cpuregs_reg[9][18]/CK
[01/18 22:47:10    349s]   Skew group summary after post-conditioning:
[01/18 22:47:10    349s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
[01/18 22:47:10    349s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.5 real=0:00:01.5)
[01/18 22:47:10    349s]   Setting CTS place status to fixed for clock tree and sinks.
[01/18 22:47:10    349s]   numClockCells = 41, numClockCellsFixed = 41, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/18 22:47:10    349s]   Post-balance tidy up or trial balance steps...
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   Clock DAG stats at end of CTS:
[01/18 22:47:10    349s]   ==============================
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   --------------------------------------------------------
[01/18 22:47:10    349s]   Cell type                 Count    Area      Capacitance
[01/18 22:47:10    349s]   --------------------------------------------------------
[01/18 22:47:10    349s]   Buffers                    39      92.340       0.015
[01/18 22:47:10    349s]   Inverters                   0       0.000       0.000
[01/18 22:47:10    349s]   Integrated Clock Gates      0       0.000       0.000
[01/18 22:47:10    349s]   Discrete Clock Gates        0       0.000       0.000
[01/18 22:47:10    349s]   Clock Logic                 0       0.000       0.000
[01/18 22:47:10    349s]   All                        39      92.340       0.015
[01/18 22:47:10    349s]   --------------------------------------------------------
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   Clock DAG sink counts at end of CTS:
[01/18 22:47:10    349s]   ====================================
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   -------------------------
[01/18 22:47:10    349s]   Sink type           Count
[01/18 22:47:10    349s]   -------------------------
[01/18 22:47:10    349s]   Regular             1961
[01/18 22:47:10    349s]   Enable Latch           0
[01/18 22:47:10    349s]   Load Capacitance       0
[01/18 22:47:10    349s]   Antenna Diode          0
[01/18 22:47:10    349s]   Node Sink              0
[01/18 22:47:10    349s]   Total               1961
[01/18 22:47:10    349s]   -------------------------
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   Clock DAG wire lengths at end of CTS:
[01/18 22:47:10    349s]   =====================================
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   --------------------
[01/18 22:47:10    349s]   Type     Wire Length
[01/18 22:47:10    349s]   --------------------
[01/18 22:47:10    349s]   Top          0.000
[01/18 22:47:10    349s]   Trunk      747.531
[01/18 22:47:10    349s]   Leaf      6917.585
[01/18 22:47:10    349s]   Total     7665.116
[01/18 22:47:10    349s]   --------------------
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   Clock DAG hp wire lengths at end of CTS:
[01/18 22:47:10    349s]   ========================================
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   -----------------------
[01/18 22:47:10    349s]   Type     hp Wire Length
[01/18 22:47:10    349s]   -----------------------
[01/18 22:47:10    349s]   Top            0.000
[01/18 22:47:10    349s]   Trunk        405.830
[01/18 22:47:10    349s]   Leaf        2307.795
[01/18 22:47:10    349s]   Total       2713.625
[01/18 22:47:10    349s]   -----------------------
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   Clock DAG capacitances at end of CTS:
[01/18 22:47:10    349s]   =====================================
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   --------------------------------
[01/18 22:47:10    349s]   Type     Gate     Wire     Total
[01/18 22:47:10    349s]   --------------------------------
[01/18 22:47:10    349s]   Top      0.000    0.000    0.000
[01/18 22:47:10    349s]   Trunk    0.015    0.062    0.077
[01/18 22:47:10    349s]   Leaf     0.413    0.580    0.992
[01/18 22:47:10    349s]   Total    0.428    0.642    1.070
[01/18 22:47:10    349s]   --------------------------------
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   Clock DAG sink capacitances at end of CTS:
[01/18 22:47:10    349s]   ==========================================
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   -----------------------------------------------
[01/18 22:47:10    349s]   Total    Average    Std. Dev.    Min      Max
[01/18 22:47:10    349s]   -----------------------------------------------
[01/18 22:47:10    349s]   0.413     0.000       0.000      0.000    0.000
[01/18 22:47:10    349s]   -----------------------------------------------
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   Clock DAG net violations at end of CTS:
[01/18 22:47:10    349s]   =======================================
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   -------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:10    349s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[01/18 22:47:10    349s]   -------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:10    349s]   Remaining Transition    ns        10       0.006       0.006      0.058    [0.018, 0.013, 0.007, 0.006, 0.004, 0.003, 0.002, 0.002, 0.001, 0.001]
[01/18 22:47:10    349s]   -------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   Clock DAG primary half-corner transition distribution at end of CTS:
[01/18 22:47:10    349s]   ====================================================================
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:10    349s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[01/18 22:47:10    349s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:10    349s]   Trunk       0.200       4       0.188       0.026      0.154    0.218    {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}     {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:10    349s]   Leaf        0.200      36       0.189       0.012      0.166    0.213    {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns}    {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:10    349s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   Clock DAG library cell distribution at end of CTS:
[01/18 22:47:10    349s]   ==================================================
[01/18 22:47:10    349s]   
[01/18 22:47:10    349s]   -----------------------------------------
[01/18 22:47:10    349s]   Name        Type      Inst     Inst Area 
[01/18 22:47:10    349s]                         Count    (um^2)
[01/18 22:47:10    349s]   -----------------------------------------
[01/18 22:47:10    349s]   CLKBUFX4    buffer     36        86.184
[01/18 22:47:10    349s]   CLKBUFX3    buffer      3         6.156
[01/18 22:47:10    349s]   -----------------------------------------
[01/18 22:47:10    349s]   
[01/18 22:47:11    349s]   Clock DAG hash at end of CTS: 488440637068410327 14333841021990741441
[01/18 22:47:11    349s]   CTS services accumulated run-time stats at end of CTS:
[01/18 22:47:11    349s]     delay calculator: calls=13052, total_wall_time=0.647s, mean_wall_time=0.050ms
[01/18 22:47:11    349s]     legalizer: calls=3491, total_wall_time=0.084s, mean_wall_time=0.024ms
[01/18 22:47:11    349s]     steiner router: calls=9637, total_wall_time=1.961s, mean_wall_time=0.203ms
[01/18 22:47:11    349s]   
[01/18 22:47:11    349s]   Primary reporting skew groups summary at end of CTS:
[01/18 22:47:11    349s]   ====================================================
[01/18 22:47:11    349s]   
[01/18 22:47:11    349s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:11    349s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/18 22:47:11    349s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:11    349s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.420     0.455     0.035       0.200         0.004           0.002           0.434        0.010     100% {0.420, 0.455}
[01/18 22:47:11    349s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:11    349s]   
[01/18 22:47:11    349s]   
[01/18 22:47:11    349s]   Skew group summary at end of CTS:
[01/18 22:47:11    349s]   =================================
[01/18 22:47:11    349s]   
[01/18 22:47:11    349s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:11    349s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/18 22:47:11    349s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:11    349s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.420     0.455     0.035       0.200         0.004           0.002           0.434        0.010     100% {0.420, 0.455}
[01/18 22:47:11    349s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:11    349s]   
[01/18 22:47:11    349s]   
[01/18 22:47:11    349s]   Found a total of 567 clock tree pins with a slew violation.
[01/18 22:47:11    349s]   
[01/18 22:47:11    349s]   Slew violation summary across all clock trees - Top 10 violating pins:
[01/18 22:47:11    349s]   ======================================================================
[01/18 22:47:11    349s]   
[01/18 22:47:11    349s]   Target and measured clock slews (in ns):
[01/18 22:47:11    349s]   
[01/18 22:47:11    349s]   ------------------------------------------------------------------------------------------------------------------
[01/18 22:47:11    349s]   Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
[01/18 22:47:11    349s]                                           amount     target  achieved  touch  net?   source    
[01/18 22:47:11    349s]                                                                        net?                    
[01/18 22:47:11    349s]   ------------------------------------------------------------------------------------------------------------------
[01/18 22:47:11    349s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00033/A
[01/18 22:47:11    349s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00026/A
[01/18 22:47:11    349s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00024/A
[01/18 22:47:11    349s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00023/A
[01/18 22:47:11    349s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00022/A
[01/18 22:47:11    349s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00016/A
[01/18 22:47:11    349s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00015/A
[01/18 22:47:11    349s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00005/A
[01/18 22:47:11    349s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00003/A
[01/18 22:47:11    349s]   default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00039/Y
[01/18 22:47:11    349s]   ------------------------------------------------------------------------------------------------------------------
[01/18 22:47:11    349s]   
[01/18 22:47:11    349s]   Target sources:
[01/18 22:47:11    349s]   auto extracted - target was extracted from SDC.
[01/18 22:47:11    349s]   auto computed - target was computed when balancing trees.
[01/18 22:47:11    349s]   explicit - target is explicitly set via target_max_trans property.
[01/18 22:47:11    349s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[01/18 22:47:11    349s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[01/18 22:47:11    349s]   
[01/18 22:47:11    349s]   Found 0 pins on nets marked dont_touch that have slew violations.
[01/18 22:47:11    349s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[01/18 22:47:11    349s]   Found 0 pins on nets marked ideal_network that have slew violations.
[01/18 22:47:11    349s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[01/18 22:47:11    349s]   
[01/18 22:47:11    349s]   
[01/18 22:47:11    349s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 22:47:11    349s] Synthesizing clock trees done.
[01/18 22:47:11    349s] Tidy Up And Update Timing...
[01/18 22:47:11    349s] External - Set all clocks to propagated mode...
[01/18 22:47:11    349s] Innovus updating I/O latencies
[01/18 22:47:11    350s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/18 22:47:11    350s] #################################################################################
[01/18 22:47:11    350s] # Design Stage: PreRoute
[01/18 22:47:11    350s] # Design Name: picorv32
[01/18 22:47:11    350s] # Design Mode: 45nm
[01/18 22:47:11    350s] # Analysis Mode: MMMC Non-OCV 
[01/18 22:47:11    350s] # Parasitics Mode: No SPEF/RCDB 
[01/18 22:47:11    350s] # Signoff Settings: SI Off 
[01/18 22:47:11    350s] #################################################################################
[01/18 22:47:11    350s] Calculate delays in Single mode...
[01/18 22:47:11    350s] Topological Sorting (REAL = 0:00:00.0, MEM = 2216.7M, InitMEM = 2216.7M)
[01/18 22:47:11    350s] Start delay calculation (fullDC) (1 T). (MEM=2216.74)
[01/18 22:47:11    350s] End AAE Lib Interpolated Model. (MEM=2228.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:47:12    350s] Total number of fetched objects 10492
[01/18 22:47:12    351s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/18 22:47:12    351s] End delay calculation. (MEM=2244.68 CPU=0:00:00.1 REAL=0:00:00.0)
[01/18 22:47:12    351s] End delay calculation (fullDC). (MEM=2244.68 CPU=0:00:00.5 REAL=0:00:01.0)
[01/18 22:47:12    351s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2244.7M) ***
[01/18 22:47:12    351s] Setting all clocks to propagated mode.
[01/18 22:47:12    351s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.4 real=0:00:01.4)
[01/18 22:47:12    351s] Clock DAG stats after update timingGraph:
[01/18 22:47:12    351s]   cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 22:47:12    351s]   sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 22:47:12    351s]   misc counts      : r=1, pp=0
[01/18 22:47:12    351s]   cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 22:47:12    351s]   cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 22:47:12    351s]   sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 22:47:12    351s]   wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.580pF, total=0.642pF
[01/18 22:47:12    351s]   wire lengths     : top=0.000um, trunk=747.531um, leaf=6917.585um, total=7665.116um
[01/18 22:47:12    351s]   hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2307.795um, total=2713.625um
[01/18 22:47:12    351s] Clock DAG net violations after update timingGraph:
[01/18 22:47:12    351s]   Remaining Transition : {count=10, worst=[0.018ns, 0.013ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.006ns sd=0.006ns sum=0.058ns
[01/18 22:47:12    351s] Clock DAG primary half-corner transition distribution after update timingGraph:
[01/18 22:47:12    351s]   Trunk : target=0.200ns count=4 avg=0.188ns sd=0.026ns min=0.154ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:12    351s]   Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.012ns min=0.166ns max=0.213ns {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns} {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 22:47:12    351s] Clock DAG library cell distribution after update timingGraph {count}:
[01/18 22:47:12    351s]    Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 22:47:12    351s] Clock DAG hash after update timingGraph: 488440637068410327 14333841021990741441
[01/18 22:47:12    351s] CTS services accumulated run-time stats after update timingGraph:
[01/18 22:47:12    351s]   delay calculator: calls=13052, total_wall_time=0.647s, mean_wall_time=0.050ms
[01/18 22:47:12    351s]   legalizer: calls=3491, total_wall_time=0.084s, mean_wall_time=0.024ms
[01/18 22:47:12    351s]   steiner router: calls=9637, total_wall_time=1.961s, mean_wall_time=0.203ms
[01/18 22:47:12    351s] Primary reporting skew groups after update timingGraph:
[01/18 22:47:12    351s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
[01/18 22:47:12    351s]       min path sink: cpuregs_reg[4][31]/CK
[01/18 22:47:12    351s]       max path sink: cpuregs_reg[9][18]/CK
[01/18 22:47:12    351s] Skew group summary after update timingGraph:
[01/18 22:47:12    351s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
[01/18 22:47:12    351s] Logging CTS constraint violations...
[01/18 22:47:12    351s]   Clock tree clk has 10 slew violations.
[01/18 22:47:12    351s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 12 slew violations below cell CTS_ccl_a_buf_00039 (a lib_cell CLKBUFX3) at (32.600,129.580), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00039/Y with a slew time target of 0.200ns. Achieved a slew time of 0.218ns.
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] Type 'man IMPCCOPT-1007' for more detail.
[01/18 22:47:12    351s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 58 slew violations below cell CTS_ccl_a_buf_00017 (a lib_cell CLKBUFX4) at (44.400,47.500), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00017/Y with a slew time target of 0.200ns. Achieved a slew time of 0.213ns.
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] Type 'man IMPCCOPT-1007' for more detail.
[01/18 22:47:12    351s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 64 slew violations below cell CTS_ccl_a_buf_00025 (a lib_cell CLKBUFX4) at (47.800,103.930), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00025/Y with a slew time target of 0.200ns. Achieved a slew time of 0.207ns.
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] Type 'man IMPCCOPT-1007' for more detail.
[01/18 22:47:12    351s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell CTS_ccl_a_buf_00015 (a lib_cell CLKBUFX4) at (55.800,133.000), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00015/Y with a slew time target of 0.200ns. Achieved a slew time of 0.206ns.
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] Type 'man IMPCCOPT-1007' for more detail.
[01/18 22:47:12    351s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell CTS_ccl_a_buf_00031 (a lib_cell CLKBUFX4) at (48.000,91.960), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00031/Y with a slew time target of 0.200ns. Achieved a slew time of 0.204ns.
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] Type 'man IMPCCOPT-1007' for more detail.
[01/18 22:47:12    351s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00032 (a lib_cell CLKBUFX4) at (51.200,103.930), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00032/Y with a slew time target of 0.200ns. Achieved a slew time of 0.203ns.
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] Type 'man IMPCCOPT-1007' for more detail.
[01/18 22:47:12    351s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 63 slew violations below cell CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX4) at (119.600,153.520), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00003/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] Type 'man IMPCCOPT-1007' for more detail.
[01/18 22:47:12    351s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 63 slew violations below cell CTS_ccl_a_buf_00021 (a lib_cell CLKBUFX4) at (32.600,62.890), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00021/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] Type 'man IMPCCOPT-1007' for more detail.
[01/18 22:47:12    351s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 65 slew violations below cell CTS_ccl_a_buf_00020 (a lib_cell CLKBUFX4) at (29.400,33.820), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00020/Y with a slew time target of 0.200ns. Achieved a slew time of 0.201ns.
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] Type 'man IMPCCOPT-1007' for more detail.
[01/18 22:47:12    351s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell CTS_ccl_a_buf_00019 (a lib_cell CLKBUFX4) at (90.200,40.660), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00019/Y with a slew time target of 0.200ns. Achieved a slew time of 0.201ns.
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] Type 'man IMPCCOPT-1007' for more detail.
[01/18 22:47:12    351s] Logging CTS constraint violations done.
[01/18 22:47:12    351s] Tidy Up And Update Timing done. (took cpu=0:00:01.5 real=0:00:01.5)
[01/18 22:47:12    351s] Runtime done. (took cpu=0:00:48.5 real=0:00:49.0)
[01/18 22:47:12    351s] Runtime Report Coverage % = 98.5
[01/18 22:47:12    351s] Runtime Summary
[01/18 22:47:12    351s] ===============
[01/18 22:47:12    351s] Clock Runtime:  (40%) Core CTS          19.34 (Init 1.85, Construction 3.51, Implementation 10.39, eGRPC 1.31, PostConditioning 1.50, Other 0.77)
[01/18 22:47:12    351s] Clock Runtime:  (52%) CTS services      25.08 (RefinePlace 1.27, EarlyGlobalClock 0.95, NanoRoute 22.42, ExtractRC 0.44, TimingAnalysis 0.00)
[01/18 22:47:12    351s] Clock Runtime:   (7%) Other CTS          3.79 (Init 0.96, CongRepair/EGR-DP 1.42, TimingUpdate 1.42, Other 0.00)
[01/18 22:47:12    351s] Clock Runtime: (100%) Total             48.21
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] Runtime Summary:
[01/18 22:47:12    351s] ================
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] --------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:12    351s] wall   % time  children  called  name
[01/18 22:47:12    351s] --------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:12    351s] 48.95  100.00   48.95      0       
[01/18 22:47:12    351s] 48.95  100.00   48.21      1     Runtime
[01/18 22:47:12    351s]  0.14    0.29    0.14      1     CCOpt::Phase::Initialization
[01/18 22:47:12    351s]  0.14    0.29    0.14      1       Check Prerequisites
[01/18 22:47:12    351s]  0.14    0.29    0.00      1         Leaving CCOpt scope - CheckPlace
[01/18 22:47:12    351s]  2.58    5.26    2.56      1     CCOpt::Phase::PreparingToBalance
[01/18 22:47:12    351s]  0.01    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[01/18 22:47:12    351s]  0.81    1.66    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[01/18 22:47:12    351s]  0.17    0.35    0.14      1       Legalization setup
[01/18 22:47:12    351s]  0.11    0.22    0.00      2         Leaving CCOpt scope - Initializing placement interface
[01/18 22:47:12    351s]  0.03    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/18 22:47:12    351s]  1.57    3.20    0.00      1       Validating CTS configuration
[01/18 22:47:12    351s]  0.00    0.00    0.00      1         Checking module port directions
[01/18 22:47:12    351s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[01/18 22:47:12    351s]  0.09    0.19    0.08      1     Preparing To Balance
[01/18 22:47:12    351s]  0.03    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/18 22:47:12    351s]  0.05    0.10    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/18 22:47:12    351s]  5.63   11.50    5.63      1     CCOpt::Phase::Construction
[01/18 22:47:12    351s]  4.01    8.19    4.00      1       Stage::Clustering
[01/18 22:47:12    351s]  2.35    4.80    2.28      1         Clustering
[01/18 22:47:12    351s]  0.01    0.03    0.00      1           Initialize for clustering
[01/18 22:47:12    351s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[01/18 22:47:12    351s]  1.40    2.87    0.08      1           Bottom-up phase
[01/18 22:47:12    351s]  0.08    0.17    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/18 22:47:12    351s]  0.87    1.77    0.82      1           Legalizing clock trees
[01/18 22:47:12    351s]  0.65    1.32    0.00      1             Leaving CCOpt scope - ClockRefiner
[01/18 22:47:12    351s]  0.03    0.06    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[01/18 22:47:12    351s]  0.05    0.11    0.00      1             Leaving CCOpt scope - Initializing placement interface
[01/18 22:47:12    351s]  0.09    0.18    0.00      1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/18 22:47:12    351s]  1.65    3.37    1.56      1         CongRepair After Initial Clustering
[01/18 22:47:12    351s]  1.33    2.71    1.13      1           Leaving CCOpt scope - Early Global Route
[01/18 22:47:12    351s]  0.39    0.79    0.00      1             Early Global Route - eGR only step
[01/18 22:47:12    351s]  0.74    1.52    0.00      1             Congestion Repair
[01/18 22:47:12    351s]  0.15    0.30    0.00      1           Leaving CCOpt scope - extractRC
[01/18 22:47:12    351s]  0.09    0.18    0.00      1           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/18 22:47:12    351s]  0.10    0.20    0.10      1       Stage::DRV Fixing
[01/18 22:47:12    351s]  0.04    0.09    0.00      1         Fixing clock tree slew time and max cap violations
[01/18 22:47:12    351s]  0.06    0.11    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[01/18 22:47:12    351s]  1.52    3.10    1.51      1       Stage::Insertion Delay Reduction
[01/18 22:47:12    351s]  0.03    0.06    0.00      1         Removing unnecessary root buffering
[01/18 22:47:12    351s]  0.03    0.06    0.00      1         Removing unconstrained drivers
[01/18 22:47:12    351s]  0.07    0.15    0.00      1         Reducing insertion delay 1
[01/18 22:47:12    351s]  0.03    0.06    0.00      1         Removing longest path buffering
[01/18 22:47:12    351s]  1.35    2.76    0.00      1         Reducing insertion delay 2
[01/18 22:47:12    351s] 10.50   21.45   10.50      1     CCOpt::Phase::Implementation
[01/18 22:47:12    351s]  0.54    1.11    0.54      1       Stage::Reducing Power
[01/18 22:47:12    351s]  0.08    0.16    0.00      1         Improving clock tree routing
[01/18 22:47:12    351s]  0.42    0.85    0.00      1         Reducing clock tree power 1
[01/18 22:47:12    351s]  0.00    0.01    0.00      2           Legalizing clock trees
[01/18 22:47:12    351s]  0.04    0.09    0.00      1         Reducing clock tree power 2
[01/18 22:47:12    351s]  0.74    1.50    0.69      1       Stage::Balancing
[01/18 22:47:12    351s]  0.44    0.89    0.41      1         Approximately balancing fragments step
[01/18 22:47:12    351s]  0.13    0.26    0.00      1           Resolve constraints - Approximately balancing fragments
[01/18 22:47:12    351s]  0.05    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[01/18 22:47:12    351s]  0.04    0.08    0.00      1           Moving gates to improve sub-tree skew
[01/18 22:47:12    351s]  0.16    0.33    0.00      1           Approximately balancing fragments bottom up
[01/18 22:47:12    351s]  0.03    0.07    0.00      1           Approximately balancing fragments, wire and cell delays
[01/18 22:47:12    351s]  0.05    0.11    0.00      1         Improving fragments clock skew
[01/18 22:47:12    351s]  0.13    0.26    0.10      1         Approximately balancing step
[01/18 22:47:12    351s]  0.07    0.13    0.00      1           Resolve constraints - Approximately balancing
[01/18 22:47:12    351s]  0.03    0.07    0.00      1           Approximately balancing, wire and cell delays
[01/18 22:47:12    351s]  0.03    0.06    0.00      1         Fixing clock tree overload
[01/18 22:47:12    351s]  0.04    0.09    0.00      1         Approximately balancing paths
[01/18 22:47:12    351s]  9.04   18.47    8.98      1       Stage::Polishing
[01/18 22:47:12    351s]  0.08    0.17    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/18 22:47:12    351s]  0.03    0.06    0.00      1         Merging balancing drivers for power
[01/18 22:47:12    351s]  0.05    0.10    0.00      1         Improving clock skew
[01/18 22:47:12    351s]  6.57   13.42    6.45      1         Moving gates to reduce wire capacitance
[01/18 22:47:12    351s]  0.06    0.12    0.00      2           Artificially removing short and long paths
[01/18 22:47:12    351s]  0.49    1.00    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[01/18 22:47:12    351s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/18 22:47:12    351s]  3.06    6.26    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[01/18 22:47:12    351s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/18 22:47:12    351s]  0.64    1.30    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[01/18 22:47:12    351s]  0.01    0.01    0.00      1             Legalizing clock trees
[01/18 22:47:12    351s]  2.20    4.50    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[01/18 22:47:12    351s]  0.00    0.00    0.00      1             Legalizing clock trees
[01/18 22:47:12    351s]  0.26    0.53    0.02      1         Reducing clock tree power 3
[01/18 22:47:12    351s]  0.02    0.04    0.00      1           Artificially removing short and long paths
[01/18 22:47:12    351s]  0.00    0.00    0.00      1           Legalizing clock trees
[01/18 22:47:12    351s]  0.05    0.10    0.00      1         Improving insertion delay
[01/18 22:47:12    351s]  1.95    3.98    1.79      1         Wire Opt OverFix
[01/18 22:47:12    351s]  1.75    3.58    1.69      1           Wire Reduction extra effort
[01/18 22:47:12    351s]  0.02    0.04    0.00      1             Artificially removing short and long paths
[01/18 22:47:12    351s]  0.07    0.14    0.00      1             Global shorten wires A0
[01/18 22:47:12    351s]  1.30    2.65    0.00      2             Move For Wirelength - core
[01/18 22:47:12    351s]  0.01    0.02    0.00      1             Global shorten wires A1
[01/18 22:47:12    351s]  0.18    0.37    0.00      1             Global shorten wires B
[01/18 22:47:12    351s]  0.12    0.25    0.00      1             Move For Wirelength - branch
[01/18 22:47:12    351s]  0.04    0.08    0.04      1           Optimizing orientation
[01/18 22:47:12    351s]  0.04    0.08    0.00      1             FlipOpt
[01/18 22:47:12    351s]  0.18    0.37    0.15      1       Stage::Updating netlist
[01/18 22:47:12    351s]  0.03    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[01/18 22:47:12    351s]  0.12    0.24    0.00      1         Leaving CCOpt scope - ClockRefiner
[01/18 22:47:12    351s]  2.34    4.78    2.15      1     CCOpt::Phase::eGRPC
[01/18 22:47:12    351s]  0.44    0.90    0.37      1       Leaving CCOpt scope - Routing Tools
[01/18 22:47:12    351s]  0.37    0.75    0.00      1         Early Global Route - eGR only step
[01/18 22:47:12    351s]  0.15    0.31    0.00      1       Leaving CCOpt scope - extractRC
[01/18 22:47:12    351s]  0.05    0.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/18 22:47:12    351s]  0.09    0.18    0.09      1       Reset bufferability constraints
[01/18 22:47:12    351s]  0.09    0.18    0.00      1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/18 22:47:12    351s]  0.05    0.10    0.02      1       eGRPC Moving buffers
[01/18 22:47:12    351s]  0.02    0.04    0.00      1         Violation analysis
[01/18 22:47:12    351s]  0.07    0.15    0.02      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[01/18 22:47:12    351s]  0.01    0.02    0.00      1         Artificially removing long paths
[01/18 22:47:12    351s]  0.01    0.01    0.00      1         Reverting Artificially removing long paths
[01/18 22:47:12    351s]  0.08    0.16    0.00      1       eGRPC Fixing DRVs
[01/18 22:47:12    351s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[01/18 22:47:12    351s]  0.01    0.02    0.00      1       Violation analysis
[01/18 22:47:12    351s]  0.65    1.32    0.00      1       Moving clock insts towards fanout
[01/18 22:47:12    351s]  0.04    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[01/18 22:47:12    351s]  0.51    1.04    0.00      1       Leaving CCOpt scope - ClockRefiner
[01/18 22:47:12    351s] 23.89   48.81   23.81      1     CCOpt::Phase::Routing
[01/18 22:47:12    351s] 23.59   48.18   23.45      1       Leaving CCOpt scope - Routing Tools
[01/18 22:47:12    351s]  0.35    0.72    0.00      1         Early Global Route - eGR->Nr High Frequency step
[01/18 22:47:12    351s] 22.42   45.80    0.00      1         NanoRoute
[01/18 22:47:12    351s]  0.67    1.37    0.00      1         Route Remaining Unrouted Nets
[01/18 22:47:12    351s]  0.14    0.29    0.00      1       Leaving CCOpt scope - extractRC
[01/18 22:47:12    351s]  0.09    0.18    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/18 22:47:12    351s]  1.50    3.07    1.41      1     CCOpt::Phase::PostConditioning
[01/18 22:47:12    351s]  0.05    0.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[01/18 22:47:12    351s]  0.00    0.00    0.00      1       Reset bufferability constraints
[01/18 22:47:12    351s]  0.08    0.17    0.00      1       PostConditioning Upsizing To Fix DRVs
[01/18 22:47:12    351s]  0.11    0.22    0.00      1       Recomputing CTS skew targets
[01/18 22:47:12    351s]  0.26    0.54    0.00      1       PostConditioning Fixing DRVs
[01/18 22:47:12    351s]  0.75    1.53    0.00      1       Buffering to fix DRVs
[01/18 22:47:12    351s]  0.05    0.10    0.00      1       PostConditioning Fixing Skew by cell sizing
[01/18 22:47:12    351s]  0.02    0.04    0.00      1       Reconnecting optimized routes
[01/18 22:47:12    351s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[01/18 22:47:12    351s]  0.08    0.17    0.00      1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[01/18 22:47:12    351s]  0.06    0.12    0.00      1     Post-balance tidy up or trial balance steps
[01/18 22:47:12    351s]  1.47    3.01    1.42      1     Tidy Up And Update Timing
[01/18 22:47:12    351s]  1.42    2.90    0.00      1       External - Set all clocks to propagated mode
[01/18 22:47:12    351s] --------------------------------------------------------------------------------------------------------------------------------------
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/18 22:47:12    351s] Leaving CCOpt scope - Cleaning up placement interface...
[01/18 22:47:12    351s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2225.6M, EPOCH TIME: 1705610832.526677
[01/18 22:47:12    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/18 22:47:12    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:12    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:12    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:12    351s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.032, MEM:2140.6M, EPOCH TIME: 1705610832.559000
[01/18 22:47:12    351s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 22:47:12    351s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:47.7/0:00:48.1 (1.0), totSession cpu/real = 0:05:51.3/0:27:59.4 (0.2), mem = 2140.6M
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] =============================================================================================
[01/18 22:47:12    351s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.35-s114_1
[01/18 22:47:12    351s] =============================================================================================
[01/18 22:47:12    351s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:47:12    351s] ---------------------------------------------------------------------------------------------
[01/18 22:47:12    351s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:12    351s] [ IncrReplace            ]      1   0:00:00.7  (   1.5 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:47:12    351s] [ EarlyGlobalRoute       ]      5   0:00:02.4  (   4.9 % )     0:00:02.4 /  0:00:02.3    1.0
[01/18 22:47:12    351s] [ DetailRoute            ]      1   0:00:13.4  (  27.8 % )     0:00:13.4 /  0:00:13.4    1.0
[01/18 22:47:12    351s] [ ExtractRC              ]      3   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:47:12    351s] [ FullDelayCalc          ]      1   0:00:00.8  (   1.7 % )     0:00:00.8 /  0:00:00.8    1.0
[01/18 22:47:12    351s] [ MISC                   ]          0:00:30.4  (  63.2 % )     0:00:30.4 /  0:00:30.0    1.0
[01/18 22:47:12    351s] ---------------------------------------------------------------------------------------------
[01/18 22:47:12    351s]  CTS #1 TOTAL                       0:00:48.1  ( 100.0 % )     0:00:48.1 /  0:00:47.7    1.0
[01/18 22:47:12    351s] ---------------------------------------------------------------------------------------------
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] Synthesizing clock trees with CCOpt done.
[01/18 22:47:12    351s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/18 22:47:12    351s] Type 'man IMPSP-9025' for more detail.
[01/18 22:47:12    351s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1735.2M, totSessionCpu=0:05:51 **
[01/18 22:47:12    351s] **WARN: (IMPOPT-576):	296 nets have unplaced terms. 
[01/18 22:47:12    351s] GigaOpt running with 1 threads.
[01/18 22:47:12    351s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:51.3/0:27:59.4 (0.2), mem = 2138.6M
[01/18 22:47:12    351s] Need call spDPlaceInit before registerPrioInstLoc.
[01/18 22:47:12    351s] OPERPROF: Starting DPlace-Init at level 1, MEM:2138.6M, EPOCH TIME: 1705610832.604841
[01/18 22:47:12    351s] Processing tracks to init pin-track alignment.
[01/18 22:47:12    351s] z: 2, totalTracks: 1
[01/18 22:47:12    351s] z: 4, totalTracks: 1
[01/18 22:47:12    351s] z: 6, totalTracks: 1
[01/18 22:47:12    351s] z: 8, totalTracks: 1
[01/18 22:47:12    351s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:47:12    351s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2138.6M, EPOCH TIME: 1705610832.614400
[01/18 22:47:12    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:12    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:12    351s] OPERPROF:     Starting CMU at level 3, MEM:2138.6M, EPOCH TIME: 1705610832.646046
[01/18 22:47:12    351s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2138.6M, EPOCH TIME: 1705610832.647340
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:47:12    351s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2138.6M, EPOCH TIME: 1705610832.648676
[01/18 22:47:12    351s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2138.6M, EPOCH TIME: 1705610832.648767
[01/18 22:47:12    351s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2138.6M, EPOCH TIME: 1705610832.648833
[01/18 22:47:12    351s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2138.6MB).
[01/18 22:47:12    351s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:2138.6M, EPOCH TIME: 1705610832.650826
[01/18 22:47:12    351s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2138.6M, EPOCH TIME: 1705610832.650912
[01/18 22:47:12    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:47:12    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:12    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:12    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:12    351s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:2138.6M, EPOCH TIME: 1705610832.680057
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] Creating Lib Analyzer ...
[01/18 22:47:12    351s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/18 22:47:12    351s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/18 22:47:12    351s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:47:12    351s] 
[01/18 22:47:12    351s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:47:13    352s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:52 mem=2162.7M
[01/18 22:47:13    352s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:52 mem=2162.7M
[01/18 22:47:13    352s] Creating Lib Analyzer, finished. 
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	trap : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_instr : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_ready : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_addr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_addr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_addr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_addr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_addr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_addr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_addr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_addr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_addr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_addr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_addr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_addr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_addr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (IMPOPT-665):	mem_addr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:47:13    352s] Type 'man IMPOPT-665' for more detail.
[01/18 22:47:13    352s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[01/18 22:47:13    352s] To increase the message display limit, refer to the product command reference manual.
[01/18 22:47:13    352s] Effort level <high> specified for reg2reg path_group
[01/18 22:47:13    352s] Processing average sequential pin duty cycle 
[01/18 22:47:13    352s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1743.2M, totSessionCpu=0:05:53 **
[01/18 22:47:13    352s] *** optDesign -postCTS ***
[01/18 22:47:13    352s] DRC Margin: user margin 0.0; extra margin 0.2
[01/18 22:47:13    352s] Hold Target Slack: user slack 0
[01/18 22:47:13    352s] Setup Target Slack: user slack 0; extra slack 0.0
[01/18 22:47:13    352s] setUsefulSkewMode -ecoRoute false
[01/18 22:47:13    352s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2164.7M, EPOCH TIME: 1705610833.880420
[01/18 22:47:13    352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:13    352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:13    352s] 
[01/18 22:47:13    352s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:13    352s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2164.7M, EPOCH TIME: 1705610833.913393
[01/18 22:47:13    352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:47:13    352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:13    352s] Multi-VT timing optimization disabled based on library information.
[01/18 22:47:13    352s] 
[01/18 22:47:13    352s] TimeStamp Deleting Cell Server Begin ...
[01/18 22:47:13    352s] Deleting Lib Analyzer.
[01/18 22:47:13    352s] 
[01/18 22:47:13    352s] TimeStamp Deleting Cell Server End ...
[01/18 22:47:13    352s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/18 22:47:13    352s] 
[01/18 22:47:13    352s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 22:47:13    352s] Summary for sequential cells identification: 
[01/18 22:47:13    352s]   Identified SBFF number: 104
[01/18 22:47:13    352s]   Identified MBFF number: 0
[01/18 22:47:13    352s]   Identified SB Latch number: 0
[01/18 22:47:13    352s]   Identified MB Latch number: 0
[01/18 22:47:13    352s]   Not identified SBFF number: 16
[01/18 22:47:13    352s]   Not identified MBFF number: 0
[01/18 22:47:13    352s]   Not identified SB Latch number: 0
[01/18 22:47:13    352s]   Not identified MB Latch number: 0
[01/18 22:47:13    352s]   Number of sequential cells which are not FFs: 32
[01/18 22:47:13    352s]  Visiting view : default_emulate_view
[01/18 22:47:13    352s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 22:47:13    352s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:47:13    352s]  Visiting view : default_emulate_view
[01/18 22:47:13    352s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 22:47:13    352s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:47:13    352s] TLC MultiMap info (StdDelay):
[01/18 22:47:13    352s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 22:47:13    352s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 22:47:13    352s]  Setting StdDelay to: 38ps
[01/18 22:47:13    352s] 
[01/18 22:47:13    352s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 22:47:13    352s] 
[01/18 22:47:13    352s] TimeStamp Deleting Cell Server Begin ...
[01/18 22:47:13    352s] 
[01/18 22:47:13    352s] TimeStamp Deleting Cell Server End ...
[01/18 22:47:13    352s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2164.7M, EPOCH TIME: 1705610833.994443
[01/18 22:47:13    352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:13    352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:13    352s] All LLGs are deleted
[01/18 22:47:13    352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:13    352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:13    352s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2164.7M, EPOCH TIME: 1705610833.994606
[01/18 22:47:13    352s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2164.7M, EPOCH TIME: 1705610833.994681
[01/18 22:47:13    352s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2156.7M, EPOCH TIME: 1705610833.995454
[01/18 22:47:13    352s] Start to check current routing status for nets...
[01/18 22:47:14    352s] All nets are already routed correctly.
[01/18 22:47:14    352s] End to check current routing status for nets (mem=2156.7M)
[01/18 22:47:14    352s] 
[01/18 22:47:14    352s] Creating Lib Analyzer ...
[01/18 22:47:14    352s] 
[01/18 22:47:14    352s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 22:47:14    352s] Summary for sequential cells identification: 
[01/18 22:47:14    352s]   Identified SBFF number: 104
[01/18 22:47:14    352s]   Identified MBFF number: 0
[01/18 22:47:14    352s]   Identified SB Latch number: 0
[01/18 22:47:14    352s]   Identified MB Latch number: 0
[01/18 22:47:14    352s]   Not identified SBFF number: 16
[01/18 22:47:14    352s]   Not identified MBFF number: 0
[01/18 22:47:14    352s]   Not identified SB Latch number: 0
[01/18 22:47:14    352s]   Not identified MB Latch number: 0
[01/18 22:47:14    352s]   Number of sequential cells which are not FFs: 32
[01/18 22:47:14    352s]  Visiting view : default_emulate_view
[01/18 22:47:14    352s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/18 22:47:14    352s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:47:14    352s]  Visiting view : default_emulate_view
[01/18 22:47:14    352s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/18 22:47:14    352s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:47:14    352s] TLC MultiMap info (StdDelay):
[01/18 22:47:14    352s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 22:47:14    352s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/18 22:47:14    352s]  Setting StdDelay to: 41.7ps
[01/18 22:47:14    352s] 
[01/18 22:47:14    352s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 22:47:14    352s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:47:14    352s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:47:14    352s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:47:14    352s] 
[01/18 22:47:14    352s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:47:14    353s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:53 mem=2166.7M
[01/18 22:47:14    353s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:53 mem=2166.7M
[01/18 22:47:14    353s] Creating Lib Analyzer, finished. 
[01/18 22:47:14    353s] #optDebug: Start CG creation (mem=2195.3M)
[01/18 22:47:14    353s]  ...initializing CG  maxDriveDist 1248.131000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 124.813000 
[01/18 22:47:14    353s] (cpu=0:00:00.2, mem=2389.0M)
[01/18 22:47:14    353s]  ...processing cgPrt (cpu=0:00:00.2, mem=2389.0M)
[01/18 22:47:14    353s]  ...processing cgEgp (cpu=0:00:00.2, mem=2389.0M)
[01/18 22:47:14    353s]  ...processing cgPbk (cpu=0:00:00.2, mem=2389.0M)
[01/18 22:47:14    353s]  ...processing cgNrb(cpu=0:00:00.2, mem=2389.0M)
[01/18 22:47:14    353s]  ...processing cgObs (cpu=0:00:00.2, mem=2389.0M)
[01/18 22:47:14    353s]  ...processing cgCon (cpu=0:00:00.2, mem=2389.0M)
[01/18 22:47:14    353s]  ...processing cgPdm (cpu=0:00:00.2, mem=2389.0M)
[01/18 22:47:14    353s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2389.0M)
[01/18 22:47:15    353s] Compute RC Scale Done ...
[01/18 22:47:15    353s] All LLGs are deleted
[01/18 22:47:15    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:15    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:15    353s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2379.5M, EPOCH TIME: 1705610835.149436
[01/18 22:47:15    353s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2379.5M, EPOCH TIME: 1705610835.149751
[01/18 22:47:15    353s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2379.5M, EPOCH TIME: 1705610835.152303
[01/18 22:47:15    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:15    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:15    353s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2379.5M, EPOCH TIME: 1705610835.154068
[01/18 22:47:15    353s] Max number of tech site patterns supported in site array is 256.
[01/18 22:47:15    353s] Core basic site is CoreSite
[01/18 22:47:15    353s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2379.5M, EPOCH TIME: 1705610835.181116
[01/18 22:47:15    353s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 22:47:15    353s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/18 22:47:15    353s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2379.5M, EPOCH TIME: 1705610835.182943
[01/18 22:47:15    353s] Fast DP-INIT is on for default
[01/18 22:47:15    353s] Atter site array init, number of instance map data is 0.
[01/18 22:47:15    353s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2379.5M, EPOCH TIME: 1705610835.186519
[01/18 22:47:15    353s] 
[01/18 22:47:15    353s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:15    353s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:2379.5M, EPOCH TIME: 1705610835.189498
[01/18 22:47:15    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:47:15    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:15    353s] Starting delay calculation for Setup views
[01/18 22:47:15    354s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/18 22:47:15    354s] #################################################################################
[01/18 22:47:15    354s] # Design Stage: PreRoute
[01/18 22:47:15    354s] # Design Name: picorv32
[01/18 22:47:15    354s] # Design Mode: 45nm
[01/18 22:47:15    354s] # Analysis Mode: MMMC Non-OCV 
[01/18 22:47:15    354s] # Parasitics Mode: No SPEF/RCDB 
[01/18 22:47:15    354s] # Signoff Settings: SI Off 
[01/18 22:47:15    354s] #################################################################################
[01/18 22:47:15    354s] Calculate delays in Single mode...
[01/18 22:47:15    354s] Topological Sorting (REAL = 0:00:00.0, MEM = 2377.5M, InitMEM = 2377.5M)
[01/18 22:47:15    354s] Start delay calculation (fullDC) (1 T). (MEM=2377.51)
[01/18 22:47:15    354s] End AAE Lib Interpolated Model. (MEM=2389.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:47:17    356s] Total number of fetched objects 10492
[01/18 22:47:17    356s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/18 22:47:17    356s] End delay calculation. (MEM=2373.02 CPU=0:00:01.5 REAL=0:00:02.0)
[01/18 22:47:17    356s] End delay calculation (fullDC). (MEM=2373.02 CPU=0:00:01.9 REAL=0:00:02.0)
[01/18 22:47:17    356s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 2373.0M) ***
[01/18 22:47:17    356s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:05:56 mem=2373.0M)
[01/18 22:47:17    356s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.568  |  2.490  |  1.568  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     21 (121)     |   -0.283   |     21 (121)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2388.3M, EPOCH TIME: 1705610837.945408
[01/18 22:47:17    356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:17    356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:17    356s] 
[01/18 22:47:17    356s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:17    356s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2388.3M, EPOCH TIME: 1705610837.978246
[01/18 22:47:17    356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:47:17    356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:17    356s] Density: 81.588%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1865.6M, totSessionCpu=0:05:57 **
[01/18 22:47:17    356s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:05:56.7/0:28:04.8 (0.2), mem = 2278.3M
[01/18 22:47:17    356s] 
[01/18 22:47:17    356s] =============================================================================================
[01/18 22:47:17    356s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.35-s114_1
[01/18 22:47:17    356s] =============================================================================================
[01/18 22:47:17    356s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:47:17    356s] ---------------------------------------------------------------------------------------------
[01/18 22:47:17    356s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:17    356s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:02.8 /  0:00:02.8    1.0
[01/18 22:47:17    356s] [ DrvReport              ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.1    1.0
[01/18 22:47:17    356s] [ CellServerInit         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[01/18 22:47:17    356s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  24.9 % )     0:00:01.3 /  0:00:01.4    1.0
[01/18 22:47:17    356s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:17    356s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.2    1.0
[01/18 22:47:17    356s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:17    356s] [ TimingUpdate           ]      1   0:00:00.4  (   7.4 % )     0:00:02.5 /  0:00:02.4    1.0
[01/18 22:47:17    356s] [ FullDelayCalc          ]      1   0:00:02.0  (  38.0 % )     0:00:02.0 /  0:00:02.1    1.0
[01/18 22:47:17    356s] [ TimingReport           ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:47:17    356s] [ MISC                   ]          0:00:01.0  (  19.2 % )     0:00:01.0 /  0:00:01.0    1.0
[01/18 22:47:17    356s] ---------------------------------------------------------------------------------------------
[01/18 22:47:17    356s]  InitOpt #1 TOTAL                   0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.4    1.0
[01/18 22:47:17    356s] ---------------------------------------------------------------------------------------------
[01/18 22:47:17    356s] 
[01/18 22:47:17    356s] ** INFO : this run is activating low effort ccoptDesign flow
[01/18 22:47:17    356s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:47:17    356s] ### Creating PhyDesignMc. totSessionCpu=0:05:57 mem=2278.3M
[01/18 22:47:17    356s] OPERPROF: Starting DPlace-Init at level 1, MEM:2278.3M, EPOCH TIME: 1705610837.988928
[01/18 22:47:17    356s] Processing tracks to init pin-track alignment.
[01/18 22:47:17    356s] z: 2, totalTracks: 1
[01/18 22:47:17    356s] z: 4, totalTracks: 1
[01/18 22:47:17    356s] z: 6, totalTracks: 1
[01/18 22:47:17    356s] z: 8, totalTracks: 1
[01/18 22:47:17    356s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:47:17    356s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2278.3M, EPOCH TIME: 1705610837.998277
[01/18 22:47:17    356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:17    356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:18    356s] 
[01/18 22:47:18    356s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:18    356s] 
[01/18 22:47:18    356s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:47:18    356s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2278.3M, EPOCH TIME: 1705610838.031197
[01/18 22:47:18    356s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2278.3M, EPOCH TIME: 1705610838.031324
[01/18 22:47:18    356s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2278.3M, EPOCH TIME: 1705610838.031393
[01/18 22:47:18    356s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2278.3MB).
[01/18 22:47:18    356s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2278.3M, EPOCH TIME: 1705610838.033437
[01/18 22:47:18    356s] InstCnt mismatch: prevInstCnt = 9439, ttlInstCnt = 9478
[01/18 22:47:18    356s] TotalInstCnt at PhyDesignMc Initialization: 9478
[01/18 22:47:18    356s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:57 mem=2278.3M
[01/18 22:47:18    356s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2278.3M, EPOCH TIME: 1705610838.047553
[01/18 22:47:18    356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:47:18    356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:18    356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:18    356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:18    356s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:2278.3M, EPOCH TIME: 1705610838.076328
[01/18 22:47:18    356s] TotalInstCnt at PhyDesignMc Destruction: 9478
[01/18 22:47:18    356s] OPTC: m1 20.0 20.0
[01/18 22:47:18    357s] #optDebug: fT-E <X 2 0 0 1>
[01/18 22:47:18    357s] -congRepairInPostCTS false                 # bool, default=false, private
[01/18 22:47:18    357s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[01/18 22:47:18    357s] Begin: GigaOpt Route Type Constraints Refinement
[01/18 22:47:18    357s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:57.2/0:28:05.3 (0.2), mem = 2278.3M
[01/18 22:47:18    357s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.12
[01/18 22:47:18    357s] ### Creating RouteCongInterface, started
[01/18 22:47:18    357s] {MMLU 40 40 10492}
[01/18 22:47:18    357s] ### Creating LA Mngr. totSessionCpu=0:05:57 mem=2278.3M
[01/18 22:47:18    357s] ### Creating LA Mngr, finished. totSessionCpu=0:05:57 mem=2278.3M
[01/18 22:47:18    357s] 
[01/18 22:47:18    357s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/18 22:47:18    357s] 
[01/18 22:47:18    357s] #optDebug: {0, 1.000}
[01/18 22:47:18    357s] ### Creating RouteCongInterface, finished
[01/18 22:47:18    357s] Updated routing constraints on 0 nets.
[01/18 22:47:18    357s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.12
[01/18 22:47:18    357s] Bottom Preferred Layer:
[01/18 22:47:18    357s] +---------------+------------+----------+
[01/18 22:47:18    357s] |     Layer     |    CLK     |   Rule   |
[01/18 22:47:18    357s] +---------------+------------+----------+
[01/18 22:47:18    357s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:47:18    357s] +---------------+------------+----------+
[01/18 22:47:18    357s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:47:18    357s] +---------------+------------+----------+
[01/18 22:47:18    357s] Via Pillar Rule:
[01/18 22:47:18    357s]     None
[01/18 22:47:18    357s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:05:57.3/0:28:05.3 (0.2), mem = 2278.3M
[01/18 22:47:18    357s] 
[01/18 22:47:18    357s] =============================================================================================
[01/18 22:47:18    357s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.35-s114_1
[01/18 22:47:18    357s] =============================================================================================
[01/18 22:47:18    357s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:47:18    357s] ---------------------------------------------------------------------------------------------
[01/18 22:47:18    357s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  77.9 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:47:18    357s] [ MISC                   ]          0:00:00.0  (  22.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/18 22:47:18    357s] ---------------------------------------------------------------------------------------------
[01/18 22:47:18    357s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:47:18    357s] ---------------------------------------------------------------------------------------------
[01/18 22:47:18    357s] 
[01/18 22:47:18    357s] End: GigaOpt Route Type Constraints Refinement
[01/18 22:47:18    357s] *** Starting optimizing excluded clock nets MEM= 2278.3M) ***
[01/18 22:47:18    357s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2278.3M) ***
[01/18 22:47:18    357s] *** Starting optimizing excluded clock nets MEM= 2278.3M) ***
[01/18 22:47:18    357s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2278.3M) ***
[01/18 22:47:18    357s] Info: Done creating the CCOpt slew target map.
[01/18 22:47:18    357s] Begin: GigaOpt high fanout net optimization
[01/18 22:47:18    357s] GigaOpt HFN: use maxLocalDensity 1.2
[01/18 22:47:18    357s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/18 22:47:18    357s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:57.3/0:28:05.4 (0.2), mem = 2278.3M
[01/18 22:47:18    357s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:47:18    357s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:47:18    357s] Processing average sequential pin duty cycle 
[01/18 22:47:18    357s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.13
[01/18 22:47:18    357s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:47:18    357s] ### Creating PhyDesignMc. totSessionCpu=0:05:57 mem=2278.3M
[01/18 22:47:18    357s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:47:18    357s] OPERPROF: Starting DPlace-Init at level 1, MEM:2278.3M, EPOCH TIME: 1705610838.632942
[01/18 22:47:18    357s] Processing tracks to init pin-track alignment.
[01/18 22:47:18    357s] z: 2, totalTracks: 1
[01/18 22:47:18    357s] z: 4, totalTracks: 1
[01/18 22:47:18    357s] z: 6, totalTracks: 1
[01/18 22:47:18    357s] z: 8, totalTracks: 1
[01/18 22:47:18    357s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:47:18    357s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2278.3M, EPOCH TIME: 1705610838.642456
[01/18 22:47:18    357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:18    357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:18    357s] 
[01/18 22:47:18    357s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:18    357s] 
[01/18 22:47:18    357s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:47:18    357s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2278.3M, EPOCH TIME: 1705610838.675444
[01/18 22:47:18    357s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2278.3M, EPOCH TIME: 1705610838.675596
[01/18 22:47:18    357s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2278.3M, EPOCH TIME: 1705610838.675666
[01/18 22:47:18    357s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2278.3MB).
[01/18 22:47:18    357s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2278.3M, EPOCH TIME: 1705610838.677679
[01/18 22:47:18    357s] TotalInstCnt at PhyDesignMc Initialization: 9478
[01/18 22:47:18    357s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:57 mem=2278.3M
[01/18 22:47:18    357s] ### Creating RouteCongInterface, started
[01/18 22:47:18    357s] 
[01/18 22:47:18    357s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/18 22:47:18    357s] 
[01/18 22:47:18    357s] #optDebug: {0, 1.000}
[01/18 22:47:18    357s] ### Creating RouteCongInterface, finished
[01/18 22:47:18    357s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:47:18    357s] ### Creating LA Mngr. totSessionCpu=0:05:57 mem=2278.3M
[01/18 22:47:18    357s] ### Creating LA Mngr, finished. totSessionCpu=0:05:57 mem=2278.3M
[01/18 22:47:19    357s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:47:19    357s] Total-nets :: 10474, Stn-nets :: 113, ratio :: 1.07886 %, Total-len 183463, Stn-len 0
[01/18 22:47:19    357s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2316.4M, EPOCH TIME: 1705610839.163373
[01/18 22:47:19    357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:47:19    357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:19    357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:19    357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:19    357s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.027, MEM:2278.4M, EPOCH TIME: 1705610839.190022
[01/18 22:47:19    357s] TotalInstCnt at PhyDesignMc Destruction: 9478
[01/18 22:47:19    357s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.13
[01/18 22:47:19    357s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:05:57.9/0:28:06.0 (0.2), mem = 2278.4M
[01/18 22:47:19    357s] 
[01/18 22:47:19    357s] =============================================================================================
[01/18 22:47:19    357s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.35-s114_1
[01/18 22:47:19    357s] =============================================================================================
[01/18 22:47:19    357s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:47:19    357s] ---------------------------------------------------------------------------------------------
[01/18 22:47:19    357s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:19    357s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  17.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:47:19    357s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:47:19    357s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:19    357s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:19    357s] [ MISC                   ]          0:00:00.4  (  75.5 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:47:19    357s] ---------------------------------------------------------------------------------------------
[01/18 22:47:19    357s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:47:19    357s] ---------------------------------------------------------------------------------------------
[01/18 22:47:19    357s] 
[01/18 22:47:19    357s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/18 22:47:19    357s] End: GigaOpt high fanout net optimization
[01/18 22:47:19    358s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 22:47:19    358s] Deleting Lib Analyzer.
[01/18 22:47:19    358s] Begin: GigaOpt DRV Optimization
[01/18 22:47:19    358s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[01/18 22:47:19    358s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:58.1/0:28:06.2 (0.2), mem = 2294.4M
[01/18 22:47:19    358s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:47:19    358s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:47:19    358s] Processing average sequential pin duty cycle 
[01/18 22:47:19    358s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.14
[01/18 22:47:19    358s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:47:19    358s] ### Creating PhyDesignMc. totSessionCpu=0:05:58 mem=2294.4M
[01/18 22:47:19    358s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:47:19    358s] OPERPROF: Starting DPlace-Init at level 1, MEM:2294.4M, EPOCH TIME: 1705610839.433766
[01/18 22:47:19    358s] Processing tracks to init pin-track alignment.
[01/18 22:47:19    358s] z: 2, totalTracks: 1
[01/18 22:47:19    358s] z: 4, totalTracks: 1
[01/18 22:47:19    358s] z: 6, totalTracks: 1
[01/18 22:47:19    358s] z: 8, totalTracks: 1
[01/18 22:47:19    358s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:47:19    358s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2294.4M, EPOCH TIME: 1705610839.443212
[01/18 22:47:19    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:19    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:19    358s] 
[01/18 22:47:19    358s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:19    358s] 
[01/18 22:47:19    358s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:47:19    358s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2294.4M, EPOCH TIME: 1705610839.475975
[01/18 22:47:19    358s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2294.4M, EPOCH TIME: 1705610839.476087
[01/18 22:47:19    358s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2294.4M, EPOCH TIME: 1705610839.476153
[01/18 22:47:19    358s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2294.4MB).
[01/18 22:47:19    358s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2294.4M, EPOCH TIME: 1705610839.478025
[01/18 22:47:19    358s] TotalInstCnt at PhyDesignMc Initialization: 9478
[01/18 22:47:19    358s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:58 mem=2294.4M
[01/18 22:47:19    358s] ### Creating RouteCongInterface, started
[01/18 22:47:19    358s] 
[01/18 22:47:19    358s] Creating Lib Analyzer ...
[01/18 22:47:19    358s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:47:19    358s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:47:19    358s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:47:19    358s] 
[01/18 22:47:19    358s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:47:20    358s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:59 mem=2294.4M
[01/18 22:47:20    358s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:59 mem=2294.4M
[01/18 22:47:20    358s] Creating Lib Analyzer, finished. 
[01/18 22:47:20    358s] 
[01/18 22:47:20    358s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/18 22:47:20    358s] 
[01/18 22:47:20    358s] #optDebug: {0, 1.000}
[01/18 22:47:20    358s] ### Creating RouteCongInterface, finished
[01/18 22:47:20    358s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:47:20    358s] ### Creating LA Mngr. totSessionCpu=0:05:59 mem=2294.4M
[01/18 22:47:20    358s] ### Creating LA Mngr, finished. totSessionCpu=0:05:59 mem=2294.4M
[01/18 22:47:20    359s] [GPS-DRV] Optimizer parameters ============================= 
[01/18 22:47:20    359s] [GPS-DRV] maxDensity (design): 0.95
[01/18 22:47:20    359s] [GPS-DRV] maxLocalDensity: 0.98
[01/18 22:47:20    359s] [GPS-DRV] All active and enabled setup views
[01/18 22:47:20    359s] [GPS-DRV]     default_emulate_view
[01/18 22:47:20    359s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:47:20    359s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:47:20    359s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/18 22:47:20    359s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/18 22:47:20    359s] [GPS-DRV] timing-driven DRV settings
[01/18 22:47:20    359s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/18 22:47:20    359s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2351.7M, EPOCH TIME: 1705610840.602017
[01/18 22:47:20    359s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2351.7M, EPOCH TIME: 1705610840.602261
[01/18 22:47:20    359s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:47:20    359s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/18 22:47:20    359s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:47:20    359s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/18 22:47:20    359s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:47:20    359s] Info: violation cost 260.061005 (cap = 0.000000, tran = 260.061005, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:47:20    359s] |    79|   285|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.57|     0.00|       0|       0|       0| 81.59%|          |         |
[01/18 22:47:21    359s] Info: violation cost 216.060089 (cap = 0.000000, tran = 216.060089, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:47:21    359s] |     1|    81|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.79|     0.00|      68|       3|      12| 81.91%| 0:00:01.0|  2389.4M|
[01/18 22:47:21    359s] Info: violation cost 216.060089 (cap = 0.000000, tran = 216.060089, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:47:21    359s] |     1|    81|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.79|     0.00|       0|       0|       0| 81.91%| 0:00:00.0|  2389.4M|
[01/18 22:47:21    359s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:47:21    359s] 
[01/18 22:47:21    359s] ###############################################################################
[01/18 22:47:21    359s] #
[01/18 22:47:21    359s] #  Large fanout net report:  
[01/18 22:47:21    359s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/18 22:47:21    359s] #     - current density: 81.91
[01/18 22:47:21    359s] #
[01/18 22:47:21    359s] #  List of high fanout nets:
[01/18 22:47:21    359s] #        Net(1):  resetn: (fanouts = 80)
[01/18 22:47:21    359s] #
[01/18 22:47:21    359s] ###############################################################################
[01/18 22:47:21    359s] Bottom Preferred Layer:
[01/18 22:47:21    359s] +---------------+------------+----------+
[01/18 22:47:21    359s] |     Layer     |    CLK     |   Rule   |
[01/18 22:47:21    359s] +---------------+------------+----------+
[01/18 22:47:21    359s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:47:21    359s] +---------------+------------+----------+
[01/18 22:47:21    359s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:47:21    359s] +---------------+------------+----------+
[01/18 22:47:21    359s] Via Pillar Rule:
[01/18 22:47:21    359s]     None
[01/18 22:47:21    359s] 
[01/18 22:47:21    359s] 
[01/18 22:47:21    359s] =======================================================================
[01/18 22:47:21    359s]                 Reasons for remaining drv violations
[01/18 22:47:21    359s] =======================================================================
[01/18 22:47:21    359s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/18 22:47:21    359s] 
[01/18 22:47:21    359s] MultiBuffering failure reasons
[01/18 22:47:21    359s] ------------------------------------------------
[01/18 22:47:21    359s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/18 22:47:21    359s] 
[01/18 22:47:21    359s] 
[01/18 22:47:21    359s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2389.4M) ***
[01/18 22:47:21    359s] 
[01/18 22:47:21    359s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2389.4M, EPOCH TIME: 1705610841.234796
[01/18 22:47:21    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9549).
[01/18 22:47:21    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:21    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:21    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:21    359s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:2383.4M, EPOCH TIME: 1705610841.265935
[01/18 22:47:21    359s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2383.4M, EPOCH TIME: 1705610841.269928
[01/18 22:47:21    359s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2383.4M, EPOCH TIME: 1705610841.270075
[01/18 22:47:21    360s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2383.4M, EPOCH TIME: 1705610841.279463
[01/18 22:47:21    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:21    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:21    360s] 
[01/18 22:47:21    360s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:21    360s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2383.4M, EPOCH TIME: 1705610841.311873
[01/18 22:47:21    360s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2383.4M, EPOCH TIME: 1705610841.311992
[01/18 22:47:21    360s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2383.4M, EPOCH TIME: 1705610841.312062
[01/18 22:47:21    360s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2383.4M, EPOCH TIME: 1705610841.313617
[01/18 22:47:21    360s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2383.4M, EPOCH TIME: 1705610841.313827
[01/18 22:47:21    360s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.044, MEM:2383.4M, EPOCH TIME: 1705610841.313951
[01/18 22:47:21    360s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.044, MEM:2383.4M, EPOCH TIME: 1705610841.314009
[01/18 22:47:21    360s] TDRefine: refinePlace mode is spiral
[01/18 22:47:21    360s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.9
[01/18 22:47:21    360s] OPERPROF: Starting RefinePlace at level 1, MEM:2383.4M, EPOCH TIME: 1705610841.314089
[01/18 22:47:21    360s] *** Starting refinePlace (0:06:00 mem=2383.4M) ***
[01/18 22:47:21    360s] Total net bbox length = 2.141e+05 (1.073e+05 1.068e+05) (ext = 6.289e+04)
[01/18 22:47:21    360s] 
[01/18 22:47:21    360s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:21    360s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:47:21    360s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:21    360s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:21    360s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2383.4M, EPOCH TIME: 1705610841.328278
[01/18 22:47:21    360s] Starting refinePlace ...
[01/18 22:47:21    360s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:21    360s] One DDP V2 for no tweak run.
[01/18 22:47:21    360s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:21    360s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2383.4M, EPOCH TIME: 1705610841.352062
[01/18 22:47:21    360s] DDP initSite1 nrRow 115 nrJob 115
[01/18 22:47:21    360s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2383.4M, EPOCH TIME: 1705610841.352182
[01/18 22:47:21    360s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2383.4M, EPOCH TIME: 1705610841.352362
[01/18 22:47:21    360s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2383.4M, EPOCH TIME: 1705610841.352429
[01/18 22:47:21    360s] DDP markSite nrRow 115 nrJob 115
[01/18 22:47:21    360s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2383.4M, EPOCH TIME: 1705610841.352840
[01/18 22:47:21    360s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2383.4M, EPOCH TIME: 1705610841.352907
[01/18 22:47:21    360s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/18 22:47:21    360s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2384.7M, EPOCH TIME: 1705610841.359094
[01/18 22:47:21    360s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2384.7M, EPOCH TIME: 1705610841.359175
[01/18 22:47:21    360s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:2384.7M, EPOCH TIME: 1705610841.361171
[01/18 22:47:21    360s] ** Cut row section cpu time 0:00:00.0.
[01/18 22:47:21    360s]  ** Cut row section real time 0:00:00.0.
[01/18 22:47:21    360s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.002, MEM:2384.7M, EPOCH TIME: 1705610841.361282
[01/18 22:47:21    360s]   Spread Effort: high, standalone mode, useDDP on.
[01/18 22:47:21    360s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2384.7MB) @(0:06:00 - 0:06:00).
[01/18 22:47:21    360s] Move report: preRPlace moves 34 insts, mean move: 0.29 um, max move: 0.80 um 
[01/18 22:47:21    360s] 	Max move on inst (FE_OFC576_FE_OFN178_n_2773): (81.40, 168.91) --> (82.20, 168.91)
[01/18 22:47:21    360s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[01/18 22:47:21    360s] wireLenOptFixPriorityInst 1961 inst fixed
[01/18 22:47:21    360s] 
[01/18 22:47:21    360s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:47:21    360s] Move report: legalization moves 201 insts, mean move: 11.73 um, max move: 40.80 um spiral
[01/18 22:47:21    360s] 	Max move on inst (FE_OFC551_n_2862): (64.80, 184.30) --> (105.60, 184.30)
[01/18 22:47:21    360s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/18 22:47:21    360s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:47:21    360s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2387.8MB) @(0:06:00 - 0:06:00).
[01/18 22:47:21    360s] Move report: Detail placement moves 235 insts, mean move: 10.08 um, max move: 40.80 um 
[01/18 22:47:21    360s] 	Max move on inst (FE_OFC551_n_2862): (64.80, 184.30) --> (105.60, 184.30)
[01/18 22:47:21    360s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2387.8MB
[01/18 22:47:21    360s] Statistics of distance of Instance movement in refine placement:
[01/18 22:47:21    360s]   maximum (X+Y) =        40.80 um
[01/18 22:47:21    360s]   inst (FE_OFC551_n_2862) with max move: (64.8, 184.3) -> (105.6, 184.3)
[01/18 22:47:21    360s]   mean    (X+Y) =        10.08 um
[01/18 22:47:21    360s] Summary Report:
[01/18 22:47:21    360s] Instances move: 235 (out of 9510 movable)
[01/18 22:47:21    360s] Instances flipped: 0
[01/18 22:47:21    360s] Mean displacement: 10.08 um
[01/18 22:47:21    360s] Max displacement: 40.80 um (Instance: FE_OFC551_n_2862) (64.8, 184.3) -> (105.6, 184.3)
[01/18 22:47:21    360s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/18 22:47:21    360s] Total instances moved : 235
[01/18 22:47:21    360s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.380, REAL:0.367, MEM:2387.8M, EPOCH TIME: 1705610841.695339
[01/18 22:47:21    360s] Total net bbox length = 2.165e+05 (1.091e+05 1.073e+05) (ext = 6.289e+04)
[01/18 22:47:21    360s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2387.8MB
[01/18 22:47:21    360s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2387.8MB) @(0:06:00 - 0:06:00).
[01/18 22:47:21    360s] *** Finished refinePlace (0:06:00 mem=2387.8M) ***
[01/18 22:47:21    360s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.9
[01/18 22:47:21    360s] OPERPROF: Finished RefinePlace at level 1, CPU:0.390, REAL:0.386, MEM:2387.8M, EPOCH TIME: 1705610841.699917
[01/18 22:47:21    360s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2387.8M, EPOCH TIME: 1705610841.751901
[01/18 22:47:21    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9549).
[01/18 22:47:21    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:21    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:21    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:21    360s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:2384.8M, EPOCH TIME: 1705610841.783229
[01/18 22:47:21    360s] *** maximum move = 40.80 um ***
[01/18 22:47:21    360s] *** Finished re-routing un-routed nets (2384.8M) ***
[01/18 22:47:21    360s] OPERPROF: Starting DPlace-Init at level 1, MEM:2384.8M, EPOCH TIME: 1705610841.862837
[01/18 22:47:21    360s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2384.8M, EPOCH TIME: 1705610841.872578
[01/18 22:47:21    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:21    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:21    360s] 
[01/18 22:47:21    360s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:21    360s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2384.8M, EPOCH TIME: 1705610841.905019
[01/18 22:47:21    360s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2384.8M, EPOCH TIME: 1705610841.905124
[01/18 22:47:21    360s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2384.8M, EPOCH TIME: 1705610841.905191
[01/18 22:47:21    360s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2384.8M, EPOCH TIME: 1705610841.906809
[01/18 22:47:21    360s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2384.8M, EPOCH TIME: 1705610841.907023
[01/18 22:47:21    360s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2384.8M, EPOCH TIME: 1705610841.907147
[01/18 22:47:21    360s] 
[01/18 22:47:21    360s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=2384.8M) ***
[01/18 22:47:22    360s] Total-nets :: 10545, Stn-nets :: 303, ratio :: 2.8734 %, Total-len 185147, Stn-len 5145.32
[01/18 22:47:22    360s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2365.7M, EPOCH TIME: 1705610842.065934
[01/18 22:47:22    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:47:22    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:22    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:22    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:22    360s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:2301.7M, EPOCH TIME: 1705610842.094945
[01/18 22:47:22    360s] TotalInstCnt at PhyDesignMc Destruction: 9549
[01/18 22:47:22    360s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.14
[01/18 22:47:22    360s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:06:00.8/0:28:08.9 (0.2), mem = 2301.7M
[01/18 22:47:22    360s] 
[01/18 22:47:22    360s] =============================================================================================
[01/18 22:47:22    360s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.35-s114_1
[01/18 22:47:22    360s] =============================================================================================
[01/18 22:47:22    360s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:47:22    360s] ---------------------------------------------------------------------------------------------
[01/18 22:47:22    360s] [ SlackTraversorInit     ]      2   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.1    0.9
[01/18 22:47:22    360s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  23.8 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:47:22    360s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:22    360s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:47:22    360s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:47:22    360s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:47:22    360s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:22    360s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[01/18 22:47:22    360s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:47:22    360s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:22    360s] [ OptEval                ]      4   0:00:00.2  (   8.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:47:22    360s] [ OptCommit              ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[01/18 22:47:22    360s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:47:22    360s] [ IncrDelayCalc          ]     13   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:47:22    360s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:47:22    360s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[01/18 22:47:22    360s] [ RefinePlace            ]      1   0:00:00.7  (  26.9 % )     0:00:00.7 /  0:00:00.8    1.0
[01/18 22:47:22    360s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[01/18 22:47:22    360s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.0    0.8
[01/18 22:47:22    360s] [ MISC                   ]          0:00:00.4  (  16.7 % )     0:00:00.4 /  0:00:00.5    1.0
[01/18 22:47:22    360s] ---------------------------------------------------------------------------------------------
[01/18 22:47:22    360s]  DrvOpt #2 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[01/18 22:47:22    360s] ---------------------------------------------------------------------------------------------
[01/18 22:47:22    360s] 
[01/18 22:47:22    360s] End: GigaOpt DRV Optimization
[01/18 22:47:22    360s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/18 22:47:22    360s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1866.1M, totSessionCpu=0:06:01 **
[01/18 22:47:22    360s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 22:47:22    360s] Deleting Lib Analyzer.
[01/18 22:47:22    360s] Begin: GigaOpt Global Optimization
[01/18 22:47:22    360s] *info: use new DP (enabled)
[01/18 22:47:22    360s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/18 22:47:22    360s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:47:22    360s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:47:22    360s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:00.9/0:28:08.9 (0.2), mem = 2301.7M
[01/18 22:47:22    360s] Processing average sequential pin duty cycle 
[01/18 22:47:22    360s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.15
[01/18 22:47:22    360s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:47:22    360s] ### Creating PhyDesignMc. totSessionCpu=0:06:01 mem=2301.7M
[01/18 22:47:22    360s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:47:22    360s] OPERPROF: Starting DPlace-Init at level 1, MEM:2301.7M, EPOCH TIME: 1705610842.134036
[01/18 22:47:22    360s] Processing tracks to init pin-track alignment.
[01/18 22:47:22    360s] z: 2, totalTracks: 1
[01/18 22:47:22    360s] z: 4, totalTracks: 1
[01/18 22:47:22    360s] z: 6, totalTracks: 1
[01/18 22:47:22    360s] z: 8, totalTracks: 1
[01/18 22:47:22    360s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:47:22    360s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2301.7M, EPOCH TIME: 1705610842.143636
[01/18 22:47:22    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:22    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:22    360s] 
[01/18 22:47:22    360s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:22    360s] 
[01/18 22:47:22    360s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:47:22    360s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2301.7M, EPOCH TIME: 1705610842.176904
[01/18 22:47:22    360s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2301.7M, EPOCH TIME: 1705610842.177035
[01/18 22:47:22    360s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2301.7M, EPOCH TIME: 1705610842.177104
[01/18 22:47:22    360s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2301.7MB).
[01/18 22:47:22    360s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2301.7M, EPOCH TIME: 1705610842.179096
[01/18 22:47:22    360s] TotalInstCnt at PhyDesignMc Initialization: 9549
[01/18 22:47:22    360s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:01 mem=2301.7M
[01/18 22:47:22    360s] ### Creating RouteCongInterface, started
[01/18 22:47:22    360s] 
[01/18 22:47:22    360s] Creating Lib Analyzer ...
[01/18 22:47:22    360s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:47:22    360s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:47:22    360s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:47:22    360s] 
[01/18 22:47:22    360s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:47:22    361s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:02 mem=2301.7M
[01/18 22:47:22    361s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:02 mem=2301.7M
[01/18 22:47:22    361s] Creating Lib Analyzer, finished. 
[01/18 22:47:22    361s] 
[01/18 22:47:22    361s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/18 22:47:22    361s] 
[01/18 22:47:22    361s] #optDebug: {0, 1.000}
[01/18 22:47:22    361s] ### Creating RouteCongInterface, finished
[01/18 22:47:22    361s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:47:22    361s] ### Creating LA Mngr. totSessionCpu=0:06:02 mem=2301.7M
[01/18 22:47:22    361s] ### Creating LA Mngr, finished. totSessionCpu=0:06:02 mem=2301.7M
[01/18 22:47:23    361s] *info: 40 clock nets excluded
[01/18 22:47:23    361s] *info: 66 no-driver nets excluded.
[01/18 22:47:23    361s] *info: 40 nets with fixed/cover wires excluded.
[01/18 22:47:23    361s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2358.9M, EPOCH TIME: 1705610843.254790
[01/18 22:47:23    361s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2358.9M, EPOCH TIME: 1705610843.255031
[01/18 22:47:23    362s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/18 22:47:23    362s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/18 22:47:23    362s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[01/18 22:47:23    362s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/18 22:47:23    362s] |   0.000|   0.000|   81.91%|   0:00:00.0| 2358.9M|default_emulate_view|       NA| NA                                          |
[01/18 22:47:23    362s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/18 22:47:23    362s] 
[01/18 22:47:23    362s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2358.9M) ***
[01/18 22:47:23    362s] 
[01/18 22:47:23    362s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2358.9M) ***
[01/18 22:47:23    362s] Bottom Preferred Layer:
[01/18 22:47:23    362s] +---------------+------------+----------+
[01/18 22:47:23    362s] |     Layer     |    CLK     |   Rule   |
[01/18 22:47:23    362s] +---------------+------------+----------+
[01/18 22:47:23    362s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:47:23    362s] +---------------+------------+----------+
[01/18 22:47:23    362s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:47:23    362s] +---------------+------------+----------+
[01/18 22:47:23    362s] Via Pillar Rule:
[01/18 22:47:23    362s]     None
[01/18 22:47:23    362s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/18 22:47:23    362s] Total-nets :: 10545, Stn-nets :: 303, ratio :: 2.8734 %, Total-len 185147, Stn-len 5145.32
[01/18 22:47:23    362s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2339.8M, EPOCH TIME: 1705610843.522263
[01/18 22:47:23    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9549).
[01/18 22:47:23    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:23    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:23    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:23    362s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:2299.8M, EPOCH TIME: 1705610843.553192
[01/18 22:47:23    362s] TotalInstCnt at PhyDesignMc Destruction: 9549
[01/18 22:47:23    362s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.15
[01/18 22:47:23    362s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:02.3/0:28:10.3 (0.2), mem = 2299.8M
[01/18 22:47:23    362s] 
[01/18 22:47:23    362s] =============================================================================================
[01/18 22:47:23    362s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.35-s114_1
[01/18 22:47:23    362s] =============================================================================================
[01/18 22:47:23    362s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:47:23    362s] ---------------------------------------------------------------------------------------------
[01/18 22:47:23    362s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:47:23    362s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  44.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:47:23    362s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:23    362s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:47:23    362s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:47:23    362s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:47:23    362s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:23    362s] [ TransformInit          ]      1   0:00:00.3  (  22.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 22:47:23    362s] [ MISC                   ]          0:00:00.2  (  16.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:47:23    362s] ---------------------------------------------------------------------------------------------
[01/18 22:47:23    362s]  GlobalOpt #1 TOTAL                 0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/18 22:47:23    362s] ---------------------------------------------------------------------------------------------
[01/18 22:47:23    362s] 
[01/18 22:47:23    362s] End: GigaOpt Global Optimization
[01/18 22:47:23    362s] *** Timing Is met
[01/18 22:47:23    362s] *** Check timing (0:00:00.0)
[01/18 22:47:23    362s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 22:47:23    362s] Deleting Lib Analyzer.
[01/18 22:47:23    362s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/18 22:47:23    362s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:47:23    362s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:47:23    362s] ### Creating LA Mngr. totSessionCpu=0:06:02 mem=2299.8M
[01/18 22:47:23    362s] ### Creating LA Mngr, finished. totSessionCpu=0:06:02 mem=2299.8M
[01/18 22:47:23    362s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/18 22:47:23    362s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2299.8M, EPOCH TIME: 1705610843.604049
[01/18 22:47:23    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:23    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:23    362s] 
[01/18 22:47:23    362s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:23    362s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2299.8M, EPOCH TIME: 1705610843.636864
[01/18 22:47:23    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:47:23    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:23    362s] Begin: GigaOpt DRV Optimization
[01/18 22:47:23    362s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[01/18 22:47:23    362s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:02.6/0:28:10.6 (0.2), mem = 2295.8M
[01/18 22:47:23    362s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:47:23    362s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:47:23    362s] Processing average sequential pin duty cycle 
[01/18 22:47:23    362s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.16
[01/18 22:47:23    362s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:47:23    362s] ### Creating PhyDesignMc. totSessionCpu=0:06:03 mem=2295.8M
[01/18 22:47:23    362s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:47:23    362s] OPERPROF: Starting DPlace-Init at level 1, MEM:2295.8M, EPOCH TIME: 1705610843.859604
[01/18 22:47:23    362s] Processing tracks to init pin-track alignment.
[01/18 22:47:23    362s] z: 2, totalTracks: 1
[01/18 22:47:23    362s] z: 4, totalTracks: 1
[01/18 22:47:23    362s] z: 6, totalTracks: 1
[01/18 22:47:23    362s] z: 8, totalTracks: 1
[01/18 22:47:23    362s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:47:23    362s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2295.8M, EPOCH TIME: 1705610843.869029
[01/18 22:47:23    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:23    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:23    362s] 
[01/18 22:47:23    362s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:23    362s] 
[01/18 22:47:23    362s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:47:23    362s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2295.8M, EPOCH TIME: 1705610843.902350
[01/18 22:47:23    362s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2295.8M, EPOCH TIME: 1705610843.902480
[01/18 22:47:23    362s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2295.8M, EPOCH TIME: 1705610843.902568
[01/18 22:47:23    362s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2295.8MB).
[01/18 22:47:23    362s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2295.8M, EPOCH TIME: 1705610843.904495
[01/18 22:47:23    362s] TotalInstCnt at PhyDesignMc Initialization: 9549
[01/18 22:47:23    362s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:03 mem=2295.8M
[01/18 22:47:23    362s] ### Creating RouteCongInterface, started
[01/18 22:47:23    362s] 
[01/18 22:47:23    362s] Creating Lib Analyzer ...
[01/18 22:47:23    362s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:47:23    362s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:47:23    362s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:47:23    362s] 
[01/18 22:47:23    362s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:47:24    363s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:03 mem=2301.9M
[01/18 22:47:24    363s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:03 mem=2301.9M
[01/18 22:47:24    363s] Creating Lib Analyzer, finished. 
[01/18 22:47:24    363s] 
[01/18 22:47:24    363s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/18 22:47:24    363s] 
[01/18 22:47:24    363s] #optDebug: {0, 1.000}
[01/18 22:47:24    363s] ### Creating RouteCongInterface, finished
[01/18 22:47:24    363s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:47:24    363s] ### Creating LA Mngr. totSessionCpu=0:06:03 mem=2301.9M
[01/18 22:47:24    363s] ### Creating LA Mngr, finished. totSessionCpu=0:06:03 mem=2301.9M
[01/18 22:47:24    363s] [GPS-DRV] Optimizer parameters ============================= 
[01/18 22:47:24    363s] [GPS-DRV] maxDensity (design): 0.95
[01/18 22:47:24    363s] [GPS-DRV] maxLocalDensity: 0.98
[01/18 22:47:24    363s] [GPS-DRV] All active and enabled setup views
[01/18 22:47:24    363s] [GPS-DRV]     default_emulate_view
[01/18 22:47:24    363s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:47:24    363s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:47:24    363s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/18 22:47:24    363s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/18 22:47:24    363s] [GPS-DRV] timing-driven DRV settings
[01/18 22:47:24    363s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/18 22:47:24    363s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2359.1M, EPOCH TIME: 1705610844.992364
[01/18 22:47:24    363s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2359.1M, EPOCH TIME: 1705610844.992601
[01/18 22:47:25    363s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:47:25    363s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/18 22:47:25    363s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:47:25    363s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/18 22:47:25    363s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:47:25    363s] Info: violation cost 255.907440 (cap = 0.000000, tran = 255.907440, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:47:25    363s] |    43|   165|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.45|     0.00|       0|       0|       0| 81.91%|          |         |
[01/18 22:47:25    364s] Info: violation cost 216.060089 (cap = 0.000000, tran = 216.060089, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:47:25    364s] |     1|    81|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.62|     0.00|      40|       0|       1| 82.09%| 0:00:00.0|  2387.3M|
[01/18 22:47:25    364s] Info: violation cost 216.060089 (cap = 0.000000, tran = 216.060089, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:47:25    364s] |     1|    81|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.62|     0.00|       0|       0|       0| 82.09%| 0:00:00.0|  2387.3M|
[01/18 22:47:25    364s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:47:25    364s] 
[01/18 22:47:25    364s] ###############################################################################
[01/18 22:47:25    364s] #
[01/18 22:47:25    364s] #  Large fanout net report:  
[01/18 22:47:25    364s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/18 22:47:25    364s] #     - current density: 82.09
[01/18 22:47:25    364s] #
[01/18 22:47:25    364s] #  List of high fanout nets:
[01/18 22:47:25    364s] #        Net(1):  resetn: (fanouts = 80)
[01/18 22:47:25    364s] #
[01/18 22:47:25    364s] ###############################################################################
[01/18 22:47:25    364s] Bottom Preferred Layer:
[01/18 22:47:25    364s] +---------------+------------+----------+
[01/18 22:47:25    364s] |     Layer     |    CLK     |   Rule   |
[01/18 22:47:25    364s] +---------------+------------+----------+
[01/18 22:47:25    364s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:47:25    364s] +---------------+------------+----------+
[01/18 22:47:25    364s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:47:25    364s] +---------------+------------+----------+
[01/18 22:47:25    364s] Via Pillar Rule:
[01/18 22:47:25    364s]     None
[01/18 22:47:25    364s] 
[01/18 22:47:25    364s] 
[01/18 22:47:25    364s] =======================================================================
[01/18 22:47:25    364s]                 Reasons for remaining drv violations
[01/18 22:47:25    364s] =======================================================================
[01/18 22:47:25    364s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/18 22:47:25    364s] 
[01/18 22:47:25    364s] MultiBuffering failure reasons
[01/18 22:47:25    364s] ------------------------------------------------
[01/18 22:47:25    364s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/18 22:47:25    364s] 
[01/18 22:47:25    364s] 
[01/18 22:47:25    364s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2387.3M) ***
[01/18 22:47:25    364s] 
[01/18 22:47:25    364s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2387.3M, EPOCH TIME: 1705610845.383297
[01/18 22:47:25    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9589).
[01/18 22:47:25    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:25    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:25    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:25    364s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.034, MEM:2384.3M, EPOCH TIME: 1705610845.416925
[01/18 22:47:25    364s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2384.3M, EPOCH TIME: 1705610845.420962
[01/18 22:47:25    364s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2384.3M, EPOCH TIME: 1705610845.421110
[01/18 22:47:25    364s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2384.3M, EPOCH TIME: 1705610845.430668
[01/18 22:47:25    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:25    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:25    364s] 
[01/18 22:47:25    364s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:25    364s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2384.3M, EPOCH TIME: 1705610845.462989
[01/18 22:47:25    364s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2384.3M, EPOCH TIME: 1705610845.463093
[01/18 22:47:25    364s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2384.3M, EPOCH TIME: 1705610845.463160
[01/18 22:47:25    364s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2384.3M, EPOCH TIME: 1705610845.464738
[01/18 22:47:25    364s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2384.3M, EPOCH TIME: 1705610845.464949
[01/18 22:47:25    364s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.044, MEM:2384.3M, EPOCH TIME: 1705610845.465075
[01/18 22:47:25    364s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.044, MEM:2384.3M, EPOCH TIME: 1705610845.465130
[01/18 22:47:25    364s] TDRefine: refinePlace mode is spiral
[01/18 22:47:25    364s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.10
[01/18 22:47:25    364s] OPERPROF: Starting RefinePlace at level 1, MEM:2384.3M, EPOCH TIME: 1705610845.465208
[01/18 22:47:25    364s] *** Starting refinePlace (0:06:04 mem=2384.3M) ***
[01/18 22:47:25    364s] Total net bbox length = 2.165e+05 (1.091e+05 1.074e+05) (ext = 6.289e+04)
[01/18 22:47:25    364s] 
[01/18 22:47:25    364s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:25    364s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:47:25    364s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:25    364s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:25    364s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2384.3M, EPOCH TIME: 1705610845.479772
[01/18 22:47:25    364s] Starting refinePlace ...
[01/18 22:47:25    364s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:25    364s] One DDP V2 for no tweak run.
[01/18 22:47:25    364s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:25    364s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2384.3M, EPOCH TIME: 1705610845.503369
[01/18 22:47:25    364s] DDP initSite1 nrRow 115 nrJob 115
[01/18 22:47:25    364s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2384.3M, EPOCH TIME: 1705610845.503501
[01/18 22:47:25    364s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2384.3M, EPOCH TIME: 1705610845.503689
[01/18 22:47:25    364s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2384.3M, EPOCH TIME: 1705610845.503748
[01/18 22:47:25    364s] DDP markSite nrRow 115 nrJob 115
[01/18 22:47:25    364s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.010, REAL:0.000, MEM:2384.3M, EPOCH TIME: 1705610845.504147
[01/18 22:47:25    364s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:2384.3M, EPOCH TIME: 1705610845.504213
[01/18 22:47:25    364s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/18 22:47:25    364s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2384.3M, EPOCH TIME: 1705610845.510656
[01/18 22:47:25    364s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2384.3M, EPOCH TIME: 1705610845.510738
[01/18 22:47:25    364s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.002, MEM:2384.3M, EPOCH TIME: 1705610845.512730
[01/18 22:47:25    364s] ** Cut row section cpu time 0:00:00.0.
[01/18 22:47:25    364s]  ** Cut row section real time 0:00:00.0.
[01/18 22:47:25    364s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.002, MEM:2384.3M, EPOCH TIME: 1705610845.512845
[01/18 22:47:25    364s]   Spread Effort: high, standalone mode, useDDP on.
[01/18 22:47:25    364s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2384.3MB) @(0:06:04 - 0:06:04).
[01/18 22:47:25    364s] Move report: preRPlace moves 9 insts, mean move: 0.31 um, max move: 0.40 um 
[01/18 22:47:25    364s] 	Max move on inst (cpuregs_reg[25][5]): (58.00, 189.43) --> (58.40, 189.43)
[01/18 22:47:25    364s] 	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
[01/18 22:47:25    364s] wireLenOptFixPriorityInst 1961 inst fixed
[01/18 22:47:25    364s] 
[01/18 22:47:25    364s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:47:25    364s] Move report: legalization moves 78 insts, mean move: 24.12 um, max move: 69.98 um spiral
[01/18 22:47:25    364s] 	Max move on inst (FE_OFC589_n_2283): (60.20, 174.04) --> (99.40, 204.82)
[01/18 22:47:25    364s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/18 22:47:25    364s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:47:25    364s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2387.3MB) @(0:06:04 - 0:06:05).
[01/18 22:47:25    364s] Move report: Detail placement moves 87 insts, mean move: 21.65 um, max move: 69.98 um 
[01/18 22:47:25    364s] 	Max move on inst (FE_OFC589_n_2283): (60.20, 174.04) --> (99.40, 204.82)
[01/18 22:47:25    364s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2387.3MB
[01/18 22:47:25    364s] Statistics of distance of Instance movement in refine placement:
[01/18 22:47:25    364s]   maximum (X+Y) =        69.98 um
[01/18 22:47:25    364s]   inst (FE_OFC589_n_2283) with max move: (60.2, 174.04) -> (99.4, 204.82)
[01/18 22:47:25    364s]   mean    (X+Y) =        21.65 um
[01/18 22:47:25    364s] Summary Report:
[01/18 22:47:25    364s] Instances move: 87 (out of 9550 movable)
[01/18 22:47:25    364s] Instances flipped: 0
[01/18 22:47:25    364s] Mean displacement: 21.65 um
[01/18 22:47:25    364s] Max displacement: 69.98 um (Instance: FE_OFC589_n_2283) (60.2, 174.04) -> (99.4, 204.82)
[01/18 22:47:25    364s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/18 22:47:25    364s] Total instances moved : 87
[01/18 22:47:25    364s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.380, REAL:0.371, MEM:2387.3M, EPOCH TIME: 1705610845.851119
[01/18 22:47:25    364s] Total net bbox length = 2.180e+05 (1.102e+05 1.078e+05) (ext = 6.289e+04)
[01/18 22:47:25    364s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2387.3MB
[01/18 22:47:25    364s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2387.3MB) @(0:06:04 - 0:06:05).
[01/18 22:47:25    364s] *** Finished refinePlace (0:06:05 mem=2387.3M) ***
[01/18 22:47:25    364s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.10
[01/18 22:47:25    364s] OPERPROF: Finished RefinePlace at level 1, CPU:0.390, REAL:0.391, MEM:2387.3M, EPOCH TIME: 1705610845.855772
[01/18 22:47:25    364s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2387.3M, EPOCH TIME: 1705610845.908497
[01/18 22:47:25    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9589).
[01/18 22:47:25    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:25    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:25    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:25    364s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:2384.3M, EPOCH TIME: 1705610845.941337
[01/18 22:47:25    364s] *** maximum move = 69.98 um ***
[01/18 22:47:25    364s] *** Finished re-routing un-routed nets (2384.3M) ***
[01/18 22:47:26    364s] OPERPROF: Starting DPlace-Init at level 1, MEM:2384.3M, EPOCH TIME: 1705610846.017073
[01/18 22:47:26    364s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2384.3M, EPOCH TIME: 1705610846.027177
[01/18 22:47:26    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:26    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:26    364s] 
[01/18 22:47:26    364s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:26    364s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2384.3M, EPOCH TIME: 1705610846.060712
[01/18 22:47:26    364s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2384.3M, EPOCH TIME: 1705610846.060818
[01/18 22:47:26    364s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2384.3M, EPOCH TIME: 1705610846.060899
[01/18 22:47:26    364s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2384.3M, EPOCH TIME: 1705610846.062649
[01/18 22:47:26    364s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2384.3M, EPOCH TIME: 1705610846.062885
[01/18 22:47:26    364s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:2384.3M, EPOCH TIME: 1705610846.063021
[01/18 22:47:26    364s] 
[01/18 22:47:26    364s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2384.3M) ***
[01/18 22:47:26    364s] Total-nets :: 10585, Stn-nets :: 360, ratio :: 3.40104 %, Total-len 186708, Stn-len 7028.26
[01/18 22:47:26    364s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2365.3M, EPOCH TIME: 1705610846.225422
[01/18 22:47:26    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:47:26    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:26    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:26    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:26    364s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:2305.3M, EPOCH TIME: 1705610846.254237
[01/18 22:47:26    364s] TotalInstCnt at PhyDesignMc Destruction: 9589
[01/18 22:47:26    364s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.16
[01/18 22:47:26    364s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:06:05.0/0:28:13.0 (0.2), mem = 2305.3M
[01/18 22:47:26    364s] 
[01/18 22:47:26    364s] =============================================================================================
[01/18 22:47:26    364s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.35-s114_1
[01/18 22:47:26    364s] =============================================================================================
[01/18 22:47:26    364s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:47:26    364s] ---------------------------------------------------------------------------------------------
[01/18 22:47:26    364s] [ SlackTraversorInit     ]      2   0:00:00.2  (   6.2 % )     0:00:00.2 /  0:00:00.2    1.1
[01/18 22:47:26    364s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  26.2 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:47:26    364s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:26    364s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:47:26    364s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[01/18 22:47:26    364s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:47:26    364s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:26    364s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 22:47:26    364s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[01/18 22:47:26    364s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:26    364s] [ OptEval                ]      3   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:47:26    364s] [ OptCommit              ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[01/18 22:47:26    364s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:47:26    364s] [ IncrDelayCalc          ]      7   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[01/18 22:47:26    364s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:47:26    364s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    1.2
[01/18 22:47:26    364s] [ RefinePlace            ]      1   0:00:00.7  (  30.3 % )     0:00:00.8 /  0:00:00.8    1.0
[01/18 22:47:26    364s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[01/18 22:47:26    364s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:47:26    364s] [ MISC                   ]          0:00:00.4  (  17.2 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:47:26    364s] ---------------------------------------------------------------------------------------------
[01/18 22:47:26    364s]  DrvOpt #3 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[01/18 22:47:26    364s] ---------------------------------------------------------------------------------------------
[01/18 22:47:26    364s] 
[01/18 22:47:26    364s] End: GigaOpt DRV Optimization
[01/18 22:47:26    364s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/18 22:47:26    365s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2305.3M, EPOCH TIME: 1705610846.266297
[01/18 22:47:26    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:26    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:26    365s] 
[01/18 22:47:26    365s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:26    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2305.3M, EPOCH TIME: 1705610846.299820
[01/18 22:47:26    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:47:26    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:26    365s] 
------------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=2305.3M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.187  |  2.490  |  1.187  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     31 (141)     |   -0.283   |     31 (141)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:47:26    365s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2353.4M, EPOCH TIME: 1705610846.588952
[01/18 22:47:26    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:26    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:26    365s] 
[01/18 22:47:26    365s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:26    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2353.4M, EPOCH TIME: 1705610846.621777
[01/18 22:47:26    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:47:26    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:26    365s] Density: 82.085%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1866.0M, totSessionCpu=0:06:05 **
[01/18 22:47:26    365s] Deleting Lib Analyzer.
[01/18 22:47:26    365s] **INFO: Flow update: Design timing is met.
[01/18 22:47:26    365s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 22:47:26    365s] **INFO: Flow update: Design timing is met.
[01/18 22:47:26    365s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[01/18 22:47:26    365s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:47:26    365s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:47:26    365s] ### Creating LA Mngr. totSessionCpu=0:06:06 mem=2297.4M
[01/18 22:47:26    365s] ### Creating LA Mngr, finished. totSessionCpu=0:06:06 mem=2297.4M
[01/18 22:47:26    365s] Processing average sequential pin duty cycle 
[01/18 22:47:26    365s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:47:26    365s] ### Creating PhyDesignMc. totSessionCpu=0:06:06 mem=2354.7M
[01/18 22:47:26    365s] OPERPROF: Starting DPlace-Init at level 1, MEM:2354.7M, EPOCH TIME: 1705610846.797288
[01/18 22:47:26    365s] Processing tracks to init pin-track alignment.
[01/18 22:47:26    365s] z: 2, totalTracks: 1
[01/18 22:47:26    365s] z: 4, totalTracks: 1
[01/18 22:47:26    365s] z: 6, totalTracks: 1
[01/18 22:47:26    365s] z: 8, totalTracks: 1
[01/18 22:47:26    365s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:47:26    365s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2354.7M, EPOCH TIME: 1705610846.806939
[01/18 22:47:26    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:26    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:26    365s] 
[01/18 22:47:26    365s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:26    365s] 
[01/18 22:47:26    365s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:47:26    365s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2354.7M, EPOCH TIME: 1705610846.839990
[01/18 22:47:26    365s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2354.7M, EPOCH TIME: 1705610846.840114
[01/18 22:47:26    365s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2354.7M, EPOCH TIME: 1705610846.840182
[01/18 22:47:26    365s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2354.7MB).
[01/18 22:47:26    365s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2354.7M, EPOCH TIME: 1705610846.842078
[01/18 22:47:26    365s] TotalInstCnt at PhyDesignMc Initialization: 9589
[01/18 22:47:26    365s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:06 mem=2354.7M
[01/18 22:47:26    365s] Begin: Area Reclaim Optimization
[01/18 22:47:26    365s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:05.6/0:28:13.7 (0.2), mem = 2354.7M
[01/18 22:47:26    365s] 
[01/18 22:47:26    365s] Creating Lib Analyzer ...
[01/18 22:47:26    365s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:47:26    365s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:47:26    365s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:47:26    365s] 
[01/18 22:47:26    365s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:47:27    366s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:06 mem=2360.7M
[01/18 22:47:27    366s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:06 mem=2360.7M
[01/18 22:47:27    366s] Creating Lib Analyzer, finished. 
[01/18 22:47:27    366s] Processing average sequential pin duty cycle 
[01/18 22:47:27    366s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.17
[01/18 22:47:27    366s] ### Creating RouteCongInterface, started
[01/18 22:47:27    366s] 
[01/18 22:47:27    366s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/18 22:47:27    366s] 
[01/18 22:47:27    366s] #optDebug: {0, 1.000}
[01/18 22:47:27    366s] ### Creating RouteCongInterface, finished
[01/18 22:47:27    366s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:47:27    366s] ### Creating LA Mngr. totSessionCpu=0:06:06 mem=2360.7M
[01/18 22:47:27    366s] ### Creating LA Mngr, finished. totSessionCpu=0:06:06 mem=2360.7M
[01/18 22:47:27    366s] Usable buffer cells for single buffer setup transform:
[01/18 22:47:27    366s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/18 22:47:27    366s] Number of usable buffer cells above: 10
[01/18 22:47:27    366s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2360.7M, EPOCH TIME: 1705610847.720929
[01/18 22:47:27    366s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2360.7M, EPOCH TIME: 1705610847.721140
[01/18 22:47:27    366s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 82.09
[01/18 22:47:27    366s] +---------+---------+--------+--------+------------+--------+
[01/18 22:47:27    366s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/18 22:47:27    366s] +---------+---------+--------+--------+------------+--------+
[01/18 22:47:27    366s] |   82.09%|        -|   0.000|   0.000|   0:00:00.0| 2360.7M|
[01/18 22:47:27    366s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:47:34    373s] |   81.50%|      162|   0.000|   0.000|   0:00:07.0| 2442.5M|
[01/18 22:47:34    373s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:47:34    373s] +---------+---------+--------+--------+------------+--------+
[01/18 22:47:34    373s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 81.50
[01/18 22:47:34    373s] 
[01/18 22:47:34    373s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/18 22:47:34    373s] --------------------------------------------------------------
[01/18 22:47:34    373s] |                                   | Total     | Sequential |
[01/18 22:47:34    373s] --------------------------------------------------------------
[01/18 22:47:34    373s] | Num insts resized                 |       0  |       0    |
[01/18 22:47:34    373s] | Num insts undone                  |       0  |       0    |
[01/18 22:47:34    373s] | Num insts Downsized               |       0  |       0    |
[01/18 22:47:34    373s] | Num insts Samesized               |       0  |       0    |
[01/18 22:47:34    373s] | Num insts Upsized                 |       0  |       0    |
[01/18 22:47:34    373s] | Num multiple commits+uncommits    |       0  |       -    |
[01/18 22:47:34    373s] --------------------------------------------------------------
[01/18 22:47:34    373s] Bottom Preferred Layer:
[01/18 22:47:34    373s] +---------------+------------+----------+
[01/18 22:47:34    373s] |     Layer     |    CLK     |   Rule   |
[01/18 22:47:34    373s] +---------------+------------+----------+
[01/18 22:47:34    373s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:47:34    373s] +---------------+------------+----------+
[01/18 22:47:34    373s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:47:34    373s] +---------------+------------+----------+
[01/18 22:47:34    373s] Via Pillar Rule:
[01/18 22:47:34    373s]     None
[01/18 22:47:34    373s] 
[01/18 22:47:34    373s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/18 22:47:34    373s] End: Core Area Reclaim Optimization (cpu = 0:00:08.0) (real = 0:00:08.0) **
[01/18 22:47:34    373s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.17
[01/18 22:47:34    373s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:06:13.6/0:28:21.6 (0.2), mem = 2442.5M
[01/18 22:47:34    373s] 
[01/18 22:47:34    373s] =============================================================================================
[01/18 22:47:34    373s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.35-s114_1
[01/18 22:47:34    373s] =============================================================================================
[01/18 22:47:34    373s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:47:34    373s] ---------------------------------------------------------------------------------------------
[01/18 22:47:34    373s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:47:34    373s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   8.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:47:34    373s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:34    373s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:47:34    373s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:47:34    373s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:34    373s] [ OptimizationStep       ]      1   0:00:00.1  (   0.8 % )     0:00:07.0 /  0:00:07.0    1.0
[01/18 22:47:34    373s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:07.0 /  0:00:07.0    1.0
[01/18 22:47:34    373s] [ OptGetWeight           ]     50   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:34    373s] [ OptEval                ]     50   0:00:05.5  (  68.8 % )     0:00:05.5 /  0:00:05.5    1.0
[01/18 22:47:34    373s] [ OptCommit              ]     50   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.8
[01/18 22:47:34    373s] [ PostCommitDelayUpdate  ]     50   0:00:00.1  (   0.7 % )     0:00:00.8 /  0:00:00.8    1.0
[01/18 22:47:34    373s] [ IncrDelayCalc          ]    142   0:00:00.8  (   9.9 % )     0:00:00.8 /  0:00:00.8    1.0
[01/18 22:47:34    373s] [ IncrTimingUpdate       ]     31   0:00:00.5  (   6.7 % )     0:00:00.5 /  0:00:00.5    1.0
[01/18 22:47:34    373s] [ MISC                   ]          0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.2    1.1
[01/18 22:47:34    373s] ---------------------------------------------------------------------------------------------
[01/18 22:47:34    373s]  AreaOpt #1 TOTAL                   0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:08.0    1.0
[01/18 22:47:34    373s] ---------------------------------------------------------------------------------------------
[01/18 22:47:34    373s] 
[01/18 22:47:34    373s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2423.5M, EPOCH TIME: 1705610854.862162
[01/18 22:47:34    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9465).
[01/18 22:47:34    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:34    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:34    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:34    373s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:2318.5M, EPOCH TIME: 1705610854.894894
[01/18 22:47:34    373s] TotalInstCnt at PhyDesignMc Destruction: 9465
[01/18 22:47:34    373s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=2318.47M, totSessionCpu=0:06:14).
[01/18 22:47:34    373s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/18 22:47:34    373s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:47:34    373s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:47:34    373s] ### Creating LA Mngr. totSessionCpu=0:06:14 mem=2318.5M
[01/18 22:47:34    373s] ### Creating LA Mngr, finished. totSessionCpu=0:06:14 mem=2318.5M
[01/18 22:47:34    373s] Processing average sequential pin duty cycle 
[01/18 22:47:34    373s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:47:34    373s] ### Creating PhyDesignMc. totSessionCpu=0:06:14 mem=2375.7M
[01/18 22:47:34    373s] OPERPROF: Starting DPlace-Init at level 1, MEM:2375.7M, EPOCH TIME: 1705610854.944063
[01/18 22:47:34    373s] Processing tracks to init pin-track alignment.
[01/18 22:47:34    373s] z: 2, totalTracks: 1
[01/18 22:47:34    373s] z: 4, totalTracks: 1
[01/18 22:47:34    373s] z: 6, totalTracks: 1
[01/18 22:47:34    373s] z: 8, totalTracks: 1
[01/18 22:47:34    373s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:47:34    373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2375.7M, EPOCH TIME: 1705610854.953629
[01/18 22:47:34    373s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:34    373s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:34    373s] 
[01/18 22:47:34    373s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:34    373s] 
[01/18 22:47:34    373s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:47:34    373s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2375.7M, EPOCH TIME: 1705610854.986306
[01/18 22:47:34    373s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2375.7M, EPOCH TIME: 1705610854.986418
[01/18 22:47:34    373s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2375.7M, EPOCH TIME: 1705610854.986485
[01/18 22:47:34    373s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2375.7MB).
[01/18 22:47:34    373s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:2375.7M, EPOCH TIME: 1705610854.988350
[01/18 22:47:35    373s] TotalInstCnt at PhyDesignMc Initialization: 9465
[01/18 22:47:35    373s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:14 mem=2375.7M
[01/18 22:47:35    373s] Begin: Area Reclaim Optimization
[01/18 22:47:35    373s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:13.8/0:28:21.8 (0.2), mem = 2375.7M
[01/18 22:47:35    373s] Processing average sequential pin duty cycle 
[01/18 22:47:35    373s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.18
[01/18 22:47:35    373s] ### Creating RouteCongInterface, started
[01/18 22:47:35    373s] 
[01/18 22:47:35    373s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/18 22:47:35    373s] 
[01/18 22:47:35    373s] #optDebug: {0, 1.000}
[01/18 22:47:35    373s] ### Creating RouteCongInterface, finished
[01/18 22:47:35    373s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:47:35    373s] ### Creating LA Mngr. totSessionCpu=0:06:14 mem=2375.7M
[01/18 22:47:35    373s] ### Creating LA Mngr, finished. totSessionCpu=0:06:14 mem=2375.7M
[01/18 22:47:35    373s] Usable buffer cells for single buffer setup transform:
[01/18 22:47:35    373s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/18 22:47:35    373s] Number of usable buffer cells above: 10
[01/18 22:47:35    373s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2375.7M, EPOCH TIME: 1705610855.223449
[01/18 22:47:35    373s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2375.7M, EPOCH TIME: 1705610855.223698
[01/18 22:47:35    374s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 81.50
[01/18 22:47:35    374s] +---------+---------+--------+--------+------------+--------+
[01/18 22:47:35    374s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/18 22:47:35    374s] +---------+---------+--------+--------+------------+--------+
[01/18 22:47:35    374s] |   81.50%|        -|   0.083|   0.000|   0:00:00.0| 2375.7M|
[01/18 22:47:35    374s] |   81.50%|        0|   0.083|   0.000|   0:00:00.0| 2375.7M|
[01/18 22:47:35    374s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:47:35    374s] |   81.50%|        0|   0.083|   0.000|   0:00:00.0| 2375.7M|
[01/18 22:47:36    374s] |   81.47%|        8|   0.083|   0.000|   0:00:01.0| 2394.8M|
[01/18 22:47:37    375s] |   81.42%|       26|   0.083|   0.000|   0:00:01.0| 2399.3M|
[01/18 22:47:37    375s] |   81.42%|        0|   0.083|   0.000|   0:00:00.0| 2399.3M|
[01/18 22:47:37    375s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:47:37    375s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/18 22:47:37    375s] |   81.42%|        0|   0.083|   0.000|   0:00:00.0| 2399.3M|
[01/18 22:47:37    375s] +---------+---------+--------+--------+------------+--------+
[01/18 22:47:37    375s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 81.42
[01/18 22:47:37    375s] 
[01/18 22:47:37    375s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 0 Resize = 26 **
[01/18 22:47:37    375s] --------------------------------------------------------------
[01/18 22:47:37    375s] |                                   | Total     | Sequential |
[01/18 22:47:37    375s] --------------------------------------------------------------
[01/18 22:47:37    375s] | Num insts resized                 |      26  |       1    |
[01/18 22:47:37    375s] | Num insts undone                  |       0  |       0    |
[01/18 22:47:37    375s] | Num insts Downsized               |      26  |       1    |
[01/18 22:47:37    375s] | Num insts Samesized               |       0  |       0    |
[01/18 22:47:37    375s] | Num insts Upsized                 |       0  |       0    |
[01/18 22:47:37    375s] | Num multiple commits+uncommits    |       0  |       -    |
[01/18 22:47:37    375s] --------------------------------------------------------------
[01/18 22:47:37    375s] Bottom Preferred Layer:
[01/18 22:47:37    375s] +---------------+------------+----------+
[01/18 22:47:37    375s] |     Layer     |    CLK     |   Rule   |
[01/18 22:47:37    375s] +---------------+------------+----------+
[01/18 22:47:37    375s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:47:37    375s] +---------------+------------+----------+
[01/18 22:47:37    375s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:47:37    375s] +---------------+------------+----------+
[01/18 22:47:37    375s] Via Pillar Rule:
[01/18 22:47:37    375s]     None
[01/18 22:47:37    375s] 
[01/18 22:47:37    375s] Number of times islegalLocAvaiable called = 34 skipped = 0, called in commitmove = 26, skipped in commitmove = 0
[01/18 22:47:37    375s] End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
[01/18 22:47:37    375s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2399.3M, EPOCH TIME: 1705610857.241897
[01/18 22:47:37    375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9457).
[01/18 22:47:37    375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    375s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:2399.3M, EPOCH TIME: 1705610857.275189
[01/18 22:47:37    375s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2399.3M, EPOCH TIME: 1705610857.283321
[01/18 22:47:37    375s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2399.3M, EPOCH TIME: 1705610857.283488
[01/18 22:47:37    376s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2399.3M, EPOCH TIME: 1705610857.292721
[01/18 22:47:37    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    376s] 
[01/18 22:47:37    376s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:37    376s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.033, MEM:2399.3M, EPOCH TIME: 1705610857.325282
[01/18 22:47:37    376s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2399.3M, EPOCH TIME: 1705610857.325429
[01/18 22:47:37    376s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2399.3M, EPOCH TIME: 1705610857.325511
[01/18 22:47:37    376s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2399.3M, EPOCH TIME: 1705610857.327372
[01/18 22:47:37    376s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2399.3M, EPOCH TIME: 1705610857.327604
[01/18 22:47:37    376s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.044, MEM:2399.3M, EPOCH TIME: 1705610857.327736
[01/18 22:47:37    376s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.044, MEM:2399.3M, EPOCH TIME: 1705610857.327803
[01/18 22:47:37    376s] TDRefine: refinePlace mode is spiral
[01/18 22:47:37    376s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.11
[01/18 22:47:37    376s] OPERPROF: Starting RefinePlace at level 1, MEM:2399.3M, EPOCH TIME: 1705610857.327896
[01/18 22:47:37    376s] *** Starting refinePlace (0:06:16 mem=2399.3M) ***
[01/18 22:47:37    376s] Total net bbox length = 2.137e+05 (1.070e+05 1.067e+05) (ext = 6.289e+04)
[01/18 22:47:37    376s] 
[01/18 22:47:37    376s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:37    376s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:47:37    376s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:37    376s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:37    376s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2399.3M, EPOCH TIME: 1705610857.342401
[01/18 22:47:37    376s] Starting refinePlace ...
[01/18 22:47:37    376s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:37    376s] One DDP V2 for no tweak run.
[01/18 22:47:37    376s] 
[01/18 22:47:37    376s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:47:37    376s] Move report: legalization moves 163 insts, mean move: 4.08 um, max move: 18.40 um spiral
[01/18 22:47:37    376s] 	Max move on inst (g187218): (83.00, 179.17) --> (101.40, 179.17)
[01/18 22:47:37    376s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:47:37    376s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:47:37    376s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2402.4MB) @(0:06:16 - 0:06:16).
[01/18 22:47:37    376s] Move report: Detail placement moves 163 insts, mean move: 4.08 um, max move: 18.40 um 
[01/18 22:47:37    376s] 	Max move on inst (g187218): (83.00, 179.17) --> (101.40, 179.17)
[01/18 22:47:37    376s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2402.4MB
[01/18 22:47:37    376s] Statistics of distance of Instance movement in refine placement:
[01/18 22:47:37    376s]   maximum (X+Y) =        18.40 um
[01/18 22:47:37    376s]   inst (g187218) with max move: (83, 179.17) -> (101.4, 179.17)
[01/18 22:47:37    376s]   mean    (X+Y) =         4.08 um
[01/18 22:47:37    376s] Summary Report:
[01/18 22:47:37    376s] Instances move: 163 (out of 9418 movable)
[01/18 22:47:37    376s] Instances flipped: 0
[01/18 22:47:37    376s] Mean displacement: 4.08 um
[01/18 22:47:37    376s] Max displacement: 18.40 um (Instance: g187218) (83, 179.17) -> (101.4, 179.17)
[01/18 22:47:37    376s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X1
[01/18 22:47:37    376s] Total instances moved : 163
[01/18 22:47:37    376s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.230, REAL:0.219, MEM:2402.4M, EPOCH TIME: 1705610857.561386
[01/18 22:47:37    376s] Total net bbox length = 2.144e+05 (1.074e+05 1.070e+05) (ext = 6.289e+04)
[01/18 22:47:37    376s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2402.4MB
[01/18 22:47:37    376s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2402.4MB) @(0:06:16 - 0:06:16).
[01/18 22:47:37    376s] *** Finished refinePlace (0:06:16 mem=2402.4M) ***
[01/18 22:47:37    376s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.11
[01/18 22:47:37    376s] OPERPROF: Finished RefinePlace at level 1, CPU:0.240, REAL:0.238, MEM:2402.4M, EPOCH TIME: 1705610857.565929
[01/18 22:47:37    376s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2402.4M, EPOCH TIME: 1705610857.618257
[01/18 22:47:37    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9457).
[01/18 22:47:37    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    376s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:2399.4M, EPOCH TIME: 1705610857.651387
[01/18 22:47:37    376s] *** maximum move = 18.40 um ***
[01/18 22:47:37    376s] *** Finished re-routing un-routed nets (2399.4M) ***
[01/18 22:47:37    376s] OPERPROF: Starting DPlace-Init at level 1, MEM:2399.4M, EPOCH TIME: 1705610857.710501
[01/18 22:47:37    376s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2399.4M, EPOCH TIME: 1705610857.720379
[01/18 22:47:37    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    376s] 
[01/18 22:47:37    376s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:37    376s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2399.4M, EPOCH TIME: 1705610857.752966
[01/18 22:47:37    376s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2399.4M, EPOCH TIME: 1705610857.753081
[01/18 22:47:37    376s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2399.4M, EPOCH TIME: 1705610857.753147
[01/18 22:47:37    376s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2399.4M, EPOCH TIME: 1705610857.754772
[01/18 22:47:37    376s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2399.4M, EPOCH TIME: 1705610857.755016
[01/18 22:47:37    376s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2399.4M, EPOCH TIME: 1705610857.755147
[01/18 22:47:37    376s] 
[01/18 22:47:37    376s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2399.4M) ***
[01/18 22:47:37    376s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.18
[01/18 22:47:37    376s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.7/0:00:02.8 (1.0), totSession cpu/real = 0:06:16.5/0:28:24.6 (0.2), mem = 2399.4M
[01/18 22:47:37    376s] 
[01/18 22:47:37    376s] =============================================================================================
[01/18 22:47:37    376s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.35-s114_1
[01/18 22:47:37    376s] =============================================================================================
[01/18 22:47:37    376s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:47:37    376s] ---------------------------------------------------------------------------------------------
[01/18 22:47:37    376s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:47:37    376s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:37    376s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[01/18 22:47:37    376s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:47:37    376s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:37    376s] [ OptimizationStep       ]      1   0:00:00.2  (   7.2 % )     0:00:01.9 /  0:00:01.9    1.0
[01/18 22:47:37    376s] [ OptSingleIteration     ]      6   0:00:00.1  (   3.0 % )     0:00:01.7 /  0:00:01.7    1.0
[01/18 22:47:37    376s] [ OptGetWeight           ]    203   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:47:37    376s] [ OptEval                ]    203   0:00:01.0  (  37.2 % )     0:00:01.0 /  0:00:01.0    1.0
[01/18 22:47:37    376s] [ OptCommit              ]    203   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[01/18 22:47:37    376s] [ PostCommitDelayUpdate  ]    203   0:00:00.0  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.1
[01/18 22:47:37    376s] [ IncrDelayCalc          ]     61   0:00:00.4  (  12.9 % )     0:00:00.4 /  0:00:00.4    1.1
[01/18 22:47:37    376s] [ RefinePlace            ]      1   0:00:00.6  (  20.2 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:47:37    376s] [ TimingUpdate           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.5
[01/18 22:47:37    376s] [ IncrTimingUpdate       ]     20   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:47:37    376s] [ MISC                   ]          0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:47:37    376s] ---------------------------------------------------------------------------------------------
[01/18 22:47:37    376s]  AreaOpt #2 TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.7    1.0
[01/18 22:47:37    376s] ---------------------------------------------------------------------------------------------
[01/18 22:47:37    376s] 
[01/18 22:47:37    376s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2380.3M, EPOCH TIME: 1705610857.821486
[01/18 22:47:37    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:47:37    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    376s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.029, MEM:2319.3M, EPOCH TIME: 1705610857.850572
[01/18 22:47:37    376s] TotalInstCnt at PhyDesignMc Destruction: 9457
[01/18 22:47:37    376s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=2319.28M, totSessionCpu=0:06:17).
[01/18 22:47:37    376s] postCtsLateCongRepair #1 0
[01/18 22:47:37    376s] postCtsLateCongRepair #1 0
[01/18 22:47:37    376s] postCtsLateCongRepair #1 0
[01/18 22:47:37    376s] postCtsLateCongRepair #1 0
[01/18 22:47:37    376s] Starting local wire reclaim
[01/18 22:47:37    376s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2319.3M, EPOCH TIME: 1705610857.888876
[01/18 22:47:37    376s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2319.3M, EPOCH TIME: 1705610857.889011
[01/18 22:47:37    376s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2319.3M, EPOCH TIME: 1705610857.889128
[01/18 22:47:37    376s] Processing tracks to init pin-track alignment.
[01/18 22:47:37    376s] z: 2, totalTracks: 1
[01/18 22:47:37    376s] z: 4, totalTracks: 1
[01/18 22:47:37    376s] z: 6, totalTracks: 1
[01/18 22:47:37    376s] z: 8, totalTracks: 1
[01/18 22:47:37    376s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:47:37    376s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2319.3M, EPOCH TIME: 1705610857.898860
[01/18 22:47:37    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:37    376s] 
[01/18 22:47:37    376s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:37    376s] 
[01/18 22:47:37    376s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:47:37    376s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.033, MEM:2319.3M, EPOCH TIME: 1705610857.931809
[01/18 22:47:37    376s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2319.3M, EPOCH TIME: 1705610857.931938
[01/18 22:47:37    376s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2319.3M, EPOCH TIME: 1705610857.932007
[01/18 22:47:37    376s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2319.3MB).
[01/18 22:47:37    376s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.045, MEM:2319.3M, EPOCH TIME: 1705610857.934023
[01/18 22:47:37    376s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.045, MEM:2319.3M, EPOCH TIME: 1705610857.934082
[01/18 22:47:37    376s] TDRefine: refinePlace mode is spiral
[01/18 22:47:37    376s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.12
[01/18 22:47:37    376s] OPERPROF:   Starting RefinePlace at level 2, MEM:2319.3M, EPOCH TIME: 1705610857.934169
[01/18 22:47:37    376s] *** Starting refinePlace (0:06:17 mem=2319.3M) ***
[01/18 22:47:37    376s] Total net bbox length = 2.144e+05 (1.074e+05 1.070e+05) (ext = 6.289e+04)
[01/18 22:47:37    376s] 
[01/18 22:47:37    376s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:37    376s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:37    376s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:37    376s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2319.3M, EPOCH TIME: 1705610857.950424
[01/18 22:47:37    376s] Starting refinePlace ...
[01/18 22:47:37    376s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:37    376s] One DDP V2 for no tweak run.
[01/18 22:47:37    376s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2319.3M, EPOCH TIME: 1705610857.954365
[01/18 22:47:37    376s] OPERPROF:         Starting spMPad at level 5, MEM:2325.4M, EPOCH TIME: 1705610857.974769
[01/18 22:47:37    376s] OPERPROF:           Starting spContextMPad at level 6, MEM:2325.4M, EPOCH TIME: 1705610857.975691
[01/18 22:47:37    376s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2325.4M, EPOCH TIME: 1705610857.975781
[01/18 22:47:37    376s] MP Top (9418): mp=1.050. U=0.814.
[01/18 22:47:37    376s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.005, MEM:2325.4M, EPOCH TIME: 1705610857.979390
[01/18 22:47:37    376s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2325.4M, EPOCH TIME: 1705610857.981335
[01/18 22:47:37    376s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2325.4M, EPOCH TIME: 1705610857.981413
[01/18 22:47:37    376s] OPERPROF:             Starting InitSKP at level 7, MEM:2325.4M, EPOCH TIME: 1705610857.981818
[01/18 22:47:37    376s] no activity file in design. spp won't run.
[01/18 22:47:37    376s] no activity file in design. spp won't run.
[01/18 22:47:38    376s] **WARN: [IO pin not placed] clk
[01/18 22:47:38    376s] **WARN: [IO pin not placed] resetn
[01/18 22:47:38    376s] **WARN: [IO pin not placed] trap
[01/18 22:47:38    376s] **WARN: [IO pin not placed] mem_valid
[01/18 22:47:38    376s] **WARN: [IO pin not placed] mem_instr
[01/18 22:47:38    376s] **WARN: [IO pin not placed] mem_ready
[01/18 22:47:38    376s] **WARN: [IO pin not placed] mem_addr[31]
[01/18 22:47:38    376s] **WARN: [IO pin not placed] mem_addr[30]
[01/18 22:47:38    376s] **WARN: [IO pin not placed] mem_addr[29]
[01/18 22:47:38    376s] **WARN: [IO pin not placed] mem_addr[28]
[01/18 22:47:38    376s] **WARN: [IO pin not placed] ...
[01/18 22:47:38    376s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 409 / 409 = 100.00%
[01/18 22:47:38    377s] *** Finished SKP initialization (cpu=0:00:00.6, real=0:00:01.0)***
[01/18 22:47:38    377s] OPERPROF:             Finished InitSKP at level 7, CPU:0.560, REAL:0.569, MEM:2335.9M, EPOCH TIME: 1705610858.550643
[01/18 22:47:38    377s] Timing cost in AAE based: 903.7599204382131575
[01/18 22:47:38    377s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.690, REAL:0.688, MEM:2342.9M, EPOCH TIME: 1705610858.669863
[01/18 22:47:38    377s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.690, REAL:0.690, MEM:2342.9M, EPOCH TIME: 1705610858.671500
[01/18 22:47:38    377s] SKP cleared!
[01/18 22:47:38    377s] AAE Timing clean up.
[01/18 22:47:38    377s] Tweakage: fix icg 1, fix clk 0.
[01/18 22:47:38    377s] Tweakage: density cost 1, scale 0.4.
[01/18 22:47:38    377s] Tweakage: activity cost 0, scale 1.0.
[01/18 22:47:38    377s] Tweakage: timing cost on, scale 1.0.
[01/18 22:47:38    377s] OPERPROF:         Starting CoreOperation at level 5, MEM:2342.9M, EPOCH TIME: 1705610858.675025
[01/18 22:47:38    377s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2342.9M, EPOCH TIME: 1705610858.684951
[01/18 22:47:39    377s] Tweakage swap 1048 pairs.
[01/18 22:47:39    378s] Tweakage swap 175 pairs.
[01/18 22:47:40    378s] Tweakage swap 190 pairs.
[01/18 22:47:40    378s] Tweakage swap 8 pairs.
[01/18 22:47:40    379s] Tweakage swap 102 pairs.
[01/18 22:47:41    379s] Tweakage swap 12 pairs.
[01/18 22:47:41    380s] Tweakage swap 27 pairs.
[01/18 22:47:41    380s] Tweakage swap 1 pairs.
[01/18 22:47:42    380s] Tweakage swap 20 pairs.
[01/18 22:47:42    381s] Tweakage swap 0 pairs.
[01/18 22:47:42    381s] Tweakage swap 10 pairs.
[01/18 22:47:43    381s] Tweakage swap 0 pairs.
[01/18 22:47:43    382s] Tweakage swap 297 pairs.
[01/18 22:47:43    382s] Tweakage swap 27 pairs.
[01/18 22:47:44    382s] Tweakage swap 19 pairs.
[01/18 22:47:44    382s] Tweakage swap 0 pairs.
[01/18 22:47:44    383s] Tweakage swap 39 pairs.
[01/18 22:47:44    383s] Tweakage swap 3 pairs.
[01/18 22:47:45    383s] Tweakage swap 6 pairs.
[01/18 22:47:45    383s] Tweakage swap 1 pairs.
[01/18 22:47:45    384s] Tweakage swap 11 pairs.
[01/18 22:47:45    384s] Tweakage swap 1 pairs.
[01/18 22:47:46    384s] Tweakage swap 3 pairs.
[01/18 22:47:46    384s] Tweakage swap 0 pairs.
[01/18 22:47:46    384s] Tweakage move 61 insts.
[01/18 22:47:46    384s] Tweakage move 16 insts.
[01/18 22:47:46    384s] Tweakage move 0 insts.
[01/18 22:47:46    384s] Tweakage move 0 insts.
[01/18 22:47:46    384s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:7.600, REAL:7.579, MEM:2342.9M, EPOCH TIME: 1705610866.264406
[01/18 22:47:46    384s] OPERPROF:         Finished CoreOperation at level 5, CPU:7.610, REAL:7.590, MEM:2342.9M, EPOCH TIME: 1705610866.265158
[01/18 22:47:46    384s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:8.330, REAL:8.313, MEM:2342.9M, EPOCH TIME: 1705610866.267090
[01/18 22:47:46    385s] Move report: Congestion aware Tweak moves 2027 insts, mean move: 4.62 um, max move: 34.01 um 
[01/18 22:47:46    385s] 	Max move on inst (FE_OFC636_n_2533): (60.60, 153.52) --> (75.80, 172.33)
[01/18 22:47:46    385s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:08.3, real=0:00:09.0, mem=2342.9mb) @(0:06:17 - 0:06:25).
[01/18 22:47:46    385s] 
[01/18 22:47:46    385s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:47:46    385s] Move report: legalization moves 289 insts, mean move: 4.42 um, max move: 40.49 um spiral
[01/18 22:47:46    385s] 	Max move on inst (FE_OFC622_n_3524): (76.00, 175.75) --> (84.00, 143.26)
[01/18 22:47:46    385s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/18 22:47:46    385s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:47:46    385s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2342.9MB) @(0:06:25 - 0:06:25).
[01/18 22:47:46    385s] Move report: Detail placement moves 2095 insts, mean move: 4.69 um, max move: 45.54 um 
[01/18 22:47:46    385s] 	Max move on inst (FE_OFC129_n_2261): (91.00, 160.36) --> (69.40, 184.30)
[01/18 22:47:46    385s] 	Runtime: CPU: 0:00:08.5 REAL: 0:00:09.0 MEM: 2342.9MB
[01/18 22:47:46    385s] Statistics of distance of Instance movement in refine placement:
[01/18 22:47:46    385s]   maximum (X+Y) =        45.54 um
[01/18 22:47:46    385s]   inst (FE_OFC129_n_2261) with max move: (91, 160.36) -> (69.4, 184.3)
[01/18 22:47:46    385s]   mean    (X+Y) =         4.69 um
[01/18 22:47:46    385s] Summary Report:
[01/18 22:47:46    385s] Instances move: 2095 (out of 9418 movable)
[01/18 22:47:46    385s] Instances flipped: 0
[01/18 22:47:46    385s] Mean displacement: 4.69 um
[01/18 22:47:46    385s] Max displacement: 45.54 um (Instance: FE_OFC129_n_2261) (91, 160.36) -> (69.4, 184.3)
[01/18 22:47:46    385s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/18 22:47:46    385s] Total instances moved : 2095
[01/18 22:47:46    385s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:8.560, REAL:8.530, MEM:2342.9M, EPOCH TIME: 1705610866.480291
[01/18 22:47:46    385s] Total net bbox length = 2.114e+05 (1.061e+05 1.053e+05) (ext = 6.291e+04)
[01/18 22:47:46    385s] Runtime: CPU: 0:00:08.6 REAL: 0:00:09.0 MEM: 2342.9MB
[01/18 22:47:46    385s] [CPU] RefinePlace/total (cpu=0:00:08.6, real=0:00:09.0, mem=2342.9MB) @(0:06:17 - 0:06:25).
[01/18 22:47:46    385s] *** Finished refinePlace (0:06:25 mem=2342.9M) ***
[01/18 22:47:46    385s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.12
[01/18 22:47:46    385s] OPERPROF:   Finished RefinePlace at level 2, CPU:8.580, REAL:8.551, MEM:2342.9M, EPOCH TIME: 1705610866.485061
[01/18 22:47:46    385s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2342.9M, EPOCH TIME: 1705610866.485128
[01/18 22:47:46    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9457).
[01/18 22:47:46    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:46    385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:46    385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:46    385s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.033, MEM:2320.9M, EPOCH TIME: 1705610866.518331
[01/18 22:47:46    385s] OPERPROF: Finished RefinePlace2 at level 1, CPU:8.650, REAL:8.630, MEM:2320.9M, EPOCH TIME: 1705610866.518484
[01/18 22:47:46    385s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/18 22:47:46    385s] #################################################################################
[01/18 22:47:46    385s] # Design Stage: PreRoute
[01/18 22:47:46    385s] # Design Name: picorv32
[01/18 22:47:46    385s] # Design Mode: 45nm
[01/18 22:47:46    385s] # Analysis Mode: MMMC Non-OCV 
[01/18 22:47:46    385s] # Parasitics Mode: No SPEF/RCDB 
[01/18 22:47:46    385s] # Signoff Settings: SI Off 
[01/18 22:47:46    385s] #################################################################################
[01/18 22:47:47    385s] Calculate delays in Single mode...
[01/18 22:47:47    385s] Topological Sorting (REAL = 0:00:00.0, MEM = 2301.4M, InitMEM = 2301.4M)
[01/18 22:47:47    385s] Start delay calculation (fullDC) (1 T). (MEM=2301.36)
[01/18 22:47:47    385s] End AAE Lib Interpolated Model. (MEM=2312.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:47:48    387s] Total number of fetched objects 10471
[01/18 22:47:48    387s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/18 22:47:48    387s] End delay calculation. (MEM=2329.3 CPU=0:00:01.5 REAL=0:00:01.0)
[01/18 22:47:48    387s] End delay calculation (fullDC). (MEM=2329.3 CPU=0:00:01.9 REAL=0:00:01.0)
[01/18 22:47:48    387s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 2329.3M) ***
[01/18 22:47:49    388s] eGR doReRoute: optGuide
[01/18 22:47:49    388s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2329.3M, EPOCH TIME: 1705610869.466349
[01/18 22:47:49    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:49    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:49    388s] All LLGs are deleted
[01/18 22:47:49    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:49    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:49    388s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2329.3M, EPOCH TIME: 1705610869.466476
[01/18 22:47:49    388s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2329.3M, EPOCH TIME: 1705610869.466580
[01/18 22:47:49    388s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2283.3M, EPOCH TIME: 1705610869.467119
[01/18 22:47:49    388s] {MMLU 0 40 10471}
[01/18 22:47:49    388s] ### Creating LA Mngr. totSessionCpu=0:06:28 mem=2283.3M
[01/18 22:47:49    388s] ### Creating LA Mngr, finished. totSessionCpu=0:06:28 mem=2283.3M
[01/18 22:47:49    388s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2283.30 MB )
[01/18 22:47:49    388s] (I)      ==================== Layers =====================
[01/18 22:47:49    388s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:47:49    388s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:47:49    388s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:47:49    388s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:47:49    388s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:47:49    388s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:47:49    388s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:47:49    388s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:47:49    388s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:47:49    388s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:47:49    388s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:47:49    388s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:47:49    388s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:47:49    388s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:47:49    388s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:47:49    388s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:47:49    388s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:47:49    388s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:47:49    388s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:47:49    388s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:47:49    388s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:47:49    388s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:47:49    388s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:47:49    388s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:47:49    388s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:47:49    388s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:47:49    388s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:47:49    388s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:47:49    388s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:47:49    388s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:47:49    388s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:47:49    388s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:47:49    388s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:47:49    388s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:47:49    388s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:47:49    388s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:47:49    388s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:47:49    388s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:47:49    388s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:47:49    388s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:47:49    388s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:47:49    388s] (I)      Started Import and model ( Curr Mem: 2283.30 MB )
[01/18 22:47:49    388s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:49    388s] (I)      == Non-default Options ==
[01/18 22:47:49    388s] (I)      Maximum routing layer                              : 11
[01/18 22:47:49    388s] (I)      Minimum routing layer                              : 1
[01/18 22:47:49    388s] (I)      Number of threads                                  : 1
[01/18 22:47:49    388s] (I)      Method to set GCell size                           : row
[01/18 22:47:49    388s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:47:49    388s] (I)      Use row-based GCell size
[01/18 22:47:49    388s] (I)      Use row-based GCell align
[01/18 22:47:49    388s] (I)      layer 0 area = 80000
[01/18 22:47:49    388s] (I)      layer 1 area = 80000
[01/18 22:47:49    388s] (I)      layer 2 area = 80000
[01/18 22:47:49    388s] (I)      layer 3 area = 80000
[01/18 22:47:49    388s] (I)      layer 4 area = 80000
[01/18 22:47:49    388s] (I)      layer 5 area = 80000
[01/18 22:47:49    388s] (I)      layer 6 area = 80000
[01/18 22:47:49    388s] (I)      layer 7 area = 80000
[01/18 22:47:49    388s] (I)      layer 8 area = 80000
[01/18 22:47:49    388s] (I)      layer 9 area = 400000
[01/18 22:47:49    388s] (I)      layer 10 area = 400000
[01/18 22:47:49    388s] (I)      GCell unit size   : 3420
[01/18 22:47:49    388s] (I)      GCell multiplier  : 1
[01/18 22:47:49    388s] (I)      GCell row height  : 3420
[01/18 22:47:49    388s] (I)      Actual row height : 3420
[01/18 22:47:49    388s] (I)      GCell align ref   : 30000 30020
[01/18 22:47:49    388s] [NR-eGR] Track table information for default rule: 
[01/18 22:47:49    388s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:47:49    388s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:47:49    388s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:47:49    388s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:47:49    388s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:47:49    388s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:47:49    388s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:47:49    388s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:47:49    388s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:47:49    388s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:47:49    388s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:47:49    388s] (I)      ================== Default via ===================
[01/18 22:47:49    388s] (I)      +----+------------------+------------------------+
[01/18 22:47:49    388s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/18 22:47:49    388s] (I)      +----+------------------+------------------------+
[01/18 22:47:49    388s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/18 22:47:49    388s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/18 22:47:49    388s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/18 22:47:49    388s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/18 22:47:49    388s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/18 22:47:49    388s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/18 22:47:49    388s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/18 22:47:49    388s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/18 22:47:49    388s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/18 22:47:49    388s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/18 22:47:49    388s] (I)      +----+------------------+------------------------+
[01/18 22:47:49    388s] [NR-eGR] Read 4578 PG shapes
[01/18 22:47:49    388s] [NR-eGR] Read 0 clock shapes
[01/18 22:47:49    388s] [NR-eGR] Read 0 other shapes
[01/18 22:47:49    388s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:47:49    388s] [NR-eGR] #Instance Blockages : 392004
[01/18 22:47:49    388s] [NR-eGR] #PG Blockages       : 4578
[01/18 22:47:49    388s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:47:49    388s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:47:49    388s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:47:49    388s] [NR-eGR] #Other Blockages    : 0
[01/18 22:47:49    388s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:47:49    388s] [NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 9034
[01/18 22:47:49    388s] [NR-eGR] Read 10340 nets ( ignored 40 )
[01/18 22:47:49    388s] (I)      early_global_route_priority property id does not exist.
[01/18 22:47:49    388s] (I)      Read Num Blocks=396582  Num Prerouted Wires=9034  Num CS=0
[01/18 22:47:49    388s] (I)      Layer 0 (H) : #blockages 392584 : #preroutes 2005
[01/18 22:47:49    388s] (I)      Layer 1 (V) : #blockages 464 : #preroutes 2998
[01/18 22:47:49    388s] (I)      Layer 2 (H) : #blockages 464 : #preroutes 1934
[01/18 22:47:49    388s] (I)      Layer 3 (V) : #blockages 464 : #preroutes 1127
[01/18 22:47:49    388s] (I)      Layer 4 (H) : #blockages 464 : #preroutes 843
[01/18 22:47:49    388s] (I)      Layer 5 (V) : #blockages 464 : #preroutes 127
[01/18 22:47:49    388s] (I)      Layer 6 (H) : #blockages 464 : #preroutes 0
[01/18 22:47:49    388s] (I)      Layer 7 (V) : #blockages 464 : #preroutes 0
[01/18 22:47:49    388s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[01/18 22:47:49    388s] (I)      Layer 9 (V) : #blockages 256 : #preroutes 0
[01/18 22:47:49    388s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/18 22:47:49    388s] (I)      Number of ignored nets                =     40
[01/18 22:47:49    388s] (I)      Number of connected nets              =      0
[01/18 22:47:49    388s] (I)      Number of fixed nets                  =     40.  Ignored: Yes
[01/18 22:47:49    388s] (I)      Number of clock nets                  =     40.  Ignored: No
[01/18 22:47:49    388s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:47:49    388s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:47:49    388s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:47:49    388s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:47:49    388s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:47:49    388s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:47:49    388s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:47:49    388s] (I)      Ndr track 0 does not exist
[01/18 22:47:49    388s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:47:49    388s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:47:49    388s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:47:49    388s] (I)      Site width          :   400  (dbu)
[01/18 22:47:49    388s] (I)      Row height          :  3420  (dbu)
[01/18 22:47:49    388s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:47:49    388s] (I)      GCell width         :  3420  (dbu)
[01/18 22:47:49    388s] (I)      GCell height        :  3420  (dbu)
[01/18 22:47:49    388s] (I)      Grid                :   133   132    11
[01/18 22:47:49    388s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:47:49    388s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/18 22:47:49    388s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/18 22:47:49    388s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:47:49    388s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:47:49    388s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:47:49    388s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/18 22:47:49    388s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:47:49    388s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/18 22:47:49    388s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:47:49    388s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:47:49    388s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:47:49    388s] (I)      --------------------------------------------------------
[01/18 22:47:49    388s] 
[01/18 22:47:49    388s] [NR-eGR] ============ Routing rule table ============
[01/18 22:47:49    388s] [NR-eGR] Rule id: 0  Nets: 10300
[01/18 22:47:49    388s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:47:49    388s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/18 22:47:49    388s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:47:49    388s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/18 22:47:49    388s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/18 22:47:49    388s] [NR-eGR] ========================================
[01/18 22:47:49    388s] [NR-eGR] 
[01/18 22:47:49    388s] (I)      =============== Blocked Tracks ===============
[01/18 22:47:49    388s] (I)      +-------+---------+----------+---------------+
[01/18 22:47:49    388s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:47:49    388s] (I)      +-------+---------+----------+---------------+
[01/18 22:47:49    388s] (I)      |     1 |  158669 |   114873 |        72.40% |
[01/18 22:47:49    388s] (I)      |     2 |  150876 |     7888 |         5.23% |
[01/18 22:47:49    388s] (I)      |     3 |  158669 |     1392 |         0.88% |
[01/18 22:47:49    388s] (I)      |     4 |  150876 |     7888 |         5.23% |
[01/18 22:47:49    388s] (I)      |     5 |  158669 |     1392 |         0.88% |
[01/18 22:47:49    388s] (I)      |     6 |  150876 |     7888 |         5.23% |
[01/18 22:47:49    388s] (I)      |     7 |  158669 |     1392 |         0.88% |
[01/18 22:47:49    388s] (I)      |     8 |  150876 |     7888 |         5.23% |
[01/18 22:47:49    388s] (I)      |     9 |  158669 |     2784 |         1.75% |
[01/18 22:47:49    388s] (I)      |    10 |   60192 |     4318 |         7.17% |
[01/18 22:47:49    388s] (I)      |    11 |   63441 |    11132 |        17.55% |
[01/18 22:47:49    388s] (I)      +-------+---------+----------+---------------+
[01/18 22:47:49    388s] (I)      Finished Import and model ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2307.24 MB )
[01/18 22:47:49    388s] (I)      Reset routing kernel
[01/18 22:47:49    388s] (I)      Started Global Routing ( Curr Mem: 2307.24 MB )
[01/18 22:47:49    388s] (I)      totalPins=35455  totalGlobalPin=33968 (95.81%)
[01/18 22:47:49    388s] (I)      total 2D Cap : 1375903 = (725787 H, 650116 V)
[01/18 22:47:49    388s] [NR-eGR] Layer group 1: route 10300 net(s) in layer range [1, 11]
[01/18 22:47:49    388s] (I)      
[01/18 22:47:49    388s] (I)      ============  Phase 1a Route ============
[01/18 22:47:49    388s] (I)      Usage: 96939 = (45611 H, 51328 V) = (6.28% H, 7.90% V) = (7.799e+04um H, 8.777e+04um V)
[01/18 22:47:49    388s] (I)      
[01/18 22:47:49    388s] (I)      ============  Phase 1b Route ============
[01/18 22:47:49    388s] (I)      Usage: 96939 = (45611 H, 51328 V) = (6.28% H, 7.90% V) = (7.799e+04um H, 8.777e+04um V)
[01/18 22:47:49    388s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.657657e+05um
[01/18 22:47:49    388s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/18 22:47:49    388s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/18 22:47:49    388s] (I)      
[01/18 22:47:49    388s] (I)      ============  Phase 1c Route ============
[01/18 22:47:49    388s] (I)      Usage: 96939 = (45611 H, 51328 V) = (6.28% H, 7.90% V) = (7.799e+04um H, 8.777e+04um V)
[01/18 22:47:49    388s] (I)      
[01/18 22:47:49    388s] (I)      ============  Phase 1d Route ============
[01/18 22:47:49    388s] (I)      Usage: 96939 = (45611 H, 51328 V) = (6.28% H, 7.90% V) = (7.799e+04um H, 8.777e+04um V)
[01/18 22:47:49    388s] (I)      
[01/18 22:47:49    388s] (I)      ============  Phase 1e Route ============
[01/18 22:47:49    388s] (I)      Usage: 96939 = (45611 H, 51328 V) = (6.28% H, 7.90% V) = (7.799e+04um H, 8.777e+04um V)
[01/18 22:47:49    388s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.657657e+05um
[01/18 22:47:49    388s] (I)      
[01/18 22:47:49    388s] (I)      ============  Phase 1l Route ============
[01/18 22:47:49    388s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/18 22:47:49    388s] (I)      Layer  1:      43441        20         8      106533       50283    (67.94%) 
[01/18 22:47:49    388s] (I)      Layer  2:     147603     43365         5           0      148967    ( 0.00%) 
[01/18 22:47:49    388s] (I)      Layer  3:     156374     37332         0           0      156816    ( 0.00%) 
[01/18 22:47:49    388s] (I)      Layer  4:     147603     17930         0           0      148967    ( 0.00%) 
[01/18 22:47:49    388s] (I)      Layer  5:     156374      7310         0           0      156816    ( 0.00%) 
[01/18 22:47:49    388s] (I)      Layer  6:     147603      1807         0           0      148967    ( 0.00%) 
[01/18 22:47:49    388s] (I)      Layer  7:     156374         0         0           0      156816    ( 0.00%) 
[01/18 22:47:49    388s] (I)      Layer  8:     147603         0         0           0      148967    ( 0.00%) 
[01/18 22:47:49    388s] (I)      Layer  9:     155491         0         0           0      156816    ( 0.00%) 
[01/18 22:47:49    388s] (I)      Layer 10:      55442         0         0        3447       56139    ( 5.79%) 
[01/18 22:47:49    388s] (I)      Layer 11:      51883         0         0        8230       54497    (13.12%) 
[01/18 22:47:49    388s] (I)      Total:       1365791    107764        13      118209     1384046    ( 7.87%) 
[01/18 22:47:49    388s] (I)      
[01/18 22:47:49    388s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/18 22:47:49    388s] [NR-eGR]                        OverCon           OverCon            
[01/18 22:47:49    388s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/18 22:47:49    388s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/18 22:47:49    388s] [NR-eGR] ---------------------------------------------------------------
[01/18 22:47:49    388s] [NR-eGR]  Metal1 ( 1)         8( 0.14%)         0( 0.00%)   ( 0.14%) 
[01/18 22:47:49    388s] [NR-eGR]  Metal2 ( 2)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/18 22:47:49    388s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:49    388s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:49    388s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:49    388s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:49    388s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:49    388s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:49    388s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:49    388s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:49    388s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:47:49    388s] [NR-eGR] ---------------------------------------------------------------
[01/18 22:47:49    388s] [NR-eGR]        Total        13( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/18 22:47:49    388s] [NR-eGR] 
[01/18 22:47:49    388s] (I)      Finished Global Routing ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 2315.24 MB )
[01/18 22:47:49    388s] (I)      total 2D Cap : 1377087 = (726269 H, 650818 V)
[01/18 22:47:49    388s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:47:49    388s] (I)      ============= Track Assignment ============
[01/18 22:47:49    388s] (I)      Started Track Assignment (1T) ( Curr Mem: 2315.24 MB )
[01/18 22:47:49    388s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/18 22:47:49    388s] (I)      Run Multi-thread track assignment
[01/18 22:47:50    388s] (I)      Finished Track Assignment (1T) ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2315.24 MB )
[01/18 22:47:50    388s] (I)      Started Export ( Curr Mem: 2315.24 MB )
[01/18 22:47:50    388s] [NR-eGR]                  Length (um)   Vias 
[01/18 22:47:50    388s] [NR-eGR] ------------------------------------
[01/18 22:47:50    388s] [NR-eGR]  Metal1   (1H)         13460  38764 
[01/18 22:47:50    388s] [NR-eGR]  Metal2   (2V)         62007  26421 
[01/18 22:47:50    388s] [NR-eGR]  Metal3   (3H)         60477   6267 
[01/18 22:47:50    388s] [NR-eGR]  Metal4   (4V)         29954   2145 
[01/18 22:47:50    388s] [NR-eGR]  Metal5   (5H)         12437    570 
[01/18 22:47:50    388s] [NR-eGR]  Metal6   (6V)          3084      0 
[01/18 22:47:50    388s] [NR-eGR]  Metal7   (7H)             0      0 
[01/18 22:47:50    388s] [NR-eGR]  Metal8   (8V)             0      0 
[01/18 22:47:50    388s] [NR-eGR]  Metal9   (9H)             0      0 
[01/18 22:47:50    388s] [NR-eGR]  Metal10  (10V)            0      0 
[01/18 22:47:50    388s] [NR-eGR]  Metal11  (11H)            0      0 
[01/18 22:47:50    388s] [NR-eGR] ------------------------------------
[01/18 22:47:50    388s] [NR-eGR]           Total       181420  74167 
[01/18 22:47:50    388s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:47:50    388s] [NR-eGR] Total half perimeter of net bounding box: 211440um
[01/18 22:47:50    388s] [NR-eGR] Total length: 181420um, number of vias: 74167
[01/18 22:47:50    388s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:47:50    388s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/18 22:47:50    388s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:47:50    388s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2305.73 MB )
[01/18 22:47:50    388s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.74 sec, Curr Mem: 2283.73 MB )
[01/18 22:47:50    388s] (I)      ===================================== Runtime Summary ======================================
[01/18 22:47:50    388s] (I)       Step                                         %       Start      Finish      Real       CPU 
[01/18 22:47:50    388s] (I)      --------------------------------------------------------------------------------------------
[01/18 22:47:50    388s] (I)       Early Global Route kernel              100.00%  921.83 sec  922.57 sec  0.74 sec  0.74 sec 
[01/18 22:47:50    388s] (I)       +-Import and model                      32.87%  921.84 sec  922.08 sec  0.24 sec  0.24 sec 
[01/18 22:47:50    388s] (I)       | +-Create place DB                      4.65%  921.84 sec  921.87 sec  0.03 sec  0.04 sec 
[01/18 22:47:50    388s] (I)       | | +-Import place data                  4.63%  921.84 sec  921.87 sec  0.03 sec  0.04 sec 
[01/18 22:47:50    388s] (I)       | | | +-Read instances and placement     1.39%  921.84 sec  921.85 sec  0.01 sec  0.01 sec 
[01/18 22:47:50    388s] (I)       | | | +-Read nets                        3.18%  921.85 sec  921.87 sec  0.02 sec  0.03 sec 
[01/18 22:47:50    388s] (I)       | +-Create route DB                     27.10%  921.87 sec  922.07 sec  0.20 sec  0.20 sec 
[01/18 22:47:50    388s] (I)       | | +-Import route data (1T)            27.04%  921.87 sec  922.07 sec  0.20 sec  0.20 sec 
[01/18 22:47:50    388s] (I)       | | | +-Read blockages ( Layer 1-11 )   18.89%  921.88 sec  922.02 sec  0.14 sec  0.14 sec 
[01/18 22:47:50    388s] (I)       | | | | +-Read routing blockages         0.00%  921.88 sec  921.88 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | | | +-Read instance blockages       18.53%  921.88 sec  922.01 sec  0.14 sec  0.14 sec 
[01/18 22:47:50    388s] (I)       | | | | +-Read PG blockages              0.10%  922.02 sec  922.02 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | | | +-Read clock blockages           0.01%  922.02 sec  922.02 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | | | +-Read other blockages           0.01%  922.02 sec  922.02 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | | | +-Read halo blockages            0.03%  922.02 sec  922.02 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | | | +-Read boundary cut boxes        0.00%  922.02 sec  922.02 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | | +-Read blackboxes                  0.00%  922.02 sec  922.02 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | | +-Read prerouted                   0.89%  922.02 sec  922.02 sec  0.01 sec  0.01 sec 
[01/18 22:47:50    388s] (I)       | | | +-Read unlegalized nets            0.26%  922.02 sec  922.03 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | | +-Read nets                        0.44%  922.03 sec  922.03 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | | +-Set up via pillars               0.01%  922.03 sec  922.03 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | | +-Initialize 3D grid graph         0.07%  922.03 sec  922.03 sec  0.00 sec  0.01 sec 
[01/18 22:47:50    388s] (I)       | | | +-Model blockage capacity          5.33%  922.03 sec  922.07 sec  0.04 sec  0.03 sec 
[01/18 22:47:50    388s] (I)       | | | | +-Initialize 3D capacity         5.11%  922.03 sec  922.07 sec  0.04 sec  0.03 sec 
[01/18 22:47:50    388s] (I)       | +-Read aux data                        0.00%  922.07 sec  922.07 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | +-Others data preparation              0.13%  922.07 sec  922.07 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | +-Create route kernel                  0.69%  922.07 sec  922.08 sec  0.01 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       +-Global Routing                        20.90%  922.08 sec  922.24 sec  0.15 sec  0.16 sec 
[01/18 22:47:50    388s] (I)       | +-Initialization                       0.33%  922.08 sec  922.08 sec  0.00 sec  0.01 sec 
[01/18 22:47:50    388s] (I)       | +-Net group 1                         19.24%  922.08 sec  922.23 sec  0.14 sec  0.14 sec 
[01/18 22:47:50    388s] (I)       | | +-Generate topology                  1.52%  922.08 sec  922.10 sec  0.01 sec  0.01 sec 
[01/18 22:47:50    388s] (I)       | | +-Phase 1a                           3.94%  922.10 sec  922.13 sec  0.03 sec  0.03 sec 
[01/18 22:47:50    388s] (I)       | | | +-Pattern routing (1T)             3.42%  922.10 sec  922.13 sec  0.03 sec  0.03 sec 
[01/18 22:47:50    388s] (I)       | | | +-Add via demand to 2D             0.44%  922.13 sec  922.13 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | +-Phase 1b                           0.02%  922.13 sec  922.13 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | +-Phase 1c                           0.00%  922.13 sec  922.13 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | +-Phase 1d                           0.00%  922.13 sec  922.13 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | +-Phase 1e                           0.04%  922.13 sec  922.13 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | | +-Route legalization               0.00%  922.13 sec  922.13 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | | +-Phase 1l                          13.03%  922.13 sec  922.23 sec  0.10 sec  0.10 sec 
[01/18 22:47:50    388s] (I)       | | | +-Layer assignment (1T)           12.72%  922.13 sec  922.23 sec  0.09 sec  0.09 sec 
[01/18 22:47:50    388s] (I)       | +-Clean cong LA                        0.00%  922.23 sec  922.23 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       +-Export 3D cong map                     0.80%  922.24 sec  922.24 sec  0.01 sec  0.01 sec 
[01/18 22:47:50    388s] (I)       | +-Export 2D cong map                   0.06%  922.24 sec  922.24 sec  0.00 sec  0.01 sec 
[01/18 22:47:50    388s] (I)       +-Extract Global 3D Wires                0.39%  922.26 sec  922.26 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       +-Track Assignment (1T)                 18.08%  922.26 sec  922.39 sec  0.13 sec  0.14 sec 
[01/18 22:47:50    388s] (I)       | +-Initialization                       0.10%  922.26 sec  922.26 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       | +-Track Assignment Kernel             17.66%  922.26 sec  922.39 sec  0.13 sec  0.13 sec 
[01/18 22:47:50    388s] (I)       | +-Free Memory                          0.00%  922.39 sec  922.39 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)       +-Export                                23.52%  922.39 sec  922.57 sec  0.17 sec  0.17 sec 
[01/18 22:47:50    388s] (I)       | +-Export DB wires                      7.12%  922.39 sec  922.45 sec  0.05 sec  0.05 sec 
[01/18 22:47:50    388s] (I)       | | +-Export all nets                    5.40%  922.40 sec  922.44 sec  0.04 sec  0.04 sec 
[01/18 22:47:50    388s] (I)       | | +-Set wire vias                      1.37%  922.44 sec  922.45 sec  0.01 sec  0.01 sec 
[01/18 22:47:50    388s] (I)       | +-Report wirelength                    2.86%  922.45 sec  922.47 sec  0.02 sec  0.02 sec 
[01/18 22:47:50    388s] (I)       | +-Update net boxes                     3.03%  922.47 sec  922.49 sec  0.02 sec  0.02 sec 
[01/18 22:47:50    388s] (I)       | +-Update timing                       10.41%  922.49 sec  922.57 sec  0.08 sec  0.08 sec 
[01/18 22:47:50    388s] (I)       +-Postprocess design                     0.42%  922.57 sec  922.57 sec  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)      ===================== Summary by functions =====================
[01/18 22:47:50    388s] (I)       Lv  Step                                 %      Real       CPU 
[01/18 22:47:50    388s] (I)      ----------------------------------------------------------------
[01/18 22:47:50    388s] (I)        0  Early Global Route kernel      100.00%  0.74 sec  0.74 sec 
[01/18 22:47:50    388s] (I)        1  Import and model                32.87%  0.24 sec  0.24 sec 
[01/18 22:47:50    388s] (I)        1  Export                          23.52%  0.17 sec  0.17 sec 
[01/18 22:47:50    388s] (I)        1  Global Routing                  20.90%  0.15 sec  0.16 sec 
[01/18 22:47:50    388s] (I)        1  Track Assignment (1T)           18.08%  0.13 sec  0.14 sec 
[01/18 22:47:50    388s] (I)        1  Export 3D cong map               0.80%  0.01 sec  0.01 sec 
[01/18 22:47:50    388s] (I)        1  Postprocess design               0.42%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        1  Extract Global 3D Wires          0.39%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        2  Create route DB                 27.10%  0.20 sec  0.20 sec 
[01/18 22:47:50    388s] (I)        2  Net group 1                     19.24%  0.14 sec  0.14 sec 
[01/18 22:47:50    388s] (I)        2  Track Assignment Kernel         17.66%  0.13 sec  0.13 sec 
[01/18 22:47:50    388s] (I)        2  Update timing                   10.41%  0.08 sec  0.08 sec 
[01/18 22:47:50    388s] (I)        2  Export DB wires                  7.12%  0.05 sec  0.05 sec 
[01/18 22:47:50    388s] (I)        2  Create place DB                  4.65%  0.03 sec  0.04 sec 
[01/18 22:47:50    388s] (I)        2  Update net boxes                 3.03%  0.02 sec  0.02 sec 
[01/18 22:47:50    388s] (I)        2  Report wirelength                2.86%  0.02 sec  0.02 sec 
[01/18 22:47:50    388s] (I)        2  Create route kernel              0.69%  0.01 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        2  Initialization                   0.43%  0.00 sec  0.01 sec 
[01/18 22:47:50    388s] (I)        2  Others data preparation          0.13%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.01 sec 
[01/18 22:47:50    388s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        3  Import route data (1T)          27.04%  0.20 sec  0.20 sec 
[01/18 22:47:50    388s] (I)        3  Phase 1l                        13.03%  0.10 sec  0.10 sec 
[01/18 22:47:50    388s] (I)        3  Export all nets                  5.40%  0.04 sec  0.04 sec 
[01/18 22:47:50    388s] (I)        3  Import place data                4.63%  0.03 sec  0.04 sec 
[01/18 22:47:50    388s] (I)        3  Phase 1a                         3.94%  0.03 sec  0.03 sec 
[01/18 22:47:50    388s] (I)        3  Generate topology                1.52%  0.01 sec  0.01 sec 
[01/18 22:47:50    388s] (I)        3  Set wire vias                    1.37%  0.01 sec  0.01 sec 
[01/18 22:47:50    388s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        4  Read blockages ( Layer 1-11 )   18.89%  0.14 sec  0.14 sec 
[01/18 22:47:50    388s] (I)        4  Layer assignment (1T)           12.72%  0.09 sec  0.09 sec 
[01/18 22:47:50    388s] (I)        4  Model blockage capacity          5.33%  0.04 sec  0.03 sec 
[01/18 22:47:50    388s] (I)        4  Read nets                        3.62%  0.03 sec  0.03 sec 
[01/18 22:47:50    388s] (I)        4  Pattern routing (1T)             3.42%  0.03 sec  0.03 sec 
[01/18 22:47:50    388s] (I)        4  Read instances and placement     1.39%  0.01 sec  0.01 sec 
[01/18 22:47:50    388s] (I)        4  Read prerouted                   0.89%  0.01 sec  0.01 sec 
[01/18 22:47:50    388s] (I)        4  Add via demand to 2D             0.44%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        4  Read unlegalized nets            0.26%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        4  Initialize 3D grid graph         0.07%  0.00 sec  0.01 sec 
[01/18 22:47:50    388s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        5  Read instance blockages         18.53%  0.14 sec  0.14 sec 
[01/18 22:47:50    388s] (I)        5  Initialize 3D capacity           5.11%  0.04 sec  0.03 sec 
[01/18 22:47:50    388s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/18 22:47:50    388s] Extraction called for design 'picorv32' of instances=9457 and nets=10644 using extraction engine 'preRoute' .
[01/18 22:47:50    388s] PreRoute RC Extraction called for design picorv32.
[01/18 22:47:50    388s] RC Extraction called in multi-corner(1) mode.
[01/18 22:47:50    388s] RCMode: PreRoute
[01/18 22:47:50    388s]       RC Corner Indexes            0   
[01/18 22:47:50    388s] Capacitance Scaling Factor   : 1.00000 
[01/18 22:47:50    388s] Resistance Scaling Factor    : 1.00000 
[01/18 22:47:50    388s] Clock Cap. Scaling Factor    : 1.00000 
[01/18 22:47:50    388s] Clock Res. Scaling Factor    : 1.00000 
[01/18 22:47:50    388s] Shrink Factor                : 1.00000
[01/18 22:47:50    388s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/18 22:47:50    388s] Using Quantus QRC technology file ...
[01/18 22:47:50    388s] 
[01/18 22:47:50    388s] Trim Metal Layers:
[01/18 22:47:50    389s] LayerId::1 widthSet size::2
[01/18 22:47:50    389s] LayerId::2 widthSet size::2
[01/18 22:47:50    389s] LayerId::3 widthSet size::2
[01/18 22:47:50    389s] LayerId::4 widthSet size::2
[01/18 22:47:50    389s] LayerId::5 widthSet size::2
[01/18 22:47:50    389s] LayerId::6 widthSet size::2
[01/18 22:47:50    389s] LayerId::7 widthSet size::2
[01/18 22:47:50    389s] LayerId::8 widthSet size::2
[01/18 22:47:50    389s] LayerId::9 widthSet size::2
[01/18 22:47:50    389s] LayerId::10 widthSet size::2
[01/18 22:47:50    389s] LayerId::11 widthSet size::2
[01/18 22:47:50    389s] Updating RC grid for preRoute extraction ...
[01/18 22:47:50    389s] eee: pegSigSF::1.070000
[01/18 22:47:50    389s] Initializing multi-corner resistance tables ...
[01/18 22:47:50    389s] eee: l::1 avDens::0.138908 usedTrk::2275.309939 availTrk::16380.000000 sigTrk::2275.309939
[01/18 22:47:50    389s] eee: l::2 avDens::0.279021 usedTrk::3626.154384 availTrk::12996.000000 sigTrk::3626.154384
[01/18 22:47:50    389s] eee: l::3 avDens::0.258530 usedTrk::3536.687725 availTrk::13680.000000 sigTrk::3536.687725
[01/18 22:47:50    389s] eee: l::4 avDens::0.143272 usedTrk::1751.717253 availTrk::12226.500000 sigTrk::1751.717253
[01/18 22:47:50    389s] eee: l::5 avDens::0.063137 usedTrk::727.335669 availTrk::11520.000000 sigTrk::727.335669
[01/18 22:47:50    389s] eee: l::6 avDens::0.019175 usedTrk::180.345029 availTrk::9405.000000 sigTrk::180.345029
[01/18 22:47:50    389s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:47:50    389s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:47:50    389s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:47:50    389s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 22:47:50    389s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 22:47:50    389s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:47:50    389s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.270417 uaWl=1.000000 uaWlH=0.238436 aWlH=0.000000 lMod=0 pMax=0.819300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:47:50    389s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2275.727M)
[01/18 22:47:50    389s] Compute RC Scale Done ...
[01/18 22:47:50    389s] OPERPROF: Starting HotSpotCal at level 1, MEM:2294.8M, EPOCH TIME: 1705610870.706259
[01/18 22:47:50    389s] [hotspot] +------------+---------------+---------------+
[01/18 22:47:50    389s] [hotspot] |            |   max hotspot | total hotspot |
[01/18 22:47:50    389s] [hotspot] +------------+---------------+---------------+
[01/18 22:47:50    389s] [hotspot] | normalized |          0.00 |          0.00 |
[01/18 22:47:50    389s] [hotspot] +------------+---------------+---------------+
[01/18 22:47:50    389s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/18 22:47:50    389s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/18 22:47:50    389s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2294.8M, EPOCH TIME: 1705610870.708562
[01/18 22:47:50    389s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[01/18 22:47:50    389s] Begin: GigaOpt Route Type Constraints Refinement
[01/18 22:47:50    389s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:29.5/0:28:37.5 (0.2), mem = 2294.8M
[01/18 22:47:50    389s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.19
[01/18 22:47:50    389s] ### Creating RouteCongInterface, started
[01/18 22:47:50    389s] 
[01/18 22:47:50    389s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/18 22:47:50    389s] 
[01/18 22:47:50    389s] #optDebug: {0, 1.000}
[01/18 22:47:50    389s] ### Creating RouteCongInterface, finished
[01/18 22:47:50    389s] Updated routing constraints on 0 nets.
[01/18 22:47:50    389s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.19
[01/18 22:47:50    389s] Bottom Preferred Layer:
[01/18 22:47:50    389s] +---------------+------------+----------+
[01/18 22:47:50    389s] |     Layer     |    CLK     |   Rule   |
[01/18 22:47:50    389s] +---------------+------------+----------+
[01/18 22:47:50    389s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:47:50    389s] +---------------+------------+----------+
[01/18 22:47:50    389s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:47:50    389s] +---------------+------------+----------+
[01/18 22:47:50    389s] Via Pillar Rule:
[01/18 22:47:50    389s]     None
[01/18 22:47:50    389s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.2), totSession cpu/real = 0:06:29.5/0:28:37.5 (0.2), mem = 2294.8M
[01/18 22:47:50    389s] 
[01/18 22:47:50    389s] =============================================================================================
[01/18 22:47:50    389s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.35-s114_1
[01/18 22:47:50    389s] =============================================================================================
[01/18 22:47:50    389s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:47:50    389s] ---------------------------------------------------------------------------------------------
[01/18 22:47:50    389s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  76.8 % )     0:00:00.0 /  0:00:00.0    1.2
[01/18 22:47:50    389s] [ MISC                   ]          0:00:00.0  (  23.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:50    389s] ---------------------------------------------------------------------------------------------
[01/18 22:47:50    389s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.1    1.2
[01/18 22:47:50    389s] ---------------------------------------------------------------------------------------------
[01/18 22:47:50    389s] 
[01/18 22:47:50    389s] End: GigaOpt Route Type Constraints Refinement
[01/18 22:47:50    389s] skip EGR on cluster skew clock nets.
[01/18 22:47:50    389s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/18 22:47:50    389s] #################################################################################
[01/18 22:47:50    389s] # Design Stage: PreRoute
[01/18 22:47:50    389s] # Design Name: picorv32
[01/18 22:47:50    389s] # Design Mode: 45nm
[01/18 22:47:50    389s] # Analysis Mode: MMMC Non-OCV 
[01/18 22:47:50    389s] # Parasitics Mode: No SPEF/RCDB 
[01/18 22:47:50    389s] # Signoff Settings: SI Off 
[01/18 22:47:50    389s] #################################################################################
[01/18 22:47:51    389s] Calculate delays in Single mode...
[01/18 22:47:51    389s] Topological Sorting (REAL = 0:00:00.0, MEM = 2292.8M, InitMEM = 2292.8M)
[01/18 22:47:51    389s] Start delay calculation (fullDC) (1 T). (MEM=2292.8)
[01/18 22:47:51    390s] End AAE Lib Interpolated Model. (MEM=2304.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:47:53    391s] Total number of fetched objects 10471
[01/18 22:47:53    391s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/18 22:47:53    391s] End delay calculation. (MEM=2334.47 CPU=0:00:01.6 REAL=0:00:02.0)
[01/18 22:47:53    391s] End delay calculation (fullDC). (MEM=2334.47 CPU=0:00:01.9 REAL=0:00:02.0)
[01/18 22:47:53    391s] *** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 2334.5M) ***
[01/18 22:47:53    392s] Begin: GigaOpt postEco DRV Optimization
[01/18 22:47:53    392s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/18 22:47:53    392s] *** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:32.2/0:28:40.2 (0.2), mem = 2334.5M
[01/18 22:47:53    392s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:47:53    392s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:47:53    392s] Processing average sequential pin duty cycle 
[01/18 22:47:53    392s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.20
[01/18 22:47:53    392s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:47:53    392s] ### Creating PhyDesignMc. totSessionCpu=0:06:32 mem=2334.5M
[01/18 22:47:53    392s] OPERPROF: Starting DPlace-Init at level 1, MEM:2334.5M, EPOCH TIME: 1705610873.437694
[01/18 22:47:53    392s] Processing tracks to init pin-track alignment.
[01/18 22:47:53    392s] z: 2, totalTracks: 1
[01/18 22:47:53    392s] z: 4, totalTracks: 1
[01/18 22:47:53    392s] z: 6, totalTracks: 1
[01/18 22:47:53    392s] z: 8, totalTracks: 1
[01/18 22:47:53    392s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:47:53    392s] All LLGs are deleted
[01/18 22:47:53    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:53    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:53    392s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2334.5M, EPOCH TIME: 1705610873.444913
[01/18 22:47:53    392s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2334.5M, EPOCH TIME: 1705610873.445210
[01/18 22:47:53    392s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2334.5M, EPOCH TIME: 1705610873.447661
[01/18 22:47:53    392s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:53    392s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:53    392s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2334.5M, EPOCH TIME: 1705610873.449407
[01/18 22:47:53    392s] Max number of tech site patterns supported in site array is 256.
[01/18 22:47:53    392s] Core basic site is CoreSite
[01/18 22:47:53    392s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2334.5M, EPOCH TIME: 1705610873.476583
[01/18 22:47:53    392s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 22:47:53    392s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/18 22:47:53    392s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2334.5M, EPOCH TIME: 1705610873.478169
[01/18 22:47:53    392s] Fast DP-INIT is on for default
[01/18 22:47:53    392s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 22:47:53    392s] Atter site array init, number of instance map data is 0.
[01/18 22:47:53    392s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.032, MEM:2334.5M, EPOCH TIME: 1705610873.481765
[01/18 22:47:53    392s] 
[01/18 22:47:53    392s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:53    392s] 
[01/18 22:47:53    392s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:47:53    392s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2334.5M, EPOCH TIME: 1705610873.484967
[01/18 22:47:53    392s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2334.5M, EPOCH TIME: 1705610873.485059
[01/18 22:47:53    392s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2334.5M, EPOCH TIME: 1705610873.485124
[01/18 22:47:53    392s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2334.5MB).
[01/18 22:47:53    392s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2334.5M, EPOCH TIME: 1705610873.486840
[01/18 22:47:53    392s] TotalInstCnt at PhyDesignMc Initialization: 9457
[01/18 22:47:53    392s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:32 mem=2334.5M
[01/18 22:47:53    392s] ### Creating RouteCongInterface, started
[01/18 22:47:53    392s] 
[01/18 22:47:53    392s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/18 22:47:53    392s] 
[01/18 22:47:53    392s] #optDebug: {0, 1.000}
[01/18 22:47:53    392s] ### Creating RouteCongInterface, finished
[01/18 22:47:53    392s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:47:53    392s] ### Creating LA Mngr. totSessionCpu=0:06:32 mem=2334.5M
[01/18 22:47:53    392s] ### Creating LA Mngr, finished. totSessionCpu=0:06:32 mem=2334.5M
[01/18 22:47:53    392s] [GPS-DRV] Optimizer parameters ============================= 
[01/18 22:47:53    392s] [GPS-DRV] maxDensity (design): 0.95
[01/18 22:47:53    392s] [GPS-DRV] maxLocalDensity: 0.98
[01/18 22:47:53    392s] [GPS-DRV] All active and enabled setup views
[01/18 22:47:53    392s] [GPS-DRV]     default_emulate_view
[01/18 22:47:53    392s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:47:53    392s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:47:53    392s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/18 22:47:53    392s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/18 22:47:53    392s] [GPS-DRV] timing-driven DRV settings
[01/18 22:47:53    392s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/18 22:47:53    392s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2368.8M, EPOCH TIME: 1705610873.941922
[01/18 22:47:53    392s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2368.8M, EPOCH TIME: 1705610873.942138
[01/18 22:47:54    392s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:47:54    392s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/18 22:47:54    392s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:47:54    392s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/18 22:47:54    392s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:47:54    393s] Info: violation cost 262.104523 (cap = 0.000000, tran = 262.104523, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:47:54    393s] |    71|   296|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.48|     0.00|       0|       0|       0| 81.42%|          |         |
[01/18 22:47:54    393s] Info: violation cost 220.363358 (cap = 0.000000, tran = 220.363358, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:47:54    393s] |     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.69|     0.00|      61|       0|      13| 81.70%| 0:00:00.0|  2407.4M|
[01/18 22:47:54    393s] Info: violation cost 220.363358 (cap = 0.000000, tran = 220.363358, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:47:54    393s] |     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.69|     0.00|       0|       0|       0| 81.70%| 0:00:00.0|  2407.4M|
[01/18 22:47:54    393s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:47:54    393s] 
[01/18 22:47:54    393s] ###############################################################################
[01/18 22:47:54    393s] #
[01/18 22:47:54    393s] #  Large fanout net report:  
[01/18 22:47:54    393s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/18 22:47:54    393s] #     - current density: 81.70
[01/18 22:47:54    393s] #
[01/18 22:47:54    393s] #  List of high fanout nets:
[01/18 22:47:54    393s] #        Net(1):  resetn: (fanouts = 80)
[01/18 22:47:54    393s] #
[01/18 22:47:54    393s] ###############################################################################
[01/18 22:47:54    393s] Bottom Preferred Layer:
[01/18 22:47:54    393s] +---------------+------------+----------+
[01/18 22:47:54    393s] |     Layer     |    CLK     |   Rule   |
[01/18 22:47:54    393s] +---------------+------------+----------+
[01/18 22:47:54    393s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:47:54    393s] +---------------+------------+----------+
[01/18 22:47:54    393s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:47:54    393s] +---------------+------------+----------+
[01/18 22:47:54    393s] Via Pillar Rule:
[01/18 22:47:54    393s]     None
[01/18 22:47:54    393s] 
[01/18 22:47:54    393s] 
[01/18 22:47:54    393s] =======================================================================
[01/18 22:47:54    393s]                 Reasons for remaining drv violations
[01/18 22:47:54    393s] =======================================================================
[01/18 22:47:54    393s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/18 22:47:54    393s] 
[01/18 22:47:54    393s] MultiBuffering failure reasons
[01/18 22:47:54    393s] ------------------------------------------------
[01/18 22:47:54    393s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/18 22:47:54    393s] 
[01/18 22:47:54    393s] 
[01/18 22:47:54    393s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2407.4M) ***
[01/18 22:47:54    393s] 
[01/18 22:47:54    393s] Total-nets :: 10514, Stn-nets :: 113, ratio :: 1.07476 %, Total-len 181425, Stn-len 0
[01/18 22:47:54    393s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2388.3M, EPOCH TIME: 1705610874.783754
[01/18 22:47:54    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9518).
[01/18 22:47:54    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:54    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:54    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:54    393s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:2320.3M, EPOCH TIME: 1705610874.816411
[01/18 22:47:54    393s] TotalInstCnt at PhyDesignMc Destruction: 9518
[01/18 22:47:54    393s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.20
[01/18 22:47:54    393s] *** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:33.6/0:28:41.6 (0.2), mem = 2320.3M
[01/18 22:47:54    393s] 
[01/18 22:47:54    393s] =============================================================================================
[01/18 22:47:54    393s]  Step TAT Report : DrvOpt #4 / ccopt_design #1                                  21.35-s114_1
[01/18 22:47:54    393s] =============================================================================================
[01/18 22:47:54    393s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:47:54    393s] ---------------------------------------------------------------------------------------------
[01/18 22:47:54    393s] [ SlackTraversorInit     ]      1   0:00:00.2  (  17.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:47:54    393s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:54    393s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:47:54    393s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[01/18 22:47:54    393s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:47:54    393s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:54    393s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:47:54    393s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:47:54    393s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:47:54    393s] [ OptEval                ]      3   0:00:00.2  (  16.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:47:54    393s] [ OptCommit              ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/18 22:47:54    393s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:47:54    393s] [ IncrDelayCalc          ]     12   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:47:54    393s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:47:54    393s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.0
[01/18 22:47:54    393s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:47:54    393s] [ MISC                   ]          0:00:00.4  (  30.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:47:54    393s] ---------------------------------------------------------------------------------------------
[01/18 22:47:54    393s]  DrvOpt #4 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/18 22:47:54    393s] ---------------------------------------------------------------------------------------------
[01/18 22:47:54    393s] 
[01/18 22:47:54    393s] End: GigaOpt postEco DRV Optimization
[01/18 22:47:54    393s] **INFO: Flow update: Design timing is met.
[01/18 22:47:54    393s] Running refinePlace -preserveRouting true -hardFence false
[01/18 22:47:54    393s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2320.3M, EPOCH TIME: 1705610874.823293
[01/18 22:47:54    393s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2320.3M, EPOCH TIME: 1705610874.823396
[01/18 22:47:54    393s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2320.3M, EPOCH TIME: 1705610874.823503
[01/18 22:47:54    393s] Processing tracks to init pin-track alignment.
[01/18 22:47:54    393s] z: 2, totalTracks: 1
[01/18 22:47:54    393s] z: 4, totalTracks: 1
[01/18 22:47:54    393s] z: 6, totalTracks: 1
[01/18 22:47:54    393s] z: 8, totalTracks: 1
[01/18 22:47:54    393s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:47:54    393s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2320.3M, EPOCH TIME: 1705610874.832944
[01/18 22:47:54    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:54    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:54    393s] 
[01/18 22:47:54    393s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:54    393s] 
[01/18 22:47:54    393s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:47:54    393s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.033, MEM:2320.3M, EPOCH TIME: 1705610874.865469
[01/18 22:47:54    393s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2320.3M, EPOCH TIME: 1705610874.865606
[01/18 22:47:54    393s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2320.3M, EPOCH TIME: 1705610874.865676
[01/18 22:47:54    393s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2320.3MB).
[01/18 22:47:54    393s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.044, MEM:2320.3M, EPOCH TIME: 1705610874.867578
[01/18 22:47:54    393s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.044, MEM:2320.3M, EPOCH TIME: 1705610874.867637
[01/18 22:47:54    393s] TDRefine: refinePlace mode is spiral
[01/18 22:47:54    393s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.13
[01/18 22:47:54    393s] OPERPROF:   Starting RefinePlace at level 2, MEM:2320.3M, EPOCH TIME: 1705610874.867714
[01/18 22:47:54    393s] *** Starting refinePlace (0:06:34 mem=2320.3M) ***
[01/18 22:47:54    393s] Total net bbox length = 2.115e+05 (1.062e+05 1.054e+05) (ext = 6.291e+04)
[01/18 22:47:54    393s] 
[01/18 22:47:54    393s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:54    393s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:54    393s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:54    393s] 
[01/18 22:47:54    393s] Starting Small incrNP...
[01/18 22:47:54    393s] User Input Parameters:
[01/18 22:47:54    393s] - Congestion Driven    : Off
[01/18 22:47:54    393s] - Timing Driven        : Off
[01/18 22:47:54    393s] - Area-Violation Based : Off
[01/18 22:47:54    393s] - Start Rollback Level : -5
[01/18 22:47:54    393s] - Legalized            : On
[01/18 22:47:54    393s] - Window Based         : Off
[01/18 22:47:54    393s] - eDen incr mode       : Off
[01/18 22:47:54    393s] - Small incr mode      : On
[01/18 22:47:54    393s] 
[01/18 22:47:54    393s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2320.3M, EPOCH TIME: 1705610874.883425
[01/18 22:47:54    393s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2320.3M, EPOCH TIME: 1705610874.885287
[01/18 22:47:54    393s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.002, MEM:2320.3M, EPOCH TIME: 1705610874.887754
[01/18 22:47:54    393s] default core: bins with density > 0.750 = 70.83 % ( 102 / 144 )
[01/18 22:47:54    393s] Density distribution unevenness ratio = 9.802%
[01/18 22:47:54    393s] Density distribution unevenness ratio (U70) = 9.802%
[01/18 22:47:54    393s] Density distribution unevenness ratio (U80) = 9.802%
[01/18 22:47:54    393s] Density distribution unevenness ratio (U90) = 3.277%
[01/18 22:47:54    393s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.004, MEM:2320.3M, EPOCH TIME: 1705610874.887922
[01/18 22:47:54    393s] cost 1.033721, thresh 1.000000
[01/18 22:47:54    393s] OPERPROF:     Starting spMPad at level 3, MEM:2320.3M, EPOCH TIME: 1705610874.888107
[01/18 22:47:54    393s] OPERPROF:       Starting spContextMPad at level 4, MEM:2320.3M, EPOCH TIME: 1705610874.888719
[01/18 22:47:54    393s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2320.3M, EPOCH TIME: 1705610874.888792
[01/18 22:47:54    393s] MP Top (9479): mp=1.050. U=0.817.
[01/18 22:47:54    393s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.004, MEM:2320.3M, EPOCH TIME: 1705610874.891736
[01/18 22:47:54    393s] MPU (9479) 0.817 -> 0.857
[01/18 22:47:54    393s] incrNP th 1.000, 0.100
[01/18 22:47:54    393s] Legalizing MH Cells... 0 / 0 (level 100)
[01/18 22:47:54    393s] No instances found in the vector
[01/18 22:47:54    393s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2320.3M, DRC: 0)
[01/18 22:47:54    393s] 0 (out of 0) MH cells were successfully legalized.
[01/18 22:47:54    393s] clkAW=0 clkAWMode=2 maxIt=4 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[01/18 22:47:54    393s] OPERPROF:     Starting IPInitSPData at level 3, MEM:2320.3M, EPOCH TIME: 1705610874.896056
[01/18 22:47:54    393s] OPERPROF:       Starting spInitNetWt at level 4, MEM:2320.3M, EPOCH TIME: 1705610874.897045
[01/18 22:47:54    393s] no activity file in design. spp won't run.
[01/18 22:47:54    393s] [spp] 0
[01/18 22:47:54    393s] [adp] 0:1:1:3
[01/18 22:47:54    393s] OPERPROF:       Finished spInitNetWt at level 4, CPU:0.000, REAL:0.003, MEM:2320.3M, EPOCH TIME: 1705610874.899972
[01/18 22:47:54    393s] SP #FI/SF FL/PI 39/8258 768/453
[01/18 22:47:54    393s] OPERPROF:     Finished IPInitSPData at level 3, CPU:0.010, REAL:0.006, MEM:2320.3M, EPOCH TIME: 1705610874.901835
[01/18 22:47:54    393s] NP #FI/FS/SF FL/PI: 8297/0/8258 1221/453
[01/18 22:47:54    393s] RPlace IncrNP: Rollback Lev = -3
[01/18 22:47:54    393s] OPERPROF:     Starting npPlace at level 3, MEM:2320.3M, EPOCH TIME: 1705610874.930246
[01/18 22:47:55    394s] GP RA stats: MHOnly 0 nrInst 1221 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/18 22:47:55    394s] OPERPROF:     Finished npPlace at level 3, CPU:0.970, REAL:0.951, MEM:2321.7M, EPOCH TIME: 1705610875.881630
[01/18 22:47:55    394s] OPERPROF:     Starting IPDeleteSPData at level 3, MEM:2321.7M, EPOCH TIME: 1705610875.923846
[01/18 22:47:55    394s] OPERPROF:     Finished IPDeleteSPData at level 3, CPU:0.000, REAL:0.000, MEM:2321.7M, EPOCH TIME: 1705610875.924031
[01/18 22:47:55    394s] 
[01/18 22:47:55    394s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2321.7M, EPOCH TIME: 1705610875.925130
[01/18 22:47:55    394s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2321.7M, EPOCH TIME: 1705610875.926892
[01/18 22:47:55    394s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.003, MEM:2321.7M, EPOCH TIME: 1705610875.929422
[01/18 22:47:55    394s] default core: bins with density > 0.750 = 70.83 % ( 102 / 144 )
[01/18 22:47:55    394s] Density distribution unevenness ratio = 8.501%
[01/18 22:47:55    394s] Density distribution unevenness ratio (U70) = 8.501%
[01/18 22:47:55    394s] Density distribution unevenness ratio (U80) = 8.501%
[01/18 22:47:55    394s] Density distribution unevenness ratio (U90) = 2.485%
[01/18 22:47:55    394s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.004, MEM:2321.7M, EPOCH TIME: 1705610875.929597
[01/18 22:47:55    394s] RPlace postIncrNP: Density = 1.033721 -> 1.000000.
[01/18 22:47:55    394s] RPlace postIncrNP Info: Density distribution changes:
[01/18 22:47:55    394s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[01/18 22:47:55    394s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[01/18 22:47:55    394s] [1.00 - 1.05] :	 1 (0.69%) -> 0 (0.00%)
[01/18 22:47:55    394s] [0.95 - 1.00] :	 46 (31.94%) -> 35 (24.31%)
[01/18 22:47:55    394s] [0.90 - 0.95] :	 28 (19.44%) -> 28 (19.44%)
[01/18 22:47:55    394s] [0.85 - 0.90] :	 16 (11.11%) -> 24 (16.67%)
[01/18 22:47:55    394s] [0.80 - 0.85] :	 11 (7.64%) -> 16 (11.11%)
[01/18 22:47:55    394s] Move report: incrNP moves 1208 insts, mean move: 5.45 um, max move: 40.89 um 
[01/18 22:47:55    394s] 	Max move on inst (FE_OFC622_n_3524): (84.00, 143.26) --> (75.60, 175.75)
[01/18 22:47:55    394s] Finished incrNP (cpu=0:00:01.1, real=0:00:01.0, mem=2321.7M)
[01/18 22:47:55    394s] End of Small incrNP (cpu=0:00:01.1, real=0:00:01.0)
[01/18 22:47:55    394s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2321.7M, EPOCH TIME: 1705610875.930853
[01/18 22:47:55    394s] Starting refinePlace ...
[01/18 22:47:55    394s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:55    394s] (I)      Default pattern map key = picorv32_default.
[01/18 22:47:55    394s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2321.7M, EPOCH TIME: 1705610875.954437
[01/18 22:47:55    394s] DDP initSite1 nrRow 115 nrJob 115
[01/18 22:47:55    394s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2321.7M, EPOCH TIME: 1705610875.954547
[01/18 22:47:55    394s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2321.7M, EPOCH TIME: 1705610875.954729
[01/18 22:47:55    394s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2321.7M, EPOCH TIME: 1705610875.954787
[01/18 22:47:55    394s] DDP markSite nrRow 115 nrJob 115
[01/18 22:47:55    394s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2321.7M, EPOCH TIME: 1705610875.955187
[01/18 22:47:55    394s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2321.7M, EPOCH TIME: 1705610875.955249
[01/18 22:47:55    394s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/18 22:47:55    394s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2321.7M, EPOCH TIME: 1705610875.960756
[01/18 22:47:55    394s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2321.7M, EPOCH TIME: 1705610875.960835
[01/18 22:47:55    394s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.002, MEM:2321.7M, EPOCH TIME: 1705610875.962822
[01/18 22:47:55    394s] ** Cut row section cpu time 0:00:00.0.
[01/18 22:47:55    394s]  ** Cut row section real time 0:00:00.0.
[01/18 22:47:55    394s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.002, MEM:2321.7M, EPOCH TIME: 1705610875.962934
[01/18 22:47:56    394s]   Spread Effort: high, pre-route mode, useDDP on.
[01/18 22:47:56    394s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=2321.7MB) @(0:06:35 - 0:06:35).
[01/18 22:47:56    394s] Move report: preRPlace moves 178 insts, mean move: 0.54 um, max move: 3.71 um 
[01/18 22:47:56    394s] 	Max move on inst (g186736__5115): (49.60, 155.23) --> (51.60, 153.52)
[01/18 22:47:56    394s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: AOI222X1
[01/18 22:47:56    394s] wireLenOptFixPriorityInst 1961 inst fixed
[01/18 22:47:56    394s] Placement tweakage begins.
[01/18 22:47:56    394s] wire length = 1.805e+05
[01/18 22:47:56    395s] wire length = 1.795e+05
[01/18 22:47:56    395s] Placement tweakage ends.
[01/18 22:47:56    395s] Move report: tweak moves 1573 insts, mean move: 1.52 um, max move: 12.40 um 
[01/18 22:47:56    395s] 	Max move on inst (FE_OFC679_genblk1_pcpi_mul_mul_2366_47_n_1307): (192.20, 174.04) --> (204.60, 174.04)
[01/18 22:47:56    395s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.4, real=0:00:00.0, mem=2328.7MB) @(0:06:35 - 0:06:35).
[01/18 22:47:56    395s] 
[01/18 22:47:56    395s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:47:56    395s] Move report: legalization moves 306 insts, mean move: 4.24 um, max move: 20.91 um spiral
[01/18 22:47:56    395s] 	Max move on inst (FE_OFC718_n_2261): (83.20, 165.49) --> (102.40, 167.20)
[01/18 22:47:56    395s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/18 22:47:56    395s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:47:56    395s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2328.7MB) @(0:06:35 - 0:06:35).
[01/18 22:47:56    395s] Move report: Detail placement moves 1914 insts, mean move: 1.89 um, max move: 20.91 um 
[01/18 22:47:56    395s] 	Max move on inst (FE_OFC718_n_2261): (83.20, 165.49) --> (102.40, 167.20)
[01/18 22:47:56    395s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2328.7MB
[01/18 22:47:56    395s] Statistics of distance of Instance movement in refine placement:
[01/18 22:47:56    395s]   maximum (X+Y) =        48.84 um
[01/18 22:47:56    395s]   inst (FE_OFC622_n_3524) with max move: (84, 143.26) -> (76.2, 184.3)
[01/18 22:47:56    395s]   mean    (X+Y) =         3.43 um
[01/18 22:47:56    395s] Summary Report:
[01/18 22:47:56    395s] Instances move: 2713 (out of 9479 movable)
[01/18 22:47:56    395s] Instances flipped: 0
[01/18 22:47:56    395s] Mean displacement: 3.43 um
[01/18 22:47:56    395s] Max displacement: 48.84 um (Instance: FE_OFC622_n_3524) (84, 143.26) -> (76.2, 184.3)
[01/18 22:47:56    395s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/18 22:47:56    395s] Total instances moved : 2713
[01/18 22:47:56    395s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.760, REAL:0.755, MEM:2328.7M, EPOCH TIME: 1705610876.685880
[01/18 22:47:56    395s] Total net bbox length = 2.118e+05 (1.063e+05 1.055e+05) (ext = 6.291e+04)
[01/18 22:47:56    395s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2328.7MB
[01/18 22:47:56    395s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2328.7MB) @(0:06:34 - 0:06:35).
[01/18 22:47:56    395s] *** Finished refinePlace (0:06:35 mem=2328.7M) ***
[01/18 22:47:56    395s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.13
[01/18 22:47:56    395s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.840, REAL:1.823, MEM:2328.7M, EPOCH TIME: 1705610876.690392
[01/18 22:47:56    395s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2328.7M, EPOCH TIME: 1705610876.690458
[01/18 22:47:56    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9518).
[01/18 22:47:56    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:56    395s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:56    395s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:56    395s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.031, MEM:2322.7M, EPOCH TIME: 1705610876.721863
[01/18 22:47:56    395s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.910, REAL:1.899, MEM:2322.7M, EPOCH TIME: 1705610876.722011
[01/18 22:47:56    395s] **INFO: Flow update: Design timing is met.
[01/18 22:47:56    395s] **INFO: Flow update: Design timing is met.
[01/18 22:47:56    395s] **INFO: Flow update: Design timing is met.
[01/18 22:47:56    395s] #optDebug: fT-D <X 1 0 0 0>
[01/18 22:47:56    395s] Register exp ratio and priority group on 0 nets on 10532 nets : 
[01/18 22:47:56    395s] 
[01/18 22:47:56    395s] Active setup views:
[01/18 22:47:56    395s]  default_emulate_view
[01/18 22:47:56    395s]   Dominating endpoints: 0
[01/18 22:47:56    395s]   Dominating TNS: -0.000
[01/18 22:47:56    395s] 
[01/18 22:47:56    395s] Extraction called for design 'picorv32' of instances=9518 and nets=10705 using extraction engine 'preRoute' .
[01/18 22:47:56    395s] PreRoute RC Extraction called for design picorv32.
[01/18 22:47:56    395s] RC Extraction called in multi-corner(1) mode.
[01/18 22:47:56    395s] RCMode: PreRoute
[01/18 22:47:56    395s]       RC Corner Indexes            0   
[01/18 22:47:56    395s] Capacitance Scaling Factor   : 1.00000 
[01/18 22:47:56    395s] Resistance Scaling Factor    : 1.00000 
[01/18 22:47:56    395s] Clock Cap. Scaling Factor    : 1.00000 
[01/18 22:47:56    395s] Clock Res. Scaling Factor    : 1.00000 
[01/18 22:47:56    395s] Shrink Factor                : 1.00000
[01/18 22:47:56    395s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/18 22:47:56    395s] Using Quantus QRC technology file ...
[01/18 22:47:56    395s] 
[01/18 22:47:56    395s] Trim Metal Layers:
[01/18 22:47:56    395s] LayerId::1 widthSet size::2
[01/18 22:47:56    395s] LayerId::2 widthSet size::2
[01/18 22:47:56    395s] LayerId::3 widthSet size::2
[01/18 22:47:56    395s] LayerId::4 widthSet size::2
[01/18 22:47:56    395s] LayerId::5 widthSet size::2
[01/18 22:47:56    395s] LayerId::6 widthSet size::2
[01/18 22:47:56    395s] LayerId::7 widthSet size::2
[01/18 22:47:56    395s] LayerId::8 widthSet size::2
[01/18 22:47:56    395s] LayerId::9 widthSet size::2
[01/18 22:47:56    395s] LayerId::10 widthSet size::2
[01/18 22:47:56    395s] LayerId::11 widthSet size::2
[01/18 22:47:56    395s] Updating RC grid for preRoute extraction ...
[01/18 22:47:56    395s] eee: pegSigSF::1.070000
[01/18 22:47:56    395s] Initializing multi-corner resistance tables ...
[01/18 22:47:56    395s] eee: l::1 avDens::0.138910 usedTrk::2275.348302 availTrk::16380.000000 sigTrk::2275.348302
[01/18 22:47:56    395s] eee: l::2 avDens::0.279025 usedTrk::3626.214908 availTrk::12996.000000 sigTrk::3626.214908
[01/18 22:47:56    395s] eee: l::3 avDens::0.258530 usedTrk::3536.687725 availTrk::13680.000000 sigTrk::3536.687725
[01/18 22:47:56    395s] eee: l::4 avDens::0.143287 usedTrk::1751.903800 availTrk::12226.500000 sigTrk::1751.903800
[01/18 22:47:56    395s] eee: l::5 avDens::0.063137 usedTrk::727.335669 availTrk::11520.000000 sigTrk::727.335669
[01/18 22:47:56    395s] eee: l::6 avDens::0.019178 usedTrk::180.367252 availTrk::9405.000000 sigTrk::180.367252
[01/18 22:47:56    395s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:47:56    395s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:47:56    395s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:47:56    395s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 22:47:56    395s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 22:47:56    395s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:47:56    395s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.270447 uaWl=1.000000 uaWlH=0.238450 aWlH=0.000000 lMod=0 pMax=0.819300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:47:57    395s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2306.312M)
[01/18 22:47:57    395s] Starting delay calculation for Setup views
[01/18 22:47:57    395s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/18 22:47:57    395s] #################################################################################
[01/18 22:47:57    395s] # Design Stage: PreRoute
[01/18 22:47:57    395s] # Design Name: picorv32
[01/18 22:47:57    395s] # Design Mode: 45nm
[01/18 22:47:57    395s] # Analysis Mode: MMMC Non-OCV 
[01/18 22:47:57    395s] # Parasitics Mode: No SPEF/RCDB 
[01/18 22:47:57    395s] # Signoff Settings: SI Off 
[01/18 22:47:57    395s] #################################################################################
[01/18 22:47:57    396s] Calculate delays in Single mode...
[01/18 22:47:57    396s] Topological Sorting (REAL = 0:00:00.0, MEM = 2308.3M, InitMEM = 2308.3M)
[01/18 22:47:57    396s] Start delay calculation (fullDC) (1 T). (MEM=2308.33)
[01/18 22:47:57    396s] End AAE Lib Interpolated Model. (MEM=2319.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:47:59    398s] Total number of fetched objects 10532
[01/18 22:47:59    398s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/18 22:47:59    398s] End delay calculation. (MEM=2336.27 CPU=0:00:01.5 REAL=0:00:02.0)
[01/18 22:47:59    398s] End delay calculation (fullDC). (MEM=2336.27 CPU=0:00:01.9 REAL=0:00:02.0)
[01/18 22:47:59    398s] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 2336.3M) ***
[01/18 22:47:59    398s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:06:39 mem=2336.3M)
[01/18 22:47:59    398s] Reported timing to dir ./timingReports
[01/18 22:47:59    398s] **optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 1875.7M, totSessionCpu=0:06:39 **
[01/18 22:47:59    398s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2290.3M, EPOCH TIME: 1705610879.763783
[01/18 22:47:59    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:59    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:47:59    398s] 
[01/18 22:47:59    398s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:47:59    398s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2290.3M, EPOCH TIME: 1705610879.797085
[01/18 22:47:59    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:47:59    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:48:02    399s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.687  |  2.492  |  1.687  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.290   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2305.7M, EPOCH TIME: 1705610882.694333
[01/18 22:48:02    399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:48:02    399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:48:02    399s] 
[01/18 22:48:02    399s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:48:02    399s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2305.7M, EPOCH TIME: 1705610882.727907
[01/18 22:48:02    399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:48:02    399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:48:02    399s] Density: 81.701%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2305.7M, EPOCH TIME: 1705610882.743403
[01/18 22:48:02    399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:48:02    399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:48:02    399s] 
[01/18 22:48:02    399s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:48:02    399s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2305.7M, EPOCH TIME: 1705610882.776642
[01/18 22:48:02    399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:48:02    399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:48:02    399s] **optDesign ... cpu = 0:00:48, real = 0:00:50, mem = 1872.2M, totSessionCpu=0:06:40 **
[01/18 22:48:02    399s] 
[01/18 22:48:02    399s] TimeStamp Deleting Cell Server Begin ...
[01/18 22:48:02    399s] Deleting Lib Analyzer.
[01/18 22:48:02    399s] 
[01/18 22:48:02    399s] TimeStamp Deleting Cell Server End ...
[01/18 22:48:02    399s] *** Finished optDesign ***
[01/18 22:48:02    399s] 
[01/18 22:48:02    399s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:57.0 real=0:00:58.8)
[01/18 22:48:02    399s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[01/18 22:48:02    399s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.0 real=0:00:03.0)
[01/18 22:48:02    399s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:06.0 real=0:00:06.0)
[01/18 22:48:02    399s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 22:48:02    399s] Info: Destroy the CCOpt slew target map.
[01/18 22:48:02    399s] clean pInstBBox. size 0
[01/18 22:48:02    399s] Set place::cacheFPlanSiteMark to 0
[01/18 22:48:02    399s] All LLGs are deleted
[01/18 22:48:02    399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:48:02    399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:48:02    399s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2305.7M, EPOCH TIME: 1705610882.852925
[01/18 22:48:02    399s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2305.7M, EPOCH TIME: 1705610882.853075
[01/18 22:48:02    399s] Info: pop threads available for lower-level modules during optimization.
[01/18 22:48:02    399s] 
[01/18 22:48:02    399s] *** Summary of all messages that are not suppressed in this session:
[01/18 22:48:02    399s] Severity  ID               Count  Summary                                  
[01/18 22:48:02    399s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/18 22:48:02    399s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[01/18 22:48:02    399s] WARNING   IMPOPT-665         296  %s : Net has unplaced terms or is connec...
[01/18 22:48:02    399s] ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
[01/18 22:48:02    399s] WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
[01/18 22:48:02    399s] WARNING   IMPCCOPT-1007       10  Did not meet the max transition constrai...
[01/18 22:48:02    399s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[01/18 22:48:02    399s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[01/18 22:48:02    399s] *** Message Summary: 323 warning(s), 1 error(s)
[01/18 22:48:02    399s] 
[01/18 22:48:02    399s] *** ccopt_design #1 [finish] : cpu/real = 0:01:37.1/0:01:39.3 (1.0), totSession cpu/real = 0:06:39.8/0:28:49.7 (0.2), mem = 2305.7M
[01/18 22:48:02    399s] 
[01/18 22:48:02    399s] =============================================================================================
[01/18 22:48:02    399s]  Final TAT Report : ccopt_design #1                                             21.35-s114_1
[01/18 22:48:02    399s] =============================================================================================
[01/18 22:48:02    399s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:48:02    399s] ---------------------------------------------------------------------------------------------
[01/18 22:48:02    399s] [ InitOpt                ]      1   0:00:02.6  (   2.6 % )     0:00:05.4 /  0:00:05.4    1.0
[01/18 22:48:02    399s] [ GlobalOpt              ]      1   0:00:01.4  (   1.4 % )     0:00:01.4 /  0:00:01.4    1.0
[01/18 22:48:02    399s] [ DrvOpt                 ]      4   0:00:05.6  (   5.7 % )     0:00:07.1 /  0:00:07.1    1.0
[01/18 22:48:02    399s] [ AreaOpt                ]      2   0:00:10.1  (  10.2 % )     0:00:10.7 /  0:00:10.7    1.0
[01/18 22:48:02    399s] [ ViewPruning            ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:48:02    399s] [ OptSummaryReport       ]      3   0:00:00.4  (   0.4 % )     0:00:06.2 /  0:00:04.4    0.7
[01/18 22:48:02    399s] [ DrvReport              ]      3   0:00:02.5  (   2.5 % )     0:00:02.5 /  0:00:00.6    0.2
[01/18 22:48:02    399s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:48:02    399s] [ SlackTraversorInit     ]      4   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/18 22:48:02    399s] [ PowerInterfaceInit     ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:48:02    399s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.9
[01/18 22:48:02    399s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:48:02    399s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:48:02    399s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:48:02    399s] [ IncrReplace            ]      1   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:48:02    399s] [ RefinePlace            ]      4   0:00:03.9  (   3.9 % )     0:00:04.0 /  0:00:04.0    1.0
[01/18 22:48:02    399s] [ CTS                    ]      1   0:00:43.8  (  44.1 % )     0:00:48.1 /  0:00:47.7    1.0
[01/18 22:48:02    399s] [ EarlyGlobalRoute       ]      6   0:00:03.1  (   3.1 % )     0:00:03.1 /  0:00:03.1    1.0
[01/18 22:48:02    399s] [ ExtractRC              ]      5   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:48:02    399s] [ TimingUpdate           ]     26   0:00:01.7  (   1.7 % )     0:00:06.0 /  0:00:06.0    1.0
[01/18 22:48:02    399s] [ FullDelayCalc          ]      5   0:00:09.6  (   9.7 % )     0:00:09.6 /  0:00:09.6    1.0
[01/18 22:48:02    399s] [ TimingReport           ]      3   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:48:02    399s] [ GenerateReports        ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    0.9
[01/18 22:48:02    399s] [ MISC                   ]          0:00:11.2  (  11.3 % )     0:00:11.2 /  0:00:11.3    1.0
[01/18 22:48:02    399s] ---------------------------------------------------------------------------------------------
[01/18 22:48:02    399s]  ccopt_design #1 TOTAL              0:01:39.3  ( 100.0 % )     0:01:39.3 /  0:01:37.1    1.0
[01/18 22:48:02    399s] ---------------------------------------------------------------------------------------------
[01/18 22:48:02    399s] 
[01/18 22:48:02    399s] #% End ccopt_design (date=01/18 22:48:02, total cpu=0:01:37, real=0:01:39, peak res=1944.1M, current mem=1758.4M)
[01/18 22:49:12    404s] <CMD> optDesign -postCTS
[01/18 22:49:12    404s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1758.4M, totSessionCpu=0:06:45 **
[01/18 22:49:12    404s] **WARN: (IMPOPT-576):	296 nets have unplaced terms. 
[01/18 22:49:12    404s] *** optDesign #1 [begin] : totSession cpu/real = 0:06:44.8/0:29:59.6 (0.2), mem = 2211.8M
[01/18 22:49:12    404s] Info: 1 threads available for lower-level modules during optimization.
[01/18 22:49:12    404s] GigaOpt running with 1 threads.
[01/18 22:49:12    404s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:06:44.8/0:29:59.6 (0.2), mem = 2211.8M
[01/18 22:49:12    404s] **INFO: User settings:
[01/18 22:49:12    404s] setDesignMode -process                              45
[01/18 22:49:12    404s] setExtractRCMode -coupling_c_th                     0.1
[01/18 22:49:12    404s] setExtractRCMode -engine                            preRoute
[01/18 22:49:12    404s] setExtractRCMode -relative_c_th                     1
[01/18 22:49:12    404s] setExtractRCMode -total_c_th                        0
[01/18 22:49:12    404s] setUsefulSkewMode -ecoRoute                         false
[01/18 22:49:12    404s] setUsefulSkewMode -maxAllowedDelay                  1
[01/18 22:49:12    404s] setUsefulSkewMode -noBoundary                       false
[01/18 22:49:12    404s] setDelayCalMode -enable_high_fanout                 true
[01/18 22:49:12    404s] setDelayCalMode -engine                             aae
[01/18 22:49:12    404s] setDelayCalMode -ignoreNetLoad                      false
[01/18 22:49:12    404s] setDelayCalMode -socv_accuracy_mode                 low
[01/18 22:49:12    404s] setOptMode -activeSetupViews                        { default_emulate_view }
[01/18 22:49:12    404s] setOptMode -allEndPoints                            true
[01/18 22:49:12    404s] setOptMode -autoSetupViews                          { default_emulate_view}
[01/18 22:49:12    404s] setOptMode -autoTDGRSetupViews                      { default_emulate_view}
[01/18 22:49:12    404s] setOptMode -drcMargin                               0
[01/18 22:49:12    404s] setOptMode -effort                                  high
[01/18 22:49:12    404s] setOptMode -fixDrc                                  true
[01/18 22:49:12    404s] setOptMode -holdTargetSlack                         0
[01/18 22:49:12    404s] setOptMode -leakageToDynamicRatio                   1
[01/18 22:49:12    404s] setOptMode -maxDensity                              0.95
[01/18 22:49:12    404s] setOptMode -optimizeFF                              true
[01/18 22:49:12    404s] setOptMode -powerEffort                             none
[01/18 22:49:12    404s] setOptMode -preserveAllSequential                   false
[01/18 22:49:12    404s] setOptMode -reclaimArea                             true
[01/18 22:49:12    404s] setOptMode -setupTargetSlack                        0
[01/18 22:49:12    404s] setOptMode -simplifyNetlist                         true
[01/18 22:49:12    404s] setOptMode -usefulSkew                              true
[01/18 22:49:12    404s] setPlaceMode -place_detail_check_route              false
[01/18 22:49:12    404s] setPlaceMode -place_detail_preserve_routing         true
[01/18 22:49:12    404s] setPlaceMode -place_detail_remove_affected_routing  false
[01/18 22:49:12    404s] setPlaceMode -place_detail_swap_eeq_cells           false
[01/18 22:49:12    404s] setPlaceMode -place_global_clock_gate_aware         false
[01/18 22:49:12    404s] setPlaceMode -place_global_cong_effort              high
[01/18 22:49:12    404s] setPlaceMode -place_global_ignore_scan              true
[01/18 22:49:12    404s] setPlaceMode -place_global_ignore_spare             false
[01/18 22:49:12    404s] setPlaceMode -place_global_module_aware_spare       false
[01/18 22:49:12    404s] setPlaceMode -place_global_place_io_pins            false
[01/18 22:49:12    404s] setPlaceMode -place_global_reorder_scan             true
[01/18 22:49:12    404s] setPlaceMode -powerDriven                           false
[01/18 22:49:12    404s] setPlaceMode -timingDriven                          true
[01/18 22:49:12    404s] setAnalysisMode -analysisType                       single
[01/18 22:49:12    404s] setAnalysisMode -checkType                          setup
[01/18 22:49:12    404s] setAnalysisMode -clkSrcPath                         true
[01/18 22:49:12    404s] setAnalysisMode -clockPropagation                   sdcControl
[01/18 22:49:12    404s] setAnalysisMode -usefulSkew                         true
[01/18 22:49:12    404s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[01/18 22:49:12    404s] setRouteMode -earlyGlobalMaxRouteLayer              11
[01/18 22:49:12    404s] setRouteMode -earlyGlobalMinRouteLayer              1
[01/18 22:49:12    404s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[01/18 22:49:12    404s] 
[01/18 22:49:12    404s] 
[01/18 22:49:12    404s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 22:49:12    404s] Summary for sequential cells identification: 
[01/18 22:49:12    404s]   Identified SBFF number: 104
[01/18 22:49:12    404s]   Identified MBFF number: 0
[01/18 22:49:12    404s]   Identified SB Latch number: 0
[01/18 22:49:12    404s]   Identified MB Latch number: 0
[01/18 22:49:12    404s]   Not identified SBFF number: 16
[01/18 22:49:12    404s]   Not identified MBFF number: 0
[01/18 22:49:12    404s]   Not identified SB Latch number: 0
[01/18 22:49:12    404s]   Not identified MB Latch number: 0
[01/18 22:49:12    404s]   Number of sequential cells which are not FFs: 32
[01/18 22:49:12    404s]  Visiting view : default_emulate_view
[01/18 22:49:12    404s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 22:49:12    404s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:49:12    404s]  Visiting view : default_emulate_view
[01/18 22:49:12    404s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 22:49:12    404s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:49:12    404s] TLC MultiMap info (StdDelay):
[01/18 22:49:12    404s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 22:49:12    404s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 22:49:12    404s]  Setting StdDelay to: 38ps
[01/18 22:49:12    404s] 
[01/18 22:49:12    404s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 22:49:12    404s] Need call spDPlaceInit before registerPrioInstLoc.
[01/18 22:49:12    404s] OPERPROF: Starting DPlace-Init at level 1, MEM:2215.8M, EPOCH TIME: 1705610952.935220
[01/18 22:49:12    404s] Processing tracks to init pin-track alignment.
[01/18 22:49:12    404s] z: 2, totalTracks: 1
[01/18 22:49:12    404s] z: 4, totalTracks: 1
[01/18 22:49:12    404s] z: 6, totalTracks: 1
[01/18 22:49:12    404s] z: 8, totalTracks: 1
[01/18 22:49:12    404s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:49:12    404s] All LLGs are deleted
[01/18 22:49:12    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:12    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:12    404s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2215.8M, EPOCH TIME: 1705610952.942303
[01/18 22:49:12    404s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2215.8M, EPOCH TIME: 1705610952.943076
[01/18 22:49:12    404s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2215.8M, EPOCH TIME: 1705610952.946030
[01/18 22:49:12    404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:12    404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:12    404s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2215.8M, EPOCH TIME: 1705610952.950091
[01/18 22:49:12    404s] Max number of tech site patterns supported in site array is 256.
[01/18 22:49:12    404s] Core basic site is CoreSite
[01/18 22:49:12    405s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2215.8M, EPOCH TIME: 1705610952.977743
[01/18 22:49:12    405s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 22:49:12    405s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/18 22:49:12    405s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2215.8M, EPOCH TIME: 1705610952.979644
[01/18 22:49:12    405s] Fast DP-INIT is on for default
[01/18 22:49:12    405s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 22:49:12    405s] Atter site array init, number of instance map data is 0.
[01/18 22:49:12    405s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.033, MEM:2215.8M, EPOCH TIME: 1705610952.983362
[01/18 22:49:12    405s] 
[01/18 22:49:12    405s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:12    405s] OPERPROF:     Starting CMU at level 3, MEM:2215.8M, EPOCH TIME: 1705610952.985178
[01/18 22:49:12    405s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2215.8M, EPOCH TIME: 1705610952.986362
[01/18 22:49:12    405s] 
[01/18 22:49:12    405s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 22:49:12    405s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.042, MEM:2215.8M, EPOCH TIME: 1705610952.987689
[01/18 22:49:12    405s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2215.8M, EPOCH TIME: 1705610952.987774
[01/18 22:49:12    405s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2215.8M, EPOCH TIME: 1705610952.987841
[01/18 22:49:12    405s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2215.8MB).
[01/18 22:49:12    405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.057, MEM:2215.8M, EPOCH TIME: 1705610952.991896
[01/18 22:49:12    405s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2215.8M, EPOCH TIME: 1705610952.991982
[01/18 22:49:12    405s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:49:12    405s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:13    405s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:13    405s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:13    405s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:2211.8M, EPOCH TIME: 1705610953.021679
[01/18 22:49:13    405s] 
[01/18 22:49:13    405s] Creating Lib Analyzer ...
[01/18 22:49:13    405s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/18 22:49:13    405s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/18 22:49:13    405s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:49:13    405s] 
[01/18 22:49:13    405s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:49:13    405s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:46 mem=2235.8M
[01/18 22:49:13    405s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:46 mem=2235.8M
[01/18 22:49:13    405s] Creating Lib Analyzer, finished. 
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	trap : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_instr : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_ready : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_addr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_addr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_addr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_addr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_addr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_addr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_addr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_addr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_addr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_addr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_addr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_addr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_addr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (IMPOPT-665):	mem_addr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 22:49:13    405s] Type 'man IMPOPT-665' for more detail.
[01/18 22:49:13    405s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[01/18 22:49:13    405s] To increase the message display limit, refer to the product command reference manual.
[01/18 22:49:13    405s] Effort level <high> specified for reg2reg path_group
[01/18 22:49:14    406s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1766.2M, totSessionCpu=0:06:46 **
[01/18 22:49:14    406s] *** optDesign -postCTS ***
[01/18 22:49:14    406s] DRC Margin: user margin 0.0; extra margin 0.2
[01/18 22:49:14    406s] Hold Target Slack: user slack 0
[01/18 22:49:14    406s] Setup Target Slack: user slack 0; extra slack 0.0
[01/18 22:49:14    406s] setUsefulSkewMode -ecoRoute false
[01/18 22:49:14    406s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2237.8M, EPOCH TIME: 1705610954.330567
[01/18 22:49:14    406s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:14    406s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:14    406s] 
[01/18 22:49:14    406s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:14    406s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2237.8M, EPOCH TIME: 1705610954.363358
[01/18 22:49:14    406s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:49:14    406s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:14    406s] Multi-VT timing optimization disabled based on library information.
[01/18 22:49:14    406s] 
[01/18 22:49:14    406s] TimeStamp Deleting Cell Server Begin ...
[01/18 22:49:14    406s] Deleting Lib Analyzer.
[01/18 22:49:14    406s] 
[01/18 22:49:14    406s] TimeStamp Deleting Cell Server End ...
[01/18 22:49:14    406s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/18 22:49:14    406s] 
[01/18 22:49:14    406s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 22:49:14    406s] Summary for sequential cells identification: 
[01/18 22:49:14    406s]   Identified SBFF number: 104
[01/18 22:49:14    406s]   Identified MBFF number: 0
[01/18 22:49:14    406s]   Identified SB Latch number: 0
[01/18 22:49:14    406s]   Identified MB Latch number: 0
[01/18 22:49:14    406s]   Not identified SBFF number: 16
[01/18 22:49:14    406s]   Not identified MBFF number: 0
[01/18 22:49:14    406s]   Not identified SB Latch number: 0
[01/18 22:49:14    406s]   Not identified MB Latch number: 0
[01/18 22:49:14    406s]   Number of sequential cells which are not FFs: 32
[01/18 22:49:14    406s]  Visiting view : default_emulate_view
[01/18 22:49:14    406s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 22:49:14    406s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:49:14    406s]  Visiting view : default_emulate_view
[01/18 22:49:14    406s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 22:49:14    406s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:49:14    406s] TLC MultiMap info (StdDelay):
[01/18 22:49:14    406s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 22:49:14    406s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 22:49:14    406s]  Setting StdDelay to: 38ps
[01/18 22:49:14    406s] 
[01/18 22:49:14    406s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 22:49:14    406s] 
[01/18 22:49:14    406s] TimeStamp Deleting Cell Server Begin ...
[01/18 22:49:14    406s] 
[01/18 22:49:14    406s] TimeStamp Deleting Cell Server End ...
[01/18 22:49:14    406s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2235.8M, EPOCH TIME: 1705610954.438728
[01/18 22:49:14    406s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:14    406s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:14    406s] All LLGs are deleted
[01/18 22:49:14    406s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:14    406s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:14    406s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2235.8M, EPOCH TIME: 1705610954.438877
[01/18 22:49:14    406s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2235.8M, EPOCH TIME: 1705610954.438950
[01/18 22:49:14    406s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2229.8M, EPOCH TIME: 1705610954.439650
[01/18 22:49:14    406s] Start to check current routing status for nets...
[01/18 22:49:14    406s] All nets are already routed correctly.
[01/18 22:49:14    406s] End to check current routing status for nets (mem=2229.8M)
[01/18 22:49:14    406s] 
[01/18 22:49:14    406s] Creating Lib Analyzer ...
[01/18 22:49:14    406s] 
[01/18 22:49:14    406s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 22:49:14    406s] Summary for sequential cells identification: 
[01/18 22:49:14    406s]   Identified SBFF number: 104
[01/18 22:49:14    406s]   Identified MBFF number: 0
[01/18 22:49:14    406s]   Identified SB Latch number: 0
[01/18 22:49:14    406s]   Identified MB Latch number: 0
[01/18 22:49:14    406s]   Not identified SBFF number: 16
[01/18 22:49:14    406s]   Not identified MBFF number: 0
[01/18 22:49:14    406s]   Not identified SB Latch number: 0
[01/18 22:49:14    406s]   Not identified MB Latch number: 0
[01/18 22:49:14    406s]   Number of sequential cells which are not FFs: 32
[01/18 22:49:14    406s]  Visiting view : default_emulate_view
[01/18 22:49:14    406s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/18 22:49:14    406s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:49:14    406s]  Visiting view : default_emulate_view
[01/18 22:49:14    406s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/18 22:49:14    406s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:49:14    406s] TLC MultiMap info (StdDelay):
[01/18 22:49:14    406s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 22:49:14    406s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/18 22:49:14    406s]  Setting StdDelay to: 41.7ps
[01/18 22:49:14    406s] 
[01/18 22:49:14    406s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 22:49:14    406s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:49:14    406s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:49:14    406s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:49:14    406s] 
[01/18 22:49:14    406s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:49:15    407s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:47 mem=2239.8M
[01/18 22:49:15    407s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:47 mem=2239.8M
[01/18 22:49:15    407s] Creating Lib Analyzer, finished. 
[01/18 22:49:15    407s] #optDebug: Start CG creation (mem=2268.5M)
[01/18 22:49:15    407s]  ...initializing CG  maxDriveDist 1248.131000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 124.813000 
[01/18 22:49:15    407s] (cpu=0:00:00.1, mem=2448.1M)
[01/18 22:49:15    407s]  ...processing cgPrt (cpu=0:00:00.1, mem=2448.1M)
[01/18 22:49:15    407s]  ...processing cgEgp (cpu=0:00:00.1, mem=2448.1M)
[01/18 22:49:15    407s]  ...processing cgPbk (cpu=0:00:00.2, mem=2448.1M)
[01/18 22:49:15    407s]  ...processing cgNrb(cpu=0:00:00.2, mem=2448.1M)
[01/18 22:49:15    407s]  ...processing cgObs (cpu=0:00:00.2, mem=2448.1M)
[01/18 22:49:15    407s]  ...processing cgCon (cpu=0:00:00.2, mem=2448.1M)
[01/18 22:49:15    407s]  ...processing cgPdm (cpu=0:00:00.2, mem=2448.1M)
[01/18 22:49:15    407s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2448.1M)
[01/18 22:49:15    407s] Compute RC Scale Done ...
[01/18 22:49:15    407s] All LLGs are deleted
[01/18 22:49:15    407s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:15    407s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:15    407s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2438.6M, EPOCH TIME: 1705610955.580608
[01/18 22:49:15    407s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2438.6M, EPOCH TIME: 1705610955.580888
[01/18 22:49:15    407s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2438.6M, EPOCH TIME: 1705610955.583418
[01/18 22:49:15    407s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:15    407s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:15    407s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2438.6M, EPOCH TIME: 1705610955.585164
[01/18 22:49:15    407s] Max number of tech site patterns supported in site array is 256.
[01/18 22:49:15    407s] Core basic site is CoreSite
[01/18 22:49:15    407s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2438.6M, EPOCH TIME: 1705610955.612162
[01/18 22:49:15    407s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 22:49:15    407s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/18 22:49:15    407s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:2438.6M, EPOCH TIME: 1705610955.614006
[01/18 22:49:15    407s] Fast DP-INIT is on for default
[01/18 22:49:15    407s] Atter site array init, number of instance map data is 0.
[01/18 22:49:15    407s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2438.6M, EPOCH TIME: 1705610955.617639
[01/18 22:49:15    407s] 
[01/18 22:49:15    407s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:15    407s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.037, MEM:2438.6M, EPOCH TIME: 1705610955.620621
[01/18 22:49:15    407s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:49:15    407s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:15    407s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.687  |  2.492  |  1.687  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.290   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2438.6M, EPOCH TIME: 1705610955.930410
[01/18 22:49:15    407s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:15    407s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:15    407s] 
[01/18 22:49:15    407s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:15    407s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2438.6M, EPOCH TIME: 1705610955.963016
[01/18 22:49:15    407s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:49:15    407s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:15    407s] Density: 81.701%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1870.1M, totSessionCpu=0:06:48 **
[01/18 22:49:15    407s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:06:48.0/0:30:02.8 (0.2), mem = 2323.6M
[01/18 22:49:15    407s] 
[01/18 22:49:15    407s] =============================================================================================
[01/18 22:49:15    407s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.35-s114_1
[01/18 22:49:15    407s] =============================================================================================
[01/18 22:49:15    407s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:49:15    407s] ---------------------------------------------------------------------------------------------
[01/18 22:49:15    407s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:15    407s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:49:15    407s] [ DrvReport              ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:49:15    407s] [ CellServerInit         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.3
[01/18 22:49:15    407s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  41.7 % )     0:00:01.3 /  0:00:01.3    1.0
[01/18 22:49:15    407s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:15    407s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.2    1.1
[01/18 22:49:15    407s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:15    407s] [ TimingUpdate           ]      2   0:00:00.3  (  10.7 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 22:49:15    407s] [ TimingReport           ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:15    407s] [ MISC                   ]          0:00:00.9  (  29.6 % )     0:00:00.9 /  0:00:00.9    1.0
[01/18 22:49:15    407s] ---------------------------------------------------------------------------------------------
[01/18 22:49:15    407s]  InitOpt #1 TOTAL                   0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.2    1.0
[01/18 22:49:15    407s] ---------------------------------------------------------------------------------------------
[01/18 22:49:15    407s] 
[01/18 22:49:15    407s] ** INFO : this run is activating low effort ccoptDesign flow
[01/18 22:49:15    407s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:49:15    407s] ### Creating PhyDesignMc. totSessionCpu=0:06:48 mem=2323.6M
[01/18 22:49:15    407s] OPERPROF: Starting DPlace-Init at level 1, MEM:2323.6M, EPOCH TIME: 1705610955.971757
[01/18 22:49:15    407s] Processing tracks to init pin-track alignment.
[01/18 22:49:15    407s] z: 2, totalTracks: 1
[01/18 22:49:15    407s] z: 4, totalTracks: 1
[01/18 22:49:15    407s] z: 6, totalTracks: 1
[01/18 22:49:15    407s] z: 8, totalTracks: 1
[01/18 22:49:15    407s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:49:15    408s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2323.6M, EPOCH TIME: 1705610955.981036
[01/18 22:49:15    408s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:15    408s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:16    408s] 
[01/18 22:49:16    408s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:16    408s] 
[01/18 22:49:16    408s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:49:16    408s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2323.6M, EPOCH TIME: 1705610956.013785
[01/18 22:49:16    408s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2323.6M, EPOCH TIME: 1705610956.013924
[01/18 22:49:16    408s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2323.6M, EPOCH TIME: 1705610956.014010
[01/18 22:49:16    408s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2323.6MB).
[01/18 22:49:16    408s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.044, MEM:2323.6M, EPOCH TIME: 1705610956.015959
[01/18 22:49:16    408s] TotalInstCnt at PhyDesignMc Initialization: 9518
[01/18 22:49:16    408s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:48 mem=2323.6M
[01/18 22:49:16    408s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2323.6M, EPOCH TIME: 1705610956.030092
[01/18 22:49:16    408s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:49:16    408s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:16    408s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:16    408s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:16    408s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:2323.6M, EPOCH TIME: 1705610956.059790
[01/18 22:49:16    408s] TotalInstCnt at PhyDesignMc Destruction: 9518
[01/18 22:49:16    408s] OPTC: m1 20.0 20.0
[01/18 22:49:16    408s] #optDebug: fT-E <X 2 0 0 1>
[01/18 22:49:16    408s] -congRepairInPostCTS false                 # bool, default=false, private
[01/18 22:49:16    408s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.4
[01/18 22:49:16    408s] Begin: GigaOpt Route Type Constraints Refinement
[01/18 22:49:16    408s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:06:48.5/0:30:03.3 (0.2), mem = 2323.6M
[01/18 22:49:16    408s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.21
[01/18 22:49:16    408s] ### Creating RouteCongInterface, started
[01/18 22:49:16    408s] {MMLU 0 40 10532}
[01/18 22:49:16    408s] ### Creating LA Mngr. totSessionCpu=0:06:49 mem=2323.6M
[01/18 22:49:16    408s] ### Creating LA Mngr, finished. totSessionCpu=0:06:49 mem=2323.6M
[01/18 22:49:16    408s] 
[01/18 22:49:16    408s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/18 22:49:16    408s] 
[01/18 22:49:16    408s] #optDebug: {0, 1.000}
[01/18 22:49:16    408s] ### Creating RouteCongInterface, finished
[01/18 22:49:16    408s] Updated routing constraints on 0 nets.
[01/18 22:49:16    408s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.21
[01/18 22:49:16    408s] Bottom Preferred Layer:
[01/18 22:49:16    408s] +---------------+------------+----------+
[01/18 22:49:16    408s] |     Layer     |    CLK     |   Rule   |
[01/18 22:49:16    408s] +---------------+------------+----------+
[01/18 22:49:16    408s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:49:16    408s] +---------------+------------+----------+
[01/18 22:49:16    408s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:49:16    408s] +---------------+------------+----------+
[01/18 22:49:16    408s] Via Pillar Rule:
[01/18 22:49:16    408s]     None
[01/18 22:49:16    408s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.0), totSession cpu/real = 0:06:48.6/0:30:03.3 (0.2), mem = 2323.6M
[01/18 22:49:16    408s] 
[01/18 22:49:16    408s] =============================================================================================
[01/18 22:49:16    408s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.35-s114_1
[01/18 22:49:16    408s] =============================================================================================
[01/18 22:49:16    408s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:49:16    408s] ---------------------------------------------------------------------------------------------
[01/18 22:49:16    408s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  76.6 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:49:16    408s] [ MISC                   ]          0:00:00.0  (  23.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:49:16    408s] ---------------------------------------------------------------------------------------------
[01/18 22:49:16    408s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.1    1.0
[01/18 22:49:16    408s] ---------------------------------------------------------------------------------------------
[01/18 22:49:16    408s] 
[01/18 22:49:16    408s] End: GigaOpt Route Type Constraints Refinement
[01/18 22:49:16    408s] *** Starting optimizing excluded clock nets MEM= 2323.6M) ***
[01/18 22:49:16    408s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2323.6M) ***
[01/18 22:49:16    408s] *** Starting optimizing excluded clock nets MEM= 2323.6M) ***
[01/18 22:49:16    408s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2323.6M) ***
[01/18 22:49:16    408s] Info: Done creating the CCOpt slew target map.
[01/18 22:49:16    408s] Begin: GigaOpt high fanout net optimization
[01/18 22:49:16    408s] GigaOpt HFN: use maxLocalDensity 1.2
[01/18 22:49:16    408s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/18 22:49:16    408s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:06:48.6/0:30:03.4 (0.2), mem = 2323.6M
[01/18 22:49:16    408s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:49:16    408s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:49:16    408s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.22
[01/18 22:49:16    408s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:49:16    408s] ### Creating PhyDesignMc. totSessionCpu=0:06:49 mem=2323.6M
[01/18 22:49:16    408s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:49:16    408s] OPERPROF: Starting DPlace-Init at level 1, MEM:2323.6M, EPOCH TIME: 1705610956.600456
[01/18 22:49:16    408s] Processing tracks to init pin-track alignment.
[01/18 22:49:16    408s] z: 2, totalTracks: 1
[01/18 22:49:16    408s] z: 4, totalTracks: 1
[01/18 22:49:16    408s] z: 6, totalTracks: 1
[01/18 22:49:16    408s] z: 8, totalTracks: 1
[01/18 22:49:16    408s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:49:16    408s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2323.6M, EPOCH TIME: 1705610956.610032
[01/18 22:49:16    408s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:16    408s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:16    408s] 
[01/18 22:49:16    408s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:16    408s] 
[01/18 22:49:16    408s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:49:16    408s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2323.6M, EPOCH TIME: 1705610956.643012
[01/18 22:49:16    408s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2323.6M, EPOCH TIME: 1705610956.643147
[01/18 22:49:16    408s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2323.6M, EPOCH TIME: 1705610956.643216
[01/18 22:49:16    408s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2323.6MB).
[01/18 22:49:16    408s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2323.6M, EPOCH TIME: 1705610956.645225
[01/18 22:49:16    408s] TotalInstCnt at PhyDesignMc Initialization: 9518
[01/18 22:49:16    408s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:49 mem=2323.6M
[01/18 22:49:16    408s] ### Creating RouteCongInterface, started
[01/18 22:49:16    408s] 
[01/18 22:49:16    408s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/18 22:49:16    408s] 
[01/18 22:49:16    408s] #optDebug: {0, 1.000}
[01/18 22:49:16    408s] ### Creating RouteCongInterface, finished
[01/18 22:49:16    408s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:49:16    408s] ### Creating LA Mngr. totSessionCpu=0:06:49 mem=2323.6M
[01/18 22:49:16    408s] ### Creating LA Mngr, finished. totSessionCpu=0:06:49 mem=2323.6M
[01/18 22:49:17    409s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:49:17    409s] Total-nets :: 10514, Stn-nets :: 113, ratio :: 1.07476 %, Total-len 181425, Stn-len 0
[01/18 22:49:17    409s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2361.8M, EPOCH TIME: 1705610957.136147
[01/18 22:49:17    409s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:49:17    409s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:17    409s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:17    409s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:17    409s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.028, MEM:2323.8M, EPOCH TIME: 1705610957.164350
[01/18 22:49:17    409s] TotalInstCnt at PhyDesignMc Destruction: 9518
[01/18 22:49:17    409s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.22
[01/18 22:49:17    409s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:49.2/0:30:04.0 (0.2), mem = 2323.8M
[01/18 22:49:17    409s] 
[01/18 22:49:17    409s] =============================================================================================
[01/18 22:49:17    409s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.35-s114_1
[01/18 22:49:17    409s] =============================================================================================
[01/18 22:49:17    409s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:49:17    409s] ---------------------------------------------------------------------------------------------
[01/18 22:49:17    409s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:17    409s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  17.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:17    409s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:49:17    409s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:17    409s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:17    409s] [ MISC                   ]          0:00:00.5  (  76.5 % )     0:00:00.5 /  0:00:00.5    1.0
[01/18 22:49:17    409s] ---------------------------------------------------------------------------------------------
[01/18 22:49:17    409s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:49:17    409s] ---------------------------------------------------------------------------------------------
[01/18 22:49:17    409s] 
[01/18 22:49:17    409s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/18 22:49:17    409s] End: GigaOpt high fanout net optimization
[01/18 22:49:17    409s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 22:49:17    409s] Deleting Lib Analyzer.
[01/18 22:49:17    409s] Begin: GigaOpt DRV Optimization
[01/18 22:49:17    409s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[01/18 22:49:17    409s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:06:49.4/0:30:04.2 (0.2), mem = 2323.8M
[01/18 22:49:17    409s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:49:17    409s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:49:17    409s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.23
[01/18 22:49:17    409s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:49:17    409s] ### Creating PhyDesignMc. totSessionCpu=0:06:49 mem=2323.8M
[01/18 22:49:17    409s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:49:17    409s] OPERPROF: Starting DPlace-Init at level 1, MEM:2323.8M, EPOCH TIME: 1705610957.404240
[01/18 22:49:17    409s] Processing tracks to init pin-track alignment.
[01/18 22:49:17    409s] z: 2, totalTracks: 1
[01/18 22:49:17    409s] z: 4, totalTracks: 1
[01/18 22:49:17    409s] z: 6, totalTracks: 1
[01/18 22:49:17    409s] z: 8, totalTracks: 1
[01/18 22:49:17    409s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:49:17    409s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2323.8M, EPOCH TIME: 1705610957.413880
[01/18 22:49:17    409s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:17    409s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:17    409s] 
[01/18 22:49:17    409s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:17    409s] 
[01/18 22:49:17    409s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:49:17    409s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2323.8M, EPOCH TIME: 1705610957.447015
[01/18 22:49:17    409s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2323.8M, EPOCH TIME: 1705610957.447151
[01/18 22:49:17    409s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2323.8M, EPOCH TIME: 1705610957.447227
[01/18 22:49:17    409s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2323.8MB).
[01/18 22:49:17    409s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2323.8M, EPOCH TIME: 1705610957.449234
[01/18 22:49:17    409s] TotalInstCnt at PhyDesignMc Initialization: 9518
[01/18 22:49:17    409s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:50 mem=2323.8M
[01/18 22:49:17    409s] ### Creating RouteCongInterface, started
[01/18 22:49:17    409s] 
[01/18 22:49:17    409s] Creating Lib Analyzer ...
[01/18 22:49:17    409s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:49:17    409s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:49:17    409s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:49:17    409s] 
[01/18 22:49:17    409s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:49:18    410s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:50 mem=2323.8M
[01/18 22:49:18    410s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:50 mem=2323.8M
[01/18 22:49:18    410s] Creating Lib Analyzer, finished. 
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s] #optDebug: {0, 1.000}
[01/18 22:49:18    410s] ### Creating RouteCongInterface, finished
[01/18 22:49:18    410s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:49:18    410s] ### Creating LA Mngr. totSessionCpu=0:06:50 mem=2323.8M
[01/18 22:49:18    410s] ### Creating LA Mngr, finished. totSessionCpu=0:06:50 mem=2323.8M
[01/18 22:49:18    410s] [GPS-DRV] Optimizer parameters ============================= 
[01/18 22:49:18    410s] [GPS-DRV] maxDensity (design): 0.95
[01/18 22:49:18    410s] [GPS-DRV] maxLocalDensity: 0.98
[01/18 22:49:18    410s] [GPS-DRV] All active and enabled setup views
[01/18 22:49:18    410s] [GPS-DRV]     default_emulate_view
[01/18 22:49:18    410s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:49:18    410s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:49:18    410s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/18 22:49:18    410s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/18 22:49:18    410s] [GPS-DRV] timing-driven DRV settings
[01/18 22:49:18    410s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/18 22:49:18    410s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2381.0M, EPOCH TIME: 1705610958.568561
[01/18 22:49:18    410s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2381.0M, EPOCH TIME: 1705610958.568784
[01/18 22:49:18    410s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:49:18    410s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/18 22:49:18    410s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:49:18    410s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/18 22:49:18    410s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:49:18    410s] Info: violation cost 220.363358 (cap = 0.000000, tran = 220.363358, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:49:18    410s] |     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.69|     0.00|       0|       0|       0| 81.70%|          |         |
[01/18 22:49:18    410s] Info: violation cost 220.363358 (cap = 0.000000, tran = 220.363358, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:49:18    410s] |     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.69|     0.00|       0|       0|       0| 81.70%| 0:00:00.0|  2381.0M|
[01/18 22:49:18    410s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s] ###############################################################################
[01/18 22:49:18    410s] #
[01/18 22:49:18    410s] #  Large fanout net report:  
[01/18 22:49:18    410s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/18 22:49:18    410s] #     - current density: 81.70
[01/18 22:49:18    410s] #
[01/18 22:49:18    410s] #  List of high fanout nets:
[01/18 22:49:18    410s] #        Net(1):  resetn: (fanouts = 80)
[01/18 22:49:18    410s] #
[01/18 22:49:18    410s] ###############################################################################
[01/18 22:49:18    410s] Bottom Preferred Layer:
[01/18 22:49:18    410s] +---------------+------------+----------+
[01/18 22:49:18    410s] |     Layer     |    CLK     |   Rule   |
[01/18 22:49:18    410s] +---------------+------------+----------+
[01/18 22:49:18    410s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:49:18    410s] +---------------+------------+----------+
[01/18 22:49:18    410s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:49:18    410s] +---------------+------------+----------+
[01/18 22:49:18    410s] Via Pillar Rule:
[01/18 22:49:18    410s]     None
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s] =======================================================================
[01/18 22:49:18    410s]                 Reasons for remaining drv violations
[01/18 22:49:18    410s] =======================================================================
[01/18 22:49:18    410s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s] MultiBuffering failure reasons
[01/18 22:49:18    410s] ------------------------------------------------
[01/18 22:49:18    410s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2381.0M) ***
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s] Total-nets :: 10514, Stn-nets :: 113, ratio :: 1.07476 %, Total-len 181425, Stn-len 0
[01/18 22:49:18    410s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2361.9M, EPOCH TIME: 1705610958.764029
[01/18 22:49:18    410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9518).
[01/18 22:49:18    410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:18    410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:18    410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:18    410s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:2323.9M, EPOCH TIME: 1705610958.797990
[01/18 22:49:18    410s] TotalInstCnt at PhyDesignMc Destruction: 9518
[01/18 22:49:18    410s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.23
[01/18 22:49:18    410s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:50.8/0:30:05.6 (0.2), mem = 2323.9M
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s] =============================================================================================
[01/18 22:49:18    410s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.35-s114_1
[01/18 22:49:18    410s] =============================================================================================
[01/18 22:49:18    410s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:49:18    410s] ---------------------------------------------------------------------------------------------
[01/18 22:49:18    410s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:49:18    410s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  44.8 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:49:18    410s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:18    410s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:49:18    410s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:49:18    410s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:49:18    410s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:18    410s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:18    410s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:18    410s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:18    410s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:18    410s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:18    410s] [ DrvFindVioNets         ]      2   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:18    410s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[01/18 22:49:18    410s] [ MISC                   ]          0:00:00.5  (  32.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/18 22:49:18    410s] ---------------------------------------------------------------------------------------------
[01/18 22:49:18    410s]  DrvOpt #2 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/18 22:49:18    410s] ---------------------------------------------------------------------------------------------
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s] End: GigaOpt DRV Optimization
[01/18 22:49:18    410s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/18 22:49:18    410s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1869.7M, totSessionCpu=0:06:51 **
[01/18 22:49:18    410s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 22:49:18    410s] Deleting Lib Analyzer.
[01/18 22:49:18    410s] Begin: GigaOpt Global Optimization
[01/18 22:49:18    410s] *info: use new DP (enabled)
[01/18 22:49:18    410s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/18 22:49:18    410s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:49:18    410s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:49:18    410s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:06:50.9/0:30:05.6 (0.2), mem = 2321.9M
[01/18 22:49:18    410s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.24
[01/18 22:49:18    410s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:49:18    410s] ### Creating PhyDesignMc. totSessionCpu=0:06:51 mem=2321.9M
[01/18 22:49:18    410s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:49:18    410s] OPERPROF: Starting DPlace-Init at level 1, MEM:2321.9M, EPOCH TIME: 1705610958.834928
[01/18 22:49:18    410s] Processing tracks to init pin-track alignment.
[01/18 22:49:18    410s] z: 2, totalTracks: 1
[01/18 22:49:18    410s] z: 4, totalTracks: 1
[01/18 22:49:18    410s] z: 6, totalTracks: 1
[01/18 22:49:18    410s] z: 8, totalTracks: 1
[01/18 22:49:18    410s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:49:18    410s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2321.9M, EPOCH TIME: 1705610958.844395
[01/18 22:49:18    410s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:18    410s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:49:18    410s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2321.9M, EPOCH TIME: 1705610958.877233
[01/18 22:49:18    410s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2321.9M, EPOCH TIME: 1705610958.877353
[01/18 22:49:18    410s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2321.9M, EPOCH TIME: 1705610958.877421
[01/18 22:49:18    410s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2321.9MB).
[01/18 22:49:18    410s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.044, MEM:2321.9M, EPOCH TIME: 1705610958.879297
[01/18 22:49:18    410s] TotalInstCnt at PhyDesignMc Initialization: 9518
[01/18 22:49:18    410s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:51 mem=2321.9M
[01/18 22:49:18    410s] ### Creating RouteCongInterface, started
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s] Creating Lib Analyzer ...
[01/18 22:49:18    410s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:49:18    410s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:49:18    410s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:49:18    410s] 
[01/18 22:49:18    410s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:49:19    411s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:52 mem=2323.9M
[01/18 22:49:19    411s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:52 mem=2323.9M
[01/18 22:49:19    411s] Creating Lib Analyzer, finished. 
[01/18 22:49:19    411s] 
[01/18 22:49:19    411s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/18 22:49:19    411s] 
[01/18 22:49:19    411s] #optDebug: {0, 1.000}
[01/18 22:49:19    411s] ### Creating RouteCongInterface, finished
[01/18 22:49:19    411s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:49:19    411s] ### Creating LA Mngr. totSessionCpu=0:06:52 mem=2323.9M
[01/18 22:49:19    411s] ### Creating LA Mngr, finished. totSessionCpu=0:06:52 mem=2323.9M
[01/18 22:49:19    411s] *info: 40 clock nets excluded
[01/18 22:49:19    411s] *info: 66 no-driver nets excluded.
[01/18 22:49:19    411s] *info: 40 nets with fixed/cover wires excluded.
[01/18 22:49:19    411s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2381.2M, EPOCH TIME: 1705610959.943291
[01/18 22:49:19    411s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2381.2M, EPOCH TIME: 1705610959.943549
[01/18 22:49:20    412s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/18 22:49:20    412s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/18 22:49:20    412s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
[01/18 22:49:20    412s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/18 22:49:20    412s] |   0.000|   0.000|   81.70%|   0:00:00.0| 2381.2M|default_emulate_view|       NA| NA                                          |
[01/18 22:49:20    412s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
[01/18 22:49:20    412s] 
[01/18 22:49:20    412s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2381.2M) ***
[01/18 22:49:20    412s] 
[01/18 22:49:20    412s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2381.2M) ***
[01/18 22:49:20    412s] Bottom Preferred Layer:
[01/18 22:49:20    412s] +---------------+------------+----------+
[01/18 22:49:20    412s] |     Layer     |    CLK     |   Rule   |
[01/18 22:49:20    412s] +---------------+------------+----------+
[01/18 22:49:20    412s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:49:20    412s] +---------------+------------+----------+
[01/18 22:49:20    412s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:49:20    412s] +---------------+------------+----------+
[01/18 22:49:20    412s] Via Pillar Rule:
[01/18 22:49:20    412s]     None
[01/18 22:49:20    412s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/18 22:49:20    412s] Total-nets :: 10514, Stn-nets :: 113, ratio :: 1.07476 %, Total-len 181425, Stn-len 0
[01/18 22:49:20    412s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2362.1M, EPOCH TIME: 1705610960.208368
[01/18 22:49:20    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9518).
[01/18 22:49:20    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:20    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:20    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:20    412s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:2321.1M, EPOCH TIME: 1705610960.240704
[01/18 22:49:20    412s] TotalInstCnt at PhyDesignMc Destruction: 9518
[01/18 22:49:20    412s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.24
[01/18 22:49:20    412s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:52.3/0:30:07.0 (0.2), mem = 2321.1M
[01/18 22:49:20    412s] 
[01/18 22:49:20    412s] =============================================================================================
[01/18 22:49:20    412s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.35-s114_1
[01/18 22:49:20    412s] =============================================================================================
[01/18 22:49:20    412s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:49:20    412s] ---------------------------------------------------------------------------------------------
[01/18 22:49:20    412s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:49:20    412s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  43.9 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:49:20    412s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:20    412s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:49:20    412s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:49:20    412s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.7 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:49:20    412s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:20    412s] [ TransformInit          ]      1   0:00:00.3  (  22.4 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 22:49:20    412s] [ MISC                   ]          0:00:00.2  (  17.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:49:20    412s] ---------------------------------------------------------------------------------------------
[01/18 22:49:20    412s]  GlobalOpt #1 TOTAL                 0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/18 22:49:20    412s] ---------------------------------------------------------------------------------------------
[01/18 22:49:20    412s] 
[01/18 22:49:20    412s] End: GigaOpt Global Optimization
[01/18 22:49:20    412s] *** Timing Is met
[01/18 22:49:20    412s] *** Check timing (0:00:00.0)
[01/18 22:49:20    412s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 22:49:20    412s] Deleting Lib Analyzer.
[01/18 22:49:20    412s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/18 22:49:20    412s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:49:20    412s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:49:20    412s] ### Creating LA Mngr. totSessionCpu=0:06:52 mem=2321.1M
[01/18 22:49:20    412s] ### Creating LA Mngr, finished. totSessionCpu=0:06:52 mem=2321.1M
[01/18 22:49:20    412s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/18 22:49:20    412s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2321.1M, EPOCH TIME: 1705610960.288994
[01/18 22:49:20    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:20    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:20    412s] 
[01/18 22:49:20    412s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:20    412s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.036, MEM:2321.1M, EPOCH TIME: 1705610960.325199
[01/18 22:49:20    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:49:20    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:20    412s] Begin: GigaOpt DRV Optimization
[01/18 22:49:20    412s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[01/18 22:49:20    412s] *** DrvOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:06:52.5/0:30:07.3 (0.2), mem = 2317.1M
[01/18 22:49:20    412s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:49:20    412s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:49:20    412s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.25
[01/18 22:49:20    412s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:49:20    412s] ### Creating PhyDesignMc. totSessionCpu=0:06:53 mem=2317.1M
[01/18 22:49:20    412s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:49:20    412s] OPERPROF: Starting DPlace-Init at level 1, MEM:2317.1M, EPOCH TIME: 1705610960.544191
[01/18 22:49:20    412s] Processing tracks to init pin-track alignment.
[01/18 22:49:20    412s] z: 2, totalTracks: 1
[01/18 22:49:20    412s] z: 4, totalTracks: 1
[01/18 22:49:20    412s] z: 6, totalTracks: 1
[01/18 22:49:20    412s] z: 8, totalTracks: 1
[01/18 22:49:20    412s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:49:20    412s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2317.1M, EPOCH TIME: 1705610960.553738
[01/18 22:49:20    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:20    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:20    412s] 
[01/18 22:49:20    412s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:20    412s] 
[01/18 22:49:20    412s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:49:20    412s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2317.1M, EPOCH TIME: 1705610960.586775
[01/18 22:49:20    412s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2317.1M, EPOCH TIME: 1705610960.586906
[01/18 22:49:20    412s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2317.1M, EPOCH TIME: 1705610960.586976
[01/18 22:49:20    412s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2317.1MB).
[01/18 22:49:20    412s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2317.1M, EPOCH TIME: 1705610960.588934
[01/18 22:49:20    412s] TotalInstCnt at PhyDesignMc Initialization: 9518
[01/18 22:49:20    412s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:53 mem=2317.1M
[01/18 22:49:20    412s] ### Creating RouteCongInterface, started
[01/18 22:49:20    412s] 
[01/18 22:49:20    412s] Creating Lib Analyzer ...
[01/18 22:49:20    412s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:49:20    412s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:49:20    412s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:49:20    412s] 
[01/18 22:49:20    412s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:49:21    413s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:53 mem=2323.1M
[01/18 22:49:21    413s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:53 mem=2323.1M
[01/18 22:49:21    413s] Creating Lib Analyzer, finished. 
[01/18 22:49:21    413s] 
[01/18 22:49:21    413s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/18 22:49:21    413s] 
[01/18 22:49:21    413s] #optDebug: {0, 1.000}
[01/18 22:49:21    413s] ### Creating RouteCongInterface, finished
[01/18 22:49:21    413s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:49:21    413s] ### Creating LA Mngr. totSessionCpu=0:06:53 mem=2323.1M
[01/18 22:49:21    413s] ### Creating LA Mngr, finished. totSessionCpu=0:06:53 mem=2323.1M
[01/18 22:49:21    413s] [GPS-DRV] Optimizer parameters ============================= 
[01/18 22:49:21    413s] [GPS-DRV] maxDensity (design): 0.95
[01/18 22:49:21    413s] [GPS-DRV] maxLocalDensity: 0.98
[01/18 22:49:21    413s] [GPS-DRV] All active and enabled setup views
[01/18 22:49:21    413s] [GPS-DRV]     default_emulate_view
[01/18 22:49:21    413s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:49:21    413s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:49:21    413s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/18 22:49:21    413s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/18 22:49:21    413s] [GPS-DRV] timing-driven DRV settings
[01/18 22:49:21    413s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/18 22:49:21    413s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2380.3M, EPOCH TIME: 1705610961.681999
[01/18 22:49:21    413s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2380.3M, EPOCH TIME: 1705610961.682218
[01/18 22:49:21    413s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:49:21    413s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/18 22:49:21    413s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:49:21    413s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/18 22:49:21    413s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:49:21    413s] Info: violation cost 220.363358 (cap = 0.000000, tran = 220.363358, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:49:21    413s] |     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.69|     0.00|       0|       0|       0| 81.70%|          |         |
[01/18 22:49:21    413s] Info: violation cost 220.363358 (cap = 0.000000, tran = 220.363358, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:49:21    413s] |     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.69|     0.00|       0|       0|       0| 81.70%| 0:00:00.0|  2380.3M|
[01/18 22:49:21    413s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:49:21    413s] 
[01/18 22:49:21    413s] ###############################################################################
[01/18 22:49:21    413s] #
[01/18 22:49:21    413s] #  Large fanout net report:  
[01/18 22:49:21    413s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/18 22:49:21    413s] #     - current density: 81.70
[01/18 22:49:21    413s] #
[01/18 22:49:21    413s] #  List of high fanout nets:
[01/18 22:49:21    413s] #        Net(1):  resetn: (fanouts = 80)
[01/18 22:49:21    413s] #
[01/18 22:49:21    413s] ###############################################################################
[01/18 22:49:21    413s] Bottom Preferred Layer:
[01/18 22:49:21    413s] +---------------+------------+----------+
[01/18 22:49:21    413s] |     Layer     |    CLK     |   Rule   |
[01/18 22:49:21    413s] +---------------+------------+----------+
[01/18 22:49:21    413s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:49:21    413s] +---------------+------------+----------+
[01/18 22:49:21    413s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:49:21    413s] +---------------+------------+----------+
[01/18 22:49:21    413s] Via Pillar Rule:
[01/18 22:49:21    413s]     None
[01/18 22:49:21    413s] 
[01/18 22:49:21    413s] 
[01/18 22:49:21    413s] =======================================================================
[01/18 22:49:21    413s]                 Reasons for remaining drv violations
[01/18 22:49:21    413s] =======================================================================
[01/18 22:49:21    413s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/18 22:49:21    413s] 
[01/18 22:49:21    413s] MultiBuffering failure reasons
[01/18 22:49:21    413s] ------------------------------------------------
[01/18 22:49:21    413s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/18 22:49:21    413s] 
[01/18 22:49:21    413s] 
[01/18 22:49:21    413s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2380.3M) ***
[01/18 22:49:21    413s] 
[01/18 22:49:21    413s] Total-nets :: 10514, Stn-nets :: 113, ratio :: 1.07476 %, Total-len 181425, Stn-len 0
[01/18 22:49:21    413s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2361.3M, EPOCH TIME: 1705610961.878588
[01/18 22:49:21    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9518).
[01/18 22:49:21    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:21    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:21    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:21    413s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.034, MEM:2323.3M, EPOCH TIME: 1705610961.912911
[01/18 22:49:21    413s] TotalInstCnt at PhyDesignMc Destruction: 9518
[01/18 22:49:21    413s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.25
[01/18 22:49:21    413s] *** DrvOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:53.9/0:30:08.7 (0.2), mem = 2323.3M
[01/18 22:49:21    413s] 
[01/18 22:49:21    413s] =============================================================================================
[01/18 22:49:21    413s]  Step TAT Report : DrvOpt #3 / optDesign #1                                     21.35-s114_1
[01/18 22:49:21    413s] =============================================================================================
[01/18 22:49:21    413s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:49:21    413s] ---------------------------------------------------------------------------------------------
[01/18 22:49:21    413s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:49:21    413s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  45.9 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:49:21    413s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:21    413s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:21    413s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[01/18 22:49:21    413s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 22:49:21    413s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:21    413s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:49:21    413s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:21    413s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:21    413s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:21    413s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:21    413s] [ DrvFindVioNets         ]      2   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:49:21    413s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.2
[01/18 22:49:21    413s] [ MISC                   ]          0:00:00.4  (  30.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:49:21    413s] ---------------------------------------------------------------------------------------------
[01/18 22:49:21    413s]  DrvOpt #3 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/18 22:49:21    413s] ---------------------------------------------------------------------------------------------
[01/18 22:49:21    413s] 
[01/18 22:49:21    413s] End: GigaOpt DRV Optimization
[01/18 22:49:21    413s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/18 22:49:21    413s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2323.3M, EPOCH TIME: 1705610961.926016
[01/18 22:49:21    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:21    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:21    413s] 
[01/18 22:49:21    413s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:21    413s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2323.3M, EPOCH TIME: 1705610961.959015
[01/18 22:49:21    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:49:21    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:22    414s] 
------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=2323.3M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.687  |  2.492  |  1.687  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.290   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 22:49:22    414s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2371.4M, EPOCH TIME: 1705610962.251388
[01/18 22:49:22    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:22    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:22    414s] 
[01/18 22:49:22    414s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:22    414s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2371.4M, EPOCH TIME: 1705610962.283990
[01/18 22:49:22    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:49:22    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:22    414s] Density: 81.701%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1866.5M, totSessionCpu=0:06:54 **
[01/18 22:49:22    414s] Deleting Lib Analyzer.
[01/18 22:49:22    414s] **INFO: Flow update: Design timing is met.
[01/18 22:49:22    414s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 22:49:22    414s] **INFO: Flow update: Design timing is met.
[01/18 22:49:22    414s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[01/18 22:49:22    414s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:49:22    414s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:49:22    414s] ### Creating LA Mngr. totSessionCpu=0:06:54 mem=2317.4M
[01/18 22:49:22    414s] ### Creating LA Mngr, finished. totSessionCpu=0:06:54 mem=2317.4M
[01/18 22:49:22    414s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:49:22    414s] ### Creating PhyDesignMc. totSessionCpu=0:06:54 mem=2374.7M
[01/18 22:49:22    414s] OPERPROF: Starting DPlace-Init at level 1, MEM:2374.7M, EPOCH TIME: 1705610962.448399
[01/18 22:49:22    414s] Processing tracks to init pin-track alignment.
[01/18 22:49:22    414s] z: 2, totalTracks: 1
[01/18 22:49:22    414s] z: 4, totalTracks: 1
[01/18 22:49:22    414s] z: 6, totalTracks: 1
[01/18 22:49:22    414s] z: 8, totalTracks: 1
[01/18 22:49:22    414s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:49:22    414s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2374.7M, EPOCH TIME: 1705610962.457967
[01/18 22:49:22    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:22    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:22    414s] 
[01/18 22:49:22    414s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:22    414s] 
[01/18 22:49:22    414s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:49:22    414s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2374.7M, EPOCH TIME: 1705610962.490953
[01/18 22:49:22    414s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2374.7M, EPOCH TIME: 1705610962.491069
[01/18 22:49:22    414s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2374.7M, EPOCH TIME: 1705610962.491139
[01/18 22:49:22    414s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2374.7MB).
[01/18 22:49:22    414s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:2374.7M, EPOCH TIME: 1705610962.493070
[01/18 22:49:22    414s] TotalInstCnt at PhyDesignMc Initialization: 9518
[01/18 22:49:22    414s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:55 mem=2374.7M
[01/18 22:49:22    414s] Begin: Area Reclaim Optimization
[01/18 22:49:22    414s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:06:54.6/0:30:09.3 (0.2), mem = 2374.7M
[01/18 22:49:22    414s] 
[01/18 22:49:22    414s] Creating Lib Analyzer ...
[01/18 22:49:22    414s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 22:49:22    414s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 22:49:22    414s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 22:49:22    414s] 
[01/18 22:49:22    414s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:49:23    415s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:55 mem=2380.7M
[01/18 22:49:23    415s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:55 mem=2380.7M
[01/18 22:49:23    415s] Creating Lib Analyzer, finished. 
[01/18 22:49:23    415s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.26
[01/18 22:49:23    415s] ### Creating RouteCongInterface, started
[01/18 22:49:23    415s] 
[01/18 22:49:23    415s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[01/18 22:49:23    415s] 
[01/18 22:49:23    415s] #optDebug: {0, 1.000}
[01/18 22:49:23    415s] ### Creating RouteCongInterface, finished
[01/18 22:49:23    415s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:49:23    415s] ### Creating LA Mngr. totSessionCpu=0:06:55 mem=2380.7M
[01/18 22:49:23    415s] ### Creating LA Mngr, finished. totSessionCpu=0:06:55 mem=2380.7M
[01/18 22:49:23    415s] Usable buffer cells for single buffer setup transform:
[01/18 22:49:23    415s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/18 22:49:23    415s] Number of usable buffer cells above: 10
[01/18 22:49:23    415s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2380.7M, EPOCH TIME: 1705610963.371299
[01/18 22:49:23    415s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2380.7M, EPOCH TIME: 1705610963.371504
[01/18 22:49:23    415s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 81.70
[01/18 22:49:23    415s] +---------+---------+--------+--------+------------+--------+
[01/18 22:49:23    415s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/18 22:49:23    415s] +---------+---------+--------+--------+------------+--------+
[01/18 22:49:23    415s] |   81.70%|        -|   0.000|   0.000|   0:00:00.0| 2380.7M|
[01/18 22:49:23    415s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:49:29    421s] |   81.49%|       61|   0.000|   0.000|   0:00:06.0| 2462.0M|
[01/18 22:49:29    421s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:49:29    421s] +---------+---------+--------+--------+------------+--------+
[01/18 22:49:29    421s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 81.49
[01/18 22:49:29    421s] 
[01/18 22:49:29    421s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/18 22:49:29    421s] --------------------------------------------------------------
[01/18 22:49:29    421s] |                                   | Total     | Sequential |
[01/18 22:49:29    421s] --------------------------------------------------------------
[01/18 22:49:29    421s] | Num insts resized                 |       0  |       0    |
[01/18 22:49:29    421s] | Num insts undone                  |       0  |       0    |
[01/18 22:49:29    421s] | Num insts Downsized               |       0  |       0    |
[01/18 22:49:29    421s] | Num insts Samesized               |       0  |       0    |
[01/18 22:49:29    421s] | Num insts Upsized                 |       0  |       0    |
[01/18 22:49:29    421s] | Num multiple commits+uncommits    |       0  |       -    |
[01/18 22:49:29    421s] --------------------------------------------------------------
[01/18 22:49:29    421s] Bottom Preferred Layer:
[01/18 22:49:29    421s] +---------------+------------+----------+
[01/18 22:49:29    421s] |     Layer     |    CLK     |   Rule   |
[01/18 22:49:29    421s] +---------------+------------+----------+
[01/18 22:49:29    421s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:49:29    421s] +---------------+------------+----------+
[01/18 22:49:29    421s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:49:29    421s] +---------------+------------+----------+
[01/18 22:49:29    421s] Via Pillar Rule:
[01/18 22:49:29    421s]     None
[01/18 22:49:29    421s] 
[01/18 22:49:29    421s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[01/18 22:49:29    421s] End: Core Area Reclaim Optimization (cpu = 0:00:06.8) (real = 0:00:07.0) **
[01/18 22:49:29    421s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.26
[01/18 22:49:29    421s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:06.9/0:00:06.8 (1.0), totSession cpu/real = 0:07:01.4/0:30:16.2 (0.2), mem = 2462.0M
[01/18 22:49:29    421s] 
[01/18 22:49:29    421s] =============================================================================================
[01/18 22:49:29    421s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.35-s114_1
[01/18 22:49:29    421s] =============================================================================================
[01/18 22:49:29    421s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:49:29    421s] ---------------------------------------------------------------------------------------------
[01/18 22:49:29    421s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:29    421s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   9.4 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:49:29    421s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:29    421s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:49:29    421s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:49:29    421s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:29    421s] [ OptimizationStep       ]      1   0:00:00.1  (   1.0 % )     0:00:05.9 /  0:00:05.9    1.0
[01/18 22:49:29    421s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:05.9 /  0:00:05.9    1.0
[01/18 22:49:29    421s] [ OptGetWeight           ]     50   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:29    421s] [ OptEval                ]     50   0:00:05.2  (  76.2 % )     0:00:05.2 /  0:00:05.2    1.0
[01/18 22:49:29    421s] [ OptCommit              ]     50   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    0.8
[01/18 22:49:29    421s] [ PostCommitDelayUpdate  ]     50   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.1
[01/18 22:49:29    421s] [ IncrDelayCalc          ]     75   0:00:00.4  (   5.5 % )     0:00:00.4 /  0:00:00.4    1.1
[01/18 22:49:29    421s] [ IncrTimingUpdate       ]     23   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:49:29    421s] [ MISC                   ]          0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.2    1.1
[01/18 22:49:29    421s] ---------------------------------------------------------------------------------------------
[01/18 22:49:29    421s]  AreaOpt #1 TOTAL                   0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:06.9    1.0
[01/18 22:49:29    421s] ---------------------------------------------------------------------------------------------
[01/18 22:49:29    421s] 
[01/18 22:49:29    421s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2442.9M, EPOCH TIME: 1705610969.397079
[01/18 22:49:29    421s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9466).
[01/18 22:49:29    421s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:29    421s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:29    421s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:29    421s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:2340.9M, EPOCH TIME: 1705610969.430590
[01/18 22:49:29    421s] TotalInstCnt at PhyDesignMc Destruction: 9466
[01/18 22:49:29    421s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=2340.92M, totSessionCpu=0:07:01).
[01/18 22:49:29    421s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/18 22:49:29    421s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:49:29    421s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:49:29    421s] ### Creating LA Mngr. totSessionCpu=0:07:01 mem=2340.9M
[01/18 22:49:29    421s] ### Creating LA Mngr, finished. totSessionCpu=0:07:01 mem=2340.9M
[01/18 22:49:29    421s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:49:29    421s] ### Creating PhyDesignMc. totSessionCpu=0:07:01 mem=2398.2M
[01/18 22:49:29    421s] OPERPROF: Starting DPlace-Init at level 1, MEM:2398.2M, EPOCH TIME: 1705610969.473649
[01/18 22:49:29    421s] Processing tracks to init pin-track alignment.
[01/18 22:49:29    421s] z: 2, totalTracks: 1
[01/18 22:49:29    421s] z: 4, totalTracks: 1
[01/18 22:49:29    421s] z: 6, totalTracks: 1
[01/18 22:49:29    421s] z: 8, totalTracks: 1
[01/18 22:49:29    421s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:49:29    421s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2398.2M, EPOCH TIME: 1705610969.483203
[01/18 22:49:29    421s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:29    421s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:29    421s] 
[01/18 22:49:29    421s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:29    421s] 
[01/18 22:49:29    421s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:49:29    421s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2398.2M, EPOCH TIME: 1705610969.516387
[01/18 22:49:29    421s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2398.2M, EPOCH TIME: 1705610969.516513
[01/18 22:49:29    421s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2398.2M, EPOCH TIME: 1705610969.516608
[01/18 22:49:29    421s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2398.2MB).
[01/18 22:49:29    421s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:2398.2M, EPOCH TIME: 1705610969.518505
[01/18 22:49:29    421s] TotalInstCnt at PhyDesignMc Initialization: 9466
[01/18 22:49:29    421s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:02 mem=2398.2M
[01/18 22:49:29    421s] Begin: Area Reclaim Optimization
[01/18 22:49:29    421s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:07:01.6/0:30:16.4 (0.2), mem = 2398.2M
[01/18 22:49:29    421s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.27
[01/18 22:49:29    421s] ### Creating RouteCongInterface, started
[01/18 22:49:29    421s] 
[01/18 22:49:29    421s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/18 22:49:29    421s] 
[01/18 22:49:29    421s] #optDebug: {0, 1.000}
[01/18 22:49:29    421s] ### Creating RouteCongInterface, finished
[01/18 22:49:29    421s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:49:29    421s] ### Creating LA Mngr. totSessionCpu=0:07:02 mem=2398.2M
[01/18 22:49:29    421s] ### Creating LA Mngr, finished. totSessionCpu=0:07:02 mem=2398.2M
[01/18 22:49:29    421s] Usable buffer cells for single buffer setup transform:
[01/18 22:49:29    421s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[01/18 22:49:29    421s] Number of usable buffer cells above: 10
[01/18 22:49:29    421s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2398.2M, EPOCH TIME: 1705610969.748475
[01/18 22:49:29    421s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2398.2M, EPOCH TIME: 1705610969.748720
[01/18 22:49:29    421s] Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 81.49
[01/18 22:49:29    421s] +---------+---------+--------+--------+------------+--------+
[01/18 22:49:29    421s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/18 22:49:29    421s] +---------+---------+--------+--------+------------+--------+
[01/18 22:49:29    421s] |   81.49%|        -|   0.083|   0.000|   0:00:00.0| 2398.2M|
[01/18 22:49:30    422s] |   81.49%|        0|   0.083|   0.000|   0:00:01.0| 2398.2M|
[01/18 22:49:30    422s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:49:30    422s] |   81.49%|        0|   0.083|   0.000|   0:00:00.0| 2398.2M|
[01/18 22:49:30    422s] |   81.42%|       16|   0.083|   0.000|   0:00:00.0| 2421.8M|
[01/18 22:49:31    423s] |   81.39%|       11|   0.083|   0.000|   0:00:01.0| 2421.8M|
[01/18 22:49:31    423s] |   81.39%|        0|   0.083|   0.000|   0:00:00.0| 2421.8M|
[01/18 22:49:31    423s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[01/18 22:49:31    423s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/18 22:49:31    423s] |   81.39%|        0|   0.083|   0.000|   0:00:00.0| 2421.8M|
[01/18 22:49:31    423s] +---------+---------+--------+--------+------------+--------+
[01/18 22:49:31    423s] Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 81.39
[01/18 22:49:31    423s] 
[01/18 22:49:31    423s] ** Summary: Restruct = 0 Buffer Deletion = 15 Declone = 1 Resize = 11 **
[01/18 22:49:31    423s] --------------------------------------------------------------
[01/18 22:49:31    423s] |                                   | Total     | Sequential |
[01/18 22:49:31    423s] --------------------------------------------------------------
[01/18 22:49:31    423s] | Num insts resized                 |      11  |       1    |
[01/18 22:49:31    423s] | Num insts undone                  |       0  |       0    |
[01/18 22:49:31    423s] | Num insts Downsized               |      11  |       1    |
[01/18 22:49:31    423s] | Num insts Samesized               |       0  |       0    |
[01/18 22:49:31    423s] | Num insts Upsized                 |       0  |       0    |
[01/18 22:49:31    423s] | Num multiple commits+uncommits    |       0  |       -    |
[01/18 22:49:31    423s] --------------------------------------------------------------
[01/18 22:49:31    423s] Bottom Preferred Layer:
[01/18 22:49:31    423s] +---------------+------------+----------+
[01/18 22:49:31    423s] |     Layer     |    CLK     |   Rule   |
[01/18 22:49:31    423s] +---------------+------------+----------+
[01/18 22:49:31    423s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:49:31    423s] +---------------+------------+----------+
[01/18 22:49:31    423s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:49:31    423s] +---------------+------------+----------+
[01/18 22:49:31    423s] Via Pillar Rule:
[01/18 22:49:31    423s]     None
[01/18 22:49:31    423s] 
[01/18 22:49:31    423s] Number of times islegalLocAvaiable called = 18 skipped = 0, called in commitmove = 11, skipped in commitmove = 0
[01/18 22:49:31    423s] End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[01/18 22:49:31    423s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2421.8M, EPOCH TIME: 1705610971.470457
[01/18 22:49:31    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9450).
[01/18 22:49:31    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:31    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:31    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:31    423s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:2421.8M, EPOCH TIME: 1705610971.502224
[01/18 22:49:31    423s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2421.8M, EPOCH TIME: 1705610971.507230
[01/18 22:49:31    423s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2421.8M, EPOCH TIME: 1705610971.507398
[01/18 22:49:31    423s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2421.8M, EPOCH TIME: 1705610971.516759
[01/18 22:49:31    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:31    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:31    423s] 
[01/18 22:49:31    423s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:31    423s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2421.8M, EPOCH TIME: 1705610971.548896
[01/18 22:49:31    423s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2421.8M, EPOCH TIME: 1705610971.548995
[01/18 22:49:31    423s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2421.8M, EPOCH TIME: 1705610971.549061
[01/18 22:49:31    423s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2421.8M, EPOCH TIME: 1705610971.550678
[01/18 22:49:31    423s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2421.8M, EPOCH TIME: 1705610971.550886
[01/18 22:49:31    423s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.044, MEM:2421.8M, EPOCH TIME: 1705610971.551009
[01/18 22:49:31    423s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.044, MEM:2421.8M, EPOCH TIME: 1705610971.551066
[01/18 22:49:31    423s] TDRefine: refinePlace mode is spiral
[01/18 22:49:31    423s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.14
[01/18 22:49:31    423s] OPERPROF: Starting RefinePlace at level 1, MEM:2421.8M, EPOCH TIME: 1705610971.551145
[01/18 22:49:31    423s] *** Starting refinePlace (0:07:04 mem=2421.8M) ***
[01/18 22:49:31    423s] Total net bbox length = 2.113e+05 (1.062e+05 1.052e+05) (ext = 6.291e+04)
[01/18 22:49:31    423s] 
[01/18 22:49:31    423s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:31    423s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 22:49:31    423s] (I)      Default pattern map key = picorv32_default.
[01/18 22:49:31    423s] (I)      Default pattern map key = picorv32_default.
[01/18 22:49:31    423s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2421.8M, EPOCH TIME: 1705610971.565496
[01/18 22:49:31    423s] Starting refinePlace ...
[01/18 22:49:31    423s] (I)      Default pattern map key = picorv32_default.
[01/18 22:49:31    423s] One DDP V2 for no tweak run.
[01/18 22:49:31    423s] 
[01/18 22:49:31    423s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:49:31    423s] Move report: legalization moves 30 insts, mean move: 2.50 um, max move: 6.40 um spiral
[01/18 22:49:31    423s] 	Max move on inst (FE_OFC763_n_2775): (36.00, 98.80) --> (29.60, 98.80)
[01/18 22:49:31    423s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/18 22:49:31    423s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:49:31    423s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2424.8MB) @(0:07:04 - 0:07:04).
[01/18 22:49:31    423s] Move report: Detail placement moves 30 insts, mean move: 2.50 um, max move: 6.40 um 
[01/18 22:49:31    423s] 	Max move on inst (FE_OFC763_n_2775): (36.00, 98.80) --> (29.60, 98.80)
[01/18 22:49:31    423s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2424.8MB
[01/18 22:49:31    423s] Statistics of distance of Instance movement in refine placement:
[01/18 22:49:31    423s]   maximum (X+Y) =         6.40 um
[01/18 22:49:31    423s]   inst (FE_OFC763_n_2775) with max move: (36, 98.8) -> (29.6, 98.8)
[01/18 22:49:31    423s]   mean    (X+Y) =         2.50 um
[01/18 22:49:31    423s] Summary Report:
[01/18 22:49:31    423s] Instances move: 30 (out of 9411 movable)
[01/18 22:49:31    423s] Instances flipped: 0
[01/18 22:49:31    423s] Mean displacement: 2.50 um
[01/18 22:49:31    423s] Max displacement: 6.40 um (Instance: FE_OFC763_n_2775) (36, 98.8) -> (29.6, 98.8)
[01/18 22:49:31    423s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[01/18 22:49:31    423s] Total instances moved : 30
[01/18 22:49:31    423s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.220, REAL:0.215, MEM:2424.8M, EPOCH TIME: 1705610971.780137
[01/18 22:49:31    423s] Total net bbox length = 2.114e+05 (1.062e+05 1.052e+05) (ext = 6.291e+04)
[01/18 22:49:31    423s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2424.8MB
[01/18 22:49:31    423s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2424.8MB) @(0:07:04 - 0:07:04).
[01/18 22:49:31    423s] *** Finished refinePlace (0:07:04 mem=2424.8M) ***
[01/18 22:49:31    423s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.14
[01/18 22:49:31    423s] OPERPROF: Finished RefinePlace at level 1, CPU:0.250, REAL:0.234, MEM:2424.8M, EPOCH TIME: 1705610971.784735
[01/18 22:49:31    423s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2424.8M, EPOCH TIME: 1705610971.838398
[01/18 22:49:31    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9450).
[01/18 22:49:31    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:31    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:31    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:31    423s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.033, MEM:2421.8M, EPOCH TIME: 1705610971.871213
[01/18 22:49:31    423s] *** maximum move = 6.40 um ***
[01/18 22:49:31    423s] *** Finished re-routing un-routed nets (2421.8M) ***
[01/18 22:49:31    423s] OPERPROF: Starting DPlace-Init at level 1, MEM:2421.8M, EPOCH TIME: 1705610971.958582
[01/18 22:49:31    423s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2421.8M, EPOCH TIME: 1705610971.968263
[01/18 22:49:31    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:31    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:31    424s] 
[01/18 22:49:31    424s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:32    424s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2421.8M, EPOCH TIME: 1705610972.000670
[01/18 22:49:32    424s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2421.8M, EPOCH TIME: 1705610972.000774
[01/18 22:49:32    424s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2421.8M, EPOCH TIME: 1705610972.000842
[01/18 22:49:32    424s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2421.8M, EPOCH TIME: 1705610972.002370
[01/18 22:49:32    424s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2421.8M, EPOCH TIME: 1705610972.002594
[01/18 22:49:32    424s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.044, MEM:2421.8M, EPOCH TIME: 1705610972.002721
[01/18 22:49:32    424s] 
[01/18 22:49:32    424s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2421.8M) ***
[01/18 22:49:32    424s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.27
[01/18 22:49:32    424s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:07:04.1/0:30:18.9 (0.2), mem = 2421.8M
[01/18 22:49:32    424s] 
[01/18 22:49:32    424s] =============================================================================================
[01/18 22:49:32    424s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.35-s114_1
[01/18 22:49:32    424s] =============================================================================================
[01/18 22:49:32    424s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:49:32    424s] ---------------------------------------------------------------------------------------------
[01/18 22:49:32    424s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.9
[01/18 22:49:32    424s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:32    424s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 22:49:32    424s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:49:32    424s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:32    424s] [ OptimizationStep       ]      1   0:00:00.2  (   8.2 % )     0:00:01.6 /  0:00:01.6    1.0
[01/18 22:49:32    424s] [ OptSingleIteration     ]      6   0:00:00.1  (   3.6 % )     0:00:01.4 /  0:00:01.4    1.0
[01/18 22:49:32    424s] [ OptGetWeight           ]    217   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:49:32    424s] [ OptEval                ]    217   0:00:01.0  (  40.1 % )     0:00:01.0 /  0:00:01.0    1.0
[01/18 22:49:32    424s] [ OptCommit              ]    217   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[01/18 22:49:32    424s] [ PostCommitDelayUpdate  ]    217   0:00:00.0  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:49:32    424s] [ IncrDelayCalc          ]     52   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.2    0.9
[01/18 22:49:32    424s] [ RefinePlace            ]      1   0:00:00.6  (  23.5 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 22:49:32    424s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[01/18 22:49:32    424s] [ IncrTimingUpdate       ]     18   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.2
[01/18 22:49:32    424s] [ MISC                   ]          0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:32    424s] ---------------------------------------------------------------------------------------------
[01/18 22:49:32    424s]  AreaOpt #2 TOTAL                   0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[01/18 22:49:32    424s] ---------------------------------------------------------------------------------------------
[01/18 22:49:32    424s] 
[01/18 22:49:32    424s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2402.7M, EPOCH TIME: 1705610972.067940
[01/18 22:49:32    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:49:32    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:32    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:32    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:32    424s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:2340.7M, EPOCH TIME: 1705610972.097217
[01/18 22:49:32    424s] TotalInstCnt at PhyDesignMc Destruction: 9450
[01/18 22:49:32    424s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2340.73M, totSessionCpu=0:07:04).
[01/18 22:49:32    424s] postCtsLateCongRepair #1 0
[01/18 22:49:32    424s] postCtsLateCongRepair #1 0
[01/18 22:49:32    424s] postCtsLateCongRepair #1 0
[01/18 22:49:32    424s] postCtsLateCongRepair #1 0
[01/18 22:49:32    424s] Starting local wire reclaim
[01/18 22:49:32    424s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2340.7M, EPOCH TIME: 1705610972.134381
[01/18 22:49:32    424s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2340.7M, EPOCH TIME: 1705610972.134517
[01/18 22:49:32    424s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2340.7M, EPOCH TIME: 1705610972.134652
[01/18 22:49:32    424s] Processing tracks to init pin-track alignment.
[01/18 22:49:32    424s] z: 2, totalTracks: 1
[01/18 22:49:32    424s] z: 4, totalTracks: 1
[01/18 22:49:32    424s] z: 6, totalTracks: 1
[01/18 22:49:32    424s] z: 8, totalTracks: 1
[01/18 22:49:32    424s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:49:32    424s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2340.7M, EPOCH TIME: 1705610972.144479
[01/18 22:49:32    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:32    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:32    424s] 
[01/18 22:49:32    424s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:32    424s] 
[01/18 22:49:32    424s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:49:32    424s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.033, MEM:2340.7M, EPOCH TIME: 1705610972.177439
[01/18 22:49:32    424s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2340.7M, EPOCH TIME: 1705610972.177590
[01/18 22:49:32    424s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2340.7M, EPOCH TIME: 1705610972.177660
[01/18 22:49:32    424s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2340.7MB).
[01/18 22:49:32    424s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.045, MEM:2340.7M, EPOCH TIME: 1705610972.179647
[01/18 22:49:32    424s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.045, MEM:2340.7M, EPOCH TIME: 1705610972.179707
[01/18 22:49:32    424s] TDRefine: refinePlace mode is spiral
[01/18 22:49:32    424s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.15
[01/18 22:49:32    424s] OPERPROF:   Starting RefinePlace at level 2, MEM:2340.7M, EPOCH TIME: 1705610972.179784
[01/18 22:49:32    424s] *** Starting refinePlace (0:07:04 mem=2340.7M) ***
[01/18 22:49:32    424s] Total net bbox length = 2.114e+05 (1.062e+05 1.052e+05) (ext = 6.291e+04)
[01/18 22:49:32    424s] 
[01/18 22:49:32    424s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:32    424s] (I)      Default pattern map key = picorv32_default.
[01/18 22:49:32    424s] (I)      Default pattern map key = picorv32_default.
[01/18 22:49:32    424s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2340.7M, EPOCH TIME: 1705610972.195703
[01/18 22:49:32    424s] Starting refinePlace ...
[01/18 22:49:32    424s] (I)      Default pattern map key = picorv32_default.
[01/18 22:49:32    424s] One DDP V2 for no tweak run.
[01/18 22:49:32    424s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2340.7M, EPOCH TIME: 1705610972.199615
[01/18 22:49:32    424s] OPERPROF:         Starting spMPad at level 5, MEM:2346.8M, EPOCH TIME: 1705610972.219257
[01/18 22:49:32    424s] OPERPROF:           Starting spContextMPad at level 6, MEM:2346.8M, EPOCH TIME: 1705610972.220114
[01/18 22:49:32    424s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2346.8M, EPOCH TIME: 1705610972.220206
[01/18 22:49:32    424s] MP Top (9411): mp=1.050. U=0.814.
[01/18 22:49:32    424s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.005, MEM:2346.8M, EPOCH TIME: 1705610972.223815
[01/18 22:49:32    424s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2346.8M, EPOCH TIME: 1705610972.225741
[01/18 22:49:32    424s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2346.8M, EPOCH TIME: 1705610972.225821
[01/18 22:49:32    424s] OPERPROF:             Starting InitSKP at level 7, MEM:2346.8M, EPOCH TIME: 1705610972.226195
[01/18 22:49:32    424s] no activity file in design. spp won't run.
[01/18 22:49:32    424s] no activity file in design. spp won't run.
[01/18 22:49:32    424s] **WARN: [IO pin not placed] clk
[01/18 22:49:32    424s] **WARN: [IO pin not placed] resetn
[01/18 22:49:32    424s] **WARN: [IO pin not placed] trap
[01/18 22:49:32    424s] **WARN: [IO pin not placed] mem_valid
[01/18 22:49:32    424s] **WARN: [IO pin not placed] mem_instr
[01/18 22:49:32    424s] **WARN: [IO pin not placed] mem_ready
[01/18 22:49:32    424s] **WARN: [IO pin not placed] mem_addr[31]
[01/18 22:49:32    424s] **WARN: [IO pin not placed] mem_addr[30]
[01/18 22:49:32    424s] **WARN: [IO pin not placed] mem_addr[29]
[01/18 22:49:32    424s] **WARN: [IO pin not placed] mem_addr[28]
[01/18 22:49:32    424s] **WARN: [IO pin not placed] ...
[01/18 22:49:32    424s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 409 / 409 = 100.00%
[01/18 22:49:32    424s] *** Finished SKP initialization (cpu=0:00:00.6, real=0:00:00.0)***
[01/18 22:49:32    424s] OPERPROF:             Finished InitSKP at level 7, CPU:0.570, REAL:0.572, MEM:2361.8M, EPOCH TIME: 1705610972.797813
[01/18 22:49:32    424s] Timing cost in AAE based: 903.0863475240403204
[01/18 22:49:32    424s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.680, REAL:0.694, MEM:2370.8M, EPOCH TIME: 1705610972.920059
[01/18 22:49:32    424s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.690, REAL:0.696, MEM:2370.8M, EPOCH TIME: 1705610972.921691
[01/18 22:49:32    424s] SKP cleared!
[01/18 22:49:32    424s] AAE Timing clean up.
[01/18 22:49:32    424s] Tweakage: fix icg 1, fix clk 0.
[01/18 22:49:32    424s] Tweakage: density cost 1, scale 0.4.
[01/18 22:49:32    424s] Tweakage: activity cost 0, scale 1.0.
[01/18 22:49:32    424s] Tweakage: timing cost on, scale 1.0.
[01/18 22:49:32    424s] OPERPROF:         Starting CoreOperation at level 5, MEM:2370.8M, EPOCH TIME: 1705610972.925458
[01/18 22:49:32    424s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2370.8M, EPOCH TIME: 1705610972.935238
[01/18 22:49:33    425s] Tweakage swap 632 pairs.
[01/18 22:49:33    425s] Tweakage swap 121 pairs.
[01/18 22:49:34    426s] Tweakage swap 71 pairs.
[01/18 22:49:34    426s] Tweakage swap 8 pairs.
[01/18 22:49:34    426s] Tweakage swap 44 pairs.
[01/18 22:49:35    427s] Tweakage swap 3 pairs.
[01/18 22:49:35    427s] Tweakage swap 2 pairs.
[01/18 22:49:35    427s] Tweakage swap 0 pairs.
[01/18 22:49:36    428s] Tweakage swap 4 pairs.
[01/18 22:49:36    428s] Tweakage swap 0 pairs.
[01/18 22:49:37    429s] Tweakage swap 0 pairs.
[01/18 22:49:37    429s] Tweakage swap 0 pairs.
[01/18 22:49:37    429s] Tweakage swap 251 pairs.
[01/18 22:49:37    429s] Tweakage swap 23 pairs.
[01/18 22:49:38    430s] Tweakage swap 24 pairs.
[01/18 22:49:38    430s] Tweakage swap 1 pairs.
[01/18 22:49:38    430s] Tweakage swap 27 pairs.
[01/18 22:49:38    430s] Tweakage swap 4 pairs.
[01/18 22:49:39    431s] Tweakage swap 4 pairs.
[01/18 22:49:39    431s] Tweakage swap 0 pairs.
[01/18 22:49:39    431s] Tweakage swap 9 pairs.
[01/18 22:49:39    431s] Tweakage swap 1 pairs.
[01/18 22:49:40    432s] Tweakage swap 1 pairs.
[01/18 22:49:40    432s] Tweakage swap 0 pairs.
[01/18 22:49:40    432s] Tweakage move 30 insts.
[01/18 22:49:40    432s] Tweakage move 3 insts.
[01/18 22:49:40    432s] Tweakage move 0 insts.
[01/18 22:49:40    432s] Tweakage move 0 insts.
[01/18 22:49:40    432s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:7.440, REAL:7.438, MEM:2370.8M, EPOCH TIME: 1705610980.373045
[01/18 22:49:40    432s] OPERPROF:         Finished CoreOperation at level 5, CPU:7.450, REAL:7.448, MEM:2370.8M, EPOCH TIME: 1705610980.373862
[01/18 22:49:40    432s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:8.170, REAL:8.176, MEM:2370.8M, EPOCH TIME: 1705610980.375885
[01/18 22:49:40    432s] Move report: Congestion aware Tweak moves 1270 insts, mean move: 3.61 um, max move: 27.24 um 
[01/18 22:49:40    432s] 	Max move on inst (FE_OFC505_n_2690): (60.40, 184.30) --> (40.00, 191.14)
[01/18 22:49:40    432s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:08.2, real=0:00:08.0, mem=2370.8mb) @(0:07:04 - 0:07:12).
[01/18 22:49:40    432s] 
[01/18 22:49:40    432s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:49:40    432s] Move report: legalization moves 165 insts, mean move: 3.30 um, max move: 15.68 um spiral
[01/18 22:49:40    432s] 	Max move on inst (FE_OFC40_genblk1_pcpi_mul_rs1_17): (160.20, 191.14) --> (158.20, 204.82)
[01/18 22:49:40    432s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/18 22:49:40    432s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:49:40    432s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2370.8MB) @(0:07:12 - 0:07:13).
[01/18 22:49:40    432s] Move report: Detail placement moves 1314 insts, mean move: 3.67 um, max move: 27.24 um 
[01/18 22:49:40    432s] 	Max move on inst (FE_OFC505_n_2690): (60.40, 184.30) --> (40.00, 191.14)
[01/18 22:49:40    432s] 	Runtime: CPU: 0:00:08.4 REAL: 0:00:08.0 MEM: 2370.8MB
[01/18 22:49:40    432s] Statistics of distance of Instance movement in refine placement:
[01/18 22:49:40    432s]   maximum (X+Y) =        27.24 um
[01/18 22:49:40    432s]   inst (FE_OFC505_n_2690) with max move: (60.4, 184.3) -> (40, 191.14)
[01/18 22:49:40    432s]   mean    (X+Y) =         3.67 um
[01/18 22:49:40    432s] Summary Report:
[01/18 22:49:40    432s] Instances move: 1314 (out of 9411 movable)
[01/18 22:49:40    432s] Instances flipped: 0
[01/18 22:49:40    432s] Mean displacement: 3.67 um
[01/18 22:49:40    432s] Max displacement: 27.24 um (Instance: FE_OFC505_n_2690) (60.4, 184.3) -> (40, 191.14)
[01/18 22:49:40    432s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[01/18 22:49:40    432s] Total instances moved : 1314
[01/18 22:49:40    432s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:8.390, REAL:8.392, MEM:2370.8M, EPOCH TIME: 1705610980.587308
[01/18 22:49:40    432s] Total net bbox length = 2.107e+05 (1.059e+05 1.048e+05) (ext = 6.292e+04)
[01/18 22:49:40    432s] Runtime: CPU: 0:00:08.4 REAL: 0:00:08.0 MEM: 2370.8MB
[01/18 22:49:40    432s] [CPU] RefinePlace/total (cpu=0:00:08.4, real=0:00:08.0, mem=2370.8MB) @(0:07:04 - 0:07:13).
[01/18 22:49:40    432s] *** Finished refinePlace (0:07:13 mem=2370.8M) ***
[01/18 22:49:40    432s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.15
[01/18 22:49:40    432s] OPERPROF:   Finished RefinePlace at level 2, CPU:8.410, REAL:8.412, MEM:2370.8M, EPOCH TIME: 1705610980.592181
[01/18 22:49:40    432s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2370.8M, EPOCH TIME: 1705610980.592247
[01/18 22:49:40    432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9450).
[01/18 22:49:40    432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:40    432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:40    432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:40    432s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.034, MEM:2342.8M, EPOCH TIME: 1705610980.626155
[01/18 22:49:40    432s] OPERPROF: Finished RefinePlace2 at level 1, CPU:8.500, REAL:8.492, MEM:2342.8M, EPOCH TIME: 1705610980.626295
[01/18 22:49:40    432s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/18 22:49:40    432s] #################################################################################
[01/18 22:49:40    432s] # Design Stage: PreRoute
[01/18 22:49:40    432s] # Design Name: picorv32
[01/18 22:49:40    432s] # Design Mode: 45nm
[01/18 22:49:40    432s] # Analysis Mode: MMMC Non-OCV 
[01/18 22:49:40    432s] # Parasitics Mode: No SPEF/RCDB 
[01/18 22:49:40    432s] # Signoff Settings: SI Off 
[01/18 22:49:40    432s] #################################################################################
[01/18 22:49:41    433s] Calculate delays in Single mode...
[01/18 22:49:41    433s] Topological Sorting (REAL = 0:00:00.0, MEM = 2323.2M, InitMEM = 2323.2M)
[01/18 22:49:41    433s] Start delay calculation (fullDC) (1 T). (MEM=2323.24)
[01/18 22:49:41    433s] End AAE Lib Interpolated Model. (MEM=2334.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:49:42    435s] Total number of fetched objects 10464
[01/18 22:49:43    435s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/18 22:49:43    435s] End delay calculation. (MEM=2351.18 CPU=0:00:01.6 REAL=0:00:02.0)
[01/18 22:49:43    435s] End delay calculation (fullDC). (MEM=2351.18 CPU=0:00:01.9 REAL=0:00:02.0)
[01/18 22:49:43    435s] *** CDM Built up (cpu=0:00:02.2  real=0:00:03.0  mem= 2351.2M) ***
[01/18 22:49:43    435s] eGR doReRoute: optGuide
[01/18 22:49:43    435s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2351.2M, EPOCH TIME: 1705610983.562263
[01/18 22:49:43    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:43    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:43    435s] All LLGs are deleted
[01/18 22:49:43    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:43    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:43    435s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2351.2M, EPOCH TIME: 1705610983.562392
[01/18 22:49:43    435s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2351.2M, EPOCH TIME: 1705610983.562466
[01/18 22:49:43    435s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2305.2M, EPOCH TIME: 1705610983.563119
[01/18 22:49:43    435s] {MMLU 0 40 10464}
[01/18 22:49:43    435s] ### Creating LA Mngr. totSessionCpu=0:07:16 mem=2305.2M
[01/18 22:49:43    435s] ### Creating LA Mngr, finished. totSessionCpu=0:07:16 mem=2305.2M
[01/18 22:49:43    435s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2305.18 MB )
[01/18 22:49:43    435s] (I)      ==================== Layers =====================
[01/18 22:49:43    435s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:49:43    435s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 22:49:43    435s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:49:43    435s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 22:49:43    435s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 22:49:43    435s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 22:49:43    435s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 22:49:43    435s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 22:49:43    435s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 22:49:43    435s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 22:49:43    435s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 22:49:43    435s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 22:49:43    435s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 22:49:43    435s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 22:49:43    435s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 22:49:43    435s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 22:49:43    435s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 22:49:43    435s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 22:49:43    435s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 22:49:43    435s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 22:49:43    435s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 22:49:43    435s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 22:49:43    435s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 22:49:43    435s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 22:49:43    435s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 22:49:43    435s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:49:43    435s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 22:49:43    435s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 22:49:43    435s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 22:49:43    435s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 22:49:43    435s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 22:49:43    435s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 22:49:43    435s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 22:49:43    435s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 22:49:43    435s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 22:49:43    435s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 22:49:43    435s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 22:49:43    435s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 22:49:43    435s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 22:49:43    435s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 22:49:43    435s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 22:49:43    435s] (I)      Started Import and model ( Curr Mem: 2305.18 MB )
[01/18 22:49:43    435s] (I)      Default pattern map key = picorv32_default.
[01/18 22:49:43    435s] (I)      == Non-default Options ==
[01/18 22:49:43    435s] (I)      Maximum routing layer                              : 11
[01/18 22:49:43    435s] (I)      Minimum routing layer                              : 1
[01/18 22:49:43    435s] (I)      Number of threads                                  : 1
[01/18 22:49:43    435s] (I)      Method to set GCell size                           : row
[01/18 22:49:43    435s] (I)      Counted 2470 PG shapes. We will not process PG shapes layer by layer.
[01/18 22:49:43    435s] (I)      Use row-based GCell size
[01/18 22:49:43    435s] (I)      Use row-based GCell align
[01/18 22:49:43    435s] (I)      layer 0 area = 80000
[01/18 22:49:43    435s] (I)      layer 1 area = 80000
[01/18 22:49:43    435s] (I)      layer 2 area = 80000
[01/18 22:49:43    435s] (I)      layer 3 area = 80000
[01/18 22:49:43    435s] (I)      layer 4 area = 80000
[01/18 22:49:43    435s] (I)      layer 5 area = 80000
[01/18 22:49:43    435s] (I)      layer 6 area = 80000
[01/18 22:49:43    435s] (I)      layer 7 area = 80000
[01/18 22:49:43    435s] (I)      layer 8 area = 80000
[01/18 22:49:43    435s] (I)      layer 9 area = 400000
[01/18 22:49:43    435s] (I)      layer 10 area = 400000
[01/18 22:49:43    435s] (I)      GCell unit size   : 3420
[01/18 22:49:43    435s] (I)      GCell multiplier  : 1
[01/18 22:49:43    435s] (I)      GCell row height  : 3420
[01/18 22:49:43    435s] (I)      Actual row height : 3420
[01/18 22:49:43    435s] (I)      GCell align ref   : 30000 30020
[01/18 22:49:43    435s] [NR-eGR] Track table information for default rule: 
[01/18 22:49:43    435s] [NR-eGR] Metal1 has single uniform track structure
[01/18 22:49:43    435s] [NR-eGR] Metal2 has single uniform track structure
[01/18 22:49:43    435s] [NR-eGR] Metal3 has single uniform track structure
[01/18 22:49:43    435s] [NR-eGR] Metal4 has single uniform track structure
[01/18 22:49:43    435s] [NR-eGR] Metal5 has single uniform track structure
[01/18 22:49:43    435s] [NR-eGR] Metal6 has single uniform track structure
[01/18 22:49:43    435s] [NR-eGR] Metal7 has single uniform track structure
[01/18 22:49:43    435s] [NR-eGR] Metal8 has single uniform track structure
[01/18 22:49:43    435s] [NR-eGR] Metal9 has single uniform track structure
[01/18 22:49:43    435s] [NR-eGR] Metal10 has single uniform track structure
[01/18 22:49:43    435s] [NR-eGR] Metal11 has single uniform track structure
[01/18 22:49:43    435s] (I)      ================== Default via ===================
[01/18 22:49:43    435s] (I)      +----+------------------+------------------------+
[01/18 22:49:43    435s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[01/18 22:49:43    435s] (I)      +----+------------------+------------------------+
[01/18 22:49:43    435s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[01/18 22:49:43    435s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[01/18 22:49:43    435s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[01/18 22:49:43    435s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[01/18 22:49:43    435s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[01/18 22:49:43    435s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[01/18 22:49:43    435s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[01/18 22:49:43    435s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[01/18 22:49:43    435s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[01/18 22:49:43    435s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[01/18 22:49:43    435s] (I)      +----+------------------+------------------------+
[01/18 22:49:43    435s] [NR-eGR] Read 4578 PG shapes
[01/18 22:49:43    435s] [NR-eGR] Read 0 clock shapes
[01/18 22:49:43    435s] [NR-eGR] Read 0 other shapes
[01/18 22:49:43    435s] [NR-eGR] #Routing Blockages  : 0
[01/18 22:49:43    435s] [NR-eGR] #Instance Blockages : 391906
[01/18 22:49:43    435s] [NR-eGR] #PG Blockages       : 4578
[01/18 22:49:43    435s] [NR-eGR] #Halo Blockages     : 0
[01/18 22:49:43    435s] [NR-eGR] #Boundary Blockages : 0
[01/18 22:49:43    435s] [NR-eGR] #Clock Blockages    : 0
[01/18 22:49:43    435s] [NR-eGR] #Other Blockages    : 0
[01/18 22:49:43    435s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/18 22:49:43    435s] [NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 9034
[01/18 22:49:43    435s] [NR-eGR] Read 10333 nets ( ignored 40 )
[01/18 22:49:43    435s] (I)      early_global_route_priority property id does not exist.
[01/18 22:49:43    435s] (I)      Read Num Blocks=396484  Num Prerouted Wires=9034  Num CS=0
[01/18 22:49:43    435s] (I)      Layer 0 (H) : #blockages 392486 : #preroutes 2005
[01/18 22:49:43    435s] (I)      Layer 1 (V) : #blockages 464 : #preroutes 2998
[01/18 22:49:43    435s] (I)      Layer 2 (H) : #blockages 464 : #preroutes 1934
[01/18 22:49:43    435s] (I)      Layer 3 (V) : #blockages 464 : #preroutes 1127
[01/18 22:49:43    435s] (I)      Layer 4 (H) : #blockages 464 : #preroutes 843
[01/18 22:49:43    435s] (I)      Layer 5 (V) : #blockages 464 : #preroutes 127
[01/18 22:49:43    435s] (I)      Layer 6 (H) : #blockages 464 : #preroutes 0
[01/18 22:49:43    435s] (I)      Layer 7 (V) : #blockages 464 : #preroutes 0
[01/18 22:49:43    435s] (I)      Layer 8 (H) : #blockages 464 : #preroutes 0
[01/18 22:49:43    435s] (I)      Layer 9 (V) : #blockages 256 : #preroutes 0
[01/18 22:49:43    435s] (I)      Layer 10 (H) : #blockages 30 : #preroutes 0
[01/18 22:49:43    435s] (I)      Number of ignored nets                =     40
[01/18 22:49:43    435s] (I)      Number of connected nets              =      0
[01/18 22:49:43    435s] (I)      Number of fixed nets                  =     40.  Ignored: Yes
[01/18 22:49:43    435s] (I)      Number of clock nets                  =     40.  Ignored: No
[01/18 22:49:43    435s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/18 22:49:43    435s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/18 22:49:43    435s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/18 22:49:43    435s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/18 22:49:43    435s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/18 22:49:43    435s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/18 22:49:43    435s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/18 22:49:43    435s] (I)      Ndr track 0 does not exist
[01/18 22:49:43    435s] (I)      ---------------------Grid Graph Info--------------------
[01/18 22:49:43    435s] (I)      Routing area        : (0, 0) - (457200, 453340)
[01/18 22:49:43    435s] (I)      Core area           : (30000, 30020) - (427200, 423320)
[01/18 22:49:43    435s] (I)      Site width          :   400  (dbu)
[01/18 22:49:43    435s] (I)      Row height          :  3420  (dbu)
[01/18 22:49:43    435s] (I)      GCell row height    :  3420  (dbu)
[01/18 22:49:43    435s] (I)      GCell width         :  3420  (dbu)
[01/18 22:49:43    435s] (I)      GCell height        :  3420  (dbu)
[01/18 22:49:43    435s] (I)      Grid                :   133   132    11
[01/18 22:49:43    435s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/18 22:49:43    435s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/18 22:49:43    435s] (I)      Horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420     0  3420
[01/18 22:49:43    435s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/18 22:49:43    435s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/18 22:49:43    435s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/18 22:49:43    435s] (I)      Default pitch size  :   380   400   380   400   380   400   380   400   380  1000   950
[01/18 22:49:43    435s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   760
[01/18 22:49:43    435s] (I)      Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/18 22:49:43    435s] (I)      Total num of tracks :  1193  1143  1193  1143  1193  1143  1193  1143  1193   456   477
[01/18 22:49:43    435s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/18 22:49:43    435s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/18 22:49:43    435s] (I)      --------------------------------------------------------
[01/18 22:49:43    435s] 
[01/18 22:49:43    435s] [NR-eGR] ============ Routing rule table ============
[01/18 22:49:43    435s] [NR-eGR] Rule id: 0  Nets: 10293
[01/18 22:49:43    435s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/18 22:49:43    435s] (I)                    Layer    1    2    3    4    5    6    7    8    9    10   11 
[01/18 22:49:43    435s] (I)                    Pitch  380  400  380  400  380  400  380  400  380  1000  950 
[01/18 22:49:43    435s] (I)             #Used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/18 22:49:43    435s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1    1     1    1 
[01/18 22:49:43    435s] [NR-eGR] ========================================
[01/18 22:49:43    435s] [NR-eGR] 
[01/18 22:49:43    435s] (I)      =============== Blocked Tracks ===============
[01/18 22:49:43    435s] (I)      +-------+---------+----------+---------------+
[01/18 22:49:43    435s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/18 22:49:43    435s] (I)      +-------+---------+----------+---------------+
[01/18 22:49:43    435s] (I)      |     1 |  158669 |   116140 |        73.20% |
[01/18 22:49:43    435s] (I)      |     2 |  150876 |     7888 |         5.23% |
[01/18 22:49:43    435s] (I)      |     3 |  158669 |     1392 |         0.88% |
[01/18 22:49:43    435s] (I)      |     4 |  150876 |     7888 |         5.23% |
[01/18 22:49:43    435s] (I)      |     5 |  158669 |     1392 |         0.88% |
[01/18 22:49:43    435s] (I)      |     6 |  150876 |     7888 |         5.23% |
[01/18 22:49:43    435s] (I)      |     7 |  158669 |     1392 |         0.88% |
[01/18 22:49:43    435s] (I)      |     8 |  150876 |     7888 |         5.23% |
[01/18 22:49:43    435s] (I)      |     9 |  158669 |     2784 |         1.75% |
[01/18 22:49:43    435s] (I)      |    10 |   60192 |     4318 |         7.17% |
[01/18 22:49:43    435s] (I)      |    11 |   63441 |    11132 |        17.55% |
[01/18 22:49:43    435s] (I)      +-------+---------+----------+---------------+
[01/18 22:49:43    435s] (I)      Finished Import and model ( CPU: 0.25 sec, Real: 0.24 sec, Curr Mem: 2329.31 MB )
[01/18 22:49:43    435s] (I)      Reset routing kernel
[01/18 22:49:43    435s] (I)      Started Global Routing ( Curr Mem: 2329.31 MB )
[01/18 22:49:43    435s] (I)      totalPins=35441  totalGlobalPin=33940 (95.76%)
[01/18 22:49:43    435s] (I)      total 2D Cap : 1374649 = (724533 H, 650116 V)
[01/18 22:49:43    435s] [NR-eGR] Layer group 1: route 10293 net(s) in layer range [1, 11]
[01/18 22:49:43    435s] (I)      
[01/18 22:49:43    435s] (I)      ============  Phase 1a Route ============
[01/18 22:49:43    435s] (I)      Usage: 96907 = (45749 H, 51158 V) = (6.31% H, 7.87% V) = (7.823e+04um H, 8.748e+04um V)
[01/18 22:49:43    435s] (I)      
[01/18 22:49:43    435s] (I)      ============  Phase 1b Route ============
[01/18 22:49:43    435s] (I)      Usage: 96907 = (45749 H, 51158 V) = (6.31% H, 7.87% V) = (7.823e+04um H, 8.748e+04um V)
[01/18 22:49:43    435s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.657110e+05um
[01/18 22:49:43    435s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/18 22:49:43    435s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/18 22:49:43    435s] (I)      
[01/18 22:49:43    435s] (I)      ============  Phase 1c Route ============
[01/18 22:49:43    435s] (I)      Usage: 96907 = (45749 H, 51158 V) = (6.31% H, 7.87% V) = (7.823e+04um H, 8.748e+04um V)
[01/18 22:49:43    435s] (I)      
[01/18 22:49:43    435s] (I)      ============  Phase 1d Route ============
[01/18 22:49:43    435s] (I)      Usage: 96907 = (45749 H, 51158 V) = (6.31% H, 7.87% V) = (7.823e+04um H, 8.748e+04um V)
[01/18 22:49:43    435s] (I)      
[01/18 22:49:43    435s] (I)      ============  Phase 1e Route ============
[01/18 22:49:43    435s] (I)      Usage: 96907 = (45749 H, 51158 V) = (6.31% H, 7.87% V) = (7.823e+04um H, 8.748e+04um V)
[01/18 22:49:43    435s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.657110e+05um
[01/18 22:49:43    435s] (I)      
[01/18 22:49:43    435s] (I)      ============  Phase 1l Route ============
[01/18 22:49:43    436s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/18 22:49:43    436s] (I)      Layer  1:      42203        40        19      107892       48924    (68.80%) 
[01/18 22:49:43    436s] (I)      Layer  2:     147603     43623         5           0      148967    ( 0.00%) 
[01/18 22:49:43    436s] (I)      Layer  3:     156374     37787         1           0      156816    ( 0.00%) 
[01/18 22:49:43    436s] (I)      Layer  4:     147603     17235         0           0      148967    ( 0.00%) 
[01/18 22:49:43    436s] (I)      Layer  5:     156374      6869         0           0      156816    ( 0.00%) 
[01/18 22:49:43    436s] (I)      Layer  6:     147603      1972         0           0      148967    ( 0.00%) 
[01/18 22:49:43    436s] (I)      Layer  7:     156374        29         0           0      156816    ( 0.00%) 
[01/18 22:49:43    436s] (I)      Layer  8:     147603         0         0           0      148967    ( 0.00%) 
[01/18 22:49:43    436s] (I)      Layer  9:     155491         0         0           0      156816    ( 0.00%) 
[01/18 22:49:43    436s] (I)      Layer 10:      55442         0         0        3447       56139    ( 5.79%) 
[01/18 22:49:43    436s] (I)      Layer 11:      51883         0         0        8230       54497    (13.12%) 
[01/18 22:49:43    436s] (I)      Total:       1364553    107555        25      119568     1382687    ( 7.96%) 
[01/18 22:49:43    436s] (I)      
[01/18 22:49:43    436s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/18 22:49:43    436s] [NR-eGR]                        OverCon           OverCon            
[01/18 22:49:43    436s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[01/18 22:49:43    436s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[01/18 22:49:43    436s] [NR-eGR] ---------------------------------------------------------------
[01/18 22:49:43    436s] [NR-eGR]  Metal1 ( 1)        17( 0.31%)         0( 0.00%)   ( 0.31%) 
[01/18 22:49:43    436s] [NR-eGR]  Metal2 ( 2)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[01/18 22:49:43    436s] [NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/18 22:49:43    436s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:49:43    436s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:49:43    436s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:49:43    436s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:49:43    436s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:49:43    436s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:49:43    436s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:49:43    436s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[01/18 22:49:43    436s] [NR-eGR] ---------------------------------------------------------------
[01/18 22:49:43    436s] [NR-eGR]        Total        23( 0.01%)         0( 0.00%)   ( 0.01%) 
[01/18 22:49:43    436s] [NR-eGR] 
[01/18 22:49:43    436s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2337.31 MB )
[01/18 22:49:43    436s] (I)      total 2D Cap : 1375845 = (725027 H, 650818 V)
[01/18 22:49:43    436s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/18 22:49:43    436s] (I)      ============= Track Assignment ============
[01/18 22:49:43    436s] (I)      Started Track Assignment (1T) ( Curr Mem: 2337.31 MB )
[01/18 22:49:43    436s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/18 22:49:43    436s] (I)      Run Multi-thread track assignment
[01/18 22:49:44    436s] (I)      Finished Track Assignment (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 2337.31 MB )
[01/18 22:49:44    436s] (I)      Started Export ( Curr Mem: 2337.31 MB )
[01/18 22:49:44    436s] [NR-eGR]                  Length (um)   Vias 
[01/18 22:49:44    436s] [NR-eGR] ------------------------------------
[01/18 22:49:44    436s] [NR-eGR]  Metal1   (1H)         13546  38705 
[01/18 22:49:44    436s] [NR-eGR]  Metal2   (2V)         62584  26261 
[01/18 22:49:44    436s] [NR-eGR]  Metal3   (3H)         61299   6095 
[01/18 22:49:44    436s] [NR-eGR]  Metal4   (4V)         28788   2026 
[01/18 22:49:44    436s] [NR-eGR]  Metal5   (5H)         11676    585 
[01/18 22:49:44    436s] [NR-eGR]  Metal6   (6V)          3356      4 
[01/18 22:49:44    436s] [NR-eGR]  Metal7   (7H)            50      0 
[01/18 22:49:44    436s] [NR-eGR]  Metal8   (8V)             0      0 
[01/18 22:49:44    436s] [NR-eGR]  Metal9   (9H)             0      0 
[01/18 22:49:44    436s] [NR-eGR]  Metal10  (10V)            0      0 
[01/18 22:49:44    436s] [NR-eGR]  Metal11  (11H)            0      0 
[01/18 22:49:44    436s] [NR-eGR] ------------------------------------
[01/18 22:49:44    436s] [NR-eGR]           Total       181300  73676 
[01/18 22:49:44    436s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:49:44    436s] [NR-eGR] Total half perimeter of net bounding box: 210705um
[01/18 22:49:44    436s] [NR-eGR] Total length: 181300um, number of vias: 73676
[01/18 22:49:44    436s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:49:44    436s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[01/18 22:49:44    436s] [NR-eGR] --------------------------------------------------------------------------
[01/18 22:49:44    436s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2327.80 MB )
[01/18 22:49:44    436s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.74 sec, Curr Mem: 2305.80 MB )
[01/18 22:49:44    436s] (I)      ====================================== Runtime Summary =======================================
[01/18 22:49:44    436s] (I)       Step                                         %        Start       Finish      Real       CPU 
[01/18 22:49:44    436s] (I)      ----------------------------------------------------------------------------------------------
[01/18 22:49:44    436s] (I)       Early Global Route kernel              100.00%  1035.93 sec  1036.67 sec  0.74 sec  0.74 sec 
[01/18 22:49:44    436s] (I)       +-Import and model                      32.92%  1035.93 sec  1036.18 sec  0.24 sec  0.25 sec 
[01/18 22:49:44    436s] (I)       | +-Create place DB                      4.75%  1035.93 sec  1035.97 sec  0.04 sec  0.04 sec 
[01/18 22:49:44    436s] (I)       | | +-Import place data                  4.73%  1035.93 sec  1035.97 sec  0.04 sec  0.04 sec 
[01/18 22:49:44    436s] (I)       | | | +-Read instances and placement     1.39%  1035.93 sec  1035.94 sec  0.01 sec  0.01 sec 
[01/18 22:49:44    436s] (I)       | | | +-Read nets                        3.28%  1035.94 sec  1035.97 sec  0.02 sec  0.03 sec 
[01/18 22:49:44    436s] (I)       | +-Create route DB                     27.06%  1035.97 sec  1036.17 sec  0.20 sec  0.20 sec 
[01/18 22:49:44    436s] (I)       | | +-Import route data (1T)            27.00%  1035.97 sec  1036.17 sec  0.20 sec  0.20 sec 
[01/18 22:49:44    436s] (I)       | | | +-Read blockages ( Layer 1-11 )   18.85%  1035.97 sec  1036.11 sec  0.14 sec  0.14 sec 
[01/18 22:49:44    436s] (I)       | | | | +-Read routing blockages         0.00%  1035.97 sec  1035.97 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | | | +-Read instance blockages       18.50%  1035.97 sec  1036.11 sec  0.14 sec  0.14 sec 
[01/18 22:49:44    436s] (I)       | | | | +-Read PG blockages              0.10%  1036.11 sec  1036.11 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | | | +-Read clock blockages           0.01%  1036.11 sec  1036.11 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | | | +-Read other blockages           0.01%  1036.11 sec  1036.11 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | | | +-Read halo blockages            0.03%  1036.11 sec  1036.11 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | | | +-Read boundary cut boxes        0.00%  1036.11 sec  1036.11 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | | +-Read blackboxes                  0.00%  1036.11 sec  1036.11 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | | +-Read prerouted                   0.94%  1036.11 sec  1036.12 sec  0.01 sec  0.01 sec 
[01/18 22:49:44    436s] (I)       | | | +-Read unlegalized nets            0.23%  1036.12 sec  1036.12 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | | +-Read nets                        0.43%  1036.12 sec  1036.13 sec  0.00 sec  0.01 sec 
[01/18 22:49:44    436s] (I)       | | | +-Set up via pillars               0.01%  1036.13 sec  1036.13 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | | +-Initialize 3D grid graph         0.07%  1036.13 sec  1036.13 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | | +-Model blockage capacity          5.32%  1036.13 sec  1036.17 sec  0.04 sec  0.04 sec 
[01/18 22:49:44    436s] (I)       | | | | +-Initialize 3D capacity         5.08%  1036.13 sec  1036.17 sec  0.04 sec  0.04 sec 
[01/18 22:49:44    436s] (I)       | +-Read aux data                        0.00%  1036.17 sec  1036.17 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | +-Others data preparation              0.12%  1036.17 sec  1036.17 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | +-Create route kernel                  0.69%  1036.17 sec  1036.18 sec  0.01 sec  0.01 sec 
[01/18 22:49:44    436s] (I)       +-Global Routing                        20.72%  1036.18 sec  1036.33 sec  0.15 sec  0.15 sec 
[01/18 22:49:44    436s] (I)       | +-Initialization                       0.32%  1036.18 sec  1036.18 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | +-Net group 1                         19.06%  1036.18 sec  1036.32 sec  0.14 sec  0.14 sec 
[01/18 22:49:44    436s] (I)       | | +-Generate topology                  1.51%  1036.18 sec  1036.19 sec  0.01 sec  0.01 sec 
[01/18 22:49:44    436s] (I)       | | +-Phase 1a                           3.88%  1036.20 sec  1036.23 sec  0.03 sec  0.03 sec 
[01/18 22:49:44    436s] (I)       | | | +-Pattern routing (1T)             3.35%  1036.20 sec  1036.22 sec  0.02 sec  0.02 sec 
[01/18 22:49:44    436s] (I)       | | | +-Add via demand to 2D             0.45%  1036.22 sec  1036.23 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | +-Phase 1b                           0.02%  1036.23 sec  1036.23 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | +-Phase 1c                           0.00%  1036.23 sec  1036.23 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | +-Phase 1d                           0.00%  1036.23 sec  1036.23 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | +-Phase 1e                           0.04%  1036.23 sec  1036.23 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | | +-Route legalization               0.00%  1036.23 sec  1036.23 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | | +-Phase 1l                          12.94%  1036.23 sec  1036.32 sec  0.10 sec  0.09 sec 
[01/18 22:49:44    436s] (I)       | | | +-Layer assignment (1T)           12.62%  1036.23 sec  1036.32 sec  0.09 sec  0.09 sec 
[01/18 22:49:44    436s] (I)       | +-Clean cong LA                        0.00%  1036.32 sec  1036.32 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       +-Export 3D cong map                     0.79%  1036.33 sec  1036.34 sec  0.01 sec  0.01 sec 
[01/18 22:49:44    436s] (I)       | +-Export 2D cong map                   0.06%  1036.34 sec  1036.34 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       +-Extract Global 3D Wires                0.40%  1036.35 sec  1036.36 sec  0.00 sec  0.01 sec 
[01/18 22:49:44    436s] (I)       +-Track Assignment (1T)                 18.05%  1036.36 sec  1036.49 sec  0.13 sec  0.13 sec 
[01/18 22:49:44    436s] (I)       | +-Initialization                       0.11%  1036.36 sec  1036.36 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       | +-Track Assignment Kernel             17.59%  1036.36 sec  1036.49 sec  0.13 sec  0.13 sec 
[01/18 22:49:44    436s] (I)       | +-Free Memory                          0.00%  1036.49 sec  1036.49 sec  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)       +-Export                                23.65%  1036.49 sec  1036.67 sec  0.18 sec  0.17 sec 
[01/18 22:49:44    436s] (I)       | +-Export DB wires                      7.15%  1036.49 sec  1036.54 sec  0.05 sec  0.05 sec 
[01/18 22:49:44    436s] (I)       | | +-Export all nets                    5.39%  1036.49 sec  1036.53 sec  0.04 sec  0.04 sec 
[01/18 22:49:44    436s] (I)       | | +-Set wire vias                      1.41%  1036.53 sec  1036.54 sec  0.01 sec  0.01 sec 
[01/18 22:49:44    436s] (I)       | +-Report wirelength                    2.90%  1036.54 sec  1036.56 sec  0.02 sec  0.02 sec 
[01/18 22:49:44    436s] (I)       | +-Update net boxes                     2.99%  1036.57 sec  1036.59 sec  0.02 sec  0.03 sec 
[01/18 22:49:44    436s] (I)       | +-Update timing                       10.51%  1036.59 sec  1036.67 sec  0.08 sec  0.07 sec 
[01/18 22:49:44    436s] (I)       +-Postprocess design                     0.47%  1036.67 sec  1036.67 sec  0.00 sec  0.01 sec 
[01/18 22:49:44    436s] (I)      ===================== Summary by functions =====================
[01/18 22:49:44    436s] (I)       Lv  Step                                 %      Real       CPU 
[01/18 22:49:44    436s] (I)      ----------------------------------------------------------------
[01/18 22:49:44    436s] (I)        0  Early Global Route kernel      100.00%  0.74 sec  0.74 sec 
[01/18 22:49:44    436s] (I)        1  Import and model                32.92%  0.24 sec  0.25 sec 
[01/18 22:49:44    436s] (I)        1  Export                          23.65%  0.18 sec  0.17 sec 
[01/18 22:49:44    436s] (I)        1  Global Routing                  20.72%  0.15 sec  0.15 sec 
[01/18 22:49:44    436s] (I)        1  Track Assignment (1T)           18.05%  0.13 sec  0.13 sec 
[01/18 22:49:44    436s] (I)        1  Export 3D cong map               0.79%  0.01 sec  0.01 sec 
[01/18 22:49:44    436s] (I)        1  Postprocess design               0.47%  0.00 sec  0.01 sec 
[01/18 22:49:44    436s] (I)        1  Extract Global 3D Wires          0.40%  0.00 sec  0.01 sec 
[01/18 22:49:44    436s] (I)        2  Create route DB                 27.06%  0.20 sec  0.20 sec 
[01/18 22:49:44    436s] (I)        2  Net group 1                     19.06%  0.14 sec  0.14 sec 
[01/18 22:49:44    436s] (I)        2  Track Assignment Kernel         17.59%  0.13 sec  0.13 sec 
[01/18 22:49:44    436s] (I)        2  Update timing                   10.51%  0.08 sec  0.07 sec 
[01/18 22:49:44    436s] (I)        2  Export DB wires                  7.15%  0.05 sec  0.05 sec 
[01/18 22:49:44    436s] (I)        2  Create place DB                  4.75%  0.04 sec  0.04 sec 
[01/18 22:49:44    436s] (I)        2  Update net boxes                 2.99%  0.02 sec  0.03 sec 
[01/18 22:49:44    436s] (I)        2  Report wirelength                2.90%  0.02 sec  0.02 sec 
[01/18 22:49:44    436s] (I)        2  Create route kernel              0.69%  0.01 sec  0.01 sec 
[01/18 22:49:44    436s] (I)        2  Initialization                   0.42%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        2  Others data preparation          0.12%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        3  Import route data (1T)          27.00%  0.20 sec  0.20 sec 
[01/18 22:49:44    436s] (I)        3  Phase 1l                        12.94%  0.10 sec  0.09 sec 
[01/18 22:49:44    436s] (I)        3  Export all nets                  5.39%  0.04 sec  0.04 sec 
[01/18 22:49:44    436s] (I)        3  Import place data                4.73%  0.04 sec  0.04 sec 
[01/18 22:49:44    436s] (I)        3  Phase 1a                         3.88%  0.03 sec  0.03 sec 
[01/18 22:49:44    436s] (I)        3  Generate topology                1.51%  0.01 sec  0.01 sec 
[01/18 22:49:44    436s] (I)        3  Set wire vias                    1.41%  0.01 sec  0.01 sec 
[01/18 22:49:44    436s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        4  Read blockages ( Layer 1-11 )   18.85%  0.14 sec  0.14 sec 
[01/18 22:49:44    436s] (I)        4  Layer assignment (1T)           12.62%  0.09 sec  0.09 sec 
[01/18 22:49:44    436s] (I)        4  Model blockage capacity          5.32%  0.04 sec  0.04 sec 
[01/18 22:49:44    436s] (I)        4  Read nets                        3.71%  0.03 sec  0.04 sec 
[01/18 22:49:44    436s] (I)        4  Pattern routing (1T)             3.35%  0.02 sec  0.02 sec 
[01/18 22:49:44    436s] (I)        4  Read instances and placement     1.39%  0.01 sec  0.01 sec 
[01/18 22:49:44    436s] (I)        4  Read prerouted                   0.94%  0.01 sec  0.01 sec 
[01/18 22:49:44    436s] (I)        4  Add via demand to 2D             0.45%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        4  Read unlegalized nets            0.23%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        4  Initialize 3D grid graph         0.07%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        5  Read instance blockages         18.50%  0.14 sec  0.14 sec 
[01/18 22:49:44    436s] (I)        5  Initialize 3D capacity           5.08%  0.04 sec  0.04 sec 
[01/18 22:49:44    436s] (I)        5  Read PG blockages                0.10%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        5  Read halo blockages              0.03%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[01/18 22:49:44    436s] Extraction called for design 'picorv32' of instances=9450 and nets=10637 using extraction engine 'preRoute' .
[01/18 22:49:44    436s] PreRoute RC Extraction called for design picorv32.
[01/18 22:49:44    436s] RC Extraction called in multi-corner(1) mode.
[01/18 22:49:44    436s] RCMode: PreRoute
[01/18 22:49:44    436s]       RC Corner Indexes            0   
[01/18 22:49:44    436s] Capacitance Scaling Factor   : 1.00000 
[01/18 22:49:44    436s] Resistance Scaling Factor    : 1.00000 
[01/18 22:49:44    436s] Clock Cap. Scaling Factor    : 1.00000 
[01/18 22:49:44    436s] Clock Res. Scaling Factor    : 1.00000 
[01/18 22:49:44    436s] Shrink Factor                : 1.00000
[01/18 22:49:44    436s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/18 22:49:44    436s] Using Quantus QRC technology file ...
[01/18 22:49:44    436s] 
[01/18 22:49:44    436s] Trim Metal Layers:
[01/18 22:49:44    436s] LayerId::1 widthSet size::2
[01/18 22:49:44    436s] LayerId::2 widthSet size::2
[01/18 22:49:44    436s] LayerId::3 widthSet size::2
[01/18 22:49:44    436s] LayerId::4 widthSet size::2
[01/18 22:49:44    436s] LayerId::5 widthSet size::2
[01/18 22:49:44    436s] LayerId::6 widthSet size::2
[01/18 22:49:44    436s] LayerId::7 widthSet size::2
[01/18 22:49:44    436s] LayerId::8 widthSet size::2
[01/18 22:49:44    436s] LayerId::9 widthSet size::2
[01/18 22:49:44    436s] LayerId::10 widthSet size::2
[01/18 22:49:44    436s] LayerId::11 widthSet size::2
[01/18 22:49:44    436s] Updating RC grid for preRoute extraction ...
[01/18 22:49:44    436s] eee: pegSigSF::1.070000
[01/18 22:49:44    436s] Initializing multi-corner resistance tables ...
[01/18 22:49:44    436s] eee: l::1 avDens::0.139214 usedTrk::2280.328948 availTrk::16380.000000 sigTrk::2280.328948
[01/18 22:49:44    436s] eee: l::2 avDens::0.281616 usedTrk::3659.887718 availTrk::12996.000000 sigTrk::3659.887718
[01/18 22:49:44    436s] eee: l::3 avDens::0.262043 usedTrk::3584.749993 availTrk::13680.000000 sigTrk::3584.749993
[01/18 22:49:44    436s] eee: l::4 avDens::0.139648 usedTrk::1683.522808 availTrk::12055.500000 sigTrk::1683.522808
[01/18 22:49:44    436s] eee: l::5 avDens::0.060693 usedTrk::682.795613 availTrk::11250.000000 sigTrk::682.795613
[01/18 22:49:44    436s] eee: l::6 avDens::0.020316 usedTrk::196.283919 availTrk::9661.500000 sigTrk::196.283919
[01/18 22:49:44    436s] eee: l::7 avDens::0.008187 usedTrk::2.947368 availTrk::360.000000 sigTrk::2.947368
[01/18 22:49:44    436s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:49:44    436s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:49:44    436s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 22:49:44    436s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 22:49:44    436s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:49:44    436s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257202 uaWl=1.000000 uaWlH=0.229359 aWlH=0.000000 lMod=0 pMax=0.818200 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:49:44    436s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2298.797M)
[01/18 22:49:44    436s] Compute RC Scale Done ...
[01/18 22:49:44    436s] OPERPROF: Starting HotSpotCal at level 1, MEM:2317.9M, EPOCH TIME: 1705610984.801507
[01/18 22:49:44    436s] [hotspot] +------------+---------------+---------------+
[01/18 22:49:44    436s] [hotspot] |            |   max hotspot | total hotspot |
[01/18 22:49:44    436s] [hotspot] +------------+---------------+---------------+
[01/18 22:49:44    436s] [hotspot] | normalized |          0.00 |          0.00 |
[01/18 22:49:44    436s] [hotspot] +------------+---------------+---------------+
[01/18 22:49:44    436s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/18 22:49:44    436s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/18 22:49:44    436s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2317.9M, EPOCH TIME: 1705610984.803768
[01/18 22:49:44    436s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[01/18 22:49:44    436s] Begin: GigaOpt Route Type Constraints Refinement
[01/18 22:49:44    436s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:07:16.8/0:30:31.6 (0.2), mem = 2317.9M
[01/18 22:49:44    436s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.28
[01/18 22:49:44    436s] ### Creating RouteCongInterface, started
[01/18 22:49:44    436s] 
[01/18 22:49:44    436s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/18 22:49:44    436s] 
[01/18 22:49:44    436s] #optDebug: {0, 1.000}
[01/18 22:49:44    436s] ### Creating RouteCongInterface, finished
[01/18 22:49:44    436s] Updated routing constraints on 0 nets.
[01/18 22:49:44    436s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.28
[01/18 22:49:44    436s] Bottom Preferred Layer:
[01/18 22:49:44    436s] +---------------+------------+----------+
[01/18 22:49:44    436s] |     Layer     |    CLK     |   Rule   |
[01/18 22:49:44    436s] +---------------+------------+----------+
[01/18 22:49:44    436s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:49:44    436s] +---------------+------------+----------+
[01/18 22:49:44    436s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:49:44    436s] +---------------+------------+----------+
[01/18 22:49:44    436s] Via Pillar Rule:
[01/18 22:49:44    436s]     None
[01/18 22:49:44    436s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:07:16.9/0:30:31.6 (0.2), mem = 2317.9M
[01/18 22:49:44    436s] 
[01/18 22:49:44    436s] =============================================================================================
[01/18 22:49:44    436s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.35-s114_1
[01/18 22:49:44    436s] =============================================================================================
[01/18 22:49:44    436s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:49:44    436s] ---------------------------------------------------------------------------------------------
[01/18 22:49:44    436s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  76.8 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:49:44    436s] [ MISC                   ]          0:00:00.0  (  23.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:44    436s] ---------------------------------------------------------------------------------------------
[01/18 22:49:44    436s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:49:44    436s] ---------------------------------------------------------------------------------------------
[01/18 22:49:44    436s] 
[01/18 22:49:44    436s] End: GigaOpt Route Type Constraints Refinement
[01/18 22:49:44    436s] skip EGR on cluster skew clock nets.
[01/18 22:49:44    436s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/18 22:49:44    436s] #################################################################################
[01/18 22:49:44    436s] # Design Stage: PreRoute
[01/18 22:49:44    436s] # Design Name: picorv32
[01/18 22:49:44    436s] # Design Mode: 45nm
[01/18 22:49:44    436s] # Analysis Mode: MMMC Non-OCV 
[01/18 22:49:44    436s] # Parasitics Mode: No SPEF/RCDB 
[01/18 22:49:44    436s] # Signoff Settings: SI Off 
[01/18 22:49:44    436s] #################################################################################
[01/18 22:49:45    437s] Calculate delays in Single mode...
[01/18 22:49:45    437s] Topological Sorting (REAL = 0:00:00.0, MEM = 2315.9M, InitMEM = 2315.9M)
[01/18 22:49:45    437s] Start delay calculation (fullDC) (1 T). (MEM=2315.88)
[01/18 22:49:45    437s] End AAE Lib Interpolated Model. (MEM=2327.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:49:47    439s] Total number of fetched objects 10464
[01/18 22:49:47    439s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/18 22:49:47    439s] End delay calculation. (MEM=2357.54 CPU=0:00:01.6 REAL=0:00:02.0)
[01/18 22:49:47    439s] End delay calculation (fullDC). (MEM=2357.54 CPU=0:00:01.9 REAL=0:00:02.0)
[01/18 22:49:47    439s] *** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 2357.5M) ***
[01/18 22:49:47    439s] Begin: GigaOpt postEco DRV Optimization
[01/18 22:49:47    439s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/18 22:49:47    439s] *** DrvOpt #4 [begin] (optDesign #1) : totSession cpu/real = 0:07:19.6/0:30:34.3 (0.2), mem = 2357.5M
[01/18 22:49:47    439s] Info: 40 nets with fixed/cover wires excluded.
[01/18 22:49:47    439s] Info: 40 clock nets excluded from IPO operation.
[01/18 22:49:47    439s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.29
[01/18 22:49:47    439s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 22:49:47    439s] ### Creating PhyDesignMc. totSessionCpu=0:07:20 mem=2357.5M
[01/18 22:49:47    439s] OPERPROF: Starting DPlace-Init at level 1, MEM:2357.5M, EPOCH TIME: 1705610987.534181
[01/18 22:49:47    439s] Processing tracks to init pin-track alignment.
[01/18 22:49:47    439s] z: 2, totalTracks: 1
[01/18 22:49:47    439s] z: 4, totalTracks: 1
[01/18 22:49:47    439s] z: 6, totalTracks: 1
[01/18 22:49:47    439s] z: 8, totalTracks: 1
[01/18 22:49:47    439s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:49:47    439s] All LLGs are deleted
[01/18 22:49:47    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:47    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:47    439s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2357.5M, EPOCH TIME: 1705610987.541431
[01/18 22:49:47    439s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2357.5M, EPOCH TIME: 1705610987.541749
[01/18 22:49:47    439s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2357.5M, EPOCH TIME: 1705610987.544215
[01/18 22:49:47    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:47    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:47    439s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2357.5M, EPOCH TIME: 1705610987.545989
[01/18 22:49:47    439s] Max number of tech site patterns supported in site array is 256.
[01/18 22:49:47    439s] Core basic site is CoreSite
[01/18 22:49:47    439s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2357.5M, EPOCH TIME: 1705610987.573209
[01/18 22:49:47    439s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 22:49:47    439s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/18 22:49:47    439s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2357.5M, EPOCH TIME: 1705610987.574880
[01/18 22:49:47    439s] Fast DP-INIT is on for default
[01/18 22:49:47    439s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 22:49:47    439s] Atter site array init, number of instance map data is 0.
[01/18 22:49:47    439s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2357.5M, EPOCH TIME: 1705610987.578479
[01/18 22:49:47    439s] 
[01/18 22:49:47    439s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:47    439s] 
[01/18 22:49:47    439s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:49:47    439s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2357.5M, EPOCH TIME: 1705610987.581708
[01/18 22:49:47    439s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2357.5M, EPOCH TIME: 1705610987.581798
[01/18 22:49:47    439s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2357.5M, EPOCH TIME: 1705610987.581864
[01/18 22:49:47    439s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2357.5MB).
[01/18 22:49:47    439s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2357.5M, EPOCH TIME: 1705610987.583518
[01/18 22:49:47    439s] TotalInstCnt at PhyDesignMc Initialization: 9450
[01/18 22:49:47    439s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:20 mem=2357.5M
[01/18 22:49:47    439s] ### Creating RouteCongInterface, started
[01/18 22:49:47    439s] 
[01/18 22:49:47    439s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/18 22:49:47    439s] 
[01/18 22:49:47    439s] #optDebug: {0, 1.000}
[01/18 22:49:47    439s] ### Creating RouteCongInterface, finished
[01/18 22:49:47    439s] {MG  {8 0 3.8 0.0915273}  {10 0 13 0.313168} }
[01/18 22:49:47    439s] ### Creating LA Mngr. totSessionCpu=0:07:20 mem=2357.5M
[01/18 22:49:47    439s] ### Creating LA Mngr, finished. totSessionCpu=0:07:20 mem=2357.5M
[01/18 22:49:48    440s] [GPS-DRV] Optimizer parameters ============================= 
[01/18 22:49:48    440s] [GPS-DRV] maxDensity (design): 0.95
[01/18 22:49:48    440s] [GPS-DRV] maxLocalDensity: 0.98
[01/18 22:49:48    440s] [GPS-DRV] All active and enabled setup views
[01/18 22:49:48    440s] [GPS-DRV]     default_emulate_view
[01/18 22:49:48    440s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:49:48    440s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[01/18 22:49:48    440s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[01/18 22:49:48    440s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[01/18 22:49:48    440s] [GPS-DRV] timing-driven DRV settings
[01/18 22:49:48    440s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/18 22:49:48    440s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2391.9M, EPOCH TIME: 1705610988.037851
[01/18 22:49:48    440s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2391.9M, EPOCH TIME: 1705610988.038071
[01/18 22:49:48    440s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:49:48    440s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/18 22:49:48    440s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:49:48    440s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/18 22:49:48    440s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:49:48    440s] Info: violation cost 227.577866 (cap = 0.000000, tran = 227.577866, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:49:48    440s] |    28|   272|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.64|     0.00|       0|       0|       0| 81.39%|          |         |
[01/18 22:49:48    440s] Info: violation cost 220.435425 (cap = 0.000000, tran = 220.435425, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:49:48    440s] |     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.89|     0.00|      25|       0|      10| 81.51%| 0:00:00.0|  2446.0M|
[01/18 22:49:48    440s] Info: violation cost 220.435425 (cap = 0.000000, tran = 220.435425, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 22:49:48    440s] |     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.89|     0.00|       0|       0|       0| 81.51%| 0:00:00.0|  2446.0M|
[01/18 22:49:48    440s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 22:49:48    440s] 
[01/18 22:49:48    440s] ###############################################################################
[01/18 22:49:48    440s] #
[01/18 22:49:48    440s] #  Large fanout net report:  
[01/18 22:49:48    440s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/18 22:49:48    440s] #     - current density: 81.51
[01/18 22:49:48    440s] #
[01/18 22:49:48    440s] #  List of high fanout nets:
[01/18 22:49:48    440s] #        Net(1):  resetn: (fanouts = 80)
[01/18 22:49:48    440s] #
[01/18 22:49:48    440s] ###############################################################################
[01/18 22:49:48    440s] Bottom Preferred Layer:
[01/18 22:49:48    440s] +---------------+------------+----------+
[01/18 22:49:48    440s] |     Layer     |    CLK     |   Rule   |
[01/18 22:49:48    440s] +---------------+------------+----------+
[01/18 22:49:48    440s] | Metal5 (z=5)  |         36 | default  |
[01/18 22:49:48    440s] +---------------+------------+----------+
[01/18 22:49:48    440s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 22:49:48    440s] +---------------+------------+----------+
[01/18 22:49:48    440s] Via Pillar Rule:
[01/18 22:49:48    440s]     None
[01/18 22:49:48    440s] 
[01/18 22:49:48    440s] 
[01/18 22:49:48    440s] =======================================================================
[01/18 22:49:48    440s]                 Reasons for remaining drv violations
[01/18 22:49:48    440s] =======================================================================
[01/18 22:49:48    440s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/18 22:49:48    440s] 
[01/18 22:49:48    440s] MultiBuffering failure reasons
[01/18 22:49:48    440s] ------------------------------------------------
[01/18 22:49:48    440s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/18 22:49:48    440s] 
[01/18 22:49:48    440s] 
[01/18 22:49:48    440s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2446.0M) ***
[01/18 22:49:48    440s] 
[01/18 22:49:48    440s] Total-nets :: 10471, Stn-nets :: 113, ratio :: 1.07917 %, Total-len 181302, Stn-len 0
[01/18 22:49:48    440s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2427.0M, EPOCH TIME: 1705610988.864205
[01/18 22:49:48    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9475).
[01/18 22:49:48    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:48    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:48    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:48    440s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:2342.0M, EPOCH TIME: 1705610988.896445
[01/18 22:49:48    440s] TotalInstCnt at PhyDesignMc Destruction: 9475
[01/18 22:49:48    440s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.29
[01/18 22:49:48    440s] *** DrvOpt #4 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:07:20.9/0:30:35.7 (0.2), mem = 2342.0M
[01/18 22:49:48    440s] 
[01/18 22:49:48    440s] =============================================================================================
[01/18 22:49:48    440s]  Step TAT Report : DrvOpt #4 / optDesign #1                                     21.35-s114_1
[01/18 22:49:48    440s] =============================================================================================
[01/18 22:49:48    440s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:49:48    440s] ---------------------------------------------------------------------------------------------
[01/18 22:49:48    440s] [ SlackTraversorInit     ]      1   0:00:00.2  (  17.4 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:49:48    440s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:48    440s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:48    440s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.2
[01/18 22:49:48    440s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 22:49:48    440s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:48    440s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/18 22:49:48    440s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:49:48    440s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:48    440s] [ OptEval                ]      3   0:00:00.2  (  16.6 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:49:48    440s] [ OptCommit              ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[01/18 22:49:48    440s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:48    440s] [ IncrDelayCalc          ]     11   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:48    440s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:48    440s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.2
[01/18 22:49:48    440s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:48    440s] [ MISC                   ]          0:00:00.4  (  31.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:49:48    440s] ---------------------------------------------------------------------------------------------
[01/18 22:49:48    440s]  DrvOpt #4 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/18 22:49:48    440s] ---------------------------------------------------------------------------------------------
[01/18 22:49:48    440s] 
[01/18 22:49:48    440s] End: GigaOpt postEco DRV Optimization
[01/18 22:49:48    440s] **INFO: Flow update: Design timing is met.
[01/18 22:49:48    440s] Running refinePlace -preserveRouting true -hardFence false
[01/18 22:49:48    440s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2342.0M, EPOCH TIME: 1705610988.903232
[01/18 22:49:48    440s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2342.0M, EPOCH TIME: 1705610988.903335
[01/18 22:49:48    440s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2342.0M, EPOCH TIME: 1705610988.903442
[01/18 22:49:48    440s] Processing tracks to init pin-track alignment.
[01/18 22:49:48    440s] z: 2, totalTracks: 1
[01/18 22:49:48    440s] z: 4, totalTracks: 1
[01/18 22:49:48    440s] z: 6, totalTracks: 1
[01/18 22:49:48    440s] z: 8, totalTracks: 1
[01/18 22:49:48    440s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:49:48    440s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2342.0M, EPOCH TIME: 1705610988.912742
[01/18 22:49:48    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:48    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:48    440s] 
[01/18 22:49:48    440s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:48    440s] 
[01/18 22:49:48    440s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 22:49:48    440s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.032, MEM:2342.0M, EPOCH TIME: 1705610988.945199
[01/18 22:49:48    440s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2342.0M, EPOCH TIME: 1705610988.945324
[01/18 22:49:48    440s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2342.0M, EPOCH TIME: 1705610988.945399
[01/18 22:49:48    440s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2342.0MB).
[01/18 22:49:48    440s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.044, MEM:2342.0M, EPOCH TIME: 1705610988.947262
[01/18 22:49:48    440s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.044, MEM:2342.0M, EPOCH TIME: 1705610988.947320
[01/18 22:49:48    440s] TDRefine: refinePlace mode is spiral
[01/18 22:49:48    440s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.16
[01/18 22:49:48    440s] OPERPROF:   Starting RefinePlace at level 2, MEM:2342.0M, EPOCH TIME: 1705610988.947404
[01/18 22:49:48    440s] *** Starting refinePlace (0:07:21 mem=2342.0M) ***
[01/18 22:49:48    441s] Total net bbox length = 2.109e+05 (1.060e+05 1.049e+05) (ext = 6.292e+04)
[01/18 22:49:48    441s] 
[01/18 22:49:48    441s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:48    441s] (I)      Default pattern map key = picorv32_default.
[01/18 22:49:48    441s] (I)      Default pattern map key = picorv32_default.
[01/18 22:49:48    441s] 
[01/18 22:49:48    441s] Starting Small incrNP...
[01/18 22:49:48    441s] User Input Parameters:
[01/18 22:49:48    441s] - Congestion Driven    : Off
[01/18 22:49:48    441s] - Timing Driven        : Off
[01/18 22:49:48    441s] - Area-Violation Based : Off
[01/18 22:49:48    441s] - Start Rollback Level : -5
[01/18 22:49:48    441s] - Legalized            : On
[01/18 22:49:48    441s] - Window Based         : Off
[01/18 22:49:48    441s] - eDen incr mode       : Off
[01/18 22:49:48    441s] - Small incr mode      : On
[01/18 22:49:48    441s] 
[01/18 22:49:48    441s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2342.0M, EPOCH TIME: 1705610988.963216
[01/18 22:49:48    441s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2342.0M, EPOCH TIME: 1705610988.965182
[01/18 22:49:48    441s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.002, MEM:2342.0M, EPOCH TIME: 1705610988.967674
[01/18 22:49:48    441s] default core: bins with density > 0.750 = 71.53 % ( 103 / 144 )
[01/18 22:49:48    441s] Density distribution unevenness ratio = 8.461%
[01/18 22:49:48    441s] Density distribution unevenness ratio (U70) = 8.461%
[01/18 22:49:48    441s] Density distribution unevenness ratio (U80) = 8.461%
[01/18 22:49:48    441s] Density distribution unevenness ratio (U90) = 2.403%
[01/18 22:49:48    441s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.005, MEM:2342.0M, EPOCH TIME: 1705610988.967843
[01/18 22:49:48    441s] cost 1.005814, thresh 1.000000
[01/18 22:49:48    441s] OPERPROF:     Starting spMPad at level 3, MEM:2342.0M, EPOCH TIME: 1705610988.968039
[01/18 22:49:48    441s] OPERPROF:       Starting spContextMPad at level 4, MEM:2342.0M, EPOCH TIME: 1705610988.968630
[01/18 22:49:48    441s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2342.0M, EPOCH TIME: 1705610988.968704
[01/18 22:49:48    441s] MP Top (9436): mp=1.050. U=0.815.
[01/18 22:49:48    441s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.004, MEM:2342.0M, EPOCH TIME: 1705610988.971650
[01/18 22:49:48    441s] MPU (9436) 0.815 -> 0.855
[01/18 22:49:48    441s] incrNP th 1.000, 0.100
[01/18 22:49:48    441s] Legalizing MH Cells... 0 / 0 (level 100)
[01/18 22:49:48    441s] No instances found in the vector
[01/18 22:49:48    441s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2342.0M, DRC: 0)
[01/18 22:49:48    441s] 0 (out of 0) MH cells were successfully legalized.
[01/18 22:49:48    441s] clkAW=0 clkAWMode=2 maxIt=4 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[01/18 22:49:48    441s] OPERPROF:     Starting IPInitSPData at level 3, MEM:2342.0M, EPOCH TIME: 1705610988.975884
[01/18 22:49:48    441s] OPERPROF:       Starting spInitNetWt at level 4, MEM:2342.0M, EPOCH TIME: 1705610988.976778
[01/18 22:49:48    441s] no activity file in design. spp won't run.
[01/18 22:49:48    441s] [spp] 0
[01/18 22:49:48    441s] [adp] 0:1:1:3
[01/18 22:49:48    441s] OPERPROF:       Finished spInitNetWt at level 4, CPU:0.000, REAL:0.003, MEM:2342.0M, EPOCH TIME: 1705610988.979563
[01/18 22:49:48    441s] SP #FI/SF FL/PI 39/8000 1429/7
[01/18 22:49:48    441s] OPERPROF:     Finished IPInitSPData at level 3, CPU:0.010, REAL:0.006, MEM:2342.0M, EPOCH TIME: 1705610988.981385
[01/18 22:49:48    441s] NP #FI/FS/SF FL/PI: 8039/0/8000 1436/7
[01/18 22:49:49    441s] RPlace IncrNP: Rollback Lev = -3
[01/18 22:49:49    441s] OPERPROF:     Starting npPlace at level 3, MEM:2343.3M, EPOCH TIME: 1705610989.009622
[01/18 22:49:49    441s] GP RA stats: MHOnly 0 nrInst 1436 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/18 22:49:50    442s] OPERPROF:     Finished npPlace at level 3, CPU:1.070, REAL:1.046, MEM:2345.7M, EPOCH TIME: 1705610990.055338
[01/18 22:49:50    442s] OPERPROF:     Starting IPDeleteSPData at level 3, MEM:2345.7M, EPOCH TIME: 1705610990.097678
[01/18 22:49:50    442s] OPERPROF:     Finished IPDeleteSPData at level 3, CPU:0.000, REAL:0.000, MEM:2345.7M, EPOCH TIME: 1705610990.097848
[01/18 22:49:50    442s] 
[01/18 22:49:50    442s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2345.7M, EPOCH TIME: 1705610990.098937
[01/18 22:49:50    442s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2345.7M, EPOCH TIME: 1705610990.100795
[01/18 22:49:50    442s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.002, MEM:2345.7M, EPOCH TIME: 1705610990.103265
[01/18 22:49:50    442s] default core: bins with density > 0.750 = 73.61 % ( 106 / 144 )
[01/18 22:49:50    442s] Density distribution unevenness ratio = 7.651%
[01/18 22:49:50    442s] Density distribution unevenness ratio (U70) = 7.651%
[01/18 22:49:50    442s] Density distribution unevenness ratio (U80) = 7.651%
[01/18 22:49:50    442s] Density distribution unevenness ratio (U90) = 1.760%
[01/18 22:49:50    442s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.004, MEM:2345.7M, EPOCH TIME: 1705610990.103435
[01/18 22:49:50    442s] RPlace postIncrNP: Density = 1.005814 -> 0.983721.
[01/18 22:49:50    442s] RPlace postIncrNP Info: Density distribution changes:
[01/18 22:49:50    442s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[01/18 22:49:50    442s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[01/18 22:49:50    442s] [1.00 - 1.05] :	 1 (0.69%) -> 0 (0.00%)
[01/18 22:49:50    442s] [0.95 - 1.00] :	 29 (20.14%) -> 19 (13.19%)
[01/18 22:49:50    442s] [0.90 - 0.95] :	 30 (20.83%) -> 31 (21.53%)
[01/18 22:49:50    442s] [0.85 - 0.90] :	 28 (19.44%) -> 39 (27.08%)
[01/18 22:49:50    442s] [0.80 - 0.85] :	 14 (9.72%) -> 16 (11.11%)
[01/18 22:49:50    442s] Move report: incrNP moves 1426 insts, mean move: 5.77 um, max move: 28.77 um 
[01/18 22:49:50    442s] 	Max move on inst (genblk1.pcpi_mul_mul_2366_47_g13560): (185.40, 196.27) --> (202.20, 208.24)
[01/18 22:49:50    442s] Finished incrNP (cpu=0:00:01.2, real=0:00:02.0, mem=2345.7M)
[01/18 22:49:50    442s] End of Small incrNP (cpu=0:00:01.2, real=0:00:02.0)
[01/18 22:49:50    442s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2345.7M, EPOCH TIME: 1705610990.104698
[01/18 22:49:50    442s] Starting refinePlace ...
[01/18 22:49:50    442s] (I)      Default pattern map key = picorv32_default.
[01/18 22:49:50    442s] (I)      Default pattern map key = picorv32_default.
[01/18 22:49:50    442s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2345.7M, EPOCH TIME: 1705610990.128706
[01/18 22:49:50    442s] DDP initSite1 nrRow 115 nrJob 115
[01/18 22:49:50    442s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2345.7M, EPOCH TIME: 1705610990.128809
[01/18 22:49:50    442s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2345.7M, EPOCH TIME: 1705610990.128992
[01/18 22:49:50    442s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2345.7M, EPOCH TIME: 1705610990.129050
[01/18 22:49:50    442s] DDP markSite nrRow 115 nrJob 115
[01/18 22:49:50    442s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2345.7M, EPOCH TIME: 1705610990.129457
[01/18 22:49:50    442s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2345.7M, EPOCH TIME: 1705610990.129526
[01/18 22:49:50    442s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/18 22:49:50    442s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2345.7M, EPOCH TIME: 1705610990.134829
[01/18 22:49:50    442s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2345.7M, EPOCH TIME: 1705610990.134910
[01/18 22:49:50    442s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.010, REAL:0.002, MEM:2345.7M, EPOCH TIME: 1705610990.136913
[01/18 22:49:50    442s] ** Cut row section cpu time 0:00:00.0.
[01/18 22:49:50    442s]  ** Cut row section real time 0:00:00.0.
[01/18 22:49:50    442s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.010, REAL:0.002, MEM:2345.7M, EPOCH TIME: 1705610990.137028
[01/18 22:49:50    442s]   Spread Effort: high, pre-route mode, useDDP on.
[01/18 22:49:50    442s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2345.7MB) @(0:07:22 - 0:07:22).
[01/18 22:49:50    442s] Move report: preRPlace moves 276 insts, mean move: 0.40 um, max move: 2.51 um 
[01/18 22:49:50    442s] 	Max move on inst (genblk1.pcpi_mul_mul_2366_47_g14022): (170.00, 168.91) --> (169.20, 170.62)
[01/18 22:49:50    442s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OAI22X1
[01/18 22:49:50    442s] wireLenOptFixPriorityInst 1961 inst fixed
[01/18 22:49:50    442s] Placement tweakage begins.
[01/18 22:49:50    442s] wire length = 1.814e+05
[01/18 22:49:50    442s] wire length = 1.807e+05
[01/18 22:49:50    442s] Placement tweakage ends.
[01/18 22:49:50    442s] Move report: tweak moves 1118 insts, mean move: 1.48 um, max move: 7.60 um 
[01/18 22:49:50    442s] 	Max move on inst (FE_OFC492_genblk1_pcpi_mul_rs1_6): (162.80, 186.01) --> (155.20, 186.01)
[01/18 22:49:50    442s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.4, real=0:00:00.0, mem=2352.6MB) @(0:07:22 - 0:07:23).
[01/18 22:49:50    442s] 
[01/18 22:49:50    442s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 22:49:50    442s] Move report: legalization moves 141 insts, mean move: 3.32 um, max move: 13.53 um spiral
[01/18 22:49:50    442s] 	Max move on inst (FE_OFC32_genblk1_pcpi_mul_rs1_26): (191.20, 151.81) --> (182.80, 156.94)
[01/18 22:49:50    442s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/18 22:49:50    442s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 22:49:50    442s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2352.6MB) @(0:07:23 - 0:07:23).
[01/18 22:49:50    442s] Move report: Detail placement moves 1392 insts, mean move: 1.54 um, max move: 15.60 um 
[01/18 22:49:50    442s] 	Max move on inst (genblk2.pcpi_div_minus_2488_26_Y_minus_2490_26_g523): (165.80, 117.61) --> (181.40, 117.61)
[01/18 22:49:50    442s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2352.6MB
[01/18 22:49:50    442s] Statistics of distance of Instance movement in refine placement:
[01/18 22:49:50    442s]   maximum (X+Y) =        28.77 um
[01/18 22:49:50    442s]   inst (genblk1.pcpi_mul_mul_2366_47_g13560) with max move: (185.4, 196.27) -> (202.2, 208.24)
[01/18 22:49:50    442s]   mean    (X+Y) =         4.22 um
[01/18 22:49:50    442s] Summary Report:
[01/18 22:49:50    442s] Instances move: 2306 (out of 9436 movable)
[01/18 22:49:50    442s] Instances flipped: 0
[01/18 22:49:50    442s] Mean displacement: 4.22 um
[01/18 22:49:50    442s] Max displacement: 28.77 um (Instance: genblk1.pcpi_mul_mul_2366_47_g13560) (185.4, 196.27) -> (202.2, 208.24)
[01/18 22:49:50    442s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[01/18 22:49:50    442s] Total instances moved : 2306
[01/18 22:49:50    442s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.750, REAL:0.739, MEM:2352.6M, EPOCH TIME: 1705610990.844076
[01/18 22:49:50    442s] Total net bbox length = 2.113e+05 (1.067e+05 1.045e+05) (ext = 6.290e+04)
[01/18 22:49:50    442s] Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2352.6MB
[01/18 22:49:50    442s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=2352.6MB) @(0:07:21 - 0:07:23).
[01/18 22:49:50    442s] *** Finished refinePlace (0:07:23 mem=2352.6M) ***
[01/18 22:49:50    442s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.16
[01/18 22:49:50    442s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.930, REAL:1.901, MEM:2352.6M, EPOCH TIME: 1705610990.848634
[01/18 22:49:50    442s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2352.6M, EPOCH TIME: 1705610990.848701
[01/18 22:49:50    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9475).
[01/18 22:49:50    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:50    442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:50    442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:50    442s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.031, MEM:2344.6M, EPOCH TIME: 1705610990.880004
[01/18 22:49:50    442s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.000, REAL:1.977, MEM:2344.6M, EPOCH TIME: 1705610990.880135
[01/18 22:49:50    442s] **INFO: Flow update: Design timing is met.
[01/18 22:49:50    442s] **INFO: Flow update: Design timing is met.
[01/18 22:49:50    442s] **INFO: Flow update: Design timing is met.
[01/18 22:49:50    442s] #optDebug: fT-D <X 1 0 0 0>
[01/18 22:49:50    442s] Register exp ratio and priority group on 0 nets on 10489 nets : 
[01/18 22:49:51    443s] 
[01/18 22:49:51    443s] Active setup views:
[01/18 22:49:51    443s]  default_emulate_view
[01/18 22:49:51    443s]   Dominating endpoints: 0
[01/18 22:49:51    443s]   Dominating TNS: -0.000
[01/18 22:49:51    443s] 
[01/18 22:49:51    443s] Extraction called for design 'picorv32' of instances=9475 and nets=10662 using extraction engine 'preRoute' .
[01/18 22:49:51    443s] PreRoute RC Extraction called for design picorv32.
[01/18 22:49:51    443s] RC Extraction called in multi-corner(1) mode.
[01/18 22:49:51    443s] RCMode: PreRoute
[01/18 22:49:51    443s]       RC Corner Indexes            0   
[01/18 22:49:51    443s] Capacitance Scaling Factor   : 1.00000 
[01/18 22:49:51    443s] Resistance Scaling Factor    : 1.00000 
[01/18 22:49:51    443s] Clock Cap. Scaling Factor    : 1.00000 
[01/18 22:49:51    443s] Clock Res. Scaling Factor    : 1.00000 
[01/18 22:49:51    443s] Shrink Factor                : 1.00000
[01/18 22:49:51    443s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/18 22:49:51    443s] Using Quantus QRC technology file ...
[01/18 22:49:51    443s] 
[01/18 22:49:51    443s] Trim Metal Layers:
[01/18 22:49:51    443s] LayerId::1 widthSet size::2
[01/18 22:49:51    443s] LayerId::2 widthSet size::2
[01/18 22:49:51    443s] LayerId::3 widthSet size::2
[01/18 22:49:51    443s] LayerId::4 widthSet size::2
[01/18 22:49:51    443s] LayerId::5 widthSet size::2
[01/18 22:49:51    443s] LayerId::6 widthSet size::2
[01/18 22:49:51    443s] LayerId::7 widthSet size::2
[01/18 22:49:51    443s] LayerId::8 widthSet size::2
[01/18 22:49:51    443s] LayerId::9 widthSet size::2
[01/18 22:49:51    443s] LayerId::10 widthSet size::2
[01/18 22:49:51    443s] LayerId::11 widthSet size::2
[01/18 22:49:51    443s] Updating RC grid for preRoute extraction ...
[01/18 22:49:51    443s] eee: pegSigSF::1.070000
[01/18 22:49:51    443s] Initializing multi-corner resistance tables ...
[01/18 22:49:51    443s] eee: l::1 avDens::0.139215 usedTrk::2280.349298 availTrk::16380.000000 sigTrk::2280.349298
[01/18 22:49:51    443s] eee: l::2 avDens::0.281618 usedTrk::3659.907309 availTrk::12996.000000 sigTrk::3659.907309
[01/18 22:49:51    443s] eee: l::3 avDens::0.262045 usedTrk::3584.773972 availTrk::13680.000000 sigTrk::3584.773972
[01/18 22:49:51    443s] eee: l::4 avDens::0.139653 usedTrk::1683.588304 availTrk::12055.500000 sigTrk::1683.588304
[01/18 22:49:51    443s] eee: l::5 avDens::0.060693 usedTrk::682.795613 availTrk::11250.000000 sigTrk::682.795613
[01/18 22:49:51    443s] eee: l::6 avDens::0.020316 usedTrk::196.283919 availTrk::9661.500000 sigTrk::196.283919
[01/18 22:49:51    443s] eee: l::7 avDens::0.008187 usedTrk::2.947368 availTrk::360.000000 sigTrk::2.947368
[01/18 22:49:51    443s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:49:51    443s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 22:49:51    443s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 22:49:51    443s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 22:49:51    443s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 22:49:51    443s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257218 uaWl=1.000000 uaWlH=0.229362 aWlH=0.000000 lMod=0 pMax=0.818200 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 22:49:51    443s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2329.250M)
[01/18 22:49:51    443s] Starting delay calculation for Setup views
[01/18 22:49:51    443s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/18 22:49:51    443s] #################################################################################
[01/18 22:49:51    443s] # Design Stage: PreRoute
[01/18 22:49:51    443s] # Design Name: picorv32
[01/18 22:49:51    443s] # Design Mode: 45nm
[01/18 22:49:51    443s] # Analysis Mode: MMMC Non-OCV 
[01/18 22:49:51    443s] # Parasitics Mode: No SPEF/RCDB 
[01/18 22:49:51    443s] # Signoff Settings: SI Off 
[01/18 22:49:51    443s] #################################################################################
[01/18 22:49:51    443s] Calculate delays in Single mode...
[01/18 22:49:51    443s] Topological Sorting (REAL = 0:00:00.0, MEM = 2331.3M, InitMEM = 2331.3M)
[01/18 22:49:51    443s] Start delay calculation (fullDC) (1 T). (MEM=2331.27)
[01/18 22:49:51    443s] End AAE Lib Interpolated Model. (MEM=2342.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 22:49:53    445s] Total number of fetched objects 10489
[01/18 22:49:53    445s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/18 22:49:53    445s] End delay calculation. (MEM=2359.21 CPU=0:00:01.5 REAL=0:00:01.0)
[01/18 22:49:53    445s] End delay calculation (fullDC). (MEM=2359.21 CPU=0:00:01.9 REAL=0:00:02.0)
[01/18 22:49:53    445s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 2359.2M) ***
[01/18 22:49:53    445s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:07:26 mem=2359.2M)
[01/18 22:49:53    445s] Reported timing to dir ./timingReports
[01/18 22:49:53    445s] **optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 1882.0M, totSessionCpu=0:07:26 **
[01/18 22:49:53    445s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2313.2M, EPOCH TIME: 1705610993.898933
[01/18 22:49:53    445s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:53    445s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:53    446s] 
[01/18 22:49:53    446s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:53    446s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2313.2M, EPOCH TIME: 1705610993.932037
[01/18 22:49:53    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:49:53    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:56    446s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.891  |  2.466  |  1.891  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.290   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2328.6M, EPOCH TIME: 1705610996.292489
[01/18 22:49:56    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:56    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:56    447s] 
[01/18 22:49:56    447s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:56    447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2328.6M, EPOCH TIME: 1705610996.325208
[01/18 22:49:56    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:49:56    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:56    447s] Density: 81.509%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2328.6M, EPOCH TIME: 1705610996.340385
[01/18 22:49:56    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:56    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:56    447s] 
[01/18 22:49:56    447s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:49:56    447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2328.6M, EPOCH TIME: 1705610996.373010
[01/18 22:49:56    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 22:49:56    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:56    447s] **optDesign ... cpu = 0:00:42, real = 0:00:44, mem = 1883.1M, totSessionCpu=0:07:27 **
[01/18 22:49:56    447s] 
[01/18 22:49:56    447s] TimeStamp Deleting Cell Server Begin ...
[01/18 22:49:56    447s] Deleting Lib Analyzer.
[01/18 22:49:56    447s] 
[01/18 22:49:56    447s] TimeStamp Deleting Cell Server End ...
[01/18 22:49:56    447s] *** Finished optDesign ***
[01/18 22:49:56    447s] 
[01/18 22:49:56    447s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:47.1 real=0:00:48.4)
[01/18 22:49:56    447s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[01/18 22:49:56    447s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.7 real=0:00:02.7)
[01/18 22:49:56    447s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:06.1 real=0:00:06.0)
[01/18 22:49:56    447s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 22:49:56    447s] Info: Destroy the CCOpt slew target map.
[01/18 22:49:56    447s] clean pInstBBox. size 0
[01/18 22:49:56    447s] All LLGs are deleted
[01/18 22:49:56    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:56    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:49:56    447s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2328.6M, EPOCH TIME: 1705610996.448477
[01/18 22:49:56    447s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2328.6M, EPOCH TIME: 1705610996.448661
[01/18 22:49:56    447s] Info: pop threads available for lower-level modules during optimization.
[01/18 22:49:56    447s] *** optDesign #1 [finish] : cpu/real = 0:00:42.4/0:00:43.7 (1.0), totSession cpu/real = 0:07:27.1/0:30:43.2 (0.2), mem = 2328.6M
[01/18 22:49:56    447s] 
[01/18 22:49:56    447s] =============================================================================================
[01/18 22:49:56    447s]  Final TAT Report : optDesign #1                                                21.35-s114_1
[01/18 22:49:56    447s] =============================================================================================
[01/18 22:49:56    447s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 22:49:56    447s] ---------------------------------------------------------------------------------------------
[01/18 22:49:56    447s] [ InitOpt                ]      1   0:00:02.5  (   5.6 % )     0:00:03.2 /  0:00:03.2    1.0
[01/18 22:49:56    447s] [ GlobalOpt              ]      1   0:00:01.4  (   3.2 % )     0:00:01.4 /  0:00:01.4    1.0
[01/18 22:49:56    447s] [ DrvOpt                 ]      4   0:00:04.8  (  11.0 % )     0:00:04.8 /  0:00:04.8    1.0
[01/18 22:49:56    447s] [ AreaOpt                ]      2   0:00:08.7  (  20.0 % )     0:00:09.3 /  0:00:09.3    1.0
[01/18 22:49:56    447s] [ ViewPruning            ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:56    447s] [ OptSummaryReport       ]      3   0:00:00.4  (   0.9 % )     0:00:03.3 /  0:00:01.9    0.6
[01/18 22:49:56    447s] [ DrvReport              ]      3   0:00:02.0  (   4.5 % )     0:00:02.0 /  0:00:00.6    0.3
[01/18 22:49:56    447s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:56    447s] [ SlackTraversorInit     ]      4   0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/18 22:49:56    447s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:56    447s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 22:49:56    447s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 22:49:56    447s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 22:49:56    447s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 22:49:56    447s] [ RefinePlace            ]      2   0:00:02.6  (   5.9 % )     0:00:02.6 /  0:00:02.6    1.0
[01/18 22:49:56    447s] [ EarlyGlobalRoute       ]      1   0:00:00.8  (   1.7 % )     0:00:00.8 /  0:00:00.8    1.0
[01/18 22:49:56    447s] [ ExtractRC              ]      2   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 22:49:56    447s] [ TimingUpdate           ]     25   0:00:01.6  (   3.7 % )     0:00:03.9 /  0:00:03.8    1.0
[01/18 22:49:56    447s] [ FullDelayCalc          ]      3   0:00:06.7  (  15.4 % )     0:00:06.7 /  0:00:06.8    1.0
[01/18 22:49:56    447s] [ TimingReport           ]      3   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 22:49:56    447s] [ GenerateReports        ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 22:49:56    447s] [ MISC                   ]          0:00:10.2  (  23.3 % )     0:00:10.2 /  0:00:10.2    1.0
[01/18 22:49:56    447s] ---------------------------------------------------------------------------------------------
[01/18 22:49:56    447s]  optDesign #1 TOTAL                 0:00:43.7  ( 100.0 % )     0:00:43.7 /  0:00:42.4    1.0
[01/18 22:49:56    447s] ---------------------------------------------------------------------------------------------
[01/18 22:49:56    447s] 
[01/18 22:50:09    448s] <CMD> report_power > report_power_step14.txt
[01/18 22:50:09    448s] env CDS_WORKAREA is set to /home/p/paschalk
[01/18 22:50:09    448s] 
[01/18 22:50:09    448s] Begin Power Analysis
[01/18 22:50:09    448s] 
[01/18 22:50:09    448s]              0V	    VSS
[01/18 22:50:09    448s]            0.9V	    VDD
[01/18 22:50:09    448s] Begin Processing Timing Library for Power Calculation
[01/18 22:50:09    448s] 
[01/18 22:50:09    448s] Begin Processing Timing Library for Power Calculation
[01/18 22:50:09    448s] 
[01/18 22:50:09    448s] 
[01/18 22:50:09    448s] 
[01/18 22:50:09    448s] Begin Processing Power Net/Grid for Power Calculation
[01/18 22:50:09    448s] 
[01/18 22:50:09    448s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.20MB/3815.39MB/1943.03MB)
[01/18 22:50:09    448s] 
[01/18 22:50:09    448s] Begin Processing Timing Window Data for Power Calculation
[01/18 22:50:09    448s] 
[01/18 22:50:09    448s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.20MB/3815.39MB/1943.03MB)
[01/18 22:50:09    448s] 
[01/18 22:50:09    448s] Begin Processing User Attributes
[01/18 22:50:09    448s] 
[01/18 22:50:09    448s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.20MB/3815.39MB/1943.03MB)
[01/18 22:50:09    448s] 
[01/18 22:50:09    448s] Begin Processing Signal Activity
[01/18 22:50:09    448s] 
[01/18 22:50:10    449s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.21MB/3815.39MB/1943.03MB)
[01/18 22:50:10    449s] 
[01/18 22:50:10    449s] Begin Power Computation
[01/18 22:50:10    449s] 
[01/18 22:50:10    449s]       ----------------------------------------------------------
[01/18 22:50:10    449s]       # of cell(s) missing both power/leakage table: 0
[01/18 22:50:10    449s]       # of cell(s) missing power table: 0
[01/18 22:50:10    449s]       # of cell(s) missing leakage table: 0
[01/18 22:50:10    449s]       ----------------------------------------------------------
[01/18 22:50:10    449s] 
[01/18 22:50:10    449s] 
[01/18 22:50:11    450s]       # of MSMV cell(s) missing power_level: 0
[01/18 22:50:11    450s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.21MB/3815.39MB/1943.03MB)
[01/18 22:50:11    450s] 
[01/18 22:50:11    450s] Begin Processing User Attributes
[01/18 22:50:11    450s] 
[01/18 22:50:11    450s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.21MB/3815.39MB/1943.03MB)
[01/18 22:50:11    450s] 
[01/18 22:50:11    450s] Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1885.21MB/3815.39MB/1943.03MB)
[01/18 22:50:11    450s] 
[01/18 22:50:11    450s] *



[01/18 22:50:11    450s] Total Power
[01/18 22:50:11    450s] -----------------------------------------------------------------------------------------
[01/18 22:50:11    450s] Total Internal Power:        0.69840156 	   70.1492%
[01/18 22:50:11    450s] Total Switching Power:       0.29651682 	   29.7829%
[01/18 22:50:11    450s] Total Leakage Power:         0.00067646 	    0.0679%
[01/18 22:50:11    450s] Total Power:                 0.99559484
[01/18 22:50:11    450s] -----------------------------------------------------------------------------------------
[01/18 22:50:11    450s] Processing average sequential pin duty cycle 
[01/18 22:50:11    450s] 
[01/18 22:50:11    450s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 22:50:11    450s] Summary for sequential cells identification: 
[01/18 22:50:11    450s]   Identified SBFF number: 104
[01/18 22:50:11    450s]   Identified MBFF number: 0
[01/18 22:50:11    450s]   Identified SB Latch number: 0
[01/18 22:50:11    450s]   Identified MB Latch number: 0
[01/18 22:50:11    450s]   Not identified SBFF number: 16
[01/18 22:50:11    450s]   Not identified MBFF number: 0
[01/18 22:50:11    450s]   Not identified SB Latch number: 0
[01/18 22:50:11    450s]   Not identified MB Latch number: 0
[01/18 22:50:11    450s]   Number of sequential cells which are not FFs: 32
[01/18 22:50:11    450s]  Visiting view : default_emulate_view
[01/18 22:50:11    450s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 22:50:11    450s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:50:11    450s]  Visiting view : default_emulate_view
[01/18 22:50:11    450s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 22:50:11    450s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 22:50:11    450s] TLC MultiMap info (StdDelay):
[01/18 22:50:11    450s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 22:50:11    450s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 22:50:11    450s]  Setting StdDelay to: 38ps
[01/18 22:50:11    450s] 
[01/18 22:50:11    450s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 22:50:16    450s] <CMD> report_area > report_area_step14.txt
[01/18 22:50:24    451s] <CMD> report_timing > report_timing_step14.txt
[01/18 22:50:31    451s] <CMD> report_power > report_power_step14.txt
[01/18 22:50:31    451s] env CDS_WORKAREA is set to /home/p/paschalk
[01/18 22:50:31    452s] *



[01/18 22:50:31    452s] Total Power
[01/18 22:50:31    452s] -----------------------------------------------------------------------------------------
[01/18 22:50:31    452s] Total Internal Power:        0.69840156 	   70.1492%
[01/18 22:50:31    452s] Total Switching Power:       0.29651682 	   29.7829%
[01/18 22:50:31    452s] Total Leakage Power:         0.00067646 	    0.0679%
[01/18 22:50:31    452s] Total Power:                 0.99559484
[01/18 22:50:31    452s] -----------------------------------------------------------------------------------------
[01/18 22:50:31    452s] Processing average sequential pin duty cycle 
[01/18 22:55:21    474s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[01/18 22:55:21    474s] <CMD> setEndCapMode -reset
[01/18 22:55:21    474s] <CMD> setEndCapMode -boundary_tap false
[01/18 22:55:21    474s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
[01/18 22:55:21    474s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[01/18 22:55:49    476s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
[01/18 22:55:49    476s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
[01/18 22:55:49    476s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
[01/18 22:55:49    476s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[01/18 22:55:49    476s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[01/18 22:55:49    476s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[01/18 22:55:49    476s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[01/18 22:55:49    476s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[01/18 22:55:49    476s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[01/18 22:55:49    476s] <CMD> routeDesign -globalDetail
[01/18 22:55:49    476s] ### Time Record (routeDesign) is installed.
[01/18 22:55:49    476s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1776.90 (MB), peak = 1945.02 (MB)
[01/18 22:55:49    476s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[01/18 22:55:49    476s] #**INFO: setDesignMode -flowEffort standard
[01/18 22:55:49    476s] #**INFO: setDesignMode -powerEffort none
[01/18 22:55:49    476s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/18 22:55:49    476s] **INFO: User settings:
[01/18 22:55:49    476s] setNanoRouteMode -droutePostRouteSpreadWire     1
[01/18 22:55:49    476s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
[01/18 22:55:49    476s] setNanoRouteMode -drouteUseMultiCutViaEffort    medium
[01/18 22:55:49    476s] setNanoRouteMode -extractThirdPartyCompatible   false
[01/18 22:55:49    476s] setNanoRouteMode -grouteExpTdStdDelay           41.7
[01/18 22:55:49    476s] setNanoRouteMode -routeBottomRoutingLayer       1
[01/18 22:55:49    476s] setNanoRouteMode -routeTopRoutingLayer          11
[01/18 22:55:49    476s] setNanoRouteMode -routeWithSiDriven             false
[01/18 22:55:49    476s] setNanoRouteMode -routeWithTimingDriven         false
[01/18 22:55:49    476s] setNanoRouteMode -timingEngine                  {}
[01/18 22:55:49    476s] setDesignMode -process                          45
[01/18 22:55:49    476s] setExtractRCMode -coupling_c_th                 0.1
[01/18 22:55:49    476s] setExtractRCMode -engine                        preRoute
[01/18 22:55:49    476s] setExtractRCMode -relative_c_th                 1
[01/18 22:55:49    476s] setExtractRCMode -total_c_th                    0
[01/18 22:55:49    476s] setDelayCalMode -enable_high_fanout             true
[01/18 22:55:49    476s] setDelayCalMode -engine                         aae
[01/18 22:55:49    476s] setDelayCalMode -ignoreNetLoad                  false
[01/18 22:55:49    476s] setDelayCalMode -socv_accuracy_mode             low
[01/18 22:55:49    476s] setSIMode -separate_delta_delay_on_data         true
[01/18 22:55:49    476s] 
[01/18 22:55:49    476s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/18 22:55:49    476s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/18 22:55:49    476s] OPERPROF: Starting checkPlace at level 1, MEM:2239.6M, EPOCH TIME: 1705611349.217011
[01/18 22:55:49    476s] Processing tracks to init pin-track alignment.
[01/18 22:55:49    476s] z: 2, totalTracks: 1
[01/18 22:55:49    476s] z: 4, totalTracks: 1
[01/18 22:55:49    476s] z: 6, totalTracks: 1
[01/18 22:55:49    476s] z: 8, totalTracks: 1
[01/18 22:55:49    476s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 22:55:49    476s] All LLGs are deleted
[01/18 22:55:49    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:55:49    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:55:49    476s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2239.6M, EPOCH TIME: 1705611349.224175
[01/18 22:55:49    476s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2239.6M, EPOCH TIME: 1705611349.224481
[01/18 22:55:49    476s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2239.6M, EPOCH TIME: 1705611349.224881
[01/18 22:55:49    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:55:49    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:55:49    476s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2239.6M, EPOCH TIME: 1705611349.226620
[01/18 22:55:49    476s] Max number of tech site patterns supported in site array is 256.
[01/18 22:55:49    476s] Core basic site is CoreSite
[01/18 22:55:49    476s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2239.6M, EPOCH TIME: 1705611349.227075
[01/18 22:55:49    476s] After signature check, allow fast init is false, keep pre-filter is true.
[01/18 22:55:49    476s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/18 22:55:49    476s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2239.6M, EPOCH TIME: 1705611349.228781
[01/18 22:55:49    476s] SiteArray: non-trimmed site array dimensions = 115 x 993
[01/18 22:55:49    476s] SiteArray: use 589,824 bytes
[01/18 22:55:49    476s] SiteArray: current memory after site array memory allocation 2239.6M
[01/18 22:55:49    476s] SiteArray: FP blocked sites are writable
[01/18 22:55:49    476s] SiteArray: number of non floorplan blocked sites for llg default is 114195
[01/18 22:55:49    476s] Atter site array init, number of instance map data is 0.
[01/18 22:55:49    476s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.006, MEM:2239.6M, EPOCH TIME: 1705611349.232746
[01/18 22:55:49    476s] 
[01/18 22:55:49    476s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 22:55:49    476s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:2239.6M, EPOCH TIME: 1705611349.233692
[01/18 22:55:49    476s] Begin checking placement ... (start mem=2239.6M, init mem=2239.6M)
[01/18 22:55:49    476s] Begin checking exclusive groups violation ...
[01/18 22:55:49    476s] There are 0 groups to check, max #box is 0, total #box is 0
[01/18 22:55:49    476s] Finished checking exclusive groups violations. Found 0 Vio.
[01/18 22:55:49    476s] 
[01/18 22:55:49    476s] Running CheckPlace using 1 thread in normal mode...
[01/18 22:55:49    476s] 
[01/18 22:55:49    476s] ...checkPlace normal is done!
[01/18 22:55:49    476s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2239.6M, EPOCH TIME: 1705611349.322219
[01/18 22:55:49    476s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:2239.6M, EPOCH TIME: 1705611349.328981
[01/18 22:55:49    476s] *info: Placed = 9475           (Fixed = 39)
[01/18 22:55:49    476s] *info: Unplaced = 0           
[01/18 22:55:49    476s] Placement Density:81.51%(31833/39055)
[01/18 22:55:49    476s] Placement Density (including fixed std cells):81.51%(31833/39055)
[01/18 22:55:49    476s] All LLGs are deleted
[01/18 22:55:49    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9475).
[01/18 22:55:49    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:55:49    476s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2239.6M, EPOCH TIME: 1705611349.332134
[01/18 22:55:49    476s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2239.6M, EPOCH TIME: 1705611349.332395
[01/18 22:55:49    476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:55:49    476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 22:55:49    476s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2239.6M)
[01/18 22:55:49    476s] OPERPROF: Finished checkPlace at level 1, CPU:0.120, REAL:0.117, MEM:2239.6M, EPOCH TIME: 1705611349.333782
[01/18 22:55:49    476s] 
[01/18 22:55:49    476s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/18 22:55:49    476s] *** Changed status on (40) nets in Clock.
[01/18 22:55:49    476s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2239.6M) ***
[01/18 22:55:49    476s] 
[01/18 22:55:49    476s] globalDetailRoute
[01/18 22:55:49    476s] 
[01/18 22:55:49    476s] #Start globalDetailRoute on Thu Jan 18 22:55:49 2024
[01/18 22:55:49    476s] #
[01/18 22:55:49    476s] ### Time Record (globalDetailRoute) is installed.
[01/18 22:55:49    476s] ### Time Record (Pre Callback) is installed.
[01/18 22:55:49    476s] ### Time Record (Pre Callback) is uninstalled.
[01/18 22:55:49    476s] ### Time Record (DB Import) is installed.
[01/18 22:55:49    476s] ### Time Record (Timing Data Generation) is installed.
[01/18 22:55:49    476s] ### Time Record (Timing Data Generation) is uninstalled.
[01/18 22:55:49    476s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[01/18 22:55:49    476s] ### Net info: total nets: 10662
[01/18 22:55:49    476s] ### Net info: dirty nets: 0
[01/18 22:55:49    476s] ### Net info: marked as disconnected nets: 0
[01/18 22:55:49    476s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/18 22:55:49    476s] #num needed restored net=0
[01/18 22:55:49    476s] #need_extraction net=0 (total=10662)
[01/18 22:55:49    476s] ### Net info: fully routed nets: 40
[01/18 22:55:49    476s] ### Net info: trivial (< 2 pins) nets: 303
[01/18 22:55:49    476s] ### Net info: unrouted nets: 10319
[01/18 22:55:49    476s] ### Net info: re-extraction nets: 0
[01/18 22:55:49    476s] ### Net info: ignored nets: 0
[01/18 22:55:49    476s] ### Net info: skip routing nets: 0
[01/18 22:55:49    476s] ### import design signature (9): route=1345025474 fixed_route=1383417327 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1828756310 dirty_area=0 del_dirty_area=0 cell=247727136 placement=30267975 pin_access=499774043 inst_pattern=1
[01/18 22:55:49    476s] ### Time Record (DB Import) is uninstalled.
[01/18 22:55:49    476s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/18 22:55:49    476s] #RTESIG:78da95d1414f8330140770cf7e8a976e074cc6ec7b5068af26f364d4e0f4bad451180914
[01/18 22:55:49    476s] #       03e5e0b7b78ba7998dba9e9ae6d7f4fffe5d2c3f360530c27522e21131dd213c17445c21
[01/18 22:55:49    476s] #       c5c4797a4fb84311bf3fb0dbc5f2e5754b4a42a5dbd140f4d9f7ed0aca6fabbb660fa5a9
[01/18 22:55:49    476s] #       f4d43a188d738dadef7e792a1470881aeb4c6d86154ca319fe909c133064108d6ef0a717
[01/18 22:55:49    476s] #       8c04f6b4797cfb32fb46b7453f3973dc076e250a5867ca66eae621729fe164aa73084982
[01/18 22:55:49    476s] #       1ba67f4eeebb4caee2825fc345a620c575ce8f0ba2aaedb53b1f5ba82c3c5b968b30ca65
[01/18 22:55:49    476s] #       0638ff99982b047668ea43a07129fdaf8f4edb520fa5b7c64edd259900b3bd35738a104f
[01/18 22:55:49    476s] #       eb3b6b329f3f3000a114c0e6c37b13aed423154644c9cc6b373fcac31bbb
[01/18 22:55:49    476s] #
[01/18 22:55:49    476s] ### Time Record (Data Preparation) is installed.
[01/18 22:55:49    476s] #RTESIG:78da95913d4fc330108699f91527b743909ae2bbc489bd229509010a1f6b651a278d9438
[01/18 22:55:49    476s] #       287106fe3d2e4c456d4c3d59d663bdf7bcb758be6f0a6084eb44c42362ba45782c88b842
[01/18 22:55:49    476s] #       8a89f3f496708b227ebb63d78be5d3f32b2909956e4703d147dfb72b28bfacee9a1d94a6
[01/18 22:55:49    476s] #       d253eb6034ce35b6bef9c553a18043d458676a33ac601acdf007c939014306d1e806ff7a
[01/18 22:55:49    476s] #       8691c01e36f72f9f66d7e8b6e827670ef7c0af4401eb4cd94cdd3c88dccf7064750a4292
[01/18 22:55:49    476s] #       e086e99fe6becbe4225cf04b70912948719df3c381a86a7bed4e8f2d541676cb72118672
[01/18 22:55:49    476s] #       9901ce2f137385c0f64dbd0f342ea5dffae8b42df5507ad6d8a93b4726c06c6fcd2ca548
[01/18 22:55:49    476s] #       00fb31980f26c4e39e4f3299170d98124a9f180a93e1ee3da4c21051329376f50d72a328
[01/18 22:55:49    476s] #       70
[01/18 22:55:49    476s] #
[01/18 22:55:49    476s] ### Time Record (Data Preparation) is uninstalled.
[01/18 22:55:49    476s] ### Time Record (Global Routing) is installed.
[01/18 22:55:49    476s] ### Time Record (Global Routing) is uninstalled.
[01/18 22:55:49    476s] #Total number of trivial nets (e.g. < 2 pins) = 303 (skipped).
[01/18 22:55:49    476s] #Total number of routable nets = 10359.
[01/18 22:55:49    476s] #Total number of nets in the design = 10662.
[01/18 22:55:49    476s] #10340 routable nets do not have any wires.
[01/18 22:55:49    476s] #19 routable nets have routed wires.
[01/18 22:55:49    476s] #10340 nets will be global routed.
[01/18 22:55:49    476s] #21 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/18 22:55:49    476s] #19 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/18 22:55:49    476s] ### Time Record (Data Preparation) is installed.
[01/18 22:55:49    476s] #Start routing data preparation on Thu Jan 18 22:55:49 2024
[01/18 22:55:49    476s] #
[01/18 22:55:49    476s] #Minimum voltage of a net in the design = 0.000.
[01/18 22:55:49    476s] #Maximum voltage of a net in the design = 0.900.
[01/18 22:55:49    476s] #Voltage range [0.000 - 0.900] has 10587 nets.
[01/18 22:55:49    476s] #Voltage range [0.900 - 0.900] has 1 net.
[01/18 22:55:49    476s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/18 22:55:49    476s] #Build and mark too close pins for the same net.
[01/18 22:55:49    476s] ### Time Record (Cell Pin Access) is installed.
[01/18 22:55:49    476s] #Rebuild pin access data for design.
[01/18 22:55:49    476s] #Initial pin access analysis.
[01/18 22:55:54    481s] #Detail pin access analysis.
[01/18 22:55:54    481s] ### Time Record (Cell Pin Access) is uninstalled.
[01/18 22:55:55    481s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/18 22:55:55    481s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 22:55:55    481s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 22:55:55    481s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 22:55:55    481s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 22:55:55    481s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 22:55:55    481s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 22:55:55    481s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 22:55:55    481s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 22:55:55    481s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/18 22:55:55    481s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/18 22:55:55    481s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1781.57 (MB), peak = 1945.02 (MB)
[01/18 22:55:55    482s] #Regenerating Ggrids automatically.
[01/18 22:55:55    482s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/18 22:55:55    482s] #Using automatically generated G-grids.
[01/18 22:55:55    482s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/18 22:55:56    483s] #Done routing data preparation.
[01/18 22:55:56    483s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1836.37 (MB), peak = 1945.02 (MB)
[01/18 22:55:56    483s] #
[01/18 22:55:56    483s] #Connectivity extraction summary:
[01/18 22:55:56    483s] #40 routed net(s) are imported.
[01/18 22:55:56    483s] #10319 (96.78%) nets are without wires.
[01/18 22:55:56    483s] #303 nets are fixed|skipped|trivial (not extracted).
[01/18 22:55:56    483s] #Total number of nets = 10662.
[01/18 22:55:56    483s] ### Total number of dirty nets = 13.
[01/18 22:55:56    483s] #
[01/18 22:55:56    483s] #
[01/18 22:55:56    483s] #Finished routing data preparation on Thu Jan 18 22:55:56 2024
[01/18 22:55:56    483s] #
[01/18 22:55:56    483s] #Cpu time = 00:00:07
[01/18 22:55:56    483s] #Elapsed time = 00:00:07
[01/18 22:55:56    483s] #Increased memory = 58.82 (MB)
[01/18 22:55:56    483s] #Total memory = 1836.43 (MB)
[01/18 22:55:56    483s] #Peak memory = 1945.02 (MB)
[01/18 22:55:56    483s] #
[01/18 22:55:56    483s] ### Time Record (Data Preparation) is uninstalled.
[01/18 22:55:56    483s] ### Time Record (Global Routing) is installed.
[01/18 22:55:56    483s] #
[01/18 22:55:56    483s] #Start global routing on Thu Jan 18 22:55:56 2024
[01/18 22:55:56    483s] #
[01/18 22:55:56    483s] #
[01/18 22:55:56    483s] #Start global routing initialization on Thu Jan 18 22:55:56 2024
[01/18 22:55:56    483s] #
[01/18 22:55:56    483s] #Number of eco nets is 21
[01/18 22:55:56    483s] #
[01/18 22:55:56    483s] #Start global routing data preparation on Thu Jan 18 22:55:56 2024
[01/18 22:55:56    483s] #
[01/18 22:55:56    483s] ### build_merged_routing_blockage_rect_list starts on Thu Jan 18 22:55:56 2024 with memory = 1837.00 (MB), peak = 1945.02 (MB)
[01/18 22:55:56    483s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:56    483s] #Start routing resource analysis on Thu Jan 18 22:55:56 2024
[01/18 22:55:56    483s] #
[01/18 22:55:56    483s] ### init_is_bin_blocked starts on Thu Jan 18 22:55:56 2024 with memory = 1837.02 (MB), peak = 1945.02 (MB)
[01/18 22:55:56    483s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:56    483s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Jan 18 22:55:56 2024 with memory = 1838.30 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:57    483s] ### adjust_flow_cap starts on Thu Jan 18 22:55:57 2024 with memory = 1838.49 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:57    483s] ### adjust_flow_per_partial_route_obs starts on Thu Jan 18 22:55:57 2024 with memory = 1838.49 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:57    483s] ### set_via_blocked starts on Thu Jan 18 22:55:57 2024 with memory = 1838.49 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:57    483s] ### copy_flow starts on Thu Jan 18 22:55:57 2024 with memory = 1838.49 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:57    483s] #Routing resource analysis is done on Thu Jan 18 22:55:57 2024
[01/18 22:55:57    483s] #
[01/18 22:55:57    483s] ### report_flow_cap starts on Thu Jan 18 22:55:57 2024 with memory = 1838.50 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] #  Resource Analysis:
[01/18 22:55:57    483s] #
[01/18 22:55:57    483s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/18 22:55:57    483s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/18 22:55:57    483s] #  --------------------------------------------------------------
[01/18 22:55:57    483s] #  Metal1         H         318         875        6400    66.22%
[01/18 22:55:57    483s] #  Metal2         V        1079          64        6400     2.72%
[01/18 22:55:57    483s] #  Metal3         H        1168          25        6400     0.00%
[01/18 22:55:57    483s] #  Metal4         V        1086          57        6400     2.72%
[01/18 22:55:57    483s] #  Metal5         H        1170          23        6400     0.00%
[01/18 22:55:57    483s] #  Metal6         V        1086          57        6400     2.72%
[01/18 22:55:57    483s] #  Metal7         H        1179          14        6400     0.00%
[01/18 22:55:57    483s] #  Metal8         V        1093          50        6400     2.72%
[01/18 22:55:57    483s] #  Metal9         H        1166          27        6400     0.00%
[01/18 22:55:57    483s] #  Metal10        V         421          35        6400     4.81%
[01/18 22:55:57    483s] #  Metal11        H         381          96        6400    12.03%
[01/18 22:55:57    483s] #  --------------------------------------------------------------
[01/18 22:55:57    483s] #  Total                  10151      11.65%       70400     8.54%
[01/18 22:55:57    483s] #
[01/18 22:55:57    483s] #
[01/18 22:55:57    483s] #
[01/18 22:55:57    483s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:57    483s] ### analyze_m2_tracks starts on Thu Jan 18 22:55:57 2024 with memory = 1838.50 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:57    483s] ### report_initial_resource starts on Thu Jan 18 22:55:57 2024 with memory = 1838.51 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:57    483s] ### mark_pg_pins_accessibility starts on Thu Jan 18 22:55:57 2024 with memory = 1838.51 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:57    483s] ### set_net_region starts on Thu Jan 18 22:55:57 2024 with memory = 1838.51 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:57    483s] #
[01/18 22:55:57    483s] #Global routing data preparation is done on Thu Jan 18 22:55:57 2024
[01/18 22:55:57    483s] #
[01/18 22:55:57    483s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.52 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] #
[01/18 22:55:57    483s] ### prepare_level starts on Thu Jan 18 22:55:57 2024 with memory = 1838.52 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] ### init level 1 starts on Thu Jan 18 22:55:57 2024 with memory = 1838.54 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:57    483s] ### Level 1 hgrid = 80 X 80
[01/18 22:55:57    483s] ### prepare_level_flow starts on Thu Jan 18 22:55:57 2024 with memory = 1838.58 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:57    483s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:57    483s] #
[01/18 22:55:57    483s] #Global routing initialization is done on Thu Jan 18 22:55:57 2024
[01/18 22:55:57    483s] #
[01/18 22:55:57    483s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.58 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] #
[01/18 22:55:57    483s] #start global routing iteration 1...
[01/18 22:55:57    483s] ### init_flow_edge starts on Thu Jan 18 22:55:57 2024 with memory = 1838.62 (MB), peak = 1945.02 (MB)
[01/18 22:55:57    483s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:55:57    483s] ### routing at level 1 (topmost level) iter 0
[01/18 22:56:05    492s] ### measure_qor starts on Thu Jan 18 22:56:05 2024 with memory = 1886.65 (MB), peak = 1945.02 (MB)
[01/18 22:56:05    492s] ### measure_congestion starts on Thu Jan 18 22:56:05 2024 with memory = 1886.65 (MB), peak = 1945.02 (MB)
[01/18 22:56:05    492s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:05    492s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:05    492s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1879.00 (MB), peak = 1945.02 (MB)
[01/18 22:56:05    492s] #
[01/18 22:56:05    492s] #start global routing iteration 2...
[01/18 22:56:05    492s] ### routing at level 1 (topmost level) iter 1
[01/18 22:56:07    494s] ### measure_qor starts on Thu Jan 18 22:56:07 2024 with memory = 1880.21 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] ### measure_congestion starts on Thu Jan 18 22:56:07 2024 with memory = 1880.21 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1877.55 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] ### route_end starts on Thu Jan 18 22:56:07 2024 with memory = 1877.56 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] #Total number of trivial nets (e.g. < 2 pins) = 303 (skipped).
[01/18 22:56:07    494s] #Total number of routable nets = 10359.
[01/18 22:56:07    494s] #Total number of nets in the design = 10662.
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] #10359 routable nets have routed wires.
[01/18 22:56:07    494s] #21 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/18 22:56:07    494s] #19 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] #Routed nets constraints summary:
[01/18 22:56:07    494s] #------------------------------------------
[01/18 22:56:07    494s] #        Rules   Pref Layer   Unconstrained  
[01/18 22:56:07    494s] #------------------------------------------
[01/18 22:56:07    494s] #      Default           21           10319  
[01/18 22:56:07    494s] #       NDR_13            0               0  
[01/18 22:56:07    494s] #------------------------------------------
[01/18 22:56:07    494s] #        Total           21           10319  
[01/18 22:56:07    494s] #------------------------------------------
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] #Routing constraints summary of the whole design:
[01/18 22:56:07    494s] #------------------------------------------
[01/18 22:56:07    494s] #        Rules   Pref Layer   Unconstrained  
[01/18 22:56:07    494s] #------------------------------------------
[01/18 22:56:07    494s] #      Default           36           10319  
[01/18 22:56:07    494s] #       NDR_13            4               0  
[01/18 22:56:07    494s] #------------------------------------------
[01/18 22:56:07    494s] #        Total           40           10319  
[01/18 22:56:07    494s] #------------------------------------------
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] ### adjust_flow_per_partial_route_obs starts on Thu Jan 18 22:56:07 2024 with memory = 1877.59 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### cal_base_flow starts on Thu Jan 18 22:56:07 2024 with memory = 1877.59 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] ### init_flow_edge starts on Thu Jan 18 22:56:07 2024 with memory = 1877.59 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### cal_flow starts on Thu Jan 18 22:56:07 2024 with memory = 1877.59 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### report_overcon starts on Thu Jan 18 22:56:07 2024 with memory = 1877.60 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] #                 OverCon       OverCon       OverCon          
[01/18 22:56:07    494s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[01/18 22:56:07    494s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[01/18 22:56:07    494s] #  --------------------------------------------------------------------------
[01/18 22:56:07    494s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.43  
[01/18 22:56:07    494s] #  Metal2        8(0.12%)      3(0.05%)      1(0.02%)   (0.19%)     0.44  
[01/18 22:56:07    494s] #  Metal3        5(0.08%)      1(0.02%)      0(0.00%)   (0.09%)     0.41  
[01/18 22:56:07    494s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.27  
[01/18 22:56:07    494s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.12  
[01/18 22:56:07    494s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.07  
[01/18 22:56:07    494s] #  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[01/18 22:56:07    494s] #  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.04  
[01/18 22:56:07    494s] #  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[01/18 22:56:07    494s] #  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/18 22:56:07    494s] #  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[01/18 22:56:07    494s] #  --------------------------------------------------------------------------
[01/18 22:56:07    494s] #     Total     13(0.02%)      4(0.01%)      1(0.00%)   (0.03%)
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[01/18 22:56:07    494s] #  Overflow after GR: 0.01% H + 0.02% V
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### cal_base_flow starts on Thu Jan 18 22:56:07 2024 with memory = 1877.62 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] ### init_flow_edge starts on Thu Jan 18 22:56:07 2024 with memory = 1877.62 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### cal_flow starts on Thu Jan 18 22:56:07 2024 with memory = 1877.62 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### generate_cong_map_content starts on Thu Jan 18 22:56:07 2024 with memory = 1877.62 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] ### Sync with Inovus CongMap starts on Thu Jan 18 22:56:07 2024 with memory = 1877.77 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] #Hotspot report including placement blocked areas
[01/18 22:56:07    494s] OPERPROF: Starting HotSpotCal at level 1, MEM:2318.5M, EPOCH TIME: 1705611367.539459
[01/18 22:56:07    494s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/18 22:56:07    494s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/18 22:56:07    494s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/18 22:56:07    494s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[01/18 22:56:07    494s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[01/18 22:56:07    494s] [hotspot] |   Metal3(H)    |              1.00 |              1.00 |   129.96    41.04   136.80    47.88 |
[01/18 22:56:07    494s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[01/18 22:56:07    494s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[01/18 22:56:07    494s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[01/18 22:56:07    494s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[01/18 22:56:07    494s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[01/18 22:56:07    494s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[01/18 22:56:07    494s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[01/18 22:56:07    494s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[01/18 22:56:07    494s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/18 22:56:07    494s] [hotspot] |      worst     | (Metal3)     1.00 | (Metal3)     1.00 |                                     |
[01/18 22:56:07    494s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/18 22:56:07    494s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[01/18 22:56:07    494s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/18 22:56:07    494s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/18 22:56:07    494s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/18 22:56:07    494s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/18 22:56:07    494s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.015, MEM:2318.5M, EPOCH TIME: 1705611367.554825
[01/18 22:56:07    494s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### update starts on Thu Jan 18 22:56:07 2024 with memory = 1877.82 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] #Complete Global Routing.
[01/18 22:56:07    494s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 22:56:07    494s] #Total wire length = 172670 um.
[01/18 22:56:07    494s] #Total half perimeter of net bounding box = 158041 um.
[01/18 22:56:07    494s] #Total wire length on LAYER Metal1 = 64 um.
[01/18 22:56:07    494s] #Total wire length on LAYER Metal2 = 42079 um.
[01/18 22:56:07    494s] #Total wire length on LAYER Metal3 = 57220 um.
[01/18 22:56:07    494s] #Total wire length on LAYER Metal4 = 44053 um.
[01/18 22:56:07    494s] #Total wire length on LAYER Metal5 = 23550 um.
[01/18 22:56:07    494s] #Total wire length on LAYER Metal6 = 5350 um.
[01/18 22:56:07    494s] #Total wire length on LAYER Metal7 = 353 um.
[01/18 22:56:07    494s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 22:56:07    494s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 22:56:07    494s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 22:56:07    494s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 22:56:07    494s] #Total number of vias = 74437
[01/18 22:56:07    494s] #Up-Via Summary (total 74437):
[01/18 22:56:07    494s] #           
[01/18 22:56:07    494s] #-----------------------
[01/18 22:56:07    494s] # Metal1          36172
[01/18 22:56:07    494s] # Metal2          25146
[01/18 22:56:07    494s] # Metal3           8649
[01/18 22:56:07    494s] # Metal4           3541
[01/18 22:56:07    494s] # Metal5            895
[01/18 22:56:07    494s] # Metal6             34
[01/18 22:56:07    494s] #-----------------------
[01/18 22:56:07    494s] #                 74437 
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### report_overcon starts on Thu Jan 18 22:56:07 2024 with memory = 1878.25 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### report_overcon starts on Thu Jan 18 22:56:07 2024 with memory = 1878.25 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] #Max overcon = 3 tracks.
[01/18 22:56:07    494s] #Total overcon = 0.03%.
[01/18 22:56:07    494s] #Worst layer Gcell overcon rate = 0.09%.
[01/18 22:56:07    494s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### global_route design signature (12): route=1437186134 net_attr=2015431886
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] #Global routing statistics:
[01/18 22:56:07    494s] #Cpu time = 00:00:11
[01/18 22:56:07    494s] #Elapsed time = 00:00:11
[01/18 22:56:07    494s] #Increased memory = 41.40 (MB)
[01/18 22:56:07    494s] #Total memory = 1877.83 (MB)
[01/18 22:56:07    494s] #Peak memory = 1945.02 (MB)
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] #Finished global routing on Thu Jan 18 22:56:07 2024
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] #
[01/18 22:56:07    494s] ### Time Record (Global Routing) is uninstalled.
[01/18 22:56:07    494s] ### Time Record (Data Preparation) is installed.
[01/18 22:56:07    494s] ### Time Record (Data Preparation) is uninstalled.
[01/18 22:56:07    494s] ### track-assign external-init starts on Thu Jan 18 22:56:07 2024 with memory = 1876.58 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] ### Time Record (Track Assignment) is installed.
[01/18 22:56:07    494s] ### Time Record (Track Assignment) is uninstalled.
[01/18 22:56:07    494s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.59 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] ### track-assign engine-init starts on Thu Jan 18 22:56:07 2024 with memory = 1876.60 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] ### Time Record (Track Assignment) is installed.
[01/18 22:56:07    494s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:07    494s] ### track-assign core-engine starts on Thu Jan 18 22:56:07 2024 with memory = 1876.64 (MB), peak = 1945.02 (MB)
[01/18 22:56:07    494s] #Start Track Assignment.
[01/18 22:56:09    496s] #Done with 15958 horizontal wires in 3 hboxes and 16747 vertical wires in 3 hboxes.
[01/18 22:56:10    497s] #Done with 4065 horizontal wires in 3 hboxes and 3998 vertical wires in 3 hboxes.
[01/18 22:56:11    497s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[01/18 22:56:11    497s] #
[01/18 22:56:11    497s] #Track assignment summary:
[01/18 22:56:11    497s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/18 22:56:11    497s] #------------------------------------------------------------------------
[01/18 22:56:11    497s] # Metal1        60.86 	  0.00%  	  0.00% 	  0.00%
[01/18 22:56:11    497s] # Metal2     39913.65 	  0.08%  	  0.00% 	  0.00%
[01/18 22:56:11    497s] # Metal3     54424.65 	  0.18%  	  0.00% 	  0.00%
[01/18 22:56:11    497s] # Metal4     43072.65 	  0.03%  	  0.00% 	  0.00%
[01/18 22:56:11    497s] # Metal5     21724.61 	  0.01%  	  0.00% 	  0.00%
[01/18 22:56:11    497s] # Metal6      3880.54 	  0.00%  	  0.00% 	  0.00%
[01/18 22:56:11    497s] # Metal7       349.73 	  0.00%  	  0.00% 	  0.00%
[01/18 22:56:11    497s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[01/18 22:56:11    497s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[01/18 22:56:11    497s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[01/18 22:56:11    497s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[01/18 22:56:11    497s] #------------------------------------------------------------------------
[01/18 22:56:11    497s] # All      163426.70  	  0.09% 	  0.00% 	  0.00%
[01/18 22:56:11    497s] #Complete Track Assignment.
[01/18 22:56:11    497s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 22:56:11    497s] #Total wire length = 170059 um.
[01/18 22:56:11    497s] #Total half perimeter of net bounding box = 158041 um.
[01/18 22:56:11    497s] #Total wire length on LAYER Metal1 = 62 um.
[01/18 22:56:11    497s] #Total wire length on LAYER Metal2 = 41309 um.
[01/18 22:56:11    497s] #Total wire length on LAYER Metal3 = 55691 um.
[01/18 22:56:11    497s] #Total wire length on LAYER Metal4 = 43882 um.
[01/18 22:56:11    497s] #Total wire length on LAYER Metal5 = 23428 um.
[01/18 22:56:11    497s] #Total wire length on LAYER Metal6 = 5338 um.
[01/18 22:56:11    497s] #Total wire length on LAYER Metal7 = 348 um.
[01/18 22:56:11    497s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 22:56:11    497s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 22:56:11    497s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 22:56:11    497s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 22:56:11    497s] #Total number of vias = 74437
[01/18 22:56:11    497s] #Up-Via Summary (total 74437):
[01/18 22:56:11    497s] #           
[01/18 22:56:11    497s] #-----------------------
[01/18 22:56:11    497s] # Metal1          36172
[01/18 22:56:11    497s] # Metal2          25146
[01/18 22:56:11    497s] # Metal3           8649
[01/18 22:56:11    497s] # Metal4           3541
[01/18 22:56:11    497s] # Metal5            895
[01/18 22:56:11    497s] # Metal6             34
[01/18 22:56:11    497s] #-----------------------
[01/18 22:56:11    497s] #                 74437 
[01/18 22:56:11    497s] #
[01/18 22:56:11    497s] ### track_assign design signature (15): route=585724345
[01/18 22:56:11    497s] ### track-assign core-engine cpu:00:00:03, real:00:00:03, mem:1.8 GB, peak:1.9 GB
[01/18 22:56:11    497s] ### Time Record (Track Assignment) is uninstalled.
[01/18 22:56:11    497s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1876.91 (MB), peak = 1945.02 (MB)
[01/18 22:56:11    497s] #
[01/18 22:56:11    497s] #number of short segments in preferred routing layers
[01/18 22:56:11    497s] #	Metal5    Metal6    Total 
[01/18 22:56:11    497s] #	116       30        146       
[01/18 22:56:11    497s] #
[01/18 22:56:11    497s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/18 22:56:11    497s] #Cpu time = 00:00:22
[01/18 22:56:11    497s] #Elapsed time = 00:00:22
[01/18 22:56:11    497s] #Increased memory = 99.30 (MB)
[01/18 22:56:11    497s] #Total memory = 1876.91 (MB)
[01/18 22:56:11    497s] #Peak memory = 1945.02 (MB)
[01/18 22:56:11    498s] ### Time Record (Detail Routing) is installed.
[01/18 22:56:11    498s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/18 22:56:11    498s] #
[01/18 22:56:11    498s] #Start Detail Routing..
[01/18 22:56:11    498s] #start initial detail routing ...
[01/18 22:56:11    498s] ### Design has 13 dirty nets, 16798 dirty-areas)
[01/18 22:57:42    589s] #   number of violations = 144
[01/18 22:57:42    589s] #
[01/18 22:57:42    589s] #    By Layer and Type :
[01/18 22:57:42    589s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   Totals
[01/18 22:57:42    589s] #	Metal1        2       53       57        0        2      114
[01/18 22:57:42    589s] #	Metal2        1        0       25        0        0       26
[01/18 22:57:42    589s] #	Metal3        1        0        0        0        0        1
[01/18 22:57:42    589s] #	Metal4        1        0        0        0        0        1
[01/18 22:57:42    589s] #	Metal5        0        0        0        2        0        2
[01/18 22:57:42    589s] #	Totals        5       53       82        2        2      144
[01/18 22:57:42    589s] #5196 out of 9475 instances (54.8%) need to be verified(marked ipoed), dirty area = 30.1%.
[01/18 22:57:49    596s] ### Routing stats: routing = 93.53% dirty-area = 70.36%
[01/18 22:57:49    596s] #   number of violations = 147
[01/18 22:57:49    596s] #
[01/18 22:57:49    596s] #    By Layer and Type :
[01/18 22:57:49    596s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   Totals
[01/18 22:57:49    596s] #	Metal1        2       54       59        0        2      117
[01/18 22:57:49    596s] #	Metal2        1        0       25        0        0       26
[01/18 22:57:49    596s] #	Metal3        1        0        0        0        0        1
[01/18 22:57:49    596s] #	Metal4        1        0        0        0        0        1
[01/18 22:57:49    596s] #	Metal5        0        0        0        2        0        2
[01/18 22:57:49    596s] #	Totals        5       54       84        2        2      147
[01/18 22:57:49    596s] #cpu time = 00:01:38, elapsed time = 00:01:38, memory = 1888.95 (MB), peak = 1973.21 (MB)
[01/18 22:57:50    597s] #start 1st optimization iteration ...
[01/18 22:57:58    605s] ### Routing stats: routing = 93.53% dirty-area = 70.36%
[01/18 22:57:58    605s] #   number of violations = 21
[01/18 22:57:58    605s] #
[01/18 22:57:58    605s] #    By Layer and Type :
[01/18 22:57:58    605s] #	         MetSpc    Short     Loop   Totals
[01/18 22:57:58    605s] #	Metal1        0        0        0        0
[01/18 22:57:58    605s] #	Metal2        0       16        1       17
[01/18 22:57:58    605s] #	Metal3        1        0        0        1
[01/18 22:57:58    605s] #	Metal4        1        0        0        1
[01/18 22:57:58    605s] #	Metal5        0        0        2        2
[01/18 22:57:58    605s] #	Totals        2       16        3       21
[01/18 22:57:58    605s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1890.18 (MB), peak = 1981.19 (MB)
[01/18 22:57:58    605s] #start 2nd optimization iteration ...
[01/18 22:57:59    606s] ### Routing stats: routing = 93.53% dirty-area = 70.36%
[01/18 22:57:59    606s] #   number of violations = 19
[01/18 22:57:59    606s] #
[01/18 22:57:59    606s] #    By Layer and Type :
[01/18 22:57:59    606s] #	         MetSpc    Short     Loop   Totals
[01/18 22:57:59    606s] #	Metal1        0        0        0        0
[01/18 22:57:59    606s] #	Metal2        0       15        0       15
[01/18 22:57:59    606s] #	Metal3        1        0        0        1
[01/18 22:57:59    606s] #	Metal4        1        0        0        1
[01/18 22:57:59    606s] #	Metal5        0        0        2        2
[01/18 22:57:59    606s] #	Totals        2       15        2       19
[01/18 22:57:59    606s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1890.79 (MB), peak = 1981.19 (MB)
[01/18 22:57:59    606s] #start 3rd optimization iteration ...
[01/18 22:58:02    608s] ### Routing stats: routing = 93.53% dirty-area = 70.36%
[01/18 22:58:02    608s] #   number of violations = 0
[01/18 22:58:02    608s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1890.51 (MB), peak = 1981.19 (MB)
[01/18 22:58:02    609s] #Complete Detail Routing.
[01/18 22:58:02    609s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 22:58:02    609s] #Total wire length = 183219 um.
[01/18 22:58:02    609s] #Total half perimeter of net bounding box = 158041 um.
[01/18 22:58:02    609s] #Total wire length on LAYER Metal1 = 1772 um.
[01/18 22:58:02    609s] #Total wire length on LAYER Metal2 = 53810 um.
[01/18 22:58:02    609s] #Total wire length on LAYER Metal3 = 59312 um.
[01/18 22:58:02    609s] #Total wire length on LAYER Metal4 = 41342 um.
[01/18 22:58:02    609s] #Total wire length on LAYER Metal5 = 21336 um.
[01/18 22:58:02    609s] #Total wire length on LAYER Metal6 = 5329 um.
[01/18 22:58:02    609s] #Total wire length on LAYER Metal7 = 319 um.
[01/18 22:58:02    609s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 22:58:02    609s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 22:58:02    609s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 22:58:02    609s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 22:58:02    609s] #Total number of vias = 81682
[01/18 22:58:02    609s] #Total number of multi-cut vias = 53270 ( 65.2%)
[01/18 22:58:02    609s] #Total number of single cut vias = 28412 ( 34.8%)
[01/18 22:58:02    609s] #Up-Via Summary (total 81682):
[01/18 22:58:02    609s] #                   single-cut          multi-cut      Total
[01/18 22:58:02    609s] #-----------------------------------------------------------
[01/18 22:58:02    609s] # Metal1         13982 ( 37.2%)     23603 ( 62.8%)      37585
[01/18 22:58:02    609s] # Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
[01/18 22:58:02    609s] # Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
[01/18 22:58:02    609s] # Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
[01/18 22:58:02    609s] # Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
[01/18 22:58:02    609s] # Metal6             3 (  9.1%)        30 ( 90.9%)         33
[01/18 22:58:02    609s] #-----------------------------------------------------------
[01/18 22:58:02    609s] #                28412 ( 34.8%)     53270 ( 65.2%)      81682 
[01/18 22:58:02    609s] #
[01/18 22:58:02    609s] #Total number of DRC violations = 0
[01/18 22:58:02    609s] ### Time Record (Detail Routing) is uninstalled.
[01/18 22:58:02    609s] #Cpu time = 00:01:51
[01/18 22:58:02    609s] #Elapsed time = 00:01:51
[01/18 22:58:02    609s] #Increased memory = 13.61 (MB)
[01/18 22:58:02    609s] #Total memory = 1890.52 (MB)
[01/18 22:58:02    609s] #Peak memory = 1981.19 (MB)
[01/18 22:58:02    609s] ### Time Record (Antenna Fixing) is installed.
[01/18 22:58:02    609s] #
[01/18 22:58:02    609s] #start routing for process antenna violation fix ...
[01/18 22:58:02    609s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/18 22:58:03    610s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1890.82 (MB), peak = 1981.19 (MB)
[01/18 22:58:03    610s] #
[01/18 22:58:03    610s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 22:58:03    610s] #Total wire length = 183219 um.
[01/18 22:58:03    610s] #Total half perimeter of net bounding box = 158041 um.
[01/18 22:58:03    610s] #Total wire length on LAYER Metal1 = 1772 um.
[01/18 22:58:03    610s] #Total wire length on LAYER Metal2 = 53810 um.
[01/18 22:58:03    610s] #Total wire length on LAYER Metal3 = 59312 um.
[01/18 22:58:03    610s] #Total wire length on LAYER Metal4 = 41342 um.
[01/18 22:58:03    610s] #Total wire length on LAYER Metal5 = 21336 um.
[01/18 22:58:03    610s] #Total wire length on LAYER Metal6 = 5329 um.
[01/18 22:58:03    610s] #Total wire length on LAYER Metal7 = 319 um.
[01/18 22:58:03    610s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 22:58:03    610s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 22:58:03    610s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 22:58:03    610s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 22:58:03    610s] #Total number of vias = 81682
[01/18 22:58:03    610s] #Total number of multi-cut vias = 53270 ( 65.2%)
[01/18 22:58:03    610s] #Total number of single cut vias = 28412 ( 34.8%)
[01/18 22:58:03    610s] #Up-Via Summary (total 81682):
[01/18 22:58:03    610s] #                   single-cut          multi-cut      Total
[01/18 22:58:03    610s] #-----------------------------------------------------------
[01/18 22:58:03    610s] # Metal1         13982 ( 37.2%)     23603 ( 62.8%)      37585
[01/18 22:58:03    610s] # Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
[01/18 22:58:03    610s] # Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
[01/18 22:58:03    610s] # Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
[01/18 22:58:03    610s] # Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
[01/18 22:58:03    610s] # Metal6             3 (  9.1%)        30 ( 90.9%)         33
[01/18 22:58:03    610s] #-----------------------------------------------------------
[01/18 22:58:03    610s] #                28412 ( 34.8%)     53270 ( 65.2%)      81682 
[01/18 22:58:03    610s] #
[01/18 22:58:03    610s] #Total number of DRC violations = 0
[01/18 22:58:03    610s] #Total number of process antenna violations = 0
[01/18 22:58:03    610s] #Total number of net violated process antenna rule = 0
[01/18 22:58:03    610s] #
[01/18 22:58:04    611s] #
[01/18 22:58:04    611s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 22:58:04    611s] #Total wire length = 183219 um.
[01/18 22:58:04    611s] #Total half perimeter of net bounding box = 158041 um.
[01/18 22:58:04    611s] #Total wire length on LAYER Metal1 = 1772 um.
[01/18 22:58:04    611s] #Total wire length on LAYER Metal2 = 53810 um.
[01/18 22:58:04    611s] #Total wire length on LAYER Metal3 = 59312 um.
[01/18 22:58:04    611s] #Total wire length on LAYER Metal4 = 41342 um.
[01/18 22:58:04    611s] #Total wire length on LAYER Metal5 = 21336 um.
[01/18 22:58:04    611s] #Total wire length on LAYER Metal6 = 5329 um.
[01/18 22:58:04    611s] #Total wire length on LAYER Metal7 = 319 um.
[01/18 22:58:04    611s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 22:58:04    611s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 22:58:04    611s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 22:58:04    611s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 22:58:04    611s] #Total number of vias = 81682
[01/18 22:58:04    611s] #Total number of multi-cut vias = 53270 ( 65.2%)
[01/18 22:58:04    611s] #Total number of single cut vias = 28412 ( 34.8%)
[01/18 22:58:04    611s] #Up-Via Summary (total 81682):
[01/18 22:58:04    611s] #                   single-cut          multi-cut      Total
[01/18 22:58:04    611s] #-----------------------------------------------------------
[01/18 22:58:04    611s] # Metal1         13982 ( 37.2%)     23603 ( 62.8%)      37585
[01/18 22:58:04    611s] # Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
[01/18 22:58:04    611s] # Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
[01/18 22:58:04    611s] # Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
[01/18 22:58:04    611s] # Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
[01/18 22:58:04    611s] # Metal6             3 (  9.1%)        30 ( 90.9%)         33
[01/18 22:58:04    611s] #-----------------------------------------------------------
[01/18 22:58:04    611s] #                28412 ( 34.8%)     53270 ( 65.2%)      81682 
[01/18 22:58:04    611s] #
[01/18 22:58:04    611s] #Total number of DRC violations = 0
[01/18 22:58:04    611s] #Total number of process antenna violations = 0
[01/18 22:58:04    611s] #Total number of net violated process antenna rule = 0
[01/18 22:58:04    611s] #
[01/18 22:58:04    611s] ### Time Record (Antenna Fixing) is uninstalled.
[01/18 22:58:04    611s] ### Time Record (Post Route Wire Spreading) is installed.
[01/18 22:58:04    611s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/18 22:58:04    611s] #
[01/18 22:58:04    611s] #Start Post Route wire spreading..
[01/18 22:58:05    611s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/18 22:58:05    611s] #
[01/18 22:58:05    611s] #Start DRC checking..
[01/18 22:58:11    618s] #   number of violations = 0
[01/18 22:58:11    618s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1894.43 (MB), peak = 1981.19 (MB)
[01/18 22:58:11    618s] #CELL_VIEW picorv32,init has no DRC violation.
[01/18 22:58:11    618s] #Total number of DRC violations = 0
[01/18 22:58:11    618s] #Total number of process antenna violations = 0
[01/18 22:58:11    618s] #Total number of net violated process antenna rule = 0
[01/18 22:58:11    618s] #
[01/18 22:58:11    618s] #Start data preparation for wire spreading...
[01/18 22:58:11    618s] #
[01/18 22:58:11    618s] #Data preparation is done on Thu Jan 18 22:58:11 2024
[01/18 22:58:11    618s] #
[01/18 22:58:11    618s] ### track-assign engine-init starts on Thu Jan 18 22:58:11 2024 with memory = 1894.43 (MB), peak = 1981.19 (MB)
[01/18 22:58:11    618s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:1.9 GB
[01/18 22:58:11    618s] #
[01/18 22:58:11    618s] #Start Post Route Wire Spread.
[01/18 22:58:13    620s] #Done with 2626 horizontal wires in 5 hboxes and 3174 vertical wires in 5 hboxes.
[01/18 22:58:13    620s] #Complete Post Route Wire Spread.
[01/18 22:58:13    620s] #
[01/18 22:58:13    620s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 22:58:13    620s] #Total wire length = 185772 um.
[01/18 22:58:13    620s] #Total half perimeter of net bounding box = 158041 um.
[01/18 22:58:13    620s] #Total wire length on LAYER Metal1 = 1780 um.
[01/18 22:58:13    620s] #Total wire length on LAYER Metal2 = 54273 um.
[01/18 22:58:13    620s] #Total wire length on LAYER Metal3 = 60161 um.
[01/18 22:58:13    620s] #Total wire length on LAYER Metal4 = 42305 um.
[01/18 22:58:13    620s] #Total wire length on LAYER Metal5 = 21590 um.
[01/18 22:58:13    620s] #Total wire length on LAYER Metal6 = 5345 um.
[01/18 22:58:13    620s] #Total wire length on LAYER Metal7 = 319 um.
[01/18 22:58:13    620s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 22:58:13    620s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 22:58:13    620s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 22:58:13    620s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 22:58:13    620s] #Total number of vias = 81682
[01/18 22:58:13    620s] #Total number of multi-cut vias = 53270 ( 65.2%)
[01/18 22:58:13    620s] #Total number of single cut vias = 28412 ( 34.8%)
[01/18 22:58:13    620s] #Up-Via Summary (total 81682):
[01/18 22:58:13    620s] #                   single-cut          multi-cut      Total
[01/18 22:58:13    620s] #-----------------------------------------------------------
[01/18 22:58:13    620s] # Metal1         13982 ( 37.2%)     23603 ( 62.8%)      37585
[01/18 22:58:13    620s] # Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
[01/18 22:58:13    620s] # Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
[01/18 22:58:13    620s] # Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
[01/18 22:58:13    620s] # Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
[01/18 22:58:13    620s] # Metal6             3 (  9.1%)        30 ( 90.9%)         33
[01/18 22:58:13    620s] #-----------------------------------------------------------
[01/18 22:58:13    620s] #                28412 ( 34.8%)     53270 ( 65.2%)      81682 
[01/18 22:58:13    620s] #
[01/18 22:58:13    620s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/18 22:58:13    620s] #
[01/18 22:58:13    620s] #Start DRC checking..
[01/18 22:58:20    627s] #   number of violations = 0
[01/18 22:58:20    627s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1899.02 (MB), peak = 1981.19 (MB)
[01/18 22:58:20    627s] #CELL_VIEW picorv32,init has no DRC violation.
[01/18 22:58:20    627s] #Total number of DRC violations = 0
[01/18 22:58:20    627s] #Total number of process antenna violations = 0
[01/18 22:58:20    627s] #Total number of net violated process antenna rule = 0
[01/18 22:58:21    628s] #   number of violations = 0
[01/18 22:58:21    628s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1899.02 (MB), peak = 1981.19 (MB)
[01/18 22:58:21    628s] #CELL_VIEW picorv32,init has no DRC violation.
[01/18 22:58:21    628s] #Total number of DRC violations = 0
[01/18 22:58:21    628s] #Total number of process antenna violations = 0
[01/18 22:58:21    628s] #Total number of net violated process antenna rule = 0
[01/18 22:58:21    628s] #Post Route wire spread is done.
[01/18 22:58:21    628s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/18 22:58:21    628s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 22:58:21    628s] #Total wire length = 185772 um.
[01/18 22:58:21    628s] #Total half perimeter of net bounding box = 158041 um.
[01/18 22:58:21    628s] #Total wire length on LAYER Metal1 = 1780 um.
[01/18 22:58:21    628s] #Total wire length on LAYER Metal2 = 54273 um.
[01/18 22:58:21    628s] #Total wire length on LAYER Metal3 = 60161 um.
[01/18 22:58:21    628s] #Total wire length on LAYER Metal4 = 42305 um.
[01/18 22:58:21    628s] #Total wire length on LAYER Metal5 = 21590 um.
[01/18 22:58:21    628s] #Total wire length on LAYER Metal6 = 5345 um.
[01/18 22:58:21    628s] #Total wire length on LAYER Metal7 = 319 um.
[01/18 22:58:21    628s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 22:58:21    628s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 22:58:21    628s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 22:58:21    628s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 22:58:21    628s] #Total number of vias = 81682
[01/18 22:58:21    628s] #Total number of multi-cut vias = 53270 ( 65.2%)
[01/18 22:58:21    628s] #Total number of single cut vias = 28412 ( 34.8%)
[01/18 22:58:21    628s] #Up-Via Summary (total 81682):
[01/18 22:58:21    628s] #                   single-cut          multi-cut      Total
[01/18 22:58:21    628s] #-----------------------------------------------------------
[01/18 22:58:21    628s] # Metal1         13982 ( 37.2%)     23603 ( 62.8%)      37585
[01/18 22:58:21    628s] # Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
[01/18 22:58:21    628s] # Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
[01/18 22:58:21    628s] # Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
[01/18 22:58:21    628s] # Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
[01/18 22:58:21    628s] # Metal6             3 (  9.1%)        30 ( 90.9%)         33
[01/18 22:58:21    628s] #-----------------------------------------------------------
[01/18 22:58:21    628s] #                28412 ( 34.8%)     53270 ( 65.2%)      81682 
[01/18 22:58:21    628s] #
[01/18 22:58:21    628s] #detailRoute Statistics:
[01/18 22:58:21    628s] #Cpu time = 00:02:10
[01/18 22:58:21    628s] #Elapsed time = 00:02:10
[01/18 22:58:21    628s] #Increased memory = 22.11 (MB)
[01/18 22:58:21    628s] #Total memory = 1899.02 (MB)
[01/18 22:58:21    628s] #Peak memory = 1981.19 (MB)
[01/18 22:58:21    628s] ### global_detail_route design signature (44): route=1554697704 flt_obj=0 vio=1905142130 shield_wire=1
[01/18 22:58:21    628s] ### Time Record (DB Export) is installed.
[01/18 22:58:21    628s] ### export design design signature (45): route=1554697704 fixed_route=1383417327 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1175189648 dirty_area=0 del_dirty_area=0 cell=247727136 placement=30267975 pin_access=1993310003 inst_pattern=1
[01/18 22:58:21    628s] #	no debugging net set
[01/18 22:58:21    628s] ### Time Record (DB Export) is uninstalled.
[01/18 22:58:21    628s] ### Time Record (Post Callback) is installed.
[01/18 22:58:22    629s] ### Time Record (Post Callback) is uninstalled.
[01/18 22:58:22    629s] #
[01/18 22:58:22    629s] #globalDetailRoute statistics:
[01/18 22:58:22    629s] #Cpu time = 00:02:33
[01/18 22:58:22    629s] #Elapsed time = 00:02:33
[01/18 22:58:22    629s] #Increased memory = 46.90 (MB)
[01/18 22:58:22    629s] #Total memory = 1823.93 (MB)
[01/18 22:58:22    629s] #Peak memory = 1981.19 (MB)
[01/18 22:58:22    629s] #Number of warnings = 1
[01/18 22:58:22    629s] #Total number of warnings = 4
[01/18 22:58:22    629s] #Number of fails = 0
[01/18 22:58:22    629s] #Total number of fails = 0
[01/18 22:58:22    629s] #Complete globalDetailRoute on Thu Jan 18 22:58:22 2024
[01/18 22:58:22    629s] #
[01/18 22:58:22    629s] ### Time Record (globalDetailRoute) is uninstalled.
[01/18 22:58:22    629s] #Default setup view is reset to default_emulate_view.
[01/18 22:58:22    629s] #Default setup view is reset to default_emulate_view.
[01/18 22:58:22    629s] AAE_INFO: Post Route call back at the end of routeDesign
[01/18 22:58:22    629s] #routeDesign: cpu time = 00:02:33, elapsed time = 00:02:33, memory = 1814.54 (MB), peak = 1981.19 (MB)
[01/18 22:58:22    629s] *** Message Summary: 0 warning(s), 0 error(s)
[01/18 22:58:22    629s] 
[01/18 22:58:22    629s] ### Time Record (routeDesign) is uninstalled.
[01/18 22:58:22    629s] ### 
[01/18 22:58:22    629s] ###   Scalability Statistics
[01/18 22:58:22    629s] ### 
[01/18 22:58:22    629s] ### --------------------------------+----------------+----------------+----------------+
[01/18 22:58:22    629s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/18 22:58:22    629s] ### --------------------------------+----------------+----------------+----------------+
[01/18 22:58:22    629s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/18 22:58:22    629s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/18 22:58:22    629s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/18 22:58:22    629s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/18 22:58:22    629s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/18 22:58:22    629s] ###   Cell Pin Access               |        00:00:05|        00:00:05|             1.0|
[01/18 22:58:22    629s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[01/18 22:58:22    629s] ###   Global Routing                |        00:00:11|        00:00:11|             1.0|
[01/18 22:58:22    629s] ###   Track Assignment              |        00:00:03|        00:00:03|             1.0|
[01/18 22:58:22    629s] ###   Detail Routing                |        00:01:51|        00:01:51|             1.0|
[01/18 22:58:22    629s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[01/18 22:58:22    629s] ###   Post Route Wire Spreading     |        00:00:17|        00:00:17|             1.0|
[01/18 22:58:22    629s] ###   Entire Command                |        00:02:33|        00:02:33|             1.0|
[01/18 22:58:22    629s] ### --------------------------------+----------------+----------------+----------------+
[01/18 22:58:22    629s] ### 
[01/18 23:00:25    637s] <CMD> setDelayCalMode -engine aae -SIAware true
[01/18 23:00:25    637s] AAE_INFO: switching -siAware from false to true ...
[01/18 23:00:25    637s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/18 23:00:31    638s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[01/18 23:00:39    638s] <CMD> optDesign -postRoute -setup -hold
[01/18 23:00:39    638s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1815.0M, totSessionCpu=0:10:39 **
[01/18 23:00:39    638s] **WARN: (IMPOPT-576):	296 nets have unplaced terms. 
[01/18 23:00:39    638s] *** optDesign #2 [begin] : totSession cpu/real = 0:10:38.9/0:41:25.9 (0.3), mem = 2271.7M
[01/18 23:00:39    638s] Info: 1 threads available for lower-level modules during optimization.
[01/18 23:00:39    638s] GigaOpt running with 1 threads.
[01/18 23:00:39    638s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:10:38.9/0:41:25.9 (0.3), mem = 2271.7M
[01/18 23:00:39    638s] **INFO: User settings:
[01/18 23:00:39    638s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[01/18 23:00:39    638s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
[01/18 23:00:39    638s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[01/18 23:00:39    638s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/18 23:00:39    638s] setNanoRouteMode -grouteExpTdStdDelay                           41.7
[01/18 23:00:39    638s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[01/18 23:00:39    638s] setNanoRouteMode -routeBottomRoutingLayer                       1
[01/18 23:00:39    638s] setNanoRouteMode -routeTopRoutingLayer                          11
[01/18 23:00:39    638s] setNanoRouteMode -routeWithSiDriven                             false
[01/18 23:00:39    638s] setNanoRouteMode -routeWithTimingDriven                         false
[01/18 23:00:39    638s] setNanoRouteMode -timingEngine                                  {}
[01/18 23:00:39    638s] setDesignMode -process                                          45
[01/18 23:00:39    638s] setExtractRCMode -coupling_c_th                                 0.1
[01/18 23:00:39    638s] setExtractRCMode -engine                                        preRoute
[01/18 23:00:39    638s] setExtractRCMode -relative_c_th                                 1
[01/18 23:00:39    638s] setExtractRCMode -total_c_th                                    0
[01/18 23:00:39    638s] setUsefulSkewMode -ecoRoute                                     false
[01/18 23:00:39    638s] setUsefulSkewMode -maxAllowedDelay                              1
[01/18 23:00:39    638s] setUsefulSkewMode -noBoundary                                   false
[01/18 23:00:39    638s] setDelayCalMode -enable_high_fanout                             true
[01/18 23:00:39    638s] setDelayCalMode -engine                                         aae
[01/18 23:00:39    638s] setDelayCalMode -ignoreNetLoad                                  false
[01/18 23:00:39    638s] setDelayCalMode -SIAware                                        true
[01/18 23:00:39    638s] setDelayCalMode -socv_accuracy_mode                             low
[01/18 23:00:39    638s] setOptMode -activeSetupViews                                    { default_emulate_view }
[01/18 23:00:39    638s] setOptMode -allEndPoints                                        true
[01/18 23:00:39    638s] setOptMode -autoSetupViews                                      { default_emulate_view}
[01/18 23:00:39    638s] setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
[01/18 23:00:39    638s] setOptMode -drcMargin                                           0
[01/18 23:00:39    638s] setOptMode -effort                                              high
[01/18 23:00:39    638s] setOptMode -fixDrc                                              true
[01/18 23:00:39    638s] setOptMode -holdTargetSlack                                     0
[01/18 23:00:39    638s] setOptMode -leakageToDynamicRatio                               1
[01/18 23:00:39    638s] setOptMode -maxDensity                                          0.95
[01/18 23:00:39    638s] setOptMode -optimizeFF                                          true
[01/18 23:00:39    638s] setOptMode -powerEffort                                         none
[01/18 23:00:39    638s] setOptMode -preserveAllSequential                               false
[01/18 23:00:39    638s] setOptMode -reclaimArea                                         true
[01/18 23:00:39    638s] setOptMode -setupTargetSlack                                    0
[01/18 23:00:39    638s] setOptMode -simplifyNetlist                                     true
[01/18 23:00:39    638s] setOptMode -usefulSkew                                          true
[01/18 23:00:39    638s] setSIMode -separate_delta_delay_on_data                         true
[01/18 23:00:39    638s] setPlaceMode -place_detail_check_route                          false
[01/18 23:00:39    638s] setPlaceMode -place_detail_preserve_routing                     true
[01/18 23:00:39    638s] setPlaceMode -place_detail_remove_affected_routing              false
[01/18 23:00:39    638s] setPlaceMode -place_detail_swap_eeq_cells                       false
[01/18 23:00:39    638s] setPlaceMode -place_global_clock_gate_aware                     false
[01/18 23:00:39    638s] setPlaceMode -place_global_cong_effort                          high
[01/18 23:00:39    638s] setPlaceMode -place_global_ignore_scan                          true
[01/18 23:00:39    638s] setPlaceMode -place_global_ignore_spare                         false
[01/18 23:00:39    638s] setPlaceMode -place_global_module_aware_spare                   false
[01/18 23:00:39    638s] setPlaceMode -place_global_place_io_pins                        false
[01/18 23:00:39    638s] setPlaceMode -place_global_reorder_scan                         true
[01/18 23:00:39    638s] setPlaceMode -powerDriven                                       false
[01/18 23:00:39    638s] setPlaceMode -timingDriven                                      true
[01/18 23:00:39    638s] setAnalysisMode -analysisType                                   onChipVariation
[01/18 23:00:39    638s] setAnalysisMode -checkType                                      setup
[01/18 23:00:39    638s] setAnalysisMode -clkSrcPath                                     true
[01/18 23:00:39    638s] setAnalysisMode -clockPropagation                               sdcControl
[01/18 23:00:39    638s] setAnalysisMode -cppr                                           both
[01/18 23:00:39    638s] setAnalysisMode -usefulSkew                                     true
[01/18 23:00:39    638s] 
[01/18 23:00:39    638s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[01/18 23:00:39    639s] Need call spDPlaceInit before registerPrioInstLoc.
[01/18 23:00:39    639s] OPERPROF: Starting DPlace-Init at level 1, MEM:2277.5M, EPOCH TIME: 1705611639.494955
[01/18 23:00:39    639s] Processing tracks to init pin-track alignment.
[01/18 23:00:39    639s] z: 2, totalTracks: 1
[01/18 23:00:39    639s] z: 4, totalTracks: 1
[01/18 23:00:39    639s] z: 6, totalTracks: 1
[01/18 23:00:39    639s] z: 8, totalTracks: 1
[01/18 23:00:39    639s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 23:00:39    639s] All LLGs are deleted
[01/18 23:00:39    639s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:39    639s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:39    639s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2277.5M, EPOCH TIME: 1705611639.504912
[01/18 23:00:39    639s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2277.5M, EPOCH TIME: 1705611639.505240
[01/18 23:00:39    639s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2277.5M, EPOCH TIME: 1705611639.507801
[01/18 23:00:39    639s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:39    639s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:39    639s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2277.5M, EPOCH TIME: 1705611639.509655
[01/18 23:00:39    639s] Max number of tech site patterns supported in site array is 256.
[01/18 23:00:39    639s] Core basic site is CoreSite
[01/18 23:00:39    639s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2277.5M, EPOCH TIME: 1705611639.537396
[01/18 23:00:39    639s] After signature check, allow fast init is false, keep pre-filter is true.
[01/18 23:00:39    639s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/18 23:00:39    639s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.006, MEM:2277.5M, EPOCH TIME: 1705611639.543075
[01/18 23:00:39    639s] SiteArray: non-trimmed site array dimensions = 115 x 993
[01/18 23:00:39    639s] SiteArray: use 589,824 bytes
[01/18 23:00:39    639s] SiteArray: current memory after site array memory allocation 2277.5M
[01/18 23:00:39    639s] SiteArray: FP blocked sites are writable
[01/18 23:00:39    639s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 23:00:39    639s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2277.5M, EPOCH TIME: 1705611639.546206
[01/18 23:00:39    639s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2277.5M, EPOCH TIME: 1705611639.546360
[01/18 23:00:39    639s] SiteArray: number of non floorplan blocked sites for llg default is 114195
[01/18 23:00:39    639s] Atter site array init, number of instance map data is 0.
[01/18 23:00:39    639s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.039, MEM:2277.5M, EPOCH TIME: 1705611639.548310
[01/18 23:00:39    639s] 
[01/18 23:00:39    639s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:00:39    639s] OPERPROF:     Starting CMU at level 3, MEM:2277.5M, EPOCH TIME: 1705611639.550374
[01/18 23:00:39    639s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2277.5M, EPOCH TIME: 1705611639.551660
[01/18 23:00:39    639s] 
[01/18 23:00:39    639s] Bad Lib Cell Checking (CMU) is done! (0)
[01/18 23:00:39    639s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.045, MEM:2277.5M, EPOCH TIME: 1705611639.552980
[01/18 23:00:39    639s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2277.5M, EPOCH TIME: 1705611639.553065
[01/18 23:00:39    639s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2277.5M, EPOCH TIME: 1705611639.553129
[01/18 23:00:39    639s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2277.5MB).
[01/18 23:00:39    639s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.062, MEM:2277.5M, EPOCH TIME: 1705611639.557095
[01/18 23:00:39    639s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2277.5M, EPOCH TIME: 1705611639.557182
[01/18 23:00:39    639s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:00:39    639s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:39    639s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:39    639s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:39    639s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.048, MEM:2277.5M, EPOCH TIME: 1705611639.605027
[01/18 23:00:39    639s] 
[01/18 23:00:39    639s] Trim Metal Layers:
[01/18 23:00:39    639s] LayerId::1 widthSet size::2
[01/18 23:00:39    639s] LayerId::2 widthSet size::2
[01/18 23:00:39    639s] LayerId::3 widthSet size::2
[01/18 23:00:39    639s] LayerId::4 widthSet size::2
[01/18 23:00:39    639s] LayerId::5 widthSet size::2
[01/18 23:00:39    639s] LayerId::6 widthSet size::2
[01/18 23:00:39    639s] LayerId::7 widthSet size::2
[01/18 23:00:39    639s] LayerId::8 widthSet size::2
[01/18 23:00:39    639s] LayerId::9 widthSet size::2
[01/18 23:00:39    639s] LayerId::10 widthSet size::2
[01/18 23:00:39    639s] LayerId::11 widthSet size::2
[01/18 23:00:39    639s] Updating RC grid for preRoute extraction ...
[01/18 23:00:39    639s] eee: pegSigSF::1.070000
[01/18 23:00:39    639s] Initializing multi-corner resistance tables ...
[01/18 23:00:39    639s] eee: l::1 avDens::0.097209 usedTrk::1592.281871 availTrk::16380.000000 sigTrk::1592.281871
[01/18 23:00:39    639s] eee: l::2 avDens::0.244171 usedTrk::3173.240937 availTrk::12996.000000 sigTrk::3173.240937
[01/18 23:00:39    639s] eee: l::3 avDens::0.257179 usedTrk::3518.209645 availTrk::13680.000000 sigTrk::3518.209645
[01/18 23:00:39    639s] eee: l::4 avDens::0.203770 usedTrk::2473.973681 availTrk::12141.000000 sigTrk::2473.973681
[01/18 23:00:39    639s] eee: l::5 avDens::0.103914 usedTrk::1262.551461 availTrk::12150.000000 sigTrk::1262.551461
[01/18 23:00:39    639s] eee: l::6 avDens::0.029964 usedTrk::312.553218 availTrk::10431.000000 sigTrk::312.553218
[01/18 23:00:39    639s] eee: l::7 avDens::0.034581 usedTrk::18.673684 availTrk::540.000000 sigTrk::18.673684
[01/18 23:00:39    639s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:00:39    639s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:00:39    639s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 23:00:39    639s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 23:00:39    639s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 23:00:39    639s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.282151 uaWl=1.000000 uaWlH=0.357455 aWlH=0.000000 lMod=0 pMax=0.837800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 23:00:39    639s] 
[01/18 23:00:39    639s] Creating Lib Analyzer ...
[01/18 23:00:39    639s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/18 23:00:39    639s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/18 23:00:39    639s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 23:00:39    639s] 
[01/18 23:00:39    639s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 23:00:40    640s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:40 mem=2301.5M
[01/18 23:00:40    640s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:40 mem=2301.5M
[01/18 23:00:40    640s] Creating Lib Analyzer, finished. 
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	trap : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_valid : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_instr : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_ready : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_addr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_addr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_addr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_addr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_addr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_addr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_addr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_addr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_addr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_addr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_addr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_addr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_addr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (IMPOPT-665):	mem_addr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/18 23:00:40    640s] Type 'man IMPOPT-665' for more detail.
[01/18 23:00:40    640s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[01/18 23:00:40    640s] To increase the message display limit, refer to the product command reference manual.
[01/18 23:00:40    640s] Effort level <high> specified for reg2reg path_group
[01/18 23:00:40    640s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[01/18 23:00:40    640s] Processing average sequential pin duty cycle 
[01/18 23:00:40    640s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1880.8M, totSessionCpu=0:10:40 **
[01/18 23:00:40    640s] Existing Dirty Nets : 0
[01/18 23:00:40    640s] New Signature Flow (optDesignCheckOptions) ....
[01/18 23:00:40    640s] #Taking db snapshot
[01/18 23:00:40    640s] #Taking db snapshot ... done
[01/18 23:00:40    640s] OPERPROF: Starting checkPlace at level 1, MEM:2340.1M, EPOCH TIME: 1705611640.785275
[01/18 23:00:40    640s] Processing tracks to init pin-track alignment.
[01/18 23:00:40    640s] z: 2, totalTracks: 1
[01/18 23:00:40    640s] z: 4, totalTracks: 1
[01/18 23:00:40    640s] z: 6, totalTracks: 1
[01/18 23:00:40    640s] z: 8, totalTracks: 1
[01/18 23:00:40    640s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 23:00:40    640s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2340.1M, EPOCH TIME: 1705611640.793229
[01/18 23:00:40    640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:40    640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:40    640s] 
[01/18 23:00:40    640s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:00:40    640s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:2340.1M, EPOCH TIME: 1705611640.822331
[01/18 23:00:40    640s] Begin checking placement ... (start mem=2340.1M, init mem=2340.1M)
[01/18 23:00:40    640s] Begin checking exclusive groups violation ...
[01/18 23:00:40    640s] There are 0 groups to check, max #box is 0, total #box is 0
[01/18 23:00:40    640s] Finished checking exclusive groups violations. Found 0 Vio.
[01/18 23:00:40    640s] 
[01/18 23:00:40    640s] Running CheckPlace using 1 thread in normal mode...
[01/18 23:00:40    640s] 
[01/18 23:00:40    640s] ...checkPlace normal is done!
[01/18 23:00:40    640s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2340.1M, EPOCH TIME: 1705611640.958189
[01/18 23:00:40    640s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:2340.1M, EPOCH TIME: 1705611640.965011
[01/18 23:00:40    640s] *info: Placed = 9475           (Fixed = 39)
[01/18 23:00:40    640s] *info: Unplaced = 0           
[01/18 23:00:40    640s] Placement Density:81.51%(31833/39055)
[01/18 23:00:40    640s] Placement Density (including fixed std cells):81.51%(31833/39055)
[01/18 23:00:40    640s] All LLGs are deleted
[01/18 23:00:40    640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9475).
[01/18 23:00:40    640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:40    640s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2340.1M, EPOCH TIME: 1705611640.968845
[01/18 23:00:40    640s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2340.1M, EPOCH TIME: 1705611640.969131
[01/18 23:00:40    640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:40    640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:40    640s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2340.1M)
[01/18 23:00:40    640s] OPERPROF: Finished checkPlace at level 1, CPU:0.180, REAL:0.185, MEM:2340.1M, EPOCH TIME: 1705611640.970437
[01/18 23:00:40    640s]  Initial DC engine is -> aae
[01/18 23:00:40    640s]  
[01/18 23:00:40    640s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[01/18 23:00:40    640s]  
[01/18 23:00:40    640s]  
[01/18 23:00:40    640s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[01/18 23:00:40    640s]  
[01/18 23:00:40    640s] Reset EOS DB
[01/18 23:00:40    640s] Ignoring AAE DB Resetting ...
[01/18 23:00:40    640s]  Set Options for AAE Based Opt flow 
[01/18 23:00:40    640s] *** optDesign -postRoute ***
[01/18 23:00:40    640s] DRC Margin: user margin 0.0; extra margin 0
[01/18 23:00:40    640s] Setup Target Slack: user slack 0
[01/18 23:00:40    640s] Hold Target Slack: user slack 0
[01/18 23:00:40    640s] All LLGs are deleted
[01/18 23:00:40    640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:40    640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:40    640s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2340.1M, EPOCH TIME: 1705611640.990798
[01/18 23:00:40    640s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2340.1M, EPOCH TIME: 1705611640.991061
[01/18 23:00:40    640s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2340.1M, EPOCH TIME: 1705611640.993519
[01/18 23:00:40    640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:40    640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:40    640s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2340.1M, EPOCH TIME: 1705611640.995242
[01/18 23:00:40    640s] Max number of tech site patterns supported in site array is 256.
[01/18 23:00:40    640s] Core basic site is CoreSite
[01/18 23:00:41    640s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2340.1M, EPOCH TIME: 1705611641.022245
[01/18 23:00:41    640s] After signature check, allow fast init is true, keep pre-filter is true.
[01/18 23:00:41    640s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[01/18 23:00:41    640s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:2340.1M, EPOCH TIME: 1705611641.024155
[01/18 23:00:41    640s] Fast DP-INIT is on for default
[01/18 23:00:41    640s] Atter site array init, number of instance map data is 0.
[01/18 23:00:41    640s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2340.1M, EPOCH TIME: 1705611641.027770
[01/18 23:00:41    640s] 
[01/18 23:00:41    640s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:00:41    640s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:2340.1M, EPOCH TIME: 1705611641.030740
[01/18 23:00:41    640s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:00:41    640s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:00:41    640s] Multi-VT timing optimization disabled based on library information.
[01/18 23:00:41    640s] 
[01/18 23:00:41    640s] TimeStamp Deleting Cell Server Begin ...
[01/18 23:00:41    640s] Deleting Lib Analyzer.
[01/18 23:00:41    640s] 
[01/18 23:00:41    640s] TimeStamp Deleting Cell Server End ...
[01/18 23:00:41    640s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/18 23:00:41    640s] 
[01/18 23:00:41    640s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 23:00:41    640s] Summary for sequential cells identification: 
[01/18 23:00:41    640s]   Identified SBFF number: 104
[01/18 23:00:41    640s]   Identified MBFF number: 0
[01/18 23:00:41    640s]   Identified SB Latch number: 0
[01/18 23:00:41    640s]   Identified MB Latch number: 0
[01/18 23:00:41    640s]   Not identified SBFF number: 16
[01/18 23:00:41    640s]   Not identified MBFF number: 0
[01/18 23:00:41    640s]   Not identified SB Latch number: 0
[01/18 23:00:41    640s]   Not identified MB Latch number: 0
[01/18 23:00:41    640s]   Number of sequential cells which are not FFs: 32
[01/18 23:00:41    640s]  Visiting view : default_emulate_view
[01/18 23:00:41    640s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:00:41    640s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:00:41    640s]  Visiting view : default_emulate_view
[01/18 23:00:41    640s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:00:41    640s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:00:41    640s] TLC MultiMap info (StdDelay):
[01/18 23:00:41    640s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 23:00:41    640s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 23:00:41    640s]  Setting StdDelay to: 38ps
[01/18 23:00:41    640s] 
[01/18 23:00:41    640s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 23:00:41    640s] 
[01/18 23:00:41    640s] TimeStamp Deleting Cell Server Begin ...
[01/18 23:00:41    640s] 
[01/18 23:00:41    640s] TimeStamp Deleting Cell Server End ...
[01/18 23:00:41    640s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.9/0:00:02.0 (1.0), totSession cpu/real = 0:10:40.8/0:41:27.9 (0.3), mem = 2340.1M
[01/18 23:00:41    640s] 
[01/18 23:00:41    640s] =============================================================================================
[01/18 23:00:41    640s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.35-s114_1
[01/18 23:00:41    640s] =============================================================================================
[01/18 23:00:41    640s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 23:00:41    640s] ---------------------------------------------------------------------------------------------
[01/18 23:00:41    640s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[01/18 23:00:41    640s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  36.4 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 23:00:41    640s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/18 23:00:41    640s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 23:00:41    640s] [ CheckPlace             ]      1   0:00:00.2  (   9.5 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 23:00:41    640s] [ MISC                   ]          0:00:01.0  (  51.2 % )     0:00:01.0 /  0:00:01.0    1.0
[01/18 23:00:41    640s] ---------------------------------------------------------------------------------------------
[01/18 23:00:41    640s]  InitOpt #1 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.9    1.0
[01/18 23:00:41    640s] ---------------------------------------------------------------------------------------------
[01/18 23:00:41    640s] 
[01/18 23:00:41    640s] ** INFO : this run is activating 'postRoute' automaton
[01/18 23:00:41    640s] **INFO: flowCheckPoint #1 InitialSummary
[01/18 23:00:41    640s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/18 23:00:41    640s] ### Net info: total nets: 10662
[01/18 23:00:41    640s] ### Net info: dirty nets: 0
[01/18 23:00:41    640s] ### Net info: marked as disconnected nets: 0
[01/18 23:00:41    640s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/18 23:00:41    641s] #num needed restored net=0
[01/18 23:00:41    641s] #need_extraction net=0 (total=10662)
[01/18 23:00:41    641s] ### Net info: fully routed nets: 10359
[01/18 23:00:41    641s] ### Net info: trivial (< 2 pins) nets: 303
[01/18 23:00:41    641s] ### Net info: unrouted nets: 0
[01/18 23:00:41    641s] ### Net info: re-extraction nets: 0
[01/18 23:00:41    641s] ### Net info: ignored nets: 0
[01/18 23:00:41    641s] ### Net info: skip routing nets: 0
[01/18 23:00:41    641s] ### import design signature (46): route=1903755512 fixed_route=1903755512 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1447087297 dirty_area=0 del_dirty_area=0 cell=247727136 placement=30267975 pin_access=1993310003 inst_pattern=1
[01/18 23:00:41    641s] #Extract in post route mode
[01/18 23:00:41    641s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[01/18 23:00:41    641s] #Fast data preparation for tQuantus.
[01/18 23:00:41    641s] #Start routing data preparation on Thu Jan 18 23:00:41 2024
[01/18 23:00:41    641s] #
[01/18 23:00:41    641s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/18 23:00:41    641s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 23:00:41    641s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 23:00:41    641s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 23:00:41    641s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 23:00:41    641s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 23:00:41    641s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 23:00:41    641s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 23:00:41    641s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 23:00:41    641s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/18 23:00:41    641s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/18 23:00:41    641s] #Regenerating Ggrids automatically.
[01/18 23:00:41    641s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/18 23:00:41    641s] #Using automatically generated G-grids.
[01/18 23:00:41    641s] #Done routing data preparation.
[01/18 23:00:41    641s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.27 (MB), peak = 1981.19 (MB)
[01/18 23:00:41    641s] #Start routing data preparation on Thu Jan 18 23:00:41 2024
[01/18 23:00:41    641s] #
[01/18 23:00:41    641s] #Minimum voltage of a net in the design = 0.000.
[01/18 23:00:41    641s] #Maximum voltage of a net in the design = 0.900.
[01/18 23:00:41    641s] #Voltage range [0.000 - 0.900] has 10587 nets.
[01/18 23:00:41    641s] #Voltage range [0.900 - 0.900] has 1 net.
[01/18 23:00:41    641s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/18 23:00:41    641s] #Build and mark too close pins for the same net.
[01/18 23:00:42    641s] #Regenerating Ggrids automatically.
[01/18 23:00:42    641s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/18 23:00:42    641s] #Using automatically generated G-grids.
[01/18 23:00:42    641s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/18 23:00:43    643s] #Done routing data preparation.
[01/18 23:00:43    643s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1921.12 (MB), peak = 1981.19 (MB)
[01/18 23:00:43    643s] #
[01/18 23:00:43    643s] #Start tQuantus RC extraction...
[01/18 23:00:43    643s] #Start building rc corner(s)...
[01/18 23:00:43    643s] #Number of RC Corner = 1
[01/18 23:00:43    643s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/18 23:00:43    643s] #METAL_1 -> Metal1 (1)
[01/18 23:00:43    643s] #METAL_2 -> Metal2 (2)
[01/18 23:00:43    643s] #METAL_3 -> Metal3 (3)
[01/18 23:00:43    643s] #METAL_4 -> Metal4 (4)
[01/18 23:00:43    643s] #METAL_5 -> Metal5 (5)
[01/18 23:00:43    643s] #METAL_6 -> Metal6 (6)
[01/18 23:00:43    643s] #METAL_7 -> Metal7 (7)
[01/18 23:00:43    643s] #METAL_8 -> Metal8 (8)
[01/18 23:00:43    643s] #METAL_9 -> Metal9 (9)
[01/18 23:00:43    643s] #METAL_10 -> Metal10 (10)
[01/18 23:00:43    643s] #METAL_11 -> Metal11 (11)
[01/18 23:00:43    643s] #SADV-On
[01/18 23:00:43    643s] # Corner(s) : 
[01/18 23:00:43    643s] #default_emulate_rc_corner [125.00]
[01/18 23:00:44    644s] # Corner id: 0
[01/18 23:00:44    644s] # Layout Scale: 1.000000
[01/18 23:00:44    644s] # Has Metal Fill model: yes
[01/18 23:00:44    644s] # Temperature was set
[01/18 23:00:44    644s] # Temperature : 125.000000
[01/18 23:00:44    644s] # Ref. Temp   : 25.000000
[01/18 23:00:44    644s] #SADV-Off
[01/18 23:00:44    644s] #total pattern=286 [11, 792]
[01/18 23:00:44    644s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/18 23:00:44    644s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/18 23:00:44    644s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/18 23:00:44    644s] #number model r/c [1,1] [11,792] read
[01/18 23:00:44    644s] #0 rcmodel(s) requires rebuild
[01/18 23:00:44    644s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1924.80 (MB), peak = 1981.19 (MB)
[01/18 23:00:44    644s] #Finish check_net_pin_list step Enter extract
[01/18 23:00:44    644s] #Start init net ripin tree building
[01/18 23:00:44    644s] #Finish init net ripin tree building
[01/18 23:00:44    644s] #Cpu time = 00:00:00
[01/18 23:00:44    644s] #Elapsed time = 00:00:00
[01/18 23:00:44    644s] #Increased memory = 0.01 (MB)
[01/18 23:00:44    644s] #Total memory = 1924.81 (MB)
[01/18 23:00:44    644s] #Peak memory = 1981.19 (MB)
[01/18 23:00:44    644s] #begin processing metal fill model file
[01/18 23:00:44    644s] #end processing metal fill model file
[01/18 23:00:45    644s] #Length limit = 200 pitches
[01/18 23:00:45    644s] #opt mode = 2
[01/18 23:00:45    644s] #Finish check_net_pin_list step Fix net pin list
[01/18 23:00:45    644s] #Start generate extraction boxes.
[01/18 23:00:45    644s] #
[01/18 23:00:45    644s] #Extract using 30 x 30 Hboxes
[01/18 23:00:45    644s] #4x4 initial hboxes
[01/18 23:00:45    644s] #Use area based hbox pruning.
[01/18 23:00:45    644s] #0/0 hboxes pruned.
[01/18 23:00:45    644s] #Complete generating extraction boxes.
[01/18 23:00:45    644s] #Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
[01/18 23:00:45    644s] #Process 0 special clock nets for rc extraction
[01/18 23:00:45    644s] #WARNING (NREX-80) Net resetn does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:resetn of net 0(resetn) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[31] of net 268(pcpi_rs1[31]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[19] of net 277(pcpi_rs1[19]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[20] of net 278(pcpi_rs1[20]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[23] of net 279(pcpi_rs1[23]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[25] of net 280(pcpi_rs1[25]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[1] of net 281(pcpi_rs1[1]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[27] of net 282(pcpi_rs1[27]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[24] of net 283(pcpi_rs1[24]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[28] of net 286(pcpi_rs1[28]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[29] of net 287(pcpi_rs1[29]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[5] of net 288(mem_la_wdata[5]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[5] of net 288(mem_la_wdata[5]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[3] of net 289(mem_la_wdata[3]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[3] of net 289(mem_la_wdata[3]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[6] of net 290(mem_la_wdata[6]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[6] of net 290(mem_la_wdata[6]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[7] of net 291(mem_la_wdata[7]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[7] of net 291(mem_la_wdata[7]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[4] of net 292(mem_la_wdata[4]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[4] of net 292(mem_la_wdata[4]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[31] of net 302(pcpi_rs2[31]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[5] of net 303(pcpi_rs1[5]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[30] of net 304(pcpi_rs1[30]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[0] of net 305(mem_la_wdata[0]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[0] of net 305(mem_la_wdata[0]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[6] of net 313(pcpi_rs1[6]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[15] of net 314(pcpi_rs1[15]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[16] of net 315(pcpi_rs1[16]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[17] of net 316(pcpi_rs1[17]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[8] of net 317(pcpi_rs1[8]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[21] of net 318(pcpi_rs1[21]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[26] of net 319(pcpi_rs1[26]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[18] of net 320(pcpi_rs1[18]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[14] of net 322(pcpi_rs1[14]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[10] of net 323(pcpi_rs1[10]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[12] of net 325(pcpi_rs1[12]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[2] of net 326(pcpi_rs1[2]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[22] of net 327(pcpi_rs1[22]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[12] of net 328(pcpi_rs2[12]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[0] of net 329(pcpi_rs1[0]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[11] of net 330(pcpi_rs2[11]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[9] of net 331(pcpi_rs2[9]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[2] of net 332(mem_la_wdata[2]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[2] of net 332(mem_la_wdata[2]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[10] of net 333(pcpi_rs2[10]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[14] of net 334(pcpi_rs2[14]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[13] of net 335(pcpi_rs2[13]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[15] of net 336(pcpi_rs2[15]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[9] of net 343(pcpi_rs1[9]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[11] of net 344(pcpi_rs1[11]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[13] of net 345(pcpi_rs1[13]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[7] of net 347(pcpi_rs1[7]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[21] of net 348(pcpi_rs2[21]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[22] of net 349(pcpi_rs2[22]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[8] of net 350(pcpi_rs2[8]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[20] of net 351(pcpi_rs2[20]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[19] of net 352(pcpi_rs2[19]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[1] of net 353(mem_la_wdata[1]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[1] of net 353(mem_la_wdata[1]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[18] of net 354(pcpi_rs2[18]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[16] of net 355(pcpi_rs2[16]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[17] of net 356(pcpi_rs2[17]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[23] of net 357(pcpi_rs2[23]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[30] of net 364(pcpi_rs2[30]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[26] of net 365(pcpi_rs2[26]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[29] of net 366(pcpi_rs2[29]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[4] of net 367(pcpi_rs1[4]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs1[3] of net 368(pcpi_rs1[3]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[28] of net 369(pcpi_rs2[28]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[24] of net 370(pcpi_rs2[24]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[25] of net 371(pcpi_rs2[25]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_rs2[27] of net 372(pcpi_rs2[27]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[12] of net 508(pcpi_insn[12]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[25] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[25] of net 516(mem_rdata[25]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[24] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[24] of net 517(mem_rdata[24]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[26] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[26] of net 542(mem_rdata[26]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[29] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[29] of net 557(mem_rdata[29]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[13] of net 618(pcpi_insn[13]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[22] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[22] of net 630(mem_rdata[22]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[20] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[20] of net 631(mem_rdata[20]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[27] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[27] of net 632(mem_rdata[27]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[23] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[23] of net 633(mem_rdata[23]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[21] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[21] of net 634(mem_rdata[21]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[28] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[28] of net 636(mem_rdata[28]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[19] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[19] of net 648(mem_rdata[19]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[30] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[30] of net 670(mem_rdata[30]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[18] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[18] of net 671(mem_rdata[18]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wstrb[0] of net 692(mem_la_wstrb[0]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[16] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[16] of net 766(mem_rdata[16]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[17] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[17] of net 768(mem_rdata[17]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_valid of net 786(pcpi_valid) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[31] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[31] of net 794(mem_rdata[31]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[8] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[8] of net 806(mem_rdata[8]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[12] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[12] of net 850(mem_rdata[12]) into rc tree
[01/18 23:00:45    644s] #WARNING (NREX-80) Net mem_rdata[9] does not have a driver pin. It may have incomplete route.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[9] of net 854(mem_rdata[9]) into rc tree
[01/18 23:00:45    644s] #WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
[01/18 23:00:45    644s] #To increase the message display limit, refer to the product command reference manual.
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[14] of net 858(mem_rdata[14]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[11] of net 871(mem_rdata[11]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[1] of net 873(mem_rdata[1]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[10] of net 897(mem_rdata[10]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[0] of net 899(mem_rdata[0]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[13] of net 962(mem_rdata[13]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[15] of net 994(mem_rdata[15]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:clk of net 1008(clk) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[3] of net 1052(pcpi_insn[3]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[1] of net 1077(pcpi_insn[1]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[0] of net 1084(pcpi_insn[0]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[30] of net 1124(pcpi_insn[30]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[6] of net 1128(mem_rdata[6]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[25] of net 1188(pcpi_insn[25]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[31] of net 1232(pcpi_insn[31]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[5] of net 1244(mem_rdata[5]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[4] of net 1280(mem_rdata[4]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[3] of net 1297(mem_rdata[3]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[2] of net 1303(pcpi_insn[2]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[5] of net 1324(pcpi_insn[5]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[4] of net 1359(pcpi_insn[4]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[2] of net 1383(mem_rdata[2]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[26] of net 1441(pcpi_insn[26]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[27] of net 1448(pcpi_insn[27]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[29] of net 1454(pcpi_insn[29]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_valid of net 1456(mem_valid) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_rdata[7] of net 1459(mem_rdata[7]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_ready of net 1464(pcpi_ready) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[6] of net 1485(pcpi_insn[6]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_ready of net 1486(mem_ready) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[28] of net 1489(pcpi_insn[28]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[30] of net 2559(mem_la_wdata[30]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[10] of net 2675(mem_la_addr[10]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[5] of net 2683(mem_la_addr[5]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[9] of net 2730(mem_la_addr[9]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[14] of net 2731(mem_la_addr[14]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[29] of net 2763(mem_la_addr[29]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[3] of net 2764(mem_la_addr[3]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[12] of net 2765(mem_la_addr[12]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[17] of net 2767(mem_la_addr[17]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[16] of net 2807(mem_la_addr[16]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[7] of net 2858(mem_la_addr[7]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[22] of net 2910(mem_la_addr[22]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[11] of net 2911(mem_la_addr[11]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[8] of net 2912(mem_la_addr[8]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[15] of net 2913(mem_la_addr[15]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[4] of net 2915(mem_la_addr[4]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[23] of net 2964(mem_la_addr[23]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[2] of net 2965(mem_la_addr[2]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[21] of net 2977(mem_wdata[21]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[23] of net 3000(mem_wdata[23]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[28] of net 3022(mem_la_addr[28]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[27] of net 3023(mem_la_addr[27]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[24] of net 3024(mem_la_addr[24]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_instr of net 3038(mem_instr) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[20] of net 3084(mem_la_addr[20]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wstrb[2] of net 3118(mem_wstrb[2]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[31] of net 3151(mem_la_wdata[31]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[28] of net 3183(mem_la_wdata[28]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[30] of net 3187(mem_la_addr[30]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[26] of net 3188(mem_la_addr[26]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[18] of net 3189(mem_la_addr[18]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wstrb[1] of net 3228(mem_la_wstrb[1]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wstrb[3] of net 3260(mem_wstrb[3]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wstrb[1] of net 3261(mem_wstrb[1]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[25] of net 3318(mem_la_addr[25]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[22] of net 3372(mem_wdata[22]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[12] of net 3433(mem_wdata[12]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[31] of net 3436(mem_la_addr[31]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[6] of net 3449(mem_la_addr[6]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[26] of net 3471(mem_la_wdata[26]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[27] of net 3486(mem_la_wdata[27]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[14] of net 3517(mem_wdata[14]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[17] of net 3573(mem_wdata[17]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[10] of net 3581(mem_wdata[10]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wstrb[3] of net 3598(mem_la_wstrb[3]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wstrb[0] of net 3615(mem_wstrb[0]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[20] of net 3665(mem_wdata[20]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[29] of net 3677(mem_la_wdata[29]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[16] of net 3721(mem_wdata[16]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wstrb[2] of net 3767(mem_la_wstrb[2]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[13] of net 3768(mem_la_addr[13]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[9] of net 3789(mem_wdata[9]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[11] of net 3790(mem_wdata[11]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:pcpi_insn[14] of net 3803(pcpi_insn[14]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[21] of net 3855(mem_la_addr[21]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[24] of net 3874(mem_la_wdata[24]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_addr[19] of net 3885(mem_la_addr[19]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[18] of net 3897(mem_wdata[18]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[19] of net 3898(mem_wdata[19]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:trap of net 3912(trap) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_la_wdata[25] of net 3941(mem_la_wdata[25]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[15] of net 3946(mem_wdata[15]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[8] of net 3961(mem_wdata[8]) into rc tree
[01/18 23:00:45    644s] #Need to add unplaced ipin PIN:mem_wdata[13] of net 3962(mem_wdata[13]) into rc tree
[01/18 23:00:45    644s] #Total 10358 nets were built. 94 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/18 23:00:51    650s] #Run Statistics for Extraction:
[01/18 23:00:51    650s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[01/18 23:00:51    650s] #   Increased memory =    78.12 (MB), total memory =  2003.04 (MB), peak memory =  2003.05 (MB)
[01/18 23:00:51    650s] #Register nets and terms for rcdb /tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d
[01/18 23:00:51    650s] #Finish registering nets and terms for rcdb.
[01/18 23:00:51    650s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1968.05 (MB), peak = 2003.05 (MB)
[01/18 23:00:51    650s] #RC Statistics: 60036 Res, 33184 Ground Cap, 13915 XCap (Edge to Edge)
[01/18 23:00:51    650s] #RC V/H edge ratio: 0.36, Avg V/H Edge Length: 2932.90 (31189), Avg L-Edge Length: 8580.34 (18562)
[01/18 23:00:51    650s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d.
[01/18 23:00:51    650s] #Start writing RC data.
[01/18 23:00:51    651s] #Finish writing RC data
[01/18 23:00:51    651s] #Finish writing rcdb with 70714 nodes, 60356 edges, and 28514 xcaps
[01/18 23:00:51    651s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1961.97 (MB), peak = 2003.05 (MB)
[01/18 23:00:51    651s] Restoring parasitic data from file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d' ...
[01/18 23:00:51    651s] Opening parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d' for reading (mem: 2407.094M)
[01/18 23:00:51    651s] Reading RCDB with compressed RC data.
[01/18 23:00:51    651s] Opening parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d' for content verification (mem: 2407.094M)
[01/18 23:00:51    651s] Reading RCDB with compressed RC data.
[01/18 23:00:51    651s] Closing parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d': 0 access done (mem: 2407.094M)
[01/18 23:00:51    651s] Closing parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d': 0 access done (mem: 2407.094M)
[01/18 23:00:51    651s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2407.094M)
[01/18 23:00:51    651s] Following multi-corner parasitics specified:
[01/18 23:00:51    651s] 	/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d (rcdb)
[01/18 23:00:51    651s] Opening parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d' for reading (mem: 2407.094M)
[01/18 23:00:51    651s] Reading RCDB with compressed RC data.
[01/18 23:00:51    651s] 		Cell picorv32 has rcdb /tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d specified
[01/18 23:00:51    651s] Cell picorv32, hinst 
[01/18 23:00:51    651s] processing rcdb (/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d) for hinst (top) of cell (picorv32);
[01/18 23:00:51    651s] Closing parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d': 0 access done (mem: 2407.094M)
[01/18 23:00:51    651s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2407.094M)
[01/18 23:00:51    651s] Opening parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/picorv32_8271_fqB6aS.rcdb.d/picorv32.rcdb.d' for reading (mem: 2407.094M)
[01/18 23:00:51    651s] Reading RCDB with compressed RC data.
[01/18 23:00:52    651s] Closing parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/picorv32_8271_fqB6aS.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2407.836M)
[01/18 23:00:52    651s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=2407.836M)
[01/18 23:00:52    651s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 2407.836M)
[01/18 23:00:52    651s] #
[01/18 23:00:52    651s] #Restore RCDB.
[01/18 23:00:52    651s] #
[01/18 23:00:52    651s] #Complete tQuantus RC extraction.
[01/18 23:00:52    651s] #Cpu time = 00:00:08
[01/18 23:00:52    651s] #Elapsed time = 00:00:08
[01/18 23:00:52    651s] #Increased memory = 41.95 (MB)
[01/18 23:00:52    651s] #Total memory = 1963.07 (MB)
[01/18 23:00:52    651s] #Peak memory = 2003.05 (MB)
[01/18 23:00:52    651s] #
[01/18 23:00:52    651s] #94 inserted nodes are removed
[01/18 23:00:52    651s] ### export design design signature (48): route=543012046 fixed_route=543012046 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1881638089 dirty_area=0 del_dirty_area=0 cell=247727136 placement=30267975 pin_access=1993310003 inst_pattern=1
[01/18 23:00:52    652s] #	no debugging net set
[01/18 23:00:52    652s] #Start Inst Signature in MT(0)
[01/18 23:00:52    652s] #Start Net Signature in MT(27006831)
[01/18 23:00:52    652s] #Calculate SNet Signature in MT (77738339)
[01/18 23:00:52    652s] #Run time and memory report for RC extraction:
[01/18 23:00:52    652s] #RC extraction running on  Xeon 2.10GHz 28160KB Cache 12CPU.
[01/18 23:00:52    652s] #Run Statistics for snet signature:
[01/18 23:00:52    652s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/18 23:00:52    652s] #   Increased memory =     0.01 (MB), total memory =  1912.61 (MB), peak memory =  2003.05 (MB)
[01/18 23:00:52    652s] #Run Statistics for Net Final Signature:
[01/18 23:00:52    652s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/18 23:00:52    652s] #   Increased memory =     0.00 (MB), total memory =  1912.60 (MB), peak memory =  2003.05 (MB)
[01/18 23:00:52    652s] #Run Statistics for Net launch:
[01/18 23:00:52    652s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/18 23:00:52    652s] #   Increased memory =     0.00 (MB), total memory =  1912.60 (MB), peak memory =  2003.05 (MB)
[01/18 23:00:52    652s] #Run Statistics for Net init_dbsNet_slist:
[01/18 23:00:52    652s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/18 23:00:52    652s] #   Increased memory =     0.00 (MB), total memory =  1912.59 (MB), peak memory =  2003.05 (MB)
[01/18 23:00:52    652s] #Run Statistics for net signature:
[01/18 23:00:52    652s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/18 23:00:52    652s] #   Increased memory =     0.01 (MB), total memory =  1912.60 (MB), peak memory =  2003.05 (MB)
[01/18 23:00:52    652s] #Run Statistics for inst signature:
[01/18 23:00:52    652s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/18 23:00:52    652s] #   Increased memory =    -0.02 (MB), total memory =  1912.59 (MB), peak memory =  2003.05 (MB)
[01/18 23:00:52    652s] Opening parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/picorv32_8271_fqB6aS.rcdb.d/picorv32.rcdb.d' for reading (mem: 2356.832M)
[01/18 23:00:52    652s] Reading RCDB with compressed RC data.
[01/18 23:00:52    652s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2358.8M)
[01/18 23:00:52    652s] AAE DB initialization (MEM=2396.99 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/18 23:00:52    652s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:10:52.2/0:41:39.5 (0.3), mem = 2397.0M
[01/18 23:00:52    652s] AAE_INFO: switching -siAware from true to false ...
[01/18 23:00:52    652s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[01/18 23:00:53    652s] Starting delay calculation for Hold views
[01/18 23:00:53    652s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/18 23:00:53    652s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[01/18 23:00:53    652s] AAE DB initialization (MEM=2394.99 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/18 23:00:53    652s] #################################################################################
[01/18 23:00:53    652s] # Design Stage: PostRoute
[01/18 23:00:53    652s] # Design Name: picorv32
[01/18 23:00:53    652s] # Design Mode: 45nm
[01/18 23:00:53    652s] # Analysis Mode: MMMC OCV 
[01/18 23:00:53    652s] # Parasitics Mode: SPEF/RCDB 
[01/18 23:00:53    652s] # Signoff Settings: SI Off 
[01/18 23:00:53    652s] #################################################################################
[01/18 23:00:53    652s] Calculate late delays in OCV mode...
[01/18 23:00:53    652s] Calculate early delays in OCV mode...
[01/18 23:00:53    652s] Topological Sorting (REAL = 0:00:00.0, MEM = 2395.0M, InitMEM = 2395.0M)
[01/18 23:00:53    652s] Start delay calculation (fullDC) (1 T). (MEM=2394.99)
[01/18 23:00:53    652s] Start AAE Lib Loading. (MEM=2414.71)
[01/18 23:00:53    652s] End AAE Lib Loading. (MEM=2433.79 CPU=0:00:00.0 Real=0:00:00.0)
[01/18 23:00:53    652s] End AAE Lib Interpolated Model. (MEM=2433.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:00:55    654s] Total number of fetched objects 10489
[01/18 23:00:55    654s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/18 23:00:55    654s] End delay calculation. (MEM=2471.54 CPU=0:00:01.5 REAL=0:00:02.0)
[01/18 23:00:55    654s] End delay calculation (fullDC). (MEM=2434.92 CPU=0:00:01.8 REAL=0:00:02.0)
[01/18 23:00:55    654s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 2434.9M) ***
[01/18 23:00:55    655s] *** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:10:55 mem=2458.9M)
[01/18 23:00:55    655s] Done building cte hold timing graph (HoldAware) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:10:55 mem=2458.9M ***
[01/18 23:00:56    655s] AAE_INFO: switching -siAware from false to true ...
[01/18 23:00:56    655s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/18 23:00:56    656s] Starting delay calculation for Setup views
[01/18 23:00:56    656s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/18 23:00:56    656s] AAE_INFO: resetNetProps viewIdx 0 
[01/18 23:00:56    656s] Starting SI iteration 1 using Infinite Timing Windows
[01/18 23:00:56    656s] #################################################################################
[01/18 23:00:56    656s] # Design Stage: PostRoute
[01/18 23:00:56    656s] # Design Name: picorv32
[01/18 23:00:56    656s] # Design Mode: 45nm
[01/18 23:00:56    656s] # Analysis Mode: MMMC OCV 
[01/18 23:00:56    656s] # Parasitics Mode: SPEF/RCDB 
[01/18 23:00:56    656s] # Signoff Settings: SI On 
[01/18 23:00:56    656s] #################################################################################
[01/18 23:00:56    656s] AAE_INFO: 1 threads acquired from CTE.
[01/18 23:00:56    656s] Setting infinite Tws ...
[01/18 23:00:56    656s] First Iteration Infinite Tw... 
[01/18 23:00:56    656s] Calculate early delays in OCV mode...
[01/18 23:00:56    656s] Calculate late delays in OCV mode...
[01/18 23:00:57    656s] Topological Sorting (REAL = 0:00:01.0, MEM = 2430.5M, InitMEM = 2430.5M)
[01/18 23:00:57    656s] Start delay calculation (fullDC) (1 T). (MEM=2430.46)
[01/18 23:00:57    656s] End AAE Lib Interpolated Model. (MEM=2442.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:01:00    659s] Total number of fetched objects 10489
[01/18 23:01:00    659s] AAE_INFO-618: Total number of nets in the design is 10662,  99.3 percent of the nets selected for SI analysis
[01/18 23:01:00    659s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/18 23:01:00    659s] End delay calculation. (MEM=2431.32 CPU=0:00:03.3 REAL=0:00:03.0)
[01/18 23:01:00    659s] End delay calculation (fullDC). (MEM=2431.32 CPU=0:00:03.5 REAL=0:00:03.0)
[01/18 23:01:00    659s] *** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 2431.3M) ***
[01/18 23:01:01    660s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2455.3M)
[01/18 23:01:01    660s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/18 23:01:01    660s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2455.3M)
[01/18 23:01:01    660s] 
[01/18 23:01:01    660s] Executing IPO callback for view pruning ..
[01/18 23:01:01    660s] Starting SI iteration 2
[01/18 23:01:01    660s] Calculate early delays in OCV mode...
[01/18 23:01:01    660s] Calculate late delays in OCV mode...
[01/18 23:01:01    660s] Start delay calculation (fullDC) (1 T). (MEM=2395.44)
[01/18 23:01:01    660s] End AAE Lib Interpolated Model. (MEM=2395.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:01:01    660s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 61. 
[01/18 23:01:01    660s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10489. 
[01/18 23:01:01    660s] Total number of fetched objects 10489
[01/18 23:01:01    660s] AAE_INFO-618: Total number of nets in the design is 10662,  0.4 percent of the nets selected for SI analysis
[01/18 23:01:01    660s] End delay calculation. (MEM=2440.21 CPU=0:00:00.1 REAL=0:00:00.0)
[01/18 23:01:01    660s] End delay calculation (fullDC). (MEM=2440.21 CPU=0:00:00.1 REAL=0:00:00.0)
[01/18 23:01:01    660s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2440.2M) ***
[01/18 23:01:02    661s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:11:02 mem=2464.2M)
[01/18 23:01:02    661s] End AAE Lib Interpolated Model. (MEM=2464.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:01:02    661s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2464.2M, EPOCH TIME: 1705611662.373317
[01/18 23:01:02    661s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:02    661s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:02    661s] 
[01/18 23:01:02    661s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:02    661s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2464.2M, EPOCH TIME: 1705611662.407252
[01/18 23:01:02    661s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:01:02    661s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:02    662s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  2.539  |  1.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.337   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2479.5M, EPOCH TIME: 1705611662.796540
[01/18 23:01:02    662s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:02    662s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:02    662s] 
[01/18 23:01:02    662s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:02    662s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2479.5M, EPOCH TIME: 1705611662.830081
[01/18 23:01:02    662s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:01:02    662s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:02    662s] Density: 81.509%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:10.1/0:00:10.1 (1.0), totSession cpu/real = 0:11:02.3/0:41:49.6 (0.3), mem = 2479.5M
[01/18 23:01:02    662s] 
[01/18 23:01:02    662s] =============================================================================================
[01/18 23:01:02    662s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.35-s114_1
[01/18 23:01:02    662s] =============================================================================================
[01/18 23:01:02    662s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 23:01:02    662s] ---------------------------------------------------------------------------------------------
[01/18 23:01:02    662s] [ ViewPruning            ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[01/18 23:01:02    662s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/18 23:01:02    662s] [ DrvReport              ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 23:01:02    662s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 23:01:02    662s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 23:01:02    662s] [ TimingUpdate           ]      3   0:00:02.6  (  25.3 % )     0:00:08.2 /  0:00:08.2    1.0
[01/18 23:01:02    662s] [ FullDelayCalc          ]      3   0:00:05.6  (  55.7 % )     0:00:05.6 /  0:00:05.6    1.0
[01/18 23:01:02    662s] [ TimingReport           ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 23:01:02    662s] [ MISC                   ]          0:00:01.1  (  11.3 % )     0:00:01.1 /  0:00:01.1    1.0
[01/18 23:01:02    662s] ---------------------------------------------------------------------------------------------
[01/18 23:01:02    662s]  BuildHoldData #1 TOTAL             0:00:10.1  ( 100.0 % )     0:00:10.1 /  0:00:10.1    1.0
[01/18 23:01:02    662s] ---------------------------------------------------------------------------------------------
[01/18 23:01:02    662s] 
[01/18 23:01:02    662s] **optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1961.3M, totSessionCpu=0:11:02 **
[01/18 23:01:02    662s] OPTC: m1 20.0 20.0
[01/18 23:01:02    662s] Setting latch borrow mode to budget during optimization.
[01/18 23:01:03    663s] Info: Done creating the CCOpt slew target map.
[01/18 23:01:03    663s] **INFO: flowCheckPoint #2 OptimizationPass1
[01/18 23:01:03    663s] Glitch fixing enabled
[01/18 23:01:03    663s] *** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:03.1/0:41:50.5 (0.3), mem = 2436.5M
[01/18 23:01:03    663s] Running CCOpt-PRO on entire clock network
[01/18 23:01:03    663s] Net route status summary:
[01/18 23:01:03    663s]   Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 23:01:03    663s]   Non-clock: 10622 (unrouted=303, trialRouted=0, noStatus=0, routed=10319, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 23:01:03    663s] Clock tree cells fixed by user: 0 out of 39 (0%)
[01/18 23:01:03    663s] PRO...
[01/18 23:01:03    663s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[01/18 23:01:03    663s] Initializing clock structures...
[01/18 23:01:03    663s]   Creating own balancer
[01/18 23:01:03    663s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[01/18 23:01:03    663s]   Removing CTS place status from clock tree and sinks.
[01/18 23:01:03    663s]   Removed CTS place status from 39 clock cells (out of 41 ) and 0 clock sinks (out of 0 ).
[01/18 23:01:03    663s]   Initializing legalizer
[01/18 23:01:03    663s]   Using cell based legalization.
[01/18 23:01:03    663s]   Leaving CCOpt scope - Initializing placement interface...
[01/18 23:01:03    663s] OPERPROF: Starting DPlace-Init at level 1, MEM:2436.5M, EPOCH TIME: 1705611663.762441
[01/18 23:01:03    663s] Processing tracks to init pin-track alignment.
[01/18 23:01:03    663s] z: 2, totalTracks: 1
[01/18 23:01:03    663s] z: 4, totalTracks: 1
[01/18 23:01:03    663s] z: 6, totalTracks: 1
[01/18 23:01:03    663s] z: 8, totalTracks: 1
[01/18 23:01:03    663s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 23:01:03    663s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2436.5M, EPOCH TIME: 1705611663.772074
[01/18 23:01:03    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:03    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:03    663s] 
[01/18 23:01:03    663s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:03    663s] 
[01/18 23:01:03    663s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 23:01:03    663s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2436.5M, EPOCH TIME: 1705611663.808043
[01/18 23:01:03    663s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2436.5M, EPOCH TIME: 1705611663.808179
[01/18 23:01:03    663s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2436.5M, EPOCH TIME: 1705611663.808246
[01/18 23:01:03    663s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2436.5MB).
[01/18 23:01:03    663s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2436.5M, EPOCH TIME: 1705611663.810072
[01/18 23:01:03    663s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 23:01:03    663s] (I)      Default pattern map key = picorv32_default.
[01/18 23:01:03    663s] (I)      Load db... (mem=2436.5M)
[01/18 23:01:03    663s] (I)      Read data from FE... (mem=2436.5M)
[01/18 23:01:03    663s] (I)      Number of ignored instance 0
[01/18 23:01:03    663s] (I)      Number of inbound cells 0
[01/18 23:01:03    663s] (I)      Number of opened ILM blockages 0
[01/18 23:01:03    663s] (I)      Number of instances temporarily fixed by detailed placement 1961
[01/18 23:01:03    663s] (I)      numMoveCells=7514, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[01/18 23:01:03    663s] (I)      cell height: 3420, count: 9475
[01/18 23:01:03    663s] (I)      Read rows... (mem=2438.6M)
[01/18 23:01:03    663s] (I)      Reading non-standard rows with height 6840
[01/18 23:01:03    663s] (I)      Done Read rows (cpu=0.000s, mem=2438.6M)
[01/18 23:01:03    663s] (I)      Done Read data from FE (cpu=0.010s, mem=2438.6M)
[01/18 23:01:03    663s] (I)      Done Load db (cpu=0.010s, mem=2438.6M)
[01/18 23:01:03    663s] (I)      Constructing placeable region... (mem=2438.6M)
[01/18 23:01:03    663s] (I)      Constructing bin map
[01/18 23:01:03    663s] (I)      Initialize bin information with width=34200 height=34200
[01/18 23:01:03    663s] (I)      Done constructing bin map
[01/18 23:01:03    663s] (I)      Compute region effective width... (mem=2438.6M)
[01/18 23:01:03    663s] (I)      Done Compute region effective width (cpu=0.000s, mem=2438.6M)
[01/18 23:01:03    663s] (I)      Done Constructing placeable region (cpu=0.010s, mem=2438.6M)
[01/18 23:01:03    663s]   Legalizer reserving space for clock trees
[01/18 23:01:03    663s]   Accumulated time to calculate placeable region: 0
[01/18 23:01:03    663s]   Accumulated time to calculate placeable region: 0
[01/18 23:01:03    663s]   Reconstructing clock tree datastructures, skew aware...
[01/18 23:01:03    663s]     Validating CTS configuration...
[01/18 23:01:03    663s]     Checking module port directions...
[01/18 23:01:03    663s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 23:01:03    663s]     Non-default CCOpt properties:
[01/18 23:01:03    663s]       Public non-default CCOpt properties:
[01/18 23:01:03    663s]         adjacent_rows_legal: true (default: false)
[01/18 23:01:03    663s]         cell_density is set for at least one object
[01/18 23:01:03    663s]         cell_halo_rows: 0 (default: 1)
[01/18 23:01:03    663s]         cell_halo_sites: 0 (default: 4)
[01/18 23:01:03    663s]         route_type is set for at least one object
[01/18 23:01:03    663s]         source_driver is set for at least one object
[01/18 23:01:03    663s]         target_insertion_delay is set for at least one object
[01/18 23:01:03    663s]         target_max_trans is set for at least one object
[01/18 23:01:03    663s]         target_max_trans_sdc is set for at least one object
[01/18 23:01:03    663s]         target_skew is set for at least one object
[01/18 23:01:03    663s]         target_skew_wire is set for at least one object
[01/18 23:01:03    663s]       Private non-default CCOpt properties:
[01/18 23:01:03    663s]         allow_non_fterm_identical_swaps: 0 (default: true)
[01/18 23:01:03    663s]         clock_nets_detailed_routed: 1 (default: false)
[01/18 23:01:03    663s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[01/18 23:01:03    663s]         force_design_routing_status: 1 (default: auto)
[01/18 23:01:03    663s]         pro_enable_post_commit_delay_update: 1 (default: false)
[01/18 23:01:03    663s]     Route type trimming info:
[01/18 23:01:03    663s]       No route type modifications were made.
[01/18 23:01:03    663s] End AAE Lib Interpolated Model. (MEM=2438.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:01:03    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:03    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:03    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:03    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:03    663s] (I)      Initializing Steiner engine. 
[01/18 23:01:03    663s] (I)      ==================== Layers =====================
[01/18 23:01:03    663s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 23:01:03    663s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/18 23:01:03    663s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 23:01:03    663s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/18 23:01:03    663s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/18 23:01:03    663s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/18 23:01:03    663s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/18 23:01:03    663s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/18 23:01:03    663s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/18 23:01:03    663s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/18 23:01:03    663s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/18 23:01:03    663s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/18 23:01:03    663s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/18 23:01:03    663s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/18 23:01:03    663s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/18 23:01:03    663s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/18 23:01:03    663s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/18 23:01:03    663s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/18 23:01:03    663s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/18 23:01:03    663s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/18 23:01:03    663s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/18 23:01:03    663s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/18 23:01:03    663s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/18 23:01:03    663s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/18 23:01:03    663s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/18 23:01:03    663s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 23:01:03    663s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/18 23:01:03    663s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/18 23:01:03    663s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/18 23:01:03    663s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/18 23:01:03    663s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/18 23:01:03    663s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/18 23:01:03    663s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/18 23:01:03    663s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/18 23:01:03    663s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/18 23:01:03    663s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/18 23:01:03    663s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/18 23:01:03    663s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/18 23:01:03    663s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/18 23:01:03    663s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/18 23:01:03    663s] (I)      +-----+----+---------+---------+--------+-------+
[01/18 23:01:04    663s]     Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 2 of 6 cells
[01/18 23:01:04    663s]     Original list had 6 cells:
[01/18 23:01:04    663s]     CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
[01/18 23:01:04    663s]     New trimmed list has 4 cells:
[01/18 23:01:04    663s]     CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Library trimming inverters in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 3 of 7 cells
[01/18 23:01:04    663s]     Original list had 7 cells:
[01/18 23:01:04    663s]     INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[01/18 23:01:04    663s]     New trimmed list has 4 cells:
[01/18 23:01:04    663s]     INVX3 INVX2 INVX1 INVXL 
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    663s]     Accumulated time to calculate placeable region: 0
[01/18 23:01:04    664s]     Clock tree balancer configuration for clock_tree clk:
[01/18 23:01:04    664s]     Non-default CCOpt properties:
[01/18 23:01:04    664s]       Public non-default CCOpt properties:
[01/18 23:01:04    664s]         cell_density: 1 (default: 0.75)
[01/18 23:01:04    664s]         route_type (leaf): l_route_ccopt_autotrimmed (default: default)
[01/18 23:01:04    664s]         route_type (top): default_route_type_nonleaf (default: default)
[01/18 23:01:04    664s]         route_type (trunk): t_route_ccopt_autotrimmed (default: default)
[01/18 23:01:04    664s]         source_driver: BUFX2/A BUFX2/Y (default: )
[01/18 23:01:04    664s]       No private non-default CCOpt properties
[01/18 23:01:04    664s]     For power domain auto-default:
[01/18 23:01:04    664s]       Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
[01/18 23:01:04    664s]       Inverters:   {INVX3 INVX2 INVX1 INVXL}
[01/18 23:01:04    664s]       Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[01/18 23:01:04    664s]       Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[01/18 23:01:04    664s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 39054.690um^2
[01/18 23:01:04    664s]     Top Routing info:
[01/18 23:01:04    664s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/18 23:01:04    664s]       Unshielded; Mask Constraint: 0; Source: route_type.
[01/18 23:01:04    664s]     Trunk Routing info:
[01/18 23:01:04    664s]       Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/18 23:01:04    664s]       Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/18 23:01:04    664s]     Leaf Routing info:
[01/18 23:01:04    664s]       Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/18 23:01:04    664s]       Unshielded; Mask Constraint: 0; Source: route_type.
[01/18 23:01:04    664s]     For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[01/18 23:01:04    664s]       Slew time target (leaf):    0.200ns
[01/18 23:01:04    664s]       Slew time target (trunk):   0.200ns
[01/18 23:01:04    664s]       Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
[01/18 23:01:04    664s]       Buffer unit delay: 0.142ns
[01/18 23:01:04    664s]       Buffer max distance: 145.732um
[01/18 23:01:04    664s]     Fastest wire driving cells and distances:
[01/18 23:01:04    664s]       Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.732um, saturatedSlew=0.145ns, speed=725.035um per ns, cellArea=16.427um^2 per 1000um}
[01/18 23:01:04    664s]       Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=95.292um, saturatedSlew=0.141ns, speed=724.929um per ns, cellArea=14.356um^2 per 1000um}
[01/18 23:01:04    664s]       Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
[01/18 23:01:04    664s]       Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     Logic Sizing Table:
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     ----------------------------------------------------------
[01/18 23:01:04    664s]     Cell    Instance count    Source    Eligible library cells
[01/18 23:01:04    664s]     ----------------------------------------------------------
[01/18 23:01:04    664s]       (empty table)
[01/18 23:01:04    664s]     ----------------------------------------------------------
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[01/18 23:01:04    664s]       Sources:                     pin clk
[01/18 23:01:04    664s]       Total number of sinks:       1961
[01/18 23:01:04    664s]       Delay constrained sinks:     1961
[01/18 23:01:04    664s]       Constrains:                  default
[01/18 23:01:04    664s]       Non-leaf sinks:              0
[01/18 23:01:04    664s]       Ignore pins:                 0
[01/18 23:01:04    664s]      Timing corner default_emulate_delay_corner:both.late:
[01/18 23:01:04    664s]       Skew target:                 0.200ns
[01/18 23:01:04    664s]     Primary reporting skew groups are:
[01/18 23:01:04    664s]     skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     Clock DAG stats initial state:
[01/18 23:01:04    664s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 23:01:04    664s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 23:01:04    664s]       misc counts      : r=1, pp=0
[01/18 23:01:04    664s]       cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 23:01:04    664s]       hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2293.045um, total=2698.875um
[01/18 23:01:04    664s]     Clock DAG library cell distribution initial state {count}:
[01/18 23:01:04    664s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 23:01:04    664s]     Clock DAG hash initial state: 15396143459308311832 8380289470929620814
[01/18 23:01:04    664s]     CTS services accumulated run-time stats initial state:
[01/18 23:01:04    664s]       delay calculator: calls=18048, total_wall_time=0.736s, mean_wall_time=0.041ms
[01/18 23:01:04    664s]       legalizer: calls=3530, total_wall_time=0.084s, mean_wall_time=0.024ms
[01/18 23:01:04    664s]       steiner router: calls=14634, total_wall_time=2.002s, mean_wall_time=0.137ms
[01/18 23:01:04    664s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[01/18 23:01:04    664s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     Layer information for route type default_route_type_nonleaf:
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     ----------------------------------------------------------------------
[01/18 23:01:04    664s]     Layer      Preferred    Route    Res.          Cap.          RC
[01/18 23:01:04    664s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/18 23:01:04    664s]     ----------------------------------------------------------------------
[01/18 23:01:04    664s]     Metal1     N            H          1.227         0.160         0.196
[01/18 23:01:04    664s]     Metal2     N            V          0.755         0.143         0.108
[01/18 23:01:04    664s]     Metal3     Y            H          0.755         0.151         0.114
[01/18 23:01:04    664s]     Metal4     Y            V          0.755         0.146         0.110
[01/18 23:01:04    664s]     Metal5     N            H          0.755         0.146         0.110
[01/18 23:01:04    664s]     Metal6     N            V          0.755         0.150         0.113
[01/18 23:01:04    664s]     Metal7     N            H          0.755         0.153         0.116
[01/18 23:01:04    664s]     Metal8     N            V          0.268         0.153         0.041
[01/18 23:01:04    664s]     Metal9     N            H          0.268         0.967         0.259
[01/18 23:01:04    664s]     Metal10    N            V          0.097         0.459         0.045
[01/18 23:01:04    664s]     Metal11    N            H          0.095         0.587         0.056
[01/18 23:01:04    664s]     ----------------------------------------------------------------------
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/18 23:01:04    664s]     Unshielded; Mask Constraint: 0; Source: route_type.
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     Layer information for route type l_route_ccopt_autotrimmed:
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     ----------------------------------------------------------------------
[01/18 23:01:04    664s]     Layer      Preferred    Route    Res.          Cap.          RC
[01/18 23:01:04    664s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/18 23:01:04    664s]     ----------------------------------------------------------------------
[01/18 23:01:04    664s]     Metal1     N            H          1.227         0.160         0.196
[01/18 23:01:04    664s]     Metal2     N            V          0.755         0.143         0.108
[01/18 23:01:04    664s]     Metal3     N            H          0.755         0.151         0.114
[01/18 23:01:04    664s]     Metal4     N            V          0.755         0.146         0.110
[01/18 23:01:04    664s]     Metal5     Y            H          0.755         0.146         0.110
[01/18 23:01:04    664s]     Metal6     Y            V          0.755         0.150         0.113
[01/18 23:01:04    664s]     Metal7     Y            H          0.755         0.153         0.116
[01/18 23:01:04    664s]     Metal8     N            V          0.268         0.153         0.041
[01/18 23:01:04    664s]     Metal9     N            H          0.268         0.967         0.259
[01/18 23:01:04    664s]     Metal10    N            V          0.097         0.459         0.045
[01/18 23:01:04    664s]     Metal11    N            H          0.095         0.587         0.056
[01/18 23:01:04    664s]     ----------------------------------------------------------------------
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
[01/18 23:01:04    664s]     Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     Layer information for route type t_route_ccopt_autotrimmed:
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     ----------------------------------------------------------------------------------
[01/18 23:01:04    664s]     Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[01/18 23:01:04    664s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[01/18 23:01:04    664s]                                                                               to Layer
[01/18 23:01:04    664s]     ----------------------------------------------------------------------------------
[01/18 23:01:04    664s]     Metal1     N            H          0.818         0.190         0.156         3
[01/18 23:01:04    664s]     Metal2     N            V          0.503         0.182         0.092         3
[01/18 23:01:04    664s]     Metal3     N            H          0.503         0.189         0.095         3
[01/18 23:01:04    664s]     Metal4     N            V          0.503         0.184         0.093         3
[01/18 23:01:04    664s]     Metal5     Y            H          0.503         0.190         0.096         3
[01/18 23:01:04    664s]     Metal6     Y            V          0.503         0.190         0.096         3
[01/18 23:01:04    664s]     Metal7     Y            H          0.503         0.190         0.095         3
[01/18 23:01:04    664s]     Metal8     N            V          0.178         0.192         0.034         3
[01/18 23:01:04    664s]     Metal9     N            H          0.178         1.175         0.210         3
[01/18 23:01:04    664s]     Metal10    N            V          0.065         0.402         0.026         7
[01/18 23:01:04    664s]     Metal11    N            H          0.064         0.477         0.030         7
[01/18 23:01:04    664s]     ----------------------------------------------------------------------------------
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     Via selection for estimated routes (rule default):
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     ------------------------------------------------------------------------
[01/18 23:01:04    664s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[01/18 23:01:04    664s]     Range                            (Ohm)    (fF)     (fs)     Only
[01/18 23:01:04    664s]     ------------------------------------------------------------------------
[01/18 23:01:04    664s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[01/18 23:01:04    664s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[01/18 23:01:04    664s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[01/18 23:01:04    664s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[01/18 23:01:04    664s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[01/18 23:01:04    664s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[01/18 23:01:04    664s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[01/18 23:01:04    664s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[01/18 23:01:04    664s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[01/18 23:01:04    664s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[01/18 23:01:04    664s]     ------------------------------------------------------------------------
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     Via selection for estimated routes (rule NDR_13):
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     ------------------------------------------------------------------------
[01/18 23:01:04    664s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[01/18 23:01:04    664s]     Range                            (Ohm)    (fF)     (fs)     Only
[01/18 23:01:04    664s]     ------------------------------------------------------------------------
[01/18 23:01:04    664s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[01/18 23:01:04    664s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[01/18 23:01:04    664s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[01/18 23:01:04    664s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[01/18 23:01:04    664s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[01/18 23:01:04    664s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[01/18 23:01:04    664s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[01/18 23:01:04    664s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[01/18 23:01:04    664s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[01/18 23:01:04    664s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[01/18 23:01:04    664s]     ------------------------------------------------------------------------
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     No ideal or dont_touch nets found in the clock tree
[01/18 23:01:04    664s]     No dont_touch hnets found in the clock tree
[01/18 23:01:04    664s]     No dont_touch hpins found in the clock network.
[01/18 23:01:04    664s]     Checking for illegal sizes of clock logic instances...
[01/18 23:01:04    664s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     Filtering reasons for cell type: buffer
[01/18 23:01:04    664s]     =======================================
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:01:04    664s]     Clock trees    Power domain    Reason                         Library cells
[01/18 23:01:04    664s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:01:04    664s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[01/18 23:01:04    664s]                                                                     CLKBUFX8 }
[01/18 23:01:04    664s]     all            auto-default    Library trimming               { BUFX3 BUFX4 }
[01/18 23:01:04    664s]     ---------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     Filtering reasons for cell type: inverter
[01/18 23:01:04    664s]     =========================================
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:01:04    664s]     Clock trees    Power domain    Reason                         Library cells
[01/18 23:01:04    664s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:01:04    664s]     all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[01/18 23:01:04    664s]     all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[01/18 23:01:04    664s]                                                                     INVX20 INVX4 INVX6 INVX8 }
[01/18 23:01:04    664s]     --------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     
[01/18 23:01:04    664s]     Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
[01/18 23:01:04    664s]     CCOpt configuration status: all checks passed.
[01/18 23:01:04    664s]   Reconstructing clock tree datastructures, skew aware done.
[01/18 23:01:04    664s] Initializing clock structures done.
[01/18 23:01:04    664s] PRO...
[01/18 23:01:04    664s]   PRO active optimizations:
[01/18 23:01:04    664s]    - DRV fixing with sizing
[01/18 23:01:04    664s]   
[01/18 23:01:04    664s]   Detected clock skew data from CTS
[01/18 23:01:04    664s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/18 23:01:04    664s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 23:01:04    664s]   Clock DAG stats PRO initial state:
[01/18 23:01:04    664s]     cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 23:01:04    664s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 23:01:04    664s]     misc counts      : r=1, pp=0
[01/18 23:01:04    664s]     cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 23:01:04    664s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 23:01:04    664s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 23:01:04    664s]     wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.588pF, total=0.638pF
[01/18 23:01:04    664s]     wire lengths     : top=0.000um, trunk=590.090um, leaf=7537.130um, total=8127.220um
[01/18 23:01:04    664s]     hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2293.045um, total=2698.875um
[01/18 23:01:04    664s]   Clock DAG net violations PRO initial state:
[01/18 23:01:04    664s]     Remaining Transition : {count=9, worst=[0.026ns, 0.024ns, 0.023ns, 0.014ns, 0.014ns, 0.012ns, 0.011ns, 0.008ns, 0.000ns]} avg=0.015ns sd=0.008ns sum=0.132ns
[01/18 23:01:04    664s]   Clock DAG primary half-corner transition distribution PRO initial state:
[01/18 23:01:04    664s]     Trunk : target=0.200ns count=4 avg=0.161ns sd=0.013ns min=0.145ns max=0.173ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/18 23:01:04    664s]     Leaf  : target=0.200ns count=36 avg=0.190ns sd=0.019ns min=0.154ns max=0.226ns {0 <= 0.120ns, 2 <= 0.160ns, 11 <= 0.180ns, 5 <= 0.190ns, 9 <= 0.200ns} {2 <= 0.210ns, 4 <= 0.220ns, 3 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 23:01:04    664s]   Clock DAG library cell distribution PRO initial state {count}:
[01/18 23:01:04    664s]      Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 23:01:04    664s]   Clock DAG hash PRO initial state: 15396143459308311832 8380289470929620814
[01/18 23:01:04    664s]   CTS services accumulated run-time stats PRO initial state:
[01/18 23:01:04    664s]     delay calculator: calls=18088, total_wall_time=0.738s, mean_wall_time=0.041ms
[01/18 23:01:04    664s]     legalizer: calls=3530, total_wall_time=0.084s, mean_wall_time=0.024ms
[01/18 23:01:04    664s]     steiner router: calls=14634, total_wall_time=2.002s, mean_wall_time=0.137ms
[01/18 23:01:04    664s]   Primary reporting skew groups PRO initial state:
[01/18 23:01:04    664s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/18 23:01:05    664s]         min path sink: cpuregs_reg[13][1]/CK
[01/18 23:01:05    664s]         max path sink: cpuregs_reg[28][12]/CK
[01/18 23:01:05    664s]   Skew group summary PRO initial state:
[01/18 23:01:05    664s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.425, avg=0.404, sd=0.010], skew [0.037 vs 0.200], 100% {0.388, 0.425} (wid=0.003 ws=0.003) (gid=0.423 gs=0.036)
[01/18 23:01:05    664s]   Recomputing CTS skew targets...
[01/18 23:01:05    664s]   Resolving skew group constraints...
[01/18 23:01:05    664s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/18 23:01:05    664s]   Resolving skew group constraints done.
[01/18 23:01:05    664s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 23:01:05    664s]   PRO Fixing DRVs...
[01/18 23:01:05    664s]     Clock DAG hash before 'PRO Fixing DRVs': 15396143459308311832 8380289470929620814
[01/18 23:01:05    664s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[01/18 23:01:05    664s]       delay calculator: calls=18100, total_wall_time=0.739s, mean_wall_time=0.041ms
[01/18 23:01:05    664s]       legalizer: calls=3530, total_wall_time=0.084s, mean_wall_time=0.024ms
[01/18 23:01:05    664s]       steiner router: calls=14646, total_wall_time=2.003s, mean_wall_time=0.137ms
[01/18 23:01:05    664s]     Fixing clock tree DRVs: ...20% ...40% ..Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
[01/18 23:01:05    664s]     Original list had 4 cells:
[01/18 23:01:05    664s]     CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/18 23:01:05    664s]     Library trimming was not able to trim any cells:
[01/18 23:01:05    664s]     CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
[01/18 23:01:05    664s]     .60% ...80% ...100% 
[01/18 23:01:05    664s]     CCOpt-PRO: considered: 40, tested: 40, violation detected: 9, violation ignored (due to small violation): 0, cannot run: 0, attempted: 9, unsuccessful: 0, sized: 0
[01/18 23:01:05    664s]     
[01/18 23:01:05    664s]     Statistics: Fix DRVs (cell sizing):
[01/18 23:01:05    664s]     ===================================
[01/18 23:01:05    664s]     
[01/18 23:01:05    664s]     Cell changes by Net Type:
[01/18 23:01:05    664s]     
[01/18 23:01:05    664s]     -------------------------------------------------------------------------------------------------------------------
[01/18 23:01:05    664s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[01/18 23:01:05    664s]     -------------------------------------------------------------------------------------------------------------------
[01/18 23:01:05    664s]     top                0                    0           0            0                    0                  0
[01/18 23:01:05    664s]     trunk              0                    0           0            0                    0                  0
[01/18 23:01:05    664s]     leaf               9 [100.0%]           0           0            0                    0 (0.0%)           9 (100.0%)
[01/18 23:01:05    664s]     -------------------------------------------------------------------------------------------------------------------
[01/18 23:01:05    664s]     Total              9 [100.0%]           0           0            0                    0 (0.0%)           9 (100.0%)
[01/18 23:01:05    664s]     -------------------------------------------------------------------------------------------------------------------
[01/18 23:01:05    664s]     
[01/18 23:01:05    664s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 0.000um^2 (0.000%)
[01/18 23:01:05    664s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[01/18 23:01:05    664s]     
[01/18 23:01:05    664s]     Clock DAG stats after 'PRO Fixing DRVs':
[01/18 23:01:05    664s]       cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 23:01:05    664s]       sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 23:01:05    664s]       misc counts      : r=1, pp=0
[01/18 23:01:05    664s]       cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 23:01:05    664s]       cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 23:01:05    664s]       sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 23:01:05    664s]       wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.588pF, total=0.638pF
[01/18 23:01:05    664s]       wire lengths     : top=0.000um, trunk=590.090um, leaf=7537.130um, total=8127.220um
[01/18 23:01:05    664s]       hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2293.045um, total=2698.875um
[01/18 23:01:05    664s]     Clock DAG net violations after 'PRO Fixing DRVs':
[01/18 23:01:05    664s]       Remaining Transition : {count=9, worst=[0.026ns, 0.024ns, 0.023ns, 0.014ns, 0.014ns, 0.012ns, 0.011ns, 0.008ns, 0.000ns]} avg=0.015ns sd=0.008ns sum=0.132ns
[01/18 23:01:05    664s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[01/18 23:01:05    664s]       Trunk : target=0.200ns count=4 avg=0.161ns sd=0.013ns min=0.145ns max=0.173ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/18 23:01:05    664s]       Leaf  : target=0.200ns count=36 avg=0.190ns sd=0.019ns min=0.154ns max=0.226ns {0 <= 0.120ns, 2 <= 0.160ns, 11 <= 0.180ns, 5 <= 0.190ns, 9 <= 0.200ns} {2 <= 0.210ns, 4 <= 0.220ns, 3 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 23:01:05    664s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[01/18 23:01:05    664s]        Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 23:01:05    664s]     Clock DAG hash after 'PRO Fixing DRVs': 15396143459308311832 8380289470929620814
[01/18 23:01:05    664s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[01/18 23:01:05    664s]       delay calculator: calls=18213, total_wall_time=0.741s, mean_wall_time=0.041ms
[01/18 23:01:05    664s]       legalizer: calls=3539, total_wall_time=0.084s, mean_wall_time=0.024ms
[01/18 23:01:05    664s]       steiner router: calls=14750, total_wall_time=2.003s, mean_wall_time=0.136ms
[01/18 23:01:05    664s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[01/18 23:01:05    664s]       skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/18 23:01:05    664s]           min path sink: cpuregs_reg[13][1]/CK
[01/18 23:01:05    664s]           max path sink: cpuregs_reg[28][12]/CK
[01/18 23:01:05    664s]     Skew group summary after 'PRO Fixing DRVs':
[01/18 23:01:05    664s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.425], skew [0.037 vs 0.200]
[01/18 23:01:05    664s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/18 23:01:05    664s]   PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 23:01:05    664s]   
[01/18 23:01:05    664s]   Slew Diagnostics: After DRV fixing
[01/18 23:01:05    664s]   ==================================
[01/18 23:01:05    664s]   
[01/18 23:01:05    664s]   Global Causes:
[01/18 23:01:05    664s]   
[01/18 23:01:05    664s]   -------------------------------------
[01/18 23:01:05    664s]   Cause
[01/18 23:01:05    664s]   -------------------------------------
[01/18 23:01:05    664s]   DRV fixing with buffering is disabled
[01/18 23:01:05    664s]   -------------------------------------
[01/18 23:01:05    664s]   
[01/18 23:01:05    664s]   Top 5 overslews:
[01/18 23:01:05    664s]   
[01/18 23:01:05    664s]   ----------------------------------------------------------------------------
[01/18 23:01:05    664s]   Overslew    Causes                                     Driving Pin
[01/18 23:01:05    664s]   ----------------------------------------------------------------------------
[01/18 23:01:05    664s]   0.026ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00034/Y
[01/18 23:01:05    664s]   0.024ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00017/Y
[01/18 23:01:05    664s]   0.023ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00015/Y
[01/18 23:01:05    664s]   0.014ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00024/Y
[01/18 23:01:05    664s]   0.014ns     Inst already optimally sized (CLKBUFX4)    CTS_ccl_a_buf_00005/Y
[01/18 23:01:05    664s]   ----------------------------------------------------------------------------
[01/18 23:01:05    664s]   
[01/18 23:01:05    664s]   Slew diagnostics counts from the 9 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/18 23:01:05    664s]   
[01/18 23:01:05    664s]   ------------------------------------------
[01/18 23:01:05    664s]   Cause                           Occurences
[01/18 23:01:05    664s]   ------------------------------------------
[01/18 23:01:05    664s]   Inst already optimally sized        9
[01/18 23:01:05    664s]   ------------------------------------------
[01/18 23:01:05    664s]   
[01/18 23:01:05    664s]   Violation diagnostics counts from the 9 nodes that have violations:
[01/18 23:01:05    664s]   
[01/18 23:01:05    664s]   ------------------------------------------
[01/18 23:01:05    664s]   Cause                           Occurences
[01/18 23:01:05    664s]   ------------------------------------------
[01/18 23:01:05    664s]   Inst already optimally sized        9
[01/18 23:01:05    664s]   ------------------------------------------
[01/18 23:01:05    664s]   
[01/18 23:01:05    664s]   Reconnecting optimized routes...
[01/18 23:01:05    664s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 23:01:05    664s]   Set dirty flag on 0 instances, 0 nets
[01/18 23:01:05    664s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/18 23:01:05    664s] End AAE Lib Interpolated Model. (MEM=2497.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:01:05    664s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 23:01:05    664s]   Clock DAG stats PRO final:
[01/18 23:01:05    664s]     cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
[01/18 23:01:05    664s]     sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
[01/18 23:01:05    664s]     misc counts      : r=1, pp=0
[01/18 23:01:05    664s]     cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
[01/18 23:01:05    664s]     cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
[01/18 23:01:05    664s]     sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[01/18 23:01:05    664s]     wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.588pF, total=0.638pF
[01/18 23:01:05    664s]     wire lengths     : top=0.000um, trunk=590.090um, leaf=7537.130um, total=8127.220um
[01/18 23:01:05    664s]     hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2293.045um, total=2698.875um
[01/18 23:01:05    664s]   Clock DAG net violations PRO final:
[01/18 23:01:05    664s]     Remaining Transition : {count=9, worst=[0.026ns, 0.024ns, 0.023ns, 0.014ns, 0.014ns, 0.012ns, 0.011ns, 0.008ns, 0.000ns]} avg=0.015ns sd=0.008ns sum=0.132ns
[01/18 23:01:05    664s]   Clock DAG primary half-corner transition distribution PRO final:
[01/18 23:01:05    664s]     Trunk : target=0.200ns count=4 avg=0.161ns sd=0.013ns min=0.145ns max=0.173ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
[01/18 23:01:05    664s]     Leaf  : target=0.200ns count=36 avg=0.190ns sd=0.019ns min=0.154ns max=0.226ns {0 <= 0.120ns, 2 <= 0.160ns, 11 <= 0.180ns, 5 <= 0.190ns, 9 <= 0.200ns} {2 <= 0.210ns, 4 <= 0.220ns, 3 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 23:01:05    664s]   Clock DAG library cell distribution PRO final {count}:
[01/18 23:01:05    664s]      Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
[01/18 23:01:05    664s]   Clock DAG hash PRO final: 15396143459308311832 8380289470929620814
[01/18 23:01:05    664s]   CTS services accumulated run-time stats PRO final:
[01/18 23:01:05    664s]     delay calculator: calls=18253, total_wall_time=0.744s, mean_wall_time=0.041ms
[01/18 23:01:05    664s]     legalizer: calls=3539, total_wall_time=0.084s, mean_wall_time=0.024ms
[01/18 23:01:05    664s]     steiner router: calls=14750, total_wall_time=2.003s, mean_wall_time=0.136ms
[01/18 23:01:05    664s]   Primary reporting skew groups PRO final:
[01/18 23:01:05    664s]     skew_group default.clk/default_emulate_constraint_mode: unconstrained
[01/18 23:01:05    664s]         min path sink: cpuregs_reg[13][1]/CK
[01/18 23:01:05    664s]         max path sink: cpuregs_reg[28][12]/CK
[01/18 23:01:05    664s]   Skew group summary PRO final:
[01/18 23:01:05    664s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.425, avg=0.404, sd=0.010], skew [0.037 vs 0.200], 100% {0.388, 0.425} (wid=0.003 ws=0.003) (gid=0.423 gs=0.036)
[01/18 23:01:05    664s] PRO done.
[01/18 23:01:05    664s] Restoring CTS place status for unmodified clock tree cells and sinks.
[01/18 23:01:05    664s] numClockCells = 41, numClockCellsFixed = 0, numClockCellsRestored = 39, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/18 23:01:05    664s] Net route status summary:
[01/18 23:01:05    664s]   Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 23:01:05    664s]   Non-clock: 10622 (unrouted=303, trialRouted=0, noStatus=0, routed=10319, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
[01/18 23:01:05    664s] Updating delays...
[01/18 23:01:05    665s] Updating delays done.
[01/18 23:01:05    665s] PRO done. (took cpu=0:00:01.9 real=0:00:01.9)
[01/18 23:01:05    665s] Leaving CCOpt scope - Cleaning up placement interface...
[01/18 23:01:05    665s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2554.9M, EPOCH TIME: 1705611665.652091
[01/18 23:01:05    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1961).
[01/18 23:01:05    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:05    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:05    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:05    665s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.046, MEM:2440.9M, EPOCH TIME: 1705611665.698504
[01/18 23:01:05    665s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 23:01:05    665s] *** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:11:05.1/0:41:52.5 (0.3), mem = 2440.9M
[01/18 23:01:05    665s] 
[01/18 23:01:05    665s] =============================================================================================
[01/18 23:01:05    665s]  Step TAT Report : ClockDrv #1 / optDesign #2                                   21.35-s114_1
[01/18 23:01:05    665s] =============================================================================================
[01/18 23:01:05    665s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 23:01:05    665s] ---------------------------------------------------------------------------------------------
[01/18 23:01:05    665s] [ OptimizationStep       ]      1   0:00:01.7  (  85.3 % )     0:00:02.0 /  0:00:02.0    1.0
[01/18 23:01:05    665s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 23:01:05    665s] [ IncrDelayCalc          ]     31   0:00:00.3  (  13.8 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 23:01:05    665s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 23:01:05    665s] ---------------------------------------------------------------------------------------------
[01/18 23:01:05    665s]  ClockDrv #1 TOTAL                  0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[01/18 23:01:05    665s] ---------------------------------------------------------------------------------------------
[01/18 23:01:05    665s] 
[01/18 23:01:06    665s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 23:01:06    665s] **INFO: Start fixing DRV (Mem = 2438.86M) ...
[01/18 23:01:06    665s] Begin: GigaOpt DRV Optimization
[01/18 23:01:06    665s] Glitch fixing enabled
[01/18 23:01:06    665s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[01/18 23:01:06    665s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:05.4/0:41:52.8 (0.3), mem = 2438.9M
[01/18 23:01:06    665s] Info: 40 clock nets excluded from IPO operation.
[01/18 23:01:06    665s] End AAE Lib Interpolated Model. (MEM=2438.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:01:06    665s] Processing average sequential pin duty cycle 
[01/18 23:01:06    665s] 
[01/18 23:01:06    665s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 23:01:06    665s] Summary for sequential cells identification: 
[01/18 23:01:06    665s]   Identified SBFF number: 104
[01/18 23:01:06    665s]   Identified MBFF number: 0
[01/18 23:01:06    665s]   Identified SB Latch number: 0
[01/18 23:01:06    665s]   Identified MB Latch number: 0
[01/18 23:01:06    665s]   Not identified SBFF number: 16
[01/18 23:01:06    665s]   Not identified MBFF number: 0
[01/18 23:01:06    665s]   Not identified SB Latch number: 0
[01/18 23:01:06    665s]   Not identified MB Latch number: 0
[01/18 23:01:06    665s]   Number of sequential cells which are not FFs: 32
[01/18 23:01:06    665s]  Visiting view : default_emulate_view
[01/18 23:01:06    665s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/18 23:01:06    665s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:06    665s]  Visiting view : default_emulate_view
[01/18 23:01:06    665s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/18 23:01:06    665s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:06    665s] TLC MultiMap info (StdDelay):
[01/18 23:01:06    665s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 23:01:06    665s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/18 23:01:06    665s]  Setting StdDelay to: 41.7ps
[01/18 23:01:06    665s] 
[01/18 23:01:06    665s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 23:01:06    665s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.30
[01/18 23:01:06    665s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/18 23:01:06    665s] ### Creating PhyDesignMc. totSessionCpu=0:11:06 mem=2442.9M
[01/18 23:01:06    665s] OPERPROF: Starting DPlace-Init at level 1, MEM:2442.9M, EPOCH TIME: 1705611666.083661
[01/18 23:01:06    665s] Processing tracks to init pin-track alignment.
[01/18 23:01:06    665s] z: 2, totalTracks: 1
[01/18 23:01:06    665s] z: 4, totalTracks: 1
[01/18 23:01:06    665s] z: 6, totalTracks: 1
[01/18 23:01:06    665s] z: 8, totalTracks: 1
[01/18 23:01:06    665s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 23:01:06    665s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2442.9M, EPOCH TIME: 1705611666.093655
[01/18 23:01:06    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:06    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:06    665s] 
[01/18 23:01:06    665s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:06    665s] 
[01/18 23:01:06    665s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 23:01:06    665s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2442.9M, EPOCH TIME: 1705611666.127544
[01/18 23:01:06    665s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2442.9M, EPOCH TIME: 1705611666.127657
[01/18 23:01:06    665s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2442.9M, EPOCH TIME: 1705611666.127724
[01/18 23:01:06    665s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2442.9MB).
[01/18 23:01:06    665s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.046, MEM:2442.9M, EPOCH TIME: 1705611666.129571
[01/18 23:01:06    665s] TotalInstCnt at PhyDesignMc Initialization: 9475
[01/18 23:01:06    665s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:06 mem=2442.9M
[01/18 23:01:06    665s] #optDebug: Start CG creation (mem=2442.9M)
[01/18 23:01:06    665s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/18 23:01:06    665s] (cpu=0:00:00.2, mem=2636.6M)
[01/18 23:01:06    665s]  ...processing cgPrt (cpu=0:00:00.2, mem=2636.6M)
[01/18 23:01:06    665s]  ...processing cgEgp (cpu=0:00:00.2, mem=2636.6M)
[01/18 23:01:06    665s]  ...processing cgPbk (cpu=0:00:00.2, mem=2636.6M)
[01/18 23:01:06    665s]  ...processing cgNrb(cpu=0:00:00.2, mem=2636.6M)
[01/18 23:01:06    665s]  ...processing cgObs (cpu=0:00:00.2, mem=2636.6M)
[01/18 23:01:06    665s]  ...processing cgCon (cpu=0:00:00.2, mem=2636.6M)
[01/18 23:01:06    665s]  ...processing cgPdm (cpu=0:00:00.2, mem=2636.6M)
[01/18 23:01:06    665s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2636.6M)
[01/18 23:01:06    665s] ### Creating RouteCongInterface, started
[01/18 23:01:06    665s] {MMLU 0 40 10489}
[01/18 23:01:06    665s] ### Creating LA Mngr. totSessionCpu=0:11:06 mem=2636.6M
[01/18 23:01:06    665s] ### Creating LA Mngr, finished. totSessionCpu=0:11:06 mem=2636.6M
[01/18 23:01:06    665s] ### Creating RouteCongInterface, finished
[01/18 23:01:06    665s] 
[01/18 23:01:06    665s] Creating Lib Analyzer ...
[01/18 23:01:06    665s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 23:01:06    665s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 23:01:06    665s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 23:01:06    665s] 
[01/18 23:01:06    665s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 23:01:07    666s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:06 mem=2652.6M
[01/18 23:01:07    666s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:06 mem=2652.6M
[01/18 23:01:07    666s] Creating Lib Analyzer, finished. 
[01/18 23:01:07    666s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[01/18 23:01:07    666s] [GPS-DRV] Optimizer parameters ============================= 
[01/18 23:01:07    666s] [GPS-DRV] maxDensity (design): 0.95
[01/18 23:01:07    666s] [GPS-DRV] maxLocalDensity: 0.96
[01/18 23:01:07    666s] [GPS-DRV] MaintainWNS: 1
[01/18 23:01:07    666s] [GPS-DRV] All active and enabled setup views
[01/18 23:01:07    666s] [GPS-DRV]     default_emulate_view
[01/18 23:01:07    666s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[01/18 23:01:07    666s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[01/18 23:01:07    666s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[01/18 23:01:07    666s] [GPS-DRV] timing-driven DRV settings
[01/18 23:01:07    666s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[01/18 23:01:07    666s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2671.7M, EPOCH TIME: 1705611667.212238
[01/18 23:01:07    666s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2671.7M, EPOCH TIME: 1705611667.212451
[01/18 23:01:07    666s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 23:01:07    666s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[01/18 23:01:07    666s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 23:01:07    666s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/18 23:01:07    666s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 23:01:07    667s] Info: violation cost 175.920639 (cap = 0.000000, tran = 175.920639, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 23:01:07    667s] |     2|   116|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.93|     0.00|       0|       0|       0| 81.51%|          |         |
[01/18 23:01:07    667s] Info: violation cost 175.810211 (cap = 0.000000, tran = 175.810211, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 23:01:07    667s] |     1|    81|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.93|     0.00|       0|       0|       1| 81.51%| 0:00:00.0|  2679.7M|
[01/18 23:01:07    667s] Info: violation cost 169.054276 (cap = 0.000000, tran = 169.054276, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/18 23:01:07    667s] |     1|    81|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.93|     0.00|       0|       0|       0| 81.51%| 0:00:00.0|  2679.7M|
[01/18 23:01:07    667s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/18 23:01:07    667s] 
[01/18 23:01:07    667s] ###############################################################################
[01/18 23:01:07    667s] #
[01/18 23:01:07    667s] #  Large fanout net report:  
[01/18 23:01:07    667s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[01/18 23:01:07    667s] #     - current density: 81.51
[01/18 23:01:07    667s] #
[01/18 23:01:07    667s] #  List of high fanout nets:
[01/18 23:01:07    667s] #        Net(1):  resetn: (fanouts = 80)
[01/18 23:01:07    667s] #
[01/18 23:01:07    667s] ###############################################################################
[01/18 23:01:07    667s] Bottom Preferred Layer:
[01/18 23:01:07    667s] +---------------+------------+----------+
[01/18 23:01:07    667s] |     Layer     |    CLK     |   Rule   |
[01/18 23:01:07    667s] +---------------+------------+----------+
[01/18 23:01:07    667s] | Metal5 (z=5)  |         36 | default  |
[01/18 23:01:07    667s] +---------------+------------+----------+
[01/18 23:01:07    667s] | Metal5 (z=5)  |          4 | NDR_13   |
[01/18 23:01:07    667s] +---------------+------------+----------+
[01/18 23:01:07    667s] Via Pillar Rule:
[01/18 23:01:07    667s]     None
[01/18 23:01:07    667s] 
[01/18 23:01:07    667s] 
[01/18 23:01:07    667s] =======================================================================
[01/18 23:01:07    667s]                 Reasons for remaining drv violations
[01/18 23:01:07    667s] =======================================================================
[01/18 23:01:07    667s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[01/18 23:01:07    667s] 
[01/18 23:01:07    667s] MultiBuffering failure reasons
[01/18 23:01:07    667s] ------------------------------------------------
[01/18 23:01:07    667s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[01/18 23:01:07    667s] 
[01/18 23:01:07    667s] 
[01/18 23:01:07    667s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2679.7M) ***
[01/18 23:01:07    667s] 
[01/18 23:01:08    667s] Total-nets :: 10471, Stn-nets :: 113, ratio :: 1.07917 %, Total-len 185762, Stn-len 0
[01/18 23:01:08    667s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2660.6M, EPOCH TIME: 1705611668.018850
[01/18 23:01:08    667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9475).
[01/18 23:01:08    667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:08    667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:08    667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:08    667s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.044, MEM:2578.6M, EPOCH TIME: 1705611668.063024
[01/18 23:01:08    667s] TotalInstCnt at PhyDesignMc Destruction: 9475
[01/18 23:01:08    667s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.30
[01/18 23:01:08    667s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.0/0:00:02.1 (1.0), totSession cpu/real = 0:11:07.5/0:41:54.8 (0.3), mem = 2578.6M
[01/18 23:01:08    667s] 
[01/18 23:01:08    667s] =============================================================================================
[01/18 23:01:08    667s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.35-s114_1
[01/18 23:01:08    667s] =============================================================================================
[01/18 23:01:08    667s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 23:01:08    667s] ---------------------------------------------------------------------------------------------
[01/18 23:01:08    667s] [ SlackTraversorInit     ]      1   0:00:00.3  (  13.8 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 23:01:08    667s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[01/18 23:01:08    667s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  31.3 % )     0:00:00.6 /  0:00:00.6    1.0
[01/18 23:01:08    667s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 23:01:08    667s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 23:01:08    667s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[01/18 23:01:08    667s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 23:01:08    667s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.2    1.1
[01/18 23:01:08    667s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/18 23:01:08    667s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 23:01:08    667s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 23:01:08    667s] [ OptEval                ]      2   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 23:01:08    667s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 23:01:08    667s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 23:01:08    667s] [ IncrDelayCalc          ]      4   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.1
[01/18 23:01:08    667s] [ AAESlewUpdate          ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.4
[01/18 23:01:08    667s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 23:01:08    667s] [ DrvComputeSummary      ]      3   0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 23:01:08    667s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 23:01:08    667s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[01/18 23:01:08    667s] [ MISC                   ]          0:00:00.3  (  14.8 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 23:01:08    667s] ---------------------------------------------------------------------------------------------
[01/18 23:01:08    667s]  DrvOpt #1 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.0    1.0
[01/18 23:01:08    667s] ---------------------------------------------------------------------------------------------
[01/18 23:01:08    667s] 
[01/18 23:01:08    667s] **INFO: Skipping refine place as no non-legal commits were detected
[01/18 23:01:08    667s] End: GigaOpt DRV Optimization
[01/18 23:01:08    667s] **optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 2083.2M, totSessionCpu=0:11:07 **
[01/18 23:01:08    667s] *info:
[01/18 23:01:08    667s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2578.62M).
[01/18 23:01:08    667s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2578.6M, EPOCH TIME: 1705611668.076788
[01/18 23:01:08    667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:08    667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:08    667s] 
[01/18 23:01:08    667s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:08    667s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2578.6M, EPOCH TIME: 1705611668.109298
[01/18 23:01:08    667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:01:08    667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:08    667s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=2578.6M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  2.540  |  1.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.337   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2626.8M, EPOCH TIME: 1705611668.479136
[01/18 23:01:08    667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:08    667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:08    667s] 
[01/18 23:01:08    667s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:08    667s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2626.8M, EPOCH TIME: 1705611668.511775
[01/18 23:01:08    667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:01:08    667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:08    667s] Density: 81.510%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 2084.4M, totSessionCpu=0:11:08 **
[01/18 23:01:08    668s]   DRV Snapshot: (REF)
[01/18 23:01:08    668s]          Tran DRV: 1 (1)
[01/18 23:01:08    668s]           Cap DRV: 0 (0)
[01/18 23:01:08    668s]        Fanout DRV: 0 (0)
[01/18 23:01:08    668s]            Glitch: 0 (0)
[01/18 23:01:08    668s] *** Timing Is met
[01/18 23:01:08    668s] *** Check timing (0:00:00.0)
[01/18 23:01:08    668s] *** Setup timing is met (target slack 0ns)
[01/18 23:01:08    668s]   Timing Snapshot: (REF)
[01/18 23:01:08    668s]      Weighted WNS: 0.000
[01/18 23:01:08    668s]       All  PG WNS: 0.000
[01/18 23:01:08    668s]       High PG WNS: 0.000
[01/18 23:01:08    668s]       All  PG TNS: 0.000
[01/18 23:01:08    668s]       High PG TNS: 0.000
[01/18 23:01:08    668s]       Low  PG TNS: 0.000
[01/18 23:01:08    668s]    Category Slack: { [L, 1.935] [H, 2.540] }
[01/18 23:01:08    668s] 
[01/18 23:01:08    668s] **INFO: flowCheckPoint #3 OptimizationHold
[01/18 23:01:08    668s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 23:01:08    668s] 
[01/18 23:01:08    668s] TimeStamp Deleting Cell Server Begin ...
[01/18 23:01:08    668s] Deleting Lib Analyzer.
[01/18 23:01:08    668s] 
[01/18 23:01:08    668s] TimeStamp Deleting Cell Server End ...
[01/18 23:01:08    668s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 23:01:08    668s] 
[01/18 23:01:08    668s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 23:01:08    668s] Summary for sequential cells identification: 
[01/18 23:01:08    668s]   Identified SBFF number: 104
[01/18 23:01:08    668s]   Identified MBFF number: 0
[01/18 23:01:08    668s]   Identified SB Latch number: 0
[01/18 23:01:08    668s]   Identified MB Latch number: 0
[01/18 23:01:08    668s]   Not identified SBFF number: 16
[01/18 23:01:08    668s]   Not identified MBFF number: 0
[01/18 23:01:08    668s]   Not identified SB Latch number: 0
[01/18 23:01:08    668s]   Not identified MB Latch number: 0
[01/18 23:01:08    668s]   Number of sequential cells which are not FFs: 32
[01/18 23:01:08    668s]  Visiting view : default_emulate_view
[01/18 23:01:08    668s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:01:08    668s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:08    668s]  Visiting view : default_emulate_view
[01/18 23:01:08    668s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:01:08    668s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:08    668s] TLC MultiMap info (StdDelay):
[01/18 23:01:08    668s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 23:01:08    668s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 23:01:08    668s]  Setting StdDelay to: 38ps
[01/18 23:01:08    668s] 
[01/18 23:01:08    668s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 23:01:08    668s] 
[01/18 23:01:08    668s] TimeStamp Deleting Cell Server Begin ...
[01/18 23:01:08    668s] 
[01/18 23:01:08    668s] TimeStamp Deleting Cell Server End ...
[01/18 23:01:08    668s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2616.9M, EPOCH TIME: 1705611668.793597
[01/18 23:01:08    668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:08    668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:08    668s] 
[01/18 23:01:08    668s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:08    668s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2616.9M, EPOCH TIME: 1705611668.826602
[01/18 23:01:08    668s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:01:08    668s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:08    668s] GigaOpt Hold Optimizer is used
[01/18 23:01:08    668s] End AAE Lib Interpolated Model. (MEM=2616.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:01:08    668s] 
[01/18 23:01:08    668s] Creating Lib Analyzer ...
[01/18 23:01:08    668s] 
[01/18 23:01:08    668s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 23:01:08    668s] Summary for sequential cells identification: 
[01/18 23:01:08    668s]   Identified SBFF number: 104
[01/18 23:01:08    668s]   Identified MBFF number: 0
[01/18 23:01:08    668s]   Identified SB Latch number: 0
[01/18 23:01:08    668s]   Identified MB Latch number: 0
[01/18 23:01:08    668s]   Not identified SBFF number: 16
[01/18 23:01:08    668s]   Not identified MBFF number: 0
[01/18 23:01:08    668s]   Not identified SB Latch number: 0
[01/18 23:01:08    668s]   Not identified MB Latch number: 0
[01/18 23:01:08    668s]   Number of sequential cells which are not FFs: 32
[01/18 23:01:08    668s]  Visiting view : default_emulate_view
[01/18 23:01:08    668s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:01:08    668s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:08    668s]  Visiting view : default_emulate_view
[01/18 23:01:08    668s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:01:08    668s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:08    668s] TLC MultiMap info (StdDelay):
[01/18 23:01:08    668s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 23:01:08    668s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 23:01:08    668s]  Setting StdDelay to: 38ps
[01/18 23:01:08    668s] 
[01/18 23:01:08    668s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 23:01:08    668s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/18 23:01:08    668s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/18 23:01:08    668s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 23:01:08    668s] 
[01/18 23:01:08    668s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 23:01:09    669s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:09 mem=2616.9M
[01/18 23:01:09    669s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:09 mem=2616.9M
[01/18 23:01:09    669s] Creating Lib Analyzer, finished. 
[01/18 23:01:09    669s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:09 mem=2616.9M ***
[01/18 23:01:09    669s] *** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:11:09.0/0:41:56.4 (0.3), mem = 2616.9M
[01/18 23:01:09    669s] Processing average sequential pin duty cycle 
[01/18 23:01:09    669s] Saving timing graph ...
[01/18 23:01:10    669s] Done save timing graph
[01/18 23:01:10    669s] Latch borrow mode reset to max_borrow
[01/18 23:01:10    669s] 
[01/18 23:01:10    669s] TimeStamp Deleting Cell Server Begin ...
[01/18 23:01:10    669s] Deleting Lib Analyzer.
[01/18 23:01:10    669s] 
[01/18 23:01:10    669s] TimeStamp Deleting Cell Server End ...
[01/18 23:01:10    669s] Starting delay calculation for Hold views
[01/18 23:01:10    670s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/18 23:01:10    670s] AAE_INFO: resetNetProps viewIdx 0 
[01/18 23:01:10    670s] Starting SI iteration 1 using Infinite Timing Windows
[01/18 23:01:10    670s] #################################################################################
[01/18 23:01:10    670s] # Design Stage: PostRoute
[01/18 23:01:10    670s] # Design Name: picorv32
[01/18 23:01:10    670s] # Design Mode: 45nm
[01/18 23:01:10    670s] # Analysis Mode: MMMC OCV 
[01/18 23:01:10    670s] # Parasitics Mode: SPEF/RCDB 
[01/18 23:01:10    670s] # Signoff Settings: SI On 
[01/18 23:01:10    670s] #################################################################################
[01/18 23:01:10    670s] AAE_INFO: 1 threads acquired from CTE.
[01/18 23:01:10    670s] Setting infinite Tws ...
[01/18 23:01:10    670s] First Iteration Infinite Tw... 
[01/18 23:01:10    670s] Calculate late delays in OCV mode...
[01/18 23:01:10    670s] Calculate early delays in OCV mode...
[01/18 23:01:10    670s] Topological Sorting (REAL = 0:00:00.0, MEM = 2595.7M, InitMEM = 2595.7M)
[01/18 23:01:10    670s] Start delay calculation (fullDC) (1 T). (MEM=2595.73)
[01/18 23:01:10    670s] End AAE Lib Interpolated Model. (MEM=2607.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:01:14    673s] Total number of fetched objects 10489
[01/18 23:01:14    673s] AAE_INFO-618: Total number of nets in the design is 10662,  99.3 percent of the nets selected for SI analysis
[01/18 23:01:14    673s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/18 23:01:14    673s] End delay calculation. (MEM=2576.07 CPU=0:00:03.2 REAL=0:00:03.0)
[01/18 23:01:14    673s] End delay calculation (fullDC). (MEM=2576.07 CPU=0:00:03.4 REAL=0:00:04.0)
[01/18 23:01:14    673s] *** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 2576.1M) ***
[01/18 23:01:15    674s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2600.1M)
[01/18 23:01:15    674s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/18 23:01:15    674s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2600.1M)
[01/18 23:01:15    674s] 
[01/18 23:01:15    674s] Executing IPO callback for view pruning ..
[01/18 23:01:15    674s] 
[01/18 23:01:15    674s] Active hold views:
[01/18 23:01:15    674s]  default_emulate_view
[01/18 23:01:15    674s]   Dominating endpoints: 0
[01/18 23:01:15    674s]   Dominating TNS: -0.000
[01/18 23:01:15    674s] 
[01/18 23:01:15    674s] Starting SI iteration 2
[01/18 23:01:15    674s] Calculate late delays in OCV mode...
[01/18 23:01:15    674s] Calculate early delays in OCV mode...
[01/18 23:01:15    674s] Start delay calculation (fullDC) (1 T). (MEM=2537.46)
[01/18 23:01:15    674s] End AAE Lib Interpolated Model. (MEM=2537.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:01:15    674s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 61. 
[01/18 23:01:15    674s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10489. 
[01/18 23:01:15    674s] Total number of fetched objects 10489
[01/18 23:01:15    674s] AAE_INFO-618: Total number of nets in the design is 10662,  0.0 percent of the nets selected for SI analysis
[01/18 23:01:15    674s] End delay calculation. (MEM=2549.88 CPU=0:00:00.1 REAL=0:00:00.0)
[01/18 23:01:15    674s] End delay calculation (fullDC). (MEM=2549.88 CPU=0:00:00.1 REAL=0:00:00.0)
[01/18 23:01:15    674s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2549.9M) ***
[01/18 23:01:16    675s] *** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:11:16 mem=2573.9M)
[01/18 23:01:16    675s] Done building cte hold timing graph (fixHold) cpu=0:00:06.7 real=0:00:07.0 totSessionCpu=0:11:16 mem=2573.9M ***
[01/18 23:01:16    676s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:11:16 mem=2589.1M ***
[01/18 23:01:16    676s] Restoring timing graph ...
[01/18 23:01:17    676s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[01/18 23:01:17    676s] Done restore timing graph
[01/18 23:01:17    676s] Done building cte setup timing graph (fixHold) cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:11:17 mem=2565.1M ***
[01/18 23:01:17    677s] *info: category slack lower bound [L 0.0] default
[01/18 23:01:17    677s] *info: category slack lower bound [H 0.0] reg2reg 
[01/18 23:01:17    677s] --------------------------------------------------- 
[01/18 23:01:17    677s]    Setup Violation Summary with Target Slack (0.000 ns)
[01/18 23:01:17    677s] --------------------------------------------------- 
[01/18 23:01:17    677s]          WNS    reg2regWNS
[01/18 23:01:17    677s]     1.935 ns      2.540 ns
[01/18 23:01:17    677s] --------------------------------------------------- 
[01/18 23:01:17    677s] OPTC: m1 20.0 20.0
[01/18 23:01:17    677s] Setting latch borrow mode to budget during optimization.
[01/18 23:01:17    677s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/18 23:01:17    677s] 
[01/18 23:01:17    677s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 23:01:17    677s] Summary for sequential cells identification: 
[01/18 23:01:17    677s]   Identified SBFF number: 104
[01/18 23:01:17    677s]   Identified MBFF number: 0
[01/18 23:01:17    677s]   Identified SB Latch number: 0
[01/18 23:01:17    677s]   Identified MB Latch number: 0
[01/18 23:01:17    677s]   Not identified SBFF number: 16
[01/18 23:01:17    677s]   Not identified MBFF number: 0
[01/18 23:01:17    677s]   Not identified SB Latch number: 0
[01/18 23:01:17    677s]   Not identified MB Latch number: 0
[01/18 23:01:17    677s]   Number of sequential cells which are not FFs: 32
[01/18 23:01:17    677s]  Visiting view : default_emulate_view
[01/18 23:01:17    677s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:01:17    677s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:17    677s]  Visiting view : default_emulate_view
[01/18 23:01:17    677s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:01:17    677s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:17    677s] TLC MultiMap info (StdDelay):
[01/18 23:01:17    677s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 23:01:17    677s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 23:01:17    677s]  Setting StdDelay to: 38ps
[01/18 23:01:17    677s] 
[01/18 23:01:17    677s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 23:01:17    677s] 
[01/18 23:01:17    677s] TimeStamp Deleting Cell Server Begin ...
[01/18 23:01:17    677s] 
[01/18 23:01:17    677s] TimeStamp Deleting Cell Server End ...
[01/18 23:01:17    677s] 
[01/18 23:01:17    677s] Creating Lib Analyzer ...
[01/18 23:01:17    677s] 
[01/18 23:01:17    677s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 23:01:17    677s] Summary for sequential cells identification: 
[01/18 23:01:17    677s]   Identified SBFF number: 104
[01/18 23:01:17    677s]   Identified MBFF number: 0
[01/18 23:01:17    677s]   Identified SB Latch number: 0
[01/18 23:01:17    677s]   Identified MB Latch number: 0
[01/18 23:01:17    677s]   Not identified SBFF number: 16
[01/18 23:01:17    677s]   Not identified MBFF number: 0
[01/18 23:01:17    677s]   Not identified SB Latch number: 0
[01/18 23:01:17    677s]   Not identified MB Latch number: 0
[01/18 23:01:17    677s]   Number of sequential cells which are not FFs: 32
[01/18 23:01:17    677s]  Visiting view : default_emulate_view
[01/18 23:01:17    677s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:01:17    677s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:17    677s]  Visiting view : default_emulate_view
[01/18 23:01:17    677s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:01:17    677s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:17    677s] TLC MultiMap info (StdDelay):
[01/18 23:01:17    677s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 23:01:17    677s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 23:01:17    677s]  Setting StdDelay to: 38ps
[01/18 23:01:17    677s] 
[01/18 23:01:17    677s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 23:01:17    677s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/18 23:01:17    677s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/18 23:01:17    677s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 23:01:17    677s] 
[01/18 23:01:17    677s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 23:01:18    678s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:18 mem=2589.1M
[01/18 23:01:18    678s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:18 mem=2589.1M
[01/18 23:01:18    678s] Creating Lib Analyzer, finished. 
[01/18 23:01:18    678s] 
[01/18 23:01:18    678s] *Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
[01/18 23:01:18    678s] *Info: worst delay setup view: default_emulate_view
[01/18 23:01:18    678s] Footprint list for hold buffering (delay unit: ps)
[01/18 23:01:18    678s] =================================================================
[01/18 23:01:18    678s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[01/18 23:01:18    678s] ------------------------------------------------------------------
[01/18 23:01:18    678s] *Info:       66.8       1.00     62.33    5.0  62.29 CLKBUFX2 (A,Y)
[01/18 23:01:18    678s] *Info:       66.8       1.00     62.33    5.0  62.29 BUFX2 (A,Y)
[01/18 23:01:18    678s] *Info:       69.7       1.00     41.47    6.0  41.48 CLKBUFX3 (A,Y)
[01/18 23:01:18    678s] *Info:       69.7       1.00     41.47    6.0  41.48 BUFX3 (A,Y)
[01/18 23:01:18    678s] *Info:       79.0       1.00     31.16    7.0  31.18 CLKBUFX4 (A,Y)
[01/18 23:01:18    678s] *Info:       79.0       1.00     31.16    7.0  31.18 BUFX4 (A,Y)
[01/18 23:01:18    678s] *Info:       70.2       1.00     20.86    9.0  21.02 CLKBUFX6 (A,Y)
[01/18 23:01:18    678s] *Info:       70.2       1.00     20.86    9.0  21.02 BUFX6 (A,Y)
[01/18 23:01:18    678s] *Info:      147.7       1.00    124.41    9.0 124.22 DLY1X1 (A,Y)
[01/18 23:01:18    678s] *Info:       79.1       1.00     16.06   11.0  16.01 CLKBUFX8 (A,Y)
[01/18 23:01:18    678s] *Info:       79.1       1.00     16.06   11.0  16.01 BUFX8 (A,Y)
[01/18 23:01:18    678s] *Info:      190.9       1.00     31.16   11.0  31.18 DLY1X4 (A,Y)
[01/18 23:01:18    678s] *Info:       79.1       1.00     11.03   15.0  10.92 CLKBUFX12 (A,Y)
[01/18 23:01:18    678s] *Info:       79.1       1.00     11.03   15.0  10.92 BUFX12 (A,Y)
[01/18 23:01:18    678s] *Info:      298.4       1.00    124.17   17.0 124.22 DLY2X1 (A,Y)
[01/18 23:01:18    678s] *Info:       79.2       1.00      8.15   20.0   8.38 CLKBUFX16 (A,Y)
[01/18 23:01:18    678s] *Info:       79.2       1.00      8.15   20.0   8.38 BUFX16 (A,Y)
[01/18 23:01:18    678s] *Info:      341.7       1.00     31.16   20.0  31.18 DLY2X4 (A,Y)
[01/18 23:01:18    678s] *Info:       80.3       1.00      6.95   24.0   6.79 BUFX20 (A,Y)
[01/18 23:01:18    678s] *Info:       80.3       1.00      6.95   24.0   6.79 CLKBUFX20 (A,Y)
[01/18 23:01:18    678s] *Info:      449.0       1.00    124.41   24.0 124.22 DLY3X1 (A,Y)
[01/18 23:01:18    678s] *Info:      492.3       1.00     31.16   26.0  31.18 DLY3X4 (A,Y)
[01/18 23:01:18    678s] *Info:      599.6       1.00    124.17   29.0 124.22 DLY4X1 (A,Y)
[01/18 23:01:18    678s] *Info:      643.0       1.00     31.16   31.0  31.18 DLY4X4 (A,Y)
[01/18 23:01:18    678s] =================================================================
[01/18 23:01:18    678s] Hold Timer stdDelay = 38.0ps
[01/18 23:01:18    678s]  Visiting view : default_emulate_view
[01/18 23:01:18    678s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:01:18    678s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:18    678s] Hold Timer stdDelay = 38.0ps (default_emulate_view)
[01/18 23:01:18    678s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2589.1M, EPOCH TIME: 1705611678.650789
[01/18 23:01:18    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:18    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:18    678s] 
[01/18 23:01:18    678s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:18    678s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2589.1M, EPOCH TIME: 1705611678.684867
[01/18 23:01:18    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:01:18    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:18    678s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  2.540  |  1.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.457  |  0.575  |  0.457  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.337   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2627.3M, EPOCH TIME: 1705611678.871325
[01/18 23:01:18    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:18    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:18    678s] 
[01/18 23:01:18    678s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:18    678s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2627.3M, EPOCH TIME: 1705611678.904232
[01/18 23:01:18    678s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:01:18    678s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:18    678s] Density: 81.510%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 2092.8M, totSessionCpu=0:11:18 **
[01/18 23:01:18    678s] *** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:09.3/0:00:09.3 (1.0), totSession cpu/real = 0:11:18.3/0:42:05.7 (0.3), mem = 2571.3M
[01/18 23:01:18    678s] 
[01/18 23:01:18    678s] =============================================================================================
[01/18 23:01:18    678s]  Step TAT Report : BuildHoldData #2 / optDesign #2                              21.35-s114_1
[01/18 23:01:18    678s] =============================================================================================
[01/18 23:01:18    678s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 23:01:18    678s] ---------------------------------------------------------------------------------------------
[01/18 23:01:18    678s] [ ViewPruning            ]     10   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.1    1.0
[01/18 23:01:18    678s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 23:01:18    678s] [ DrvReport              ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 23:01:18    678s] [ SlackTraversorInit     ]      2   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.4    1.0
[01/18 23:01:18    678s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[01/18 23:01:18    678s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   7.6 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 23:01:18    678s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 23:01:18    678s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 23:01:18    678s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 23:01:18    678s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 23:01:18    678s] [ TimingUpdate           ]      6   0:00:01.9  (  20.2 % )     0:00:05.7 /  0:00:05.7    1.0
[01/18 23:01:18    678s] [ FullDelayCalc          ]      3   0:00:03.7  (  39.6 % )     0:00:03.7 /  0:00:03.7    1.0
[01/18 23:01:18    678s] [ TimingReport           ]      2   0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 23:01:18    678s] [ SaveTimingGraph        ]      1   0:00:00.4  (   4.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 23:01:18    678s] [ RestoreTimingGraph     ]      1   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/18 23:01:18    678s] [ MISC                   ]          0:00:01.0  (  10.3 % )     0:00:01.0 /  0:00:01.0    1.0
[01/18 23:01:18    678s] ---------------------------------------------------------------------------------------------
[01/18 23:01:18    678s]  BuildHoldData #2 TOTAL             0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:09.3    1.0
[01/18 23:01:18    678s] ---------------------------------------------------------------------------------------------
[01/18 23:01:18    678s] 
[01/18 23:01:18    678s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:18.3/0:42:05.7 (0.3), mem = 2571.3M
[01/18 23:01:18    678s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.8271.31
[01/18 23:01:18    678s] HoldSingleBuffer minRootGain=0.000
[01/18 23:01:18    678s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[01/18 23:01:18    678s] HoldSingleBuffer minRootGain=0.000
[01/18 23:01:18    678s] HoldSingleBuffer minRootGain=0.000
[01/18 23:01:18    678s] HoldSingleBuffer minRootGain=0.000
[01/18 23:01:18    678s] *info: Run optDesign holdfix with 1 thread.
[01/18 23:01:18    678s] Info: 40 clock nets excluded from IPO operation.
[01/18 23:01:18    678s] --------------------------------------------------- 
[01/18 23:01:18    678s]    Hold Timing Summary  - Initial 
[01/18 23:01:18    678s] --------------------------------------------------- 
[01/18 23:01:18    678s]  Target slack:       0.0000 ns
[01/18 23:01:18    678s]  View: default_emulate_view 
[01/18 23:01:18    678s]    WNS:       0.4574
[01/18 23:01:18    678s]    TNS:       0.0000
[01/18 23:01:18    678s]    VP :            0
[01/18 23:01:18    678s]    Worst hold path end point: last_mem_valid_reg/D 
[01/18 23:01:18    678s] --------------------------------------------------- 
[01/18 23:01:18    678s] *** Hold timing is met. Hold fixing is not needed 
[01/18 23:01:18    678s] **INFO: total 0 insts, 0 nets marked don't touch
[01/18 23:01:18    678s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[01/18 23:01:18    678s] **INFO: total 0 insts, 0 nets unmarked don't touch

[01/18 23:01:18    678s] 
[01/18 23:01:18    678s] Capturing REF for hold ...
[01/18 23:01:18    678s]    Hold Timing Snapshot: (REF)
[01/18 23:01:18    678s]              All PG WNS: 0.000
[01/18 23:01:18    678s]              All PG TNS: 0.000
[01/18 23:01:18    678s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.8271.31
[01/18 23:01:18    678s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:11:18.4/0:42:05.8 (0.3), mem = 2609.5M
[01/18 23:01:18    678s] 
[01/18 23:01:18    678s] =============================================================================================
[01/18 23:01:18    678s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.35-s114_1
[01/18 23:01:18    678s] =============================================================================================
[01/18 23:01:18    678s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 23:01:18    678s] ---------------------------------------------------------------------------------------------
[01/18 23:01:18    678s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 23:01:18    678s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/18 23:01:18    678s] [ MISC                   ]          0:00:00.1  (  99.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 23:01:18    678s] ---------------------------------------------------------------------------------------------
[01/18 23:01:18    678s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 23:01:18    678s] ---------------------------------------------------------------------------------------------
[01/18 23:01:18    678s] 
[01/18 23:01:18    678s] 
[01/18 23:01:18    678s] TimeStamp Deleting Cell Server Begin ...
[01/18 23:01:18    678s] Deleting Lib Analyzer.
[01/18 23:01:19    678s] 
[01/18 23:01:19    678s] TimeStamp Deleting Cell Server End ...
[01/18 23:01:19    678s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/18 23:01:19    678s] 
[01/18 23:01:19    678s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 23:01:19    678s] Summary for sequential cells identification: 
[01/18 23:01:19    678s]   Identified SBFF number: 104
[01/18 23:01:19    678s]   Identified MBFF number: 0
[01/18 23:01:19    678s]   Identified SB Latch number: 0
[01/18 23:01:19    678s]   Identified MB Latch number: 0
[01/18 23:01:19    678s]   Not identified SBFF number: 16
[01/18 23:01:19    678s]   Not identified MBFF number: 0
[01/18 23:01:19    678s]   Not identified SB Latch number: 0
[01/18 23:01:19    678s]   Not identified MB Latch number: 0
[01/18 23:01:19    678s]   Number of sequential cells which are not FFs: 32
[01/18 23:01:19    678s]  Visiting view : default_emulate_view
[01/18 23:01:19    678s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:01:19    678s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:19    678s]  Visiting view : default_emulate_view
[01/18 23:01:19    678s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:01:19    678s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:19    678s] TLC MultiMap info (StdDelay):
[01/18 23:01:19    678s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 23:01:19    678s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 23:01:19    678s]  Setting StdDelay to: 38ps
[01/18 23:01:19    678s] 
[01/18 23:01:19    678s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 23:01:19    678s] 
[01/18 23:01:19    678s] TimeStamp Deleting Cell Server Begin ...
[01/18 23:01:19    678s] 
[01/18 23:01:19    678s] TimeStamp Deleting Cell Server End ...
[01/18 23:01:19    678s] **INFO: flowCheckPoint #4 OptimizationPreEco
[01/18 23:01:19    678s] Running postRoute recovery in preEcoRoute mode
[01/18 23:01:19    678s] **optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 2086.9M, totSessionCpu=0:11:18 **
[01/18 23:01:19    678s]   DRV Snapshot: (TGT)
[01/18 23:01:19    678s]          Tran DRV: 1 (1)
[01/18 23:01:19    678s]           Cap DRV: 0 (0)
[01/18 23:01:19    678s]        Fanout DRV: 0 (0)
[01/18 23:01:19    678s]            Glitch: 0 (0)
[01/18 23:01:19    678s] 
[01/18 23:01:19    678s] Creating Lib Analyzer ...
[01/18 23:01:19    678s] 
[01/18 23:01:19    678s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 23:01:19    678s] Summary for sequential cells identification: 
[01/18 23:01:19    678s]   Identified SBFF number: 104
[01/18 23:01:19    678s]   Identified MBFF number: 0
[01/18 23:01:19    678s]   Identified SB Latch number: 0
[01/18 23:01:19    678s]   Identified MB Latch number: 0
[01/18 23:01:19    678s]   Not identified SBFF number: 16
[01/18 23:01:19    678s]   Not identified MBFF number: 0
[01/18 23:01:19    678s]   Not identified SB Latch number: 0
[01/18 23:01:19    678s]   Not identified MB Latch number: 0
[01/18 23:01:19    678s]   Number of sequential cells which are not FFs: 32
[01/18 23:01:19    678s]  Visiting view : default_emulate_view
[01/18 23:01:19    678s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/18 23:01:19    678s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:19    678s]  Visiting view : default_emulate_view
[01/18 23:01:19    678s]    : PowerDomain = none : Weighted F : unweighted  = 41.70 (1.000) with rcCorner = 0
[01/18 23:01:19    678s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:01:19    678s] TLC MultiMap info (StdDelay):
[01/18 23:01:19    678s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 23:01:19    678s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 41.7ps
[01/18 23:01:19    678s]  Setting StdDelay to: 41.7ps
[01/18 23:01:19    678s] 
[01/18 23:01:19    678s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 23:01:19    678s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/18 23:01:19    678s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/18 23:01:19    678s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/18 23:01:19    678s] 
[01/18 23:01:19    678s] {RT default_emulate_rc_corner 0 11 11 {8 0} {10 0} 2}
[01/18 23:01:19    679s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:19 mem=2599.6M
[01/18 23:01:19    679s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:19 mem=2599.6M
[01/18 23:01:19    679s] Creating Lib Analyzer, finished. 
[01/18 23:01:19    679s] Checking DRV degradation...
[01/18 23:01:19    679s] 
[01/18 23:01:19    679s] Recovery Manager:
[01/18 23:01:19    679s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[01/18 23:01:19    679s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/18 23:01:19    679s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[01/18 23:01:19    679s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[01/18 23:01:19    679s] 
[01/18 23:01:19    679s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/18 23:01:19    679s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2569.62M, totSessionCpu=0:11:19).
[01/18 23:01:19    679s] **optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 2095.1M, totSessionCpu=0:11:19 **
[01/18 23:01:19    679s] 
[01/18 23:01:20    679s]   DRV Snapshot: (REF)
[01/18 23:01:20    679s]          Tran DRV: 1 (1)
[01/18 23:01:20    679s]           Cap DRV: 0 (0)
[01/18 23:01:20    679s]        Fanout DRV: 0 (0)
[01/18 23:01:20    679s]            Glitch: 0 (0)
[01/18 23:01:20    679s] Skipping pre eco harden opt
[01/18 23:01:20    679s] Running refinePlace -preserveRouting true -hardFence false
[01/18 23:01:20    679s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2607.8M, EPOCH TIME: 1705611680.036699
[01/18 23:01:20    679s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2607.8M, EPOCH TIME: 1705611680.036803
[01/18 23:01:20    679s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2607.8M, EPOCH TIME: 1705611680.036909
[01/18 23:01:20    679s] Processing tracks to init pin-track alignment.
[01/18 23:01:20    679s] z: 2, totalTracks: 1
[01/18 23:01:20    679s] z: 4, totalTracks: 1
[01/18 23:01:20    679s] z: 6, totalTracks: 1
[01/18 23:01:20    679s] z: 8, totalTracks: 1
[01/18 23:01:20    679s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 23:01:20    679s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2607.8M, EPOCH TIME: 1705611680.046289
[01/18 23:01:20    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:20    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:20    679s] 
[01/18 23:01:20    679s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:20    679s] 
[01/18 23:01:20    679s]  Skipping Bad Lib Cell Checking (CMU) !
[01/18 23:01:20    679s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.033, MEM:2607.8M, EPOCH TIME: 1705611680.079277
[01/18 23:01:20    679s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2607.8M, EPOCH TIME: 1705611680.079406
[01/18 23:01:20    679s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2607.8M, EPOCH TIME: 1705611680.079474
[01/18 23:01:20    679s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2607.8MB).
[01/18 23:01:20    679s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.044, MEM:2607.8M, EPOCH TIME: 1705611680.081332
[01/18 23:01:20    679s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.045, MEM:2607.8M, EPOCH TIME: 1705611680.081392
[01/18 23:01:20    679s] TDRefine: refinePlace mode is spiral
[01/18 23:01:20    679s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.8271.17
[01/18 23:01:20    679s] OPERPROF:   Starting RefinePlace at level 2, MEM:2607.8M, EPOCH TIME: 1705611680.081470
[01/18 23:01:20    679s] *** Starting refinePlace (0:11:19 mem=2607.8M) ***
[01/18 23:01:20    679s] Total net bbox length = 2.113e+05 (1.067e+05 1.045e+05) (ext = 6.290e+04)
[01/18 23:01:20    679s] 
[01/18 23:01:20    679s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:20    679s] (I)      Default pattern map key = picorv32_default.
[01/18 23:01:20    679s] (I)      Default pattern map key = picorv32_default.
[01/18 23:01:20    679s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2607.8M, EPOCH TIME: 1705611680.097268
[01/18 23:01:20    679s] Starting refinePlace ...
[01/18 23:01:20    679s] (I)      Default pattern map key = picorv32_default.
[01/18 23:01:20    679s] One DDP V2 for no tweak run.
[01/18 23:01:20    679s] (I)      Default pattern map key = picorv32_default.
[01/18 23:01:20    679s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2607.8M, EPOCH TIME: 1705611680.120947
[01/18 23:01:20    679s] DDP initSite1 nrRow 115 nrJob 115
[01/18 23:01:20    679s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2607.8M, EPOCH TIME: 1705611680.121074
[01/18 23:01:20    679s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.010, REAL:0.000, MEM:2607.8M, EPOCH TIME: 1705611680.121255
[01/18 23:01:20    679s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2607.8M, EPOCH TIME: 1705611680.121322
[01/18 23:01:20    679s] DDP markSite nrRow 115 nrJob 115
[01/18 23:01:20    679s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2607.8M, EPOCH TIME: 1705611680.121744
[01/18 23:01:20    679s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.010, REAL:0.001, MEM:2607.8M, EPOCH TIME: 1705611680.121814
[01/18 23:01:20    679s]   Spread Effort: high, post-route mode, useDDP on.
[01/18 23:01:20    679s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2607.8MB) @(0:11:20 - 0:11:20).
[01/18 23:01:20    679s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 23:01:20    679s] wireLenOptFixPriorityInst 1961 inst fixed
[01/18 23:01:20    679s] 
[01/18 23:01:20    679s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[01/18 23:01:20    679s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/18 23:01:20    679s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[01/18 23:01:20    679s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/18 23:01:20    679s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2607.8MB) @(0:11:20 - 0:11:20).
[01/18 23:01:20    679s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/18 23:01:20    679s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2607.8MB
[01/18 23:01:20    679s] Statistics of distance of Instance movement in refine placement:
[01/18 23:01:20    679s]   maximum (X+Y) =         0.00 um
[01/18 23:01:20    679s]   mean    (X+Y) =         0.00 um
[01/18 23:01:20    679s] Summary Report:
[01/18 23:01:20    679s] Instances move: 0 (out of 9436 movable)
[01/18 23:01:20    679s] Instances flipped: 0
[01/18 23:01:20    679s] Mean displacement: 0.00 um
[01/18 23:01:20    679s] Max displacement: 0.00 um 
[01/18 23:01:20    679s] Total instances moved : 0
[01/18 23:01:20    679s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.250, REAL:0.244, MEM:2607.8M, EPOCH TIME: 1705611680.340958
[01/18 23:01:20    679s] Total net bbox length = 2.113e+05 (1.067e+05 1.045e+05) (ext = 6.290e+04)
[01/18 23:01:20    679s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2607.8MB
[01/18 23:01:20    679s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2607.8MB) @(0:11:19 - 0:11:20).
[01/18 23:01:20    679s] *** Finished refinePlace (0:11:20 mem=2607.8M) ***
[01/18 23:01:20    679s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.8271.17
[01/18 23:01:20    679s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.270, REAL:0.264, MEM:2607.8M, EPOCH TIME: 1705611680.345653
[01/18 23:01:20    679s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2607.8M, EPOCH TIME: 1705611680.345720
[01/18 23:01:20    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9475).
[01/18 23:01:20    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:20    679s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:20    679s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:20    679s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.043, MEM:2569.8M, EPOCH TIME: 1705611680.389148
[01/18 23:01:20    679s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.360, REAL:0.353, MEM:2569.8M, EPOCH TIME: 1705611680.389297
[01/18 23:01:20    679s] {MMLU 0 40 10489}
[01/18 23:01:20    679s] ### Creating LA Mngr. totSessionCpu=0:11:20 mem=2569.8M
[01/18 23:01:20    679s] ### Creating LA Mngr, finished. totSessionCpu=0:11:20 mem=2569.8M
[01/18 23:01:20    679s] Default Rule : ""
[01/18 23:01:20    679s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
[01/18 23:01:20    679s] Worst Slack : 2.540 ns
[01/18 23:01:20    679s] 
[01/18 23:01:20    679s] Start Layer Assignment ...
[01/18 23:01:20    679s] WNS(2.540ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[01/18 23:01:20    679s] 
[01/18 23:01:20    679s] Select 0 cadidates out of 10662.
[01/18 23:01:20    679s] No critical nets selected. Skipped !
[01/18 23:01:20    679s] GigaOpt: setting up router preferences
[01/18 23:01:20    679s] GigaOpt: 0 nets assigned router directives
[01/18 23:01:20    679s] 
[01/18 23:01:20    679s] Start Assign Priority Nets ...
[01/18 23:01:20    679s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/18 23:01:20    679s] Existing Priority Nets 0 (0.0%)
[01/18 23:01:20    679s] Assigned Priority Nets 0 (0.0%)
[01/18 23:01:20    679s] 
[01/18 23:01:20    679s] Set Prefer Layer Routing Effort ...
[01/18 23:01:20    679s] Total Net(10660) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[01/18 23:01:20    679s] 
[01/18 23:01:20    679s] {MMLU 0 40 10489}
[01/18 23:01:20    679s] ### Creating LA Mngr. totSessionCpu=0:11:20 mem=2588.9M
[01/18 23:01:20    679s] ### Creating LA Mngr, finished. totSessionCpu=0:11:20 mem=2588.9M
[01/18 23:01:20    679s] #optDebug: Start CG creation (mem=2588.9M)
[01/18 23:01:20    679s]  ...initializing CG  maxDriveDist 1554.826500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 155.482500 
[01/18 23:01:20    680s] (cpu=0:00:00.1, mem=2663.9M)
[01/18 23:01:20    680s]  ...processing cgPrt (cpu=0:00:00.1, mem=2663.9M)
[01/18 23:01:20    680s]  ...processing cgEgp (cpu=0:00:00.1, mem=2663.9M)
[01/18 23:01:20    680s]  ...processing cgPbk (cpu=0:00:00.1, mem=2663.9M)
[01/18 23:01:20    680s]  ...processing cgNrb(cpu=0:00:00.1, mem=2663.9M)
[01/18 23:01:20    680s]  ...processing cgObs (cpu=0:00:00.1, mem=2663.9M)
[01/18 23:01:20    680s]  ...processing cgCon (cpu=0:00:00.1, mem=2663.9M)
[01/18 23:01:20    680s]  ...processing cgPdm (cpu=0:00:00.1, mem=2663.9M)
[01/18 23:01:20    680s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2663.9M)
[01/18 23:01:20    680s] Default Rule : ""
[01/18 23:01:20    680s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
[01/18 23:01:20    680s] Worst Slack : 1.935 ns
[01/18 23:01:20    680s] 
[01/18 23:01:20    680s] Start Layer Assignment ...
[01/18 23:01:20    680s] WNS(1.935ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[01/18 23:01:20    680s] 
[01/18 23:01:20    680s] Select 0 cadidates out of 10662.
[01/18 23:01:20    680s] No critical nets selected. Skipped !
[01/18 23:01:20    680s] GigaOpt: setting up router preferences
[01/18 23:01:20    680s] GigaOpt: 0 nets assigned router directives
[01/18 23:01:20    680s] 
[01/18 23:01:20    680s] Start Assign Priority Nets ...
[01/18 23:01:20    680s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[01/18 23:01:20    680s] Existing Priority Nets 0 (0.0%)
[01/18 23:01:20    680s] Assigned Priority Nets 0 (0.0%)
[01/18 23:01:20    680s] {MMLU 0 40 10489}
[01/18 23:01:20    680s] ### Creating LA Mngr. totSessionCpu=0:11:20 mem=2663.9M
[01/18 23:01:20    680s] ### Creating LA Mngr, finished. totSessionCpu=0:11:20 mem=2663.9M
[01/18 23:01:20    680s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2663.9M, EPOCH TIME: 1705611680.754702
[01/18 23:01:20    680s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:20    680s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:20    680s] 
[01/18 23:01:20    680s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:20    680s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2663.9M, EPOCH TIME: 1705611680.787602
[01/18 23:01:20    680s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:01:20    680s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:21    680s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  2.540  |  1.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.337   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2663.9M, EPOCH TIME: 1705611681.137620
[01/18 23:01:21    680s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:21    680s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:21    680s] 
[01/18 23:01:21    680s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:21    680s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2663.9M, EPOCH TIME: 1705611681.170265
[01/18 23:01:21    680s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:01:21    680s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:21    680s] Density: 81.510%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1993.7M, totSessionCpu=0:11:21 **
[01/18 23:01:21    680s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[01/18 23:01:21    680s] -routeWithEco false                       # bool, default=false
[01/18 23:01:21    680s] -routeSelectedNetOnly false               # bool, default=false
[01/18 23:01:21    680s] -routeWithTimingDriven false              # bool, default=false, user setting
[01/18 23:01:21    680s] -routeWithSiDriven false                  # bool, default=false, user setting
[01/18 23:01:21    680s] Existing Dirty Nets : 0
[01/18 23:01:21    680s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[01/18 23:01:21    680s] Reset Dirty Nets : 0
[01/18 23:01:21    680s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:20.6/0:42:08.0 (0.3), mem = 2469.3M
[01/18 23:01:21    680s] 
[01/18 23:01:21    680s] globalDetailRoute
[01/18 23:01:21    680s] 
[01/18 23:01:21    680s] #Start globalDetailRoute on Thu Jan 18 23:01:21 2024
[01/18 23:01:21    680s] #
[01/18 23:01:21    680s] ### Time Record (globalDetailRoute) is installed.
[01/18 23:01:21    680s] ### Time Record (Pre Callback) is installed.
[01/18 23:01:21    680s] Closing parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/picorv32_8271_fqB6aS.rcdb.d/picorv32.rcdb.d': 10370 access done (mem: 2469.312M)
[01/18 23:01:21    680s] ### Time Record (Pre Callback) is uninstalled.
[01/18 23:01:21    680s] ### Time Record (DB Import) is installed.
[01/18 23:01:21    680s] ### Time Record (Timing Data Generation) is installed.
[01/18 23:01:21    680s] ### Time Record (Timing Data Generation) is uninstalled.
[01/18 23:01:21    680s] ### Net info: total nets: 10662
[01/18 23:01:21    680s] ### Net info: dirty nets: 0
[01/18 23:01:21    680s] ### Net info: marked as disconnected nets: 0
[01/18 23:01:21    680s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/18 23:01:21    680s] #num needed restored net=0
[01/18 23:01:21    680s] #need_extraction net=0 (total=10662)
[01/18 23:01:21    680s] ### Net info: fully routed nets: 10359
[01/18 23:01:21    680s] ### Net info: trivial (< 2 pins) nets: 303
[01/18 23:01:21    680s] ### Net info: unrouted nets: 0
[01/18 23:01:21    680s] ### Net info: re-extraction nets: 0
[01/18 23:01:21    680s] ### Net info: ignored nets: 0
[01/18 23:01:21    680s] ### Net info: skip routing nets: 0
[01/18 23:01:21    681s] ### import design signature (49): route=132621698 fixed_route=1383417327 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1787615510 dirty_area=0 del_dirty_area=0 cell=247727136 placement=30267975 pin_access=1993310003 inst_pattern=1
[01/18 23:01:21    681s] ### Time Record (DB Import) is uninstalled.
[01/18 23:01:21    681s] #NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
[01/18 23:01:21    681s] #RTESIG:78da95934b6bc33010847beeaf58941c5c4852ed3a7a5d0be9a9b4257d5c83122bc160cb
[01/18 23:01:21    681s] #       c5960ffdf7552814421d2bd149884fc3ce8c34997eaed6c00817b9987788cb0dc2f39a88
[01/18 23:01:21    681s] #       1ba43971bebc27dca0987f3cb0dbc9f4e5f59d8c86bdad3a07d9b669aa1914dfded6e50e
[01/18 23:01:21    681s] #       0ab7b77d15a0732194fe70f78b2b4ec09041d685369ecea0ef5cfb8fd1c09e568f6f5f6e
[01/18 23:01:21    681s] #       57da6addf4c11df7895bb980d0f67f730c220658ed8ab2afc7b5b446401242f3dce49095
[01/18 23:01:21    681s] #       3eb8836b0751a3e2b0ed6e533785ab16dbd28f2b238f019ce4350421e9132fe399c696f2
[01/18 23:01:21    681s] #       ab70c1afc18534b0c485e2c705d9be6a6c181e5b1899f626f18200a4126948690938de0e
[01/18 23:01:21    681s] #       6a1ddf5b17ac2f6c5bc46a9cefeb73640ecc37de2528997a6568a44e31c411930ccae82f
[01/18 23:01:21    681s] #       619050a9b4904ef712217d8190490b11c520cffe829b1f6a8f591a
[01/18 23:01:21    681s] #
[01/18 23:01:21    681s] #Skip comparing routing design signature in db-snapshot flow
[01/18 23:01:21    681s] ### Time Record (Data Preparation) is installed.
[01/18 23:01:21    681s] #RTESIG:78da95924b6bc33010847beeaf58941c5c4852ed3a7a5d0be9a9b4257d5c83122bc160cb
[01/18 23:01:21    681s] #       c5960ffdf7555a2884ba56a293109f86d9999d4cdf576b60848b5ccc3bc4e506e1714dc4
[01/18 23:01:21    681s] #       0dd29c385fde126e50ccdfeed8f564faf4fc4a46c3de569d836cdb34d50c8a4f6feb7207
[01/18 23:01:21    681s] #       85dbdbbe0ad0b9104a7fb8f9c1152760c820eb421b5f67d077aefdc368600fabfb970fb7
[01/18 23:01:21    681s] #       2b6db56efae08ef7c4af5c4068fb5f1f83880156bba2eceb712dad119084d03c373964a5
[01/18 23:01:21    681s] #       0feee0da41d4a868b6dd6deaa670d5625bfa7165e4318093bc8620247d32cb78a6b1a5fc
[01/18 23:01:21    681s] #       225cf04b70210d2c71a1f8f140b6af1a1b866d0b23d3b3493c2300a9441a525a028eb783
[01/18 23:01:21    681s] #       5ac77deb82f5856d8b588df37dfd1f9903f38d77094aa6b60c0d0960dfee13bb60a44e89
[01/18 23:01:21    681s] #       11474c32286310892408954a0be9748111d2670899b410514cfcdf88aebe00c85c65cf
[01/18 23:01:21    681s] #
[01/18 23:01:21    681s] ### Time Record (Data Preparation) is uninstalled.
[01/18 23:01:21    681s] ### Time Record (Global Routing) is installed.
[01/18 23:01:21    681s] ### Time Record (Global Routing) is uninstalled.
[01/18 23:01:21    681s] #Total number of trivial nets (e.g. < 2 pins) = 303 (skipped).
[01/18 23:01:21    681s] #Total number of routable nets = 10359.
[01/18 23:01:21    681s] #Total number of nets in the design = 10662.
[01/18 23:01:21    681s] #1 routable net do not has any wires.
[01/18 23:01:21    681s] #10358 routable nets have routed wires.
[01/18 23:01:21    681s] #1 net will be global routed.
[01/18 23:01:21    681s] #40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/18 23:01:21    681s] ### Time Record (Data Preparation) is installed.
[01/18 23:01:21    681s] #Start routing data preparation on Thu Jan 18 23:01:21 2024
[01/18 23:01:21    681s] #
[01/18 23:01:21    681s] #Minimum voltage of a net in the design = 0.000.
[01/18 23:01:21    681s] #Maximum voltage of a net in the design = 0.900.
[01/18 23:01:21    681s] #Voltage range [0.000 - 0.900] has 10587 nets.
[01/18 23:01:21    681s] #Voltage range [0.900 - 0.900] has 1 net.
[01/18 23:01:21    681s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/18 23:01:21    681s] #Build and mark too close pins for the same net.
[01/18 23:01:21    681s] ### Time Record (Cell Pin Access) is installed.
[01/18 23:01:21    681s] #Initial pin access analysis.
[01/18 23:01:21    681s] #Detail pin access analysis.
[01/18 23:01:21    681s] ### Time Record (Cell Pin Access) is uninstalled.
[01/18 23:01:22    681s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/18 23:01:22    681s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 23:01:22    681s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 23:01:22    681s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 23:01:22    681s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 23:01:22    681s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 23:01:22    681s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 23:01:22    681s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 23:01:22    681s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 23:01:22    681s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/18 23:01:22    681s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/18 23:01:22    681s] #Processed 1/0 dirty instance, 0/2 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
[01/18 23:01:22    681s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1994.55 (MB), peak = 2136.35 (MB)
[01/18 23:01:22    681s] #Regenerating Ggrids automatically.
[01/18 23:01:22    681s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/18 23:01:22    681s] #Using automatically generated G-grids.
[01/18 23:01:22    681s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/18 23:01:24    683s] #Done routing data preparation.
[01/18 23:01:24    683s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2035.60 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] #Found 0 nets for post-route si or timing fixing.
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #Finished routing data preparation on Thu Jan 18 23:01:24 2024
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #Cpu time = 00:00:02
[01/18 23:01:24    683s] #Elapsed time = 00:00:02
[01/18 23:01:24    683s] #Increased memory = 45.13 (MB)
[01/18 23:01:24    683s] #Total memory = 2035.61 (MB)
[01/18 23:01:24    683s] #Peak memory = 2136.35 (MB)
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] ### Time Record (Data Preparation) is uninstalled.
[01/18 23:01:24    683s] ### Time Record (Global Routing) is installed.
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #Start global routing on Thu Jan 18 23:01:24 2024
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #Start global routing initialization on Thu Jan 18 23:01:24 2024
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #Number of eco nets is 1
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #Start global routing data preparation on Thu Jan 18 23:01:24 2024
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] ### build_merged_routing_blockage_rect_list starts on Thu Jan 18 23:01:24 2024 with memory = 2035.61 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] #Start routing resource analysis on Thu Jan 18 23:01:24 2024
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] ### init_is_bin_blocked starts on Thu Jan 18 23:01:24 2024 with memory = 2035.61 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Jan 18 23:01:24 2024 with memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] ### adjust_flow_cap starts on Thu Jan 18 23:01:24 2024 with memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] ### adjust_flow_per_partial_route_obs starts on Thu Jan 18 23:01:24 2024 with memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] ### set_via_blocked starts on Thu Jan 18 23:01:24 2024 with memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] ### copy_flow starts on Thu Jan 18 23:01:24 2024 with memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] #Routing resource analysis is done on Thu Jan 18 23:01:24 2024
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] ### report_flow_cap starts on Thu Jan 18 23:01:24 2024 with memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] #  Resource Analysis:
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/18 23:01:24    683s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/18 23:01:24    683s] #  --------------------------------------------------------------
[01/18 23:01:24    683s] #  Metal1         H         316         877        6400    66.22%
[01/18 23:01:24    683s] #  Metal2         V         454         689        6400     2.72%
[01/18 23:01:24    683s] #  Metal3         H         587         606        6400     0.00%
[01/18 23:01:24    683s] #  Metal4         V         776         367        6400     2.72%
[01/18 23:01:24    683s] #  Metal5         H        1022         171        6400     0.00%
[01/18 23:01:24    683s] #  Metal6         V        1060          83        6400     2.72%
[01/18 23:01:24    683s] #  Metal7         H        1177          16        6400     0.00%
[01/18 23:01:24    683s] #  Metal8         V        1093          50        6400     2.72%
[01/18 23:01:24    683s] #  Metal9         H        1166          27        6400     0.00%
[01/18 23:01:24    683s] #  Metal10        V         421          35        6400     4.81%
[01/18 23:01:24    683s] #  Metal11        H         381          96        6400    12.03%
[01/18 23:01:24    683s] #  --------------------------------------------------------------
[01/18 23:01:24    683s] #  Total                   8456      24.89%       70400     8.54%
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] ### analyze_m2_tracks starts on Thu Jan 18 23:01:24 2024 with memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] ### report_initial_resource starts on Thu Jan 18 23:01:24 2024 with memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] ### mark_pg_pins_accessibility starts on Thu Jan 18 23:01:24 2024 with memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] ### set_net_region starts on Thu Jan 18 23:01:24 2024 with memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #Global routing data preparation is done on Thu Jan 18 23:01:24 2024
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] ### prepare_level starts on Thu Jan 18 23:01:24 2024 with memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### init level 1 starts on Thu Jan 18 23:01:24 2024 with memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] ### Level 1 hgrid = 80 X 80
[01/18 23:01:24    683s] ### prepare_level_flow starts on Thu Jan 18 23:01:24 2024 with memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #Global routing initialization is done on Thu Jan 18 23:01:24 2024
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] #
[01/18 23:01:24    683s] #start global routing iteration 1...
[01/18 23:01:24    683s] ### init_flow_edge starts on Thu Jan 18 23:01:24 2024 with memory = 2036.86 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    683s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    683s] ### routing at level 1 (topmost level) iter 0
[01/18 23:01:24    684s] ### measure_qor starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] ### measure_congestion starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] #start global routing iteration 2...
[01/18 23:01:24    684s] ### routing at level 1 (topmost level) iter 1
[01/18 23:01:24    684s] ### measure_qor starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] ### measure_congestion starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] ### route_end starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] #Total number of trivial nets (e.g. < 2 pins) = 303 (skipped).
[01/18 23:01:24    684s] #Total number of routable nets = 10359.
[01/18 23:01:24    684s] #Total number of nets in the design = 10662.
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] #10359 routable nets have routed wires.
[01/18 23:01:24    684s] #40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] #Routed net constraints summary:
[01/18 23:01:24    684s] #-----------------------------
[01/18 23:01:24    684s] #        Rules   Unconstrained  
[01/18 23:01:24    684s] #-----------------------------
[01/18 23:01:24    684s] #      Default               1  
[01/18 23:01:24    684s] #       NDR_13               0  
[01/18 23:01:24    684s] #-----------------------------
[01/18 23:01:24    684s] #        Total               1  
[01/18 23:01:24    684s] #-----------------------------
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] #Routing constraints summary of the whole design:
[01/18 23:01:24    684s] #---------------------------------------------------------
[01/18 23:01:24    684s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[01/18 23:01:24    684s] #---------------------------------------------------------
[01/18 23:01:24    684s] #      Default           36             36           10319  
[01/18 23:01:24    684s] #       NDR_13            4              4               0  
[01/18 23:01:24    684s] #---------------------------------------------------------
[01/18 23:01:24    684s] #        Total           40             40           10319  
[01/18 23:01:24    684s] #---------------------------------------------------------
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] ### adjust_flow_per_partial_route_obs starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### cal_base_flow starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] ### init_flow_edge starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### cal_flow starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### report_overcon starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] #                 OverCon          
[01/18 23:01:24    684s] #                  #Gcell    %Gcell
[01/18 23:01:24    684s] #     Layer           (1)   OverCon  Flow/Cap
[01/18 23:01:24    684s] #  ----------------------------------------------
[01/18 23:01:24    684s] #  Metal1        0(0.00%)   (0.00%)     0.43  
[01/18 23:01:24    684s] #  Metal2        0(0.00%)   (0.00%)     0.60  
[01/18 23:01:24    684s] #  Metal3        0(0.00%)   (0.00%)     0.51  
[01/18 23:01:24    684s] #  Metal4        0(0.00%)   (0.00%)     0.32  
[01/18 23:01:24    684s] #  Metal5        0(0.00%)   (0.00%)     0.14  
[01/18 23:01:24    684s] #  Metal6        0(0.00%)   (0.00%)     0.07  
[01/18 23:01:24    684s] #  Metal7        0(0.00%)   (0.00%)     0.01  
[01/18 23:01:24    684s] #  Metal8        0(0.00%)   (0.00%)     0.04  
[01/18 23:01:24    684s] #  Metal9        0(0.00%)   (0.00%)     0.02  
[01/18 23:01:24    684s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[01/18 23:01:24    684s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[01/18 23:01:24    684s] #  ----------------------------------------------
[01/18 23:01:24    684s] #     Total      0(0.00%)   (0.00%)
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[01/18 23:01:24    684s] #  Overflow after GR: 0.00% H + 0.00% V
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### cal_base_flow starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] ### init_flow_edge starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### cal_flow starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### generate_cong_map_content starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### update starts on Thu Jan 18 23:01:24 2024 with memory = 2037.14 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] #Complete Global Routing.
[01/18 23:01:24    684s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 23:01:24    684s] #Total wire length = 185772 um.
[01/18 23:01:24    684s] #Total half perimeter of net bounding box = 158042 um.
[01/18 23:01:24    684s] #Total wire length on LAYER Metal1 = 1780 um.
[01/18 23:01:24    684s] #Total wire length on LAYER Metal2 = 54273 um.
[01/18 23:01:24    684s] #Total wire length on LAYER Metal3 = 60161 um.
[01/18 23:01:24    684s] #Total wire length on LAYER Metal4 = 42305 um.
[01/18 23:01:24    684s] #Total wire length on LAYER Metal5 = 21590 um.
[01/18 23:01:24    684s] #Total wire length on LAYER Metal6 = 5345 um.
[01/18 23:01:24    684s] #Total wire length on LAYER Metal7 = 319 um.
[01/18 23:01:24    684s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 23:01:24    684s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 23:01:24    684s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 23:01:24    684s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 23:01:24    684s] #Total number of vias = 81682
[01/18 23:01:24    684s] #Total number of multi-cut vias = 53270 ( 65.2%)
[01/18 23:01:24    684s] #Total number of single cut vias = 28412 ( 34.8%)
[01/18 23:01:24    684s] #Up-Via Summary (total 81682):
[01/18 23:01:24    684s] #                   single-cut          multi-cut      Total
[01/18 23:01:24    684s] #-----------------------------------------------------------
[01/18 23:01:24    684s] # Metal1         13982 ( 37.2%)     23603 ( 62.8%)      37585
[01/18 23:01:24    684s] # Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
[01/18 23:01:24    684s] # Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
[01/18 23:01:24    684s] # Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
[01/18 23:01:24    684s] # Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
[01/18 23:01:24    684s] # Metal6             3 (  9.1%)        30 ( 90.9%)         33
[01/18 23:01:24    684s] #-----------------------------------------------------------
[01/18 23:01:24    684s] #                28412 ( 34.8%)     53270 ( 65.2%)      81682 
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] ### update cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### report_overcon starts on Thu Jan 18 23:01:24 2024 with memory = 2037.56 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### report_overcon starts on Thu Jan 18 23:01:24 2024 with memory = 2037.56 (MB), peak = 2136.35 (MB)
[01/18 23:01:24    684s] #Max overcon = 0 track.
[01/18 23:01:24    684s] #Total overcon = 0.00%.
[01/18 23:01:24    684s] #Worst layer Gcell overcon rate = 0.00%.
[01/18 23:01:24    684s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:24    684s] ### global_route design signature (52): route=1591776097 net_attr=2061767780
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] #Global routing statistics:
[01/18 23:01:24    684s] #Cpu time = 00:00:01
[01/18 23:01:24    684s] #Elapsed time = 00:00:01
[01/18 23:01:24    684s] #Increased memory = 1.53 (MB)
[01/18 23:01:24    684s] #Total memory = 2037.14 (MB)
[01/18 23:01:24    684s] #Peak memory = 2136.35 (MB)
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] #Finished global routing on Thu Jan 18 23:01:24 2024
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] #
[01/18 23:01:24    684s] ### Time Record (Global Routing) is uninstalled.
[01/18 23:01:24    684s] ### Time Record (Data Preparation) is installed.
[01/18 23:01:24    684s] ### Time Record (Data Preparation) is uninstalled.
[01/18 23:01:25    684s] ### track-assign external-init starts on Thu Jan 18 23:01:25 2024 with memory = 2035.88 (MB), peak = 2136.35 (MB)
[01/18 23:01:25    684s] ### Time Record (Track Assignment) is installed.
[01/18 23:01:25    684s] ### Time Record (Track Assignment) is uninstalled.
[01/18 23:01:25    684s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:25    684s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2035.88 (MB), peak = 2136.35 (MB)
[01/18 23:01:25    684s] ### track-assign engine-init starts on Thu Jan 18 23:01:25 2024 with memory = 2035.88 (MB), peak = 2136.35 (MB)
[01/18 23:01:25    684s] ### Time Record (Track Assignment) is installed.
[01/18 23:01:25    684s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:25    684s] ### track-assign core-engine starts on Thu Jan 18 23:01:25 2024 with memory = 2035.88 (MB), peak = 2136.35 (MB)
[01/18 23:01:25    684s] #Start Track Assignment.
[01/18 23:01:25    684s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[01/18 23:01:25    684s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[01/18 23:01:25    684s] #Complete Track Assignment.
[01/18 23:01:25    684s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 23:01:25    684s] #Total wire length = 185772 um.
[01/18 23:01:25    684s] #Total half perimeter of net bounding box = 158042 um.
[01/18 23:01:25    684s] #Total wire length on LAYER Metal1 = 1780 um.
[01/18 23:01:25    684s] #Total wire length on LAYER Metal2 = 54273 um.
[01/18 23:01:25    684s] #Total wire length on LAYER Metal3 = 60161 um.
[01/18 23:01:25    684s] #Total wire length on LAYER Metal4 = 42305 um.
[01/18 23:01:25    684s] #Total wire length on LAYER Metal5 = 21590 um.
[01/18 23:01:25    684s] #Total wire length on LAYER Metal6 = 5345 um.
[01/18 23:01:25    684s] #Total wire length on LAYER Metal7 = 319 um.
[01/18 23:01:25    684s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 23:01:25    684s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 23:01:25    684s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 23:01:25    684s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 23:01:25    684s] #Total number of vias = 81682
[01/18 23:01:25    684s] #Total number of multi-cut vias = 53270 ( 65.2%)
[01/18 23:01:25    684s] #Total number of single cut vias = 28412 ( 34.8%)
[01/18 23:01:25    684s] #Up-Via Summary (total 81682):
[01/18 23:01:25    684s] #                   single-cut          multi-cut      Total
[01/18 23:01:25    684s] #-----------------------------------------------------------
[01/18 23:01:25    684s] # Metal1         13982 ( 37.2%)     23603 ( 62.8%)      37585
[01/18 23:01:25    684s] # Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
[01/18 23:01:25    684s] # Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
[01/18 23:01:25    684s] # Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
[01/18 23:01:25    684s] # Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
[01/18 23:01:25    684s] # Metal6             3 (  9.1%)        30 ( 90.9%)         33
[01/18 23:01:25    684s] #-----------------------------------------------------------
[01/18 23:01:25    684s] #                28412 ( 34.8%)     53270 ( 65.2%)      81682 
[01/18 23:01:25    684s] #
[01/18 23:01:25    684s] ### track_assign design signature (55): route=1591776097
[01/18 23:01:25    684s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:25    684s] ### Time Record (Track Assignment) is uninstalled.
[01/18 23:01:25    684s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2035.88 (MB), peak = 2136.35 (MB)
[01/18 23:01:25    684s] #
[01/18 23:01:25    684s] #number of short segments in preferred routing layers
[01/18 23:01:25    684s] #	
[01/18 23:01:25    684s] #	
[01/18 23:01:25    684s] #
[01/18 23:01:25    684s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/18 23:01:25    684s] #Cpu time = 00:00:04
[01/18 23:01:25    684s] #Elapsed time = 00:00:04
[01/18 23:01:25    684s] #Increased memory = 45.65 (MB)
[01/18 23:01:25    684s] #Total memory = 2036.12 (MB)
[01/18 23:01:25    684s] #Peak memory = 2136.35 (MB)
[01/18 23:01:25    684s] ### Time Record (Detail Routing) is installed.
[01/18 23:01:25    684s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/18 23:01:25    685s] #
[01/18 23:01:25    685s] #Start Detail Routing..
[01/18 23:01:25    685s] #start initial detail routing ...
[01/18 23:01:25    685s] ### Design has 0 dirty nets, 1 dirty-area)
[01/18 23:01:26    685s] # ECO: 0.6% of the total area was rechecked for DRC, and 0.6% required routing.
[01/18 23:01:26    685s] #   number of violations = 0
[01/18 23:01:26    685s] #1 out of 9475 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[01/18 23:01:26    685s] #0.0% of the total area is being checked for drcs
[01/18 23:01:26    685s] #0.0% of the total area was checked
[01/18 23:01:26    685s] ### Routing stats: routing = 0.77% drc-check-only = 0.66% dirty-area = 0.06%
[01/18 23:01:26    685s] #   number of violations = 0
[01/18 23:01:26    685s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2035.79 (MB), peak = 2136.35 (MB)
[01/18 23:01:26    685s] #Complete Detail Routing.
[01/18 23:01:26    685s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 23:01:26    685s] #Total wire length = 185772 um.
[01/18 23:01:26    685s] #Total half perimeter of net bounding box = 158042 um.
[01/18 23:01:26    685s] #Total wire length on LAYER Metal1 = 1780 um.
[01/18 23:01:26    685s] #Total wire length on LAYER Metal2 = 54273 um.
[01/18 23:01:26    685s] #Total wire length on LAYER Metal3 = 60161 um.
[01/18 23:01:26    685s] #Total wire length on LAYER Metal4 = 42305 um.
[01/18 23:01:26    685s] #Total wire length on LAYER Metal5 = 21590 um.
[01/18 23:01:26    685s] #Total wire length on LAYER Metal6 = 5345 um.
[01/18 23:01:26    685s] #Total wire length on LAYER Metal7 = 319 um.
[01/18 23:01:26    685s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 23:01:26    685s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 23:01:26    685s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 23:01:26    685s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 23:01:26    685s] #Total number of vias = 81682
[01/18 23:01:26    685s] #Total number of multi-cut vias = 53269 ( 65.2%)
[01/18 23:01:26    685s] #Total number of single cut vias = 28413 ( 34.8%)
[01/18 23:01:26    685s] #Up-Via Summary (total 81682):
[01/18 23:01:26    685s] #                   single-cut          multi-cut      Total
[01/18 23:01:26    685s] #-----------------------------------------------------------
[01/18 23:01:26    685s] # Metal1         13983 ( 37.2%)     23602 ( 62.8%)      37585
[01/18 23:01:26    685s] # Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
[01/18 23:01:26    685s] # Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
[01/18 23:01:26    685s] # Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
[01/18 23:01:26    685s] # Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
[01/18 23:01:26    685s] # Metal6             3 (  9.1%)        30 ( 90.9%)         33
[01/18 23:01:26    685s] #-----------------------------------------------------------
[01/18 23:01:26    685s] #                28413 ( 34.8%)     53269 ( 65.2%)      81682 
[01/18 23:01:26    685s] #
[01/18 23:01:26    685s] #Total number of DRC violations = 0
[01/18 23:01:26    685s] ### Time Record (Detail Routing) is uninstalled.
[01/18 23:01:26    685s] #Cpu time = 00:00:01
[01/18 23:01:26    685s] #Elapsed time = 00:00:01
[01/18 23:01:26    685s] #Increased memory = -0.34 (MB)
[01/18 23:01:26    685s] #Total memory = 2035.79 (MB)
[01/18 23:01:26    685s] #Peak memory = 2136.35 (MB)
[01/18 23:01:26    685s] ### Time Record (Antenna Fixing) is installed.
[01/18 23:01:26    685s] #
[01/18 23:01:26    685s] #start routing for process antenna violation fix ...
[01/18 23:01:26    685s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/18 23:01:28    687s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2035.67 (MB), peak = 2136.35 (MB)
[01/18 23:01:28    687s] #
[01/18 23:01:28    687s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 23:01:28    687s] #Total wire length = 185772 um.
[01/18 23:01:28    687s] #Total half perimeter of net bounding box = 158042 um.
[01/18 23:01:28    687s] #Total wire length on LAYER Metal1 = 1780 um.
[01/18 23:01:28    687s] #Total wire length on LAYER Metal2 = 54273 um.
[01/18 23:01:28    687s] #Total wire length on LAYER Metal3 = 60161 um.
[01/18 23:01:28    687s] #Total wire length on LAYER Metal4 = 42305 um.
[01/18 23:01:28    687s] #Total wire length on LAYER Metal5 = 21590 um.
[01/18 23:01:28    687s] #Total wire length on LAYER Metal6 = 5345 um.
[01/18 23:01:28    687s] #Total wire length on LAYER Metal7 = 319 um.
[01/18 23:01:28    687s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 23:01:28    687s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 23:01:28    687s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 23:01:28    687s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 23:01:28    687s] #Total number of vias = 81682
[01/18 23:01:28    687s] #Total number of multi-cut vias = 53269 ( 65.2%)
[01/18 23:01:28    687s] #Total number of single cut vias = 28413 ( 34.8%)
[01/18 23:01:28    687s] #Up-Via Summary (total 81682):
[01/18 23:01:28    687s] #                   single-cut          multi-cut      Total
[01/18 23:01:28    687s] #-----------------------------------------------------------
[01/18 23:01:28    687s] # Metal1         13983 ( 37.2%)     23602 ( 62.8%)      37585
[01/18 23:01:28    687s] # Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
[01/18 23:01:28    687s] # Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
[01/18 23:01:28    687s] # Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
[01/18 23:01:28    687s] # Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
[01/18 23:01:28    687s] # Metal6             3 (  9.1%)        30 ( 90.9%)         33
[01/18 23:01:28    687s] #-----------------------------------------------------------
[01/18 23:01:28    687s] #                28413 ( 34.8%)     53269 ( 65.2%)      81682 
[01/18 23:01:28    687s] #
[01/18 23:01:28    687s] #Total number of DRC violations = 0
[01/18 23:01:28    687s] #Total number of process antenna violations = 0
[01/18 23:01:28    687s] #Total number of net violated process antenna rule = 0
[01/18 23:01:28    687s] #
[01/18 23:01:29    688s] #
[01/18 23:01:29    688s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 23:01:29    688s] #Total wire length = 185772 um.
[01/18 23:01:29    688s] #Total half perimeter of net bounding box = 158042 um.
[01/18 23:01:29    688s] #Total wire length on LAYER Metal1 = 1780 um.
[01/18 23:01:29    688s] #Total wire length on LAYER Metal2 = 54273 um.
[01/18 23:01:29    688s] #Total wire length on LAYER Metal3 = 60161 um.
[01/18 23:01:29    688s] #Total wire length on LAYER Metal4 = 42305 um.
[01/18 23:01:29    688s] #Total wire length on LAYER Metal5 = 21590 um.
[01/18 23:01:29    688s] #Total wire length on LAYER Metal6 = 5345 um.
[01/18 23:01:29    688s] #Total wire length on LAYER Metal7 = 319 um.
[01/18 23:01:29    688s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 23:01:29    688s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 23:01:29    688s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 23:01:29    688s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 23:01:29    688s] #Total number of vias = 81682
[01/18 23:01:29    688s] #Total number of multi-cut vias = 53269 ( 65.2%)
[01/18 23:01:29    688s] #Total number of single cut vias = 28413 ( 34.8%)
[01/18 23:01:29    688s] #Up-Via Summary (total 81682):
[01/18 23:01:29    688s] #                   single-cut          multi-cut      Total
[01/18 23:01:29    688s] #-----------------------------------------------------------
[01/18 23:01:29    688s] # Metal1         13983 ( 37.2%)     23602 ( 62.8%)      37585
[01/18 23:01:29    688s] # Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
[01/18 23:01:29    688s] # Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
[01/18 23:01:29    688s] # Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
[01/18 23:01:29    688s] # Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
[01/18 23:01:29    688s] # Metal6             3 (  9.1%)        30 ( 90.9%)         33
[01/18 23:01:29    688s] #-----------------------------------------------------------
[01/18 23:01:29    688s] #                28413 ( 34.8%)     53269 ( 65.2%)      81682 
[01/18 23:01:29    688s] #
[01/18 23:01:29    688s] #Total number of DRC violations = 0
[01/18 23:01:29    688s] #Total number of process antenna violations = 0
[01/18 23:01:29    688s] #Total number of net violated process antenna rule = 0
[01/18 23:01:29    688s] #
[01/18 23:01:29    688s] ### Time Record (Antenna Fixing) is uninstalled.
[01/18 23:01:29    689s] ### Time Record (Post Route Wire Spreading) is installed.
[01/18 23:01:29    689s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[01/18 23:01:29    689s] #
[01/18 23:01:29    689s] #Start Post Route wire spreading..
[01/18 23:01:29    689s] #
[01/18 23:01:29    689s] #Start data preparation for wire spreading...
[01/18 23:01:29    689s] #
[01/18 23:01:29    689s] #Data preparation is done on Thu Jan 18 23:01:29 2024
[01/18 23:01:29    689s] #
[01/18 23:01:29    689s] ### track-assign engine-init starts on Thu Jan 18 23:01:29 2024 with memory = 2036.09 (MB), peak = 2136.35 (MB)
[01/18 23:01:29    689s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[01/18 23:01:29    689s] #
[01/18 23:01:29    689s] #Start Post Route Wire Spread.
[01/18 23:01:30    690s] #Done with 157 horizontal wires in 5 hboxes and 328 vertical wires in 5 hboxes.
[01/18 23:01:30    690s] #Complete Post Route Wire Spread.
[01/18 23:01:30    690s] #
[01/18 23:01:30    690s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 23:01:30    690s] #Total wire length = 185896 um.
[01/18 23:01:30    690s] #Total half perimeter of net bounding box = 158042 um.
[01/18 23:01:30    690s] #Total wire length on LAYER Metal1 = 1781 um.
[01/18 23:01:30    690s] #Total wire length on LAYER Metal2 = 54293 um.
[01/18 23:01:30    690s] #Total wire length on LAYER Metal3 = 60194 um.
[01/18 23:01:30    690s] #Total wire length on LAYER Metal4 = 42363 um.
[01/18 23:01:30    690s] #Total wire length on LAYER Metal5 = 21602 um.
[01/18 23:01:30    690s] #Total wire length on LAYER Metal6 = 5345 um.
[01/18 23:01:30    690s] #Total wire length on LAYER Metal7 = 319 um.
[01/18 23:01:30    690s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 23:01:30    690s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 23:01:30    690s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 23:01:30    690s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 23:01:30    690s] #Total number of vias = 81682
[01/18 23:01:30    690s] #Total number of multi-cut vias = 53269 ( 65.2%)
[01/18 23:01:30    690s] #Total number of single cut vias = 28413 ( 34.8%)
[01/18 23:01:30    690s] #Up-Via Summary (total 81682):
[01/18 23:01:30    690s] #                   single-cut          multi-cut      Total
[01/18 23:01:30    690s] #-----------------------------------------------------------
[01/18 23:01:30    690s] # Metal1         13983 ( 37.2%)     23602 ( 62.8%)      37585
[01/18 23:01:30    690s] # Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
[01/18 23:01:30    690s] # Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
[01/18 23:01:30    690s] # Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
[01/18 23:01:30    690s] # Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
[01/18 23:01:30    690s] # Metal6             3 (  9.1%)        30 ( 90.9%)         33
[01/18 23:01:30    690s] #-----------------------------------------------------------
[01/18 23:01:30    690s] #                28413 ( 34.8%)     53269 ( 65.2%)      81682 
[01/18 23:01:30    690s] #
[01/18 23:01:32    691s] #   number of violations = 0
[01/18 23:01:32    691s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2035.68 (MB), peak = 2136.35 (MB)
[01/18 23:01:32    691s] #CELL_VIEW picorv32,init has no DRC violation.
[01/18 23:01:32    691s] #Total number of DRC violations = 0
[01/18 23:01:32    691s] #Total number of process antenna violations = 0
[01/18 23:01:32    691s] #Total number of net violated process antenna rule = 0
[01/18 23:01:32    691s] #Post Route wire spread is done.
[01/18 23:01:32    691s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/18 23:01:32    691s] #Total number of nets with non-default rule or having extra spacing = 4
[01/18 23:01:32    691s] #Total wire length = 185896 um.
[01/18 23:01:32    691s] #Total half perimeter of net bounding box = 158042 um.
[01/18 23:01:32    691s] #Total wire length on LAYER Metal1 = 1781 um.
[01/18 23:01:32    691s] #Total wire length on LAYER Metal2 = 54293 um.
[01/18 23:01:32    691s] #Total wire length on LAYER Metal3 = 60194 um.
[01/18 23:01:32    691s] #Total wire length on LAYER Metal4 = 42363 um.
[01/18 23:01:32    691s] #Total wire length on LAYER Metal5 = 21602 um.
[01/18 23:01:32    691s] #Total wire length on LAYER Metal6 = 5345 um.
[01/18 23:01:32    691s] #Total wire length on LAYER Metal7 = 319 um.
[01/18 23:01:32    691s] #Total wire length on LAYER Metal8 = 0 um.
[01/18 23:01:32    691s] #Total wire length on LAYER Metal9 = 0 um.
[01/18 23:01:32    691s] #Total wire length on LAYER Metal10 = 0 um.
[01/18 23:01:32    691s] #Total wire length on LAYER Metal11 = 0 um.
[01/18 23:01:32    691s] #Total number of vias = 81682
[01/18 23:01:32    691s] #Total number of multi-cut vias = 53269 ( 65.2%)
[01/18 23:01:32    691s] #Total number of single cut vias = 28413 ( 34.8%)
[01/18 23:01:32    691s] #Up-Via Summary (total 81682):
[01/18 23:01:32    691s] #                   single-cut          multi-cut      Total
[01/18 23:01:32    691s] #-----------------------------------------------------------
[01/18 23:01:32    691s] # Metal1         13983 ( 37.2%)     23602 ( 62.8%)      37585
[01/18 23:01:32    691s] # Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
[01/18 23:01:32    691s] # Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
[01/18 23:01:32    691s] # Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
[01/18 23:01:32    691s] # Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
[01/18 23:01:32    691s] # Metal6             3 (  9.1%)        30 ( 90.9%)         33
[01/18 23:01:32    691s] #-----------------------------------------------------------
[01/18 23:01:32    691s] #                28413 ( 34.8%)     53269 ( 65.2%)      81682 
[01/18 23:01:32    691s] #
[01/18 23:01:32    691s] #detailRoute Statistics:
[01/18 23:01:32    691s] #Cpu time = 00:00:07
[01/18 23:01:32    691s] #Elapsed time = 00:00:07
[01/18 23:01:32    691s] #Increased memory = -0.45 (MB)
[01/18 23:01:32    691s] #Total memory = 2035.68 (MB)
[01/18 23:01:32    691s] #Peak memory = 2136.35 (MB)
[01/18 23:01:32    691s] #Skip updating routing design signature in db-snapshot flow
[01/18 23:01:32    691s] ### global_detail_route design signature (68): route=1565864927 flt_obj=0 vio=1905142130 shield_wire=1
[01/18 23:01:32    691s] ### Time Record (DB Export) is installed.
[01/18 23:01:32    691s] ### export design design signature (69): route=1565864927 fixed_route=1383417327 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1972506073 dirty_area=0 del_dirty_area=0 cell=247727136 placement=30267975 pin_access=1803002947 inst_pattern=1
[01/18 23:01:32    691s] #	no debugging net set
[01/18 23:01:32    691s] ### Time Record (DB Export) is uninstalled.
[01/18 23:01:32    691s] ### Time Record (Post Callback) is installed.
[01/18 23:01:32    691s] ### Time Record (Post Callback) is uninstalled.
[01/18 23:01:32    691s] #
[01/18 23:01:32    691s] #globalDetailRoute statistics:
[01/18 23:01:32    691s] #Cpu time = 00:00:11
[01/18 23:01:32    691s] #Elapsed time = 00:00:11
[01/18 23:01:32    691s] #Increased memory = -43.72 (MB)
[01/18 23:01:32    691s] #Total memory = 1949.97 (MB)
[01/18 23:01:32    691s] #Peak memory = 2136.35 (MB)
[01/18 23:01:32    691s] #Number of warnings = 0
[01/18 23:01:32    691s] #Total number of warnings = 25
[01/18 23:01:32    691s] #Number of fails = 0
[01/18 23:01:32    691s] #Total number of fails = 0
[01/18 23:01:32    691s] #Complete globalDetailRoute on Thu Jan 18 23:01:32 2024
[01/18 23:01:32    691s] #
[01/18 23:01:32    691s] ### Time Record (globalDetailRoute) is uninstalled.
[01/18 23:01:32    691s] ### 
[01/18 23:01:32    691s] ###   Scalability Statistics
[01/18 23:01:32    691s] ### 
[01/18 23:01:32    691s] ### --------------------------------+----------------+----------------+----------------+
[01/18 23:01:32    691s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/18 23:01:32    691s] ### --------------------------------+----------------+----------------+----------------+
[01/18 23:01:32    691s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/18 23:01:32    691s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/18 23:01:32    691s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/18 23:01:32    691s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/18 23:01:32    691s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/18 23:01:32    691s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/18 23:01:32    691s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[01/18 23:01:32    691s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[01/18 23:01:32    691s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/18 23:01:32    691s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[01/18 23:01:32    691s] ###   Antenna Fixing                |        00:00:03|        00:00:03|             1.0|
[01/18 23:01:32    691s] ###   Post Route Wire Spreading     |        00:00:02|        00:00:02|             1.0|
[01/18 23:01:32    691s] ###   Entire Command                |        00:00:11|        00:00:11|             1.0|
[01/18 23:01:32    691s] ### --------------------------------+----------------+----------------+----------------+
[01/18 23:01:32    691s] ### 
[01/18 23:01:32    691s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:11.3/0:00:11.3 (1.0), totSession cpu/real = 0:11:32.0/0:42:19.4 (0.3), mem = 2419.1M
[01/18 23:01:32    691s] 
[01/18 23:01:32    691s] =============================================================================================
[01/18 23:01:32    691s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   21.35-s114_1
[01/18 23:01:32    691s] =============================================================================================
[01/18 23:01:32    691s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 23:01:32    691s] ---------------------------------------------------------------------------------------------
[01/18 23:01:32    691s] [ GlobalRoute            ]      1   0:00:00.9  (   7.6 % )     0:00:00.9 /  0:00:00.9    1.0
[01/18 23:01:32    691s] [ DetailRoute            ]      1   0:00:00.7  (   6.5 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 23:01:32    691s] [ MISC                   ]          0:00:09.7  (  85.9 % )     0:00:09.7 /  0:00:09.7    1.0
[01/18 23:01:32    691s] ---------------------------------------------------------------------------------------------
[01/18 23:01:32    691s]  EcoRoute #1 TOTAL                  0:00:11.3  ( 100.0 % )     0:00:11.3 /  0:00:11.3    1.0
[01/18 23:01:32    691s] ---------------------------------------------------------------------------------------------
[01/18 23:01:32    691s] 
[01/18 23:01:32    691s] **optDesign ... cpu = 0:00:53, real = 0:00:53, mem = 1949.9M, totSessionCpu=0:11:32 **
[01/18 23:01:32    691s] New Signature Flow (restoreNanoRouteOptions) ....
[01/18 23:01:32    691s] **INFO: flowCheckPoint #6 PostEcoSummary
[01/18 23:01:32    691s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[01/18 23:01:32    692s] ### Net info: total nets: 10662
[01/18 23:01:32    692s] ### Net info: dirty nets: 0
[01/18 23:01:32    692s] ### Net info: marked as disconnected nets: 0
[01/18 23:01:32    692s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[01/18 23:01:32    692s] #num needed restored net=0
[01/18 23:01:32    692s] #need_extraction net=0 (total=10662)
[01/18 23:01:32    692s] ### Net info: fully routed nets: 10359
[01/18 23:01:32    692s] ### Net info: trivial (< 2 pins) nets: 303
[01/18 23:01:32    692s] ### Net info: unrouted nets: 0
[01/18 23:01:32    692s] ### Net info: re-extraction nets: 0
[01/18 23:01:32    692s] ### Net info: ignored nets: 0
[01/18 23:01:32    692s] ### Net info: skip routing nets: 0
[01/18 23:01:33    692s] ### import design signature (70): route=643110697 fixed_route=643110697 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1691379781 dirty_area=0 del_dirty_area=0 cell=247727136 placement=30267975 pin_access=1803002947 inst_pattern=1
[01/18 23:01:33    692s] #Extract in post route mode
[01/18 23:01:33    692s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[01/18 23:01:33    692s] #Fast data preparation for tQuantus.
[01/18 23:01:33    692s] #Start routing data preparation on Thu Jan 18 23:01:33 2024
[01/18 23:01:33    692s] #
[01/18 23:01:33    692s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[01/18 23:01:33    692s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 23:01:33    692s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 23:01:33    692s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 23:01:33    692s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 23:01:33    692s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 23:01:33    692s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 23:01:33    692s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[01/18 23:01:33    692s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[01/18 23:01:33    692s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[01/18 23:01:33    692s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[01/18 23:01:33    692s] #Regenerating Ggrids automatically.
[01/18 23:01:33    692s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/18 23:01:33    692s] #Using automatically generated G-grids.
[01/18 23:01:33    692s] #Done routing data preparation.
[01/18 23:01:33    692s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1950.76 (MB), peak = 2136.35 (MB)
[01/18 23:01:33    692s] #Start routing data preparation on Thu Jan 18 23:01:33 2024
[01/18 23:01:33    692s] #
[01/18 23:01:33    692s] #Minimum voltage of a net in the design = 0.000.
[01/18 23:01:33    692s] #Maximum voltage of a net in the design = 0.900.
[01/18 23:01:33    692s] #Voltage range [0.000 - 0.900] has 10587 nets.
[01/18 23:01:33    692s] #Voltage range [0.900 - 0.900] has 1 net.
[01/18 23:01:33    692s] #Voltage range [0.000 - 0.000] has 74 nets.
[01/18 23:01:33    692s] #Build and mark too close pins for the same net.
[01/18 23:01:33    692s] #Regenerating Ggrids automatically.
[01/18 23:01:33    692s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[01/18 23:01:33    692s] #Using automatically generated G-grids.
[01/18 23:01:33    692s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[01/18 23:01:35    694s] #Done routing data preparation.
[01/18 23:01:35    694s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1995.60 (MB), peak = 2136.35 (MB)
[01/18 23:01:35    694s] #
[01/18 23:01:35    694s] #Start tQuantus RC extraction...
[01/18 23:01:35    694s] #Start building rc corner(s)...
[01/18 23:01:35    694s] #Number of RC Corner = 1
[01/18 23:01:35    694s] #Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[01/18 23:01:35    694s] #METAL_1 -> Metal1 (1)
[01/18 23:01:35    694s] #METAL_2 -> Metal2 (2)
[01/18 23:01:35    694s] #METAL_3 -> Metal3 (3)
[01/18 23:01:35    694s] #METAL_4 -> Metal4 (4)
[01/18 23:01:35    694s] #METAL_5 -> Metal5 (5)
[01/18 23:01:35    694s] #METAL_6 -> Metal6 (6)
[01/18 23:01:35    694s] #METAL_7 -> Metal7 (7)
[01/18 23:01:35    694s] #METAL_8 -> Metal8 (8)
[01/18 23:01:35    694s] #METAL_9 -> Metal9 (9)
[01/18 23:01:35    694s] #METAL_10 -> Metal10 (10)
[01/18 23:01:35    694s] #METAL_11 -> Metal11 (11)
[01/18 23:01:35    694s] #SADV-On
[01/18 23:01:35    694s] # Corner(s) : 
[01/18 23:01:35    694s] #default_emulate_rc_corner [125.00]
[01/18 23:01:36    695s] # Corner id: 0
[01/18 23:01:36    695s] # Layout Scale: 1.000000
[01/18 23:01:36    695s] # Has Metal Fill model: yes
[01/18 23:01:36    695s] # Temperature was set
[01/18 23:01:36    695s] # Temperature : 125.000000
[01/18 23:01:36    695s] # Ref. Temp   : 25.000000
[01/18 23:01:36    695s] #SADV-Off
[01/18 23:01:36    695s] #total pattern=286 [11, 792]
[01/18 23:01:36    695s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[01/18 23:01:36    695s] #found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
[01/18 23:01:36    695s] #found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
[01/18 23:01:36    695s] #number model r/c [1,1] [11,792] read
[01/18 23:01:36    695s] #0 rcmodel(s) requires rebuild
[01/18 23:01:36    695s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1998.02 (MB), peak = 2136.35 (MB)
[01/18 23:01:36    695s] #Finish check_net_pin_list step Enter extract
[01/18 23:01:36    695s] #Start init net ripin tree building
[01/18 23:01:36    695s] #Finish init net ripin tree building
[01/18 23:01:36    695s] #Cpu time = 00:00:00
[01/18 23:01:36    695s] #Elapsed time = 00:00:00
[01/18 23:01:36    695s] #Increased memory = 0.00 (MB)
[01/18 23:01:36    695s] #Total memory = 1998.02 (MB)
[01/18 23:01:36    695s] #Peak memory = 2136.35 (MB)
[01/18 23:01:36    695s] #begin processing metal fill model file
[01/18 23:01:36    695s] #end processing metal fill model file
[01/18 23:01:36    695s] #Length limit = 200 pitches
[01/18 23:01:36    695s] #opt mode = 2
[01/18 23:01:36    695s] #Finish check_net_pin_list step Fix net pin list
[01/18 23:01:36    695s] #Start generate extraction boxes.
[01/18 23:01:36    695s] #
[01/18 23:01:36    695s] #Extract using 30 x 30 Hboxes
[01/18 23:01:36    695s] #4x4 initial hboxes
[01/18 23:01:36    695s] #Use area based hbox pruning.
[01/18 23:01:36    695s] #0/0 hboxes pruned.
[01/18 23:01:36    695s] #Complete generating extraction boxes.
[01/18 23:01:36    695s] #Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
[01/18 23:01:36    695s] #Process 0 special clock nets for rc extraction
[01/18 23:01:36    695s] #WARNING (NREX-80) Net resetn does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:resetn of net 0(resetn) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[31] of net 268(pcpi_rs1[31]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[19] of net 277(pcpi_rs1[19]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[20] of net 278(pcpi_rs1[20]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[23] of net 279(pcpi_rs1[23]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[25] of net 280(pcpi_rs1[25]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[1] of net 281(pcpi_rs1[1]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[27] of net 282(pcpi_rs1[27]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[24] of net 283(pcpi_rs1[24]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[28] of net 286(pcpi_rs1[28]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[29] of net 287(pcpi_rs1[29]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[5] of net 288(mem_la_wdata[5]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[5] of net 288(mem_la_wdata[5]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[3] of net 289(mem_la_wdata[3]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[3] of net 289(mem_la_wdata[3]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[6] of net 290(mem_la_wdata[6]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[6] of net 290(mem_la_wdata[6]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[7] of net 291(mem_la_wdata[7]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[7] of net 291(mem_la_wdata[7]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[4] of net 292(mem_la_wdata[4]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[4] of net 292(mem_la_wdata[4]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[31] of net 302(pcpi_rs2[31]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[5] of net 303(pcpi_rs1[5]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[30] of net 304(pcpi_rs1[30]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[0] of net 305(mem_la_wdata[0]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[0] of net 305(mem_la_wdata[0]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[6] of net 313(pcpi_rs1[6]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[15] of net 314(pcpi_rs1[15]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[16] of net 315(pcpi_rs1[16]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[17] of net 316(pcpi_rs1[17]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[8] of net 317(pcpi_rs1[8]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[21] of net 318(pcpi_rs1[21]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[26] of net 319(pcpi_rs1[26]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[18] of net 320(pcpi_rs1[18]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[14] of net 322(pcpi_rs1[14]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[10] of net 323(pcpi_rs1[10]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[12] of net 325(pcpi_rs1[12]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[2] of net 326(pcpi_rs1[2]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[22] of net 327(pcpi_rs1[22]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[12] of net 328(pcpi_rs2[12]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[0] of net 329(pcpi_rs1[0]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[11] of net 330(pcpi_rs2[11]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[9] of net 331(pcpi_rs2[9]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[2] of net 332(mem_la_wdata[2]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[2] of net 332(mem_la_wdata[2]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[10] of net 333(pcpi_rs2[10]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[14] of net 334(pcpi_rs2[14]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[13] of net 335(pcpi_rs2[13]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[15] of net 336(pcpi_rs2[15]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[9] of net 343(pcpi_rs1[9]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[11] of net 344(pcpi_rs1[11]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[13] of net 345(pcpi_rs1[13]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[7] of net 347(pcpi_rs1[7]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[21] of net 348(pcpi_rs2[21]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[22] of net 349(pcpi_rs2[22]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[8] of net 350(pcpi_rs2[8]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[20] of net 351(pcpi_rs2[20]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[19] of net 352(pcpi_rs2[19]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[1] of net 353(mem_la_wdata[1]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[1] of net 353(mem_la_wdata[1]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[18] of net 354(pcpi_rs2[18]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[16] of net 355(pcpi_rs2[16]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[17] of net 356(pcpi_rs2[17]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[23] of net 357(pcpi_rs2[23]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[30] of net 364(pcpi_rs2[30]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[26] of net 365(pcpi_rs2[26]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[29] of net 366(pcpi_rs2[29]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[4] of net 367(pcpi_rs1[4]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs1[3] of net 368(pcpi_rs1[3]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[28] of net 369(pcpi_rs2[28]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[24] of net 370(pcpi_rs2[24]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[25] of net 371(pcpi_rs2[25]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_rs2[27] of net 372(pcpi_rs2[27]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[12] of net 508(pcpi_insn[12]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[25] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[25] of net 516(mem_rdata[25]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[24] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[24] of net 517(mem_rdata[24]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[26] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[26] of net 542(mem_rdata[26]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[29] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[29] of net 557(mem_rdata[29]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[13] of net 618(pcpi_insn[13]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[22] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[22] of net 630(mem_rdata[22]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[20] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[20] of net 631(mem_rdata[20]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[27] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[27] of net 632(mem_rdata[27]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[23] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[23] of net 633(mem_rdata[23]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[21] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[21] of net 634(mem_rdata[21]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[28] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[28] of net 636(mem_rdata[28]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[19] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[19] of net 648(mem_rdata[19]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[30] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[30] of net 670(mem_rdata[30]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[18] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[18] of net 671(mem_rdata[18]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wstrb[0] of net 692(mem_la_wstrb[0]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[16] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[16] of net 766(mem_rdata[16]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[17] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[17] of net 768(mem_rdata[17]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_valid of net 786(pcpi_valid) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[31] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[31] of net 794(mem_rdata[31]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[8] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[8] of net 806(mem_rdata[8]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[12] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[12] of net 850(mem_rdata[12]) into rc tree
[01/18 23:01:36    695s] #WARNING (NREX-80) Net mem_rdata[9] does not have a driver pin. It may have incomplete route.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[9] of net 854(mem_rdata[9]) into rc tree
[01/18 23:01:36    695s] #WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
[01/18 23:01:36    695s] #To increase the message display limit, refer to the product command reference manual.
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[14] of net 858(mem_rdata[14]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[11] of net 871(mem_rdata[11]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[1] of net 873(mem_rdata[1]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[10] of net 897(mem_rdata[10]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[0] of net 899(mem_rdata[0]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[13] of net 962(mem_rdata[13]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[15] of net 994(mem_rdata[15]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:clk of net 1008(clk) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[3] of net 1052(pcpi_insn[3]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[1] of net 1077(pcpi_insn[1]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[0] of net 1084(pcpi_insn[0]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[30] of net 1124(pcpi_insn[30]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[6] of net 1128(mem_rdata[6]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[25] of net 1188(pcpi_insn[25]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[31] of net 1232(pcpi_insn[31]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[5] of net 1244(mem_rdata[5]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[4] of net 1280(mem_rdata[4]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[3] of net 1297(mem_rdata[3]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[2] of net 1303(pcpi_insn[2]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[5] of net 1324(pcpi_insn[5]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[4] of net 1359(pcpi_insn[4]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[2] of net 1383(mem_rdata[2]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[26] of net 1441(pcpi_insn[26]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[27] of net 1448(pcpi_insn[27]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[29] of net 1454(pcpi_insn[29]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_valid of net 1456(mem_valid) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_rdata[7] of net 1459(mem_rdata[7]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_ready of net 1464(pcpi_ready) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[6] of net 1485(pcpi_insn[6]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_ready of net 1486(mem_ready) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[28] of net 1489(pcpi_insn[28]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[30] of net 2559(mem_la_wdata[30]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[10] of net 2675(mem_la_addr[10]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[5] of net 2683(mem_la_addr[5]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[9] of net 2730(mem_la_addr[9]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[14] of net 2731(mem_la_addr[14]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[29] of net 2763(mem_la_addr[29]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[3] of net 2764(mem_la_addr[3]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[12] of net 2765(mem_la_addr[12]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[17] of net 2767(mem_la_addr[17]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[16] of net 2807(mem_la_addr[16]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[7] of net 2858(mem_la_addr[7]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[22] of net 2910(mem_la_addr[22]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[11] of net 2911(mem_la_addr[11]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[8] of net 2912(mem_la_addr[8]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[15] of net 2913(mem_la_addr[15]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[4] of net 2915(mem_la_addr[4]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[23] of net 2964(mem_la_addr[23]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[2] of net 2965(mem_la_addr[2]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[21] of net 2977(mem_wdata[21]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[23] of net 3000(mem_wdata[23]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[28] of net 3022(mem_la_addr[28]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[27] of net 3023(mem_la_addr[27]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[24] of net 3024(mem_la_addr[24]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_instr of net 3038(mem_instr) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[20] of net 3084(mem_la_addr[20]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wstrb[2] of net 3118(mem_wstrb[2]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[31] of net 3151(mem_la_wdata[31]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[28] of net 3183(mem_la_wdata[28]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[30] of net 3187(mem_la_addr[30]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[26] of net 3188(mem_la_addr[26]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[18] of net 3189(mem_la_addr[18]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wstrb[1] of net 3228(mem_la_wstrb[1]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wstrb[3] of net 3260(mem_wstrb[3]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wstrb[1] of net 3261(mem_wstrb[1]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[25] of net 3318(mem_la_addr[25]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[22] of net 3372(mem_wdata[22]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[12] of net 3434(mem_wdata[12]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[31] of net 3437(mem_la_addr[31]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[6] of net 3450(mem_la_addr[6]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[26] of net 3472(mem_la_wdata[26]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[27] of net 3487(mem_la_wdata[27]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[14] of net 3518(mem_wdata[14]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[17] of net 3573(mem_wdata[17]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[10] of net 3581(mem_wdata[10]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wstrb[3] of net 3598(mem_la_wstrb[3]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wstrb[0] of net 3615(mem_wstrb[0]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[20] of net 3665(mem_wdata[20]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[29] of net 3677(mem_la_wdata[29]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[16] of net 3721(mem_wdata[16]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wstrb[2] of net 3767(mem_la_wstrb[2]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[13] of net 3768(mem_la_addr[13]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[9] of net 3789(mem_wdata[9]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[11] of net 3790(mem_wdata[11]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:pcpi_insn[14] of net 3803(pcpi_insn[14]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[21] of net 3855(mem_la_addr[21]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[24] of net 3874(mem_la_wdata[24]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_addr[19] of net 3885(mem_la_addr[19]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[18] of net 3897(mem_wdata[18]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[19] of net 3898(mem_wdata[19]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:trap of net 3912(trap) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_la_wdata[25] of net 3941(mem_la_wdata[25]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[15] of net 3946(mem_wdata[15]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[8] of net 3961(mem_wdata[8]) into rc tree
[01/18 23:01:36    695s] #Need to add unplaced ipin PIN:mem_wdata[13] of net 3962(mem_wdata[13]) into rc tree
[01/18 23:01:36    695s] #Total 10358 nets were built. 93 nodes added to break long wires. 0 net(s) have incomplete routes.
[01/18 23:01:42    701s] #Run Statistics for Extraction:
[01/18 23:01:42    701s] #   Cpu time = 00:00:06, elapsed time = 00:00:06 .
[01/18 23:01:42    701s] #   Increased memory =    85.76 (MB), total memory =  2083.92 (MB), peak memory =  2136.35 (MB)
[01/18 23:01:42    701s] #Register nets and terms for rcdb /tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d
[01/18 23:01:43    702s] #Finish registering nets and terms for rcdb.
[01/18 23:01:43    702s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2055.10 (MB), peak = 2136.35 (MB)
[01/18 23:01:43    702s] #RC Statistics: 60078 Res, 33226 Ground Cap, 13884 XCap (Edge to Edge)
[01/18 23:01:43    702s] #RC V/H edge ratio: 0.36, Avg V/H Edge Length: 2919.92 (31209), Avg L-Edge Length: 8598.30 (18602)
[01/18 23:01:43    702s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d.
[01/18 23:01:43    702s] #Start writing RC data.
[01/18 23:01:43    702s] #Finish writing RC data
[01/18 23:01:43    702s] #Finish writing rcdb with 70756 nodes, 60398 edges, and 28458 xcaps
[01/18 23:01:43    702s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2049.07 (MB), peak = 2136.35 (MB)
[01/18 23:01:43    702s] Restoring parasitic data from file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d' ...
[01/18 23:01:43    702s] Opening parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d' for reading (mem: 2500.078M)
[01/18 23:01:43    702s] Reading RCDB with compressed RC data.
[01/18 23:01:43    702s] Opening parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d' for content verification (mem: 2500.078M)
[01/18 23:01:43    702s] Reading RCDB with compressed RC data.
[01/18 23:01:43    702s] Closing parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d': 0 access done (mem: 2500.078M)
[01/18 23:01:43    702s] Closing parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d': 0 access done (mem: 2500.078M)
[01/18 23:01:43    702s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2500.078M)
[01/18 23:01:43    702s] Following multi-corner parasitics specified:
[01/18 23:01:43    702s] 	/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d (rcdb)
[01/18 23:01:43    702s] Opening parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d' for reading (mem: 2500.078M)
[01/18 23:01:43    702s] Reading RCDB with compressed RC data.
[01/18 23:01:43    702s] 		Cell picorv32 has rcdb /tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d specified
[01/18 23:01:43    702s] Cell picorv32, hinst 
[01/18 23:01:43    702s] processing rcdb (/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d) for hinst (top) of cell (picorv32);
[01/18 23:01:43    702s] Closing parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d': 0 access done (mem: 2500.078M)
[01/18 23:01:43    702s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2500.078M)
[01/18 23:01:43    702s] Opening parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/picorv32_8271_5arDHo.rcdb.d/picorv32.rcdb.d' for reading (mem: 2500.078M)
[01/18 23:01:43    702s] Reading RCDB with compressed RC data.
[01/18 23:01:43    703s] Closing parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/picorv32_8271_5arDHo.rcdb.d/picorv32.rcdb.d': 0 access done (mem: 2508.082M)
[01/18 23:01:43    703s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=2508.082M)
[01/18 23:01:43    703s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 2508.082M)
[01/18 23:01:43    703s] #
[01/18 23:01:43    703s] #Restore RCDB.
[01/18 23:01:43    703s] #
[01/18 23:01:43    703s] #Complete tQuantus RC extraction.
[01/18 23:01:43    703s] #Cpu time = 00:00:08
[01/18 23:01:43    703s] #Elapsed time = 00:00:09
[01/18 23:01:43    703s] #Increased memory = 54.10 (MB)
[01/18 23:01:43    703s] #Total memory = 2049.70 (MB)
[01/18 23:01:43    703s] #Peak memory = 2136.35 (MB)
[01/18 23:01:43    703s] #
[01/18 23:01:43    703s] #93 inserted nodes are removed
[01/18 23:01:44    703s] ### export design design signature (72): route=487640988 fixed_route=487640988 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1698895918 dirty_area=0 del_dirty_area=0 cell=247727136 placement=30267975 pin_access=1803002947 inst_pattern=1
[01/18 23:01:44    703s] #	no debugging net set
[01/18 23:01:44    703s] #Start Inst Signature in MT(0)
[01/18 23:01:44    703s] #Start Net Signature in MT(49143325)
[01/18 23:01:44    703s] #Calculate SNet Signature in MT (110656660)
[01/18 23:01:44    703s] #Run time and memory report for RC extraction:
[01/18 23:01:44    703s] #RC extraction running on  Xeon 2.10GHz 28160KB Cache 12CPU.
[01/18 23:01:44    703s] #Run Statistics for snet signature:
[01/18 23:01:44    703s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/18 23:01:44    703s] #   Increased memory =     0.00 (MB), total memory =  1996.07 (MB), peak memory =  2136.35 (MB)
[01/18 23:01:44    703s] #Run Statistics for Net Final Signature:
[01/18 23:01:44    703s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/18 23:01:44    703s] #   Increased memory =     0.00 (MB), total memory =  1996.07 (MB), peak memory =  2136.35 (MB)
[01/18 23:01:44    703s] #Run Statistics for Net launch:
[01/18 23:01:44    703s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/18 23:01:44    703s] #   Increased memory =     0.00 (MB), total memory =  1996.07 (MB), peak memory =  2136.35 (MB)
[01/18 23:01:44    703s] #Run Statistics for Net init_dbsNet_slist:
[01/18 23:01:44    703s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/18 23:01:44    703s] #   Increased memory =     0.00 (MB), total memory =  1996.07 (MB), peak memory =  2136.35 (MB)
[01/18 23:01:44    703s] #Run Statistics for net signature:
[01/18 23:01:44    703s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/18 23:01:44    703s] #   Increased memory =     0.00 (MB), total memory =  1996.07 (MB), peak memory =  2136.35 (MB)
[01/18 23:01:44    703s] #Run Statistics for inst signature:
[01/18 23:01:44    703s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[01/18 23:01:44    703s] #   Increased memory =    -0.05 (MB), total memory =  1996.07 (MB), peak memory =  2136.35 (MB)
[01/18 23:01:44    703s] **optDesign ... cpu = 0:01:05, real = 0:01:05, mem = 1996.1M, totSessionCpu=0:11:44 **
[01/18 23:01:44    703s] Starting delay calculation for Setup views
[01/18 23:01:44    703s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/18 23:01:44    703s] AAE_INFO: resetNetProps viewIdx 0 
[01/18 23:01:44    703s] Starting SI iteration 1 using Infinite Timing Windows
[01/18 23:01:44    703s] #################################################################################
[01/18 23:01:44    703s] # Design Stage: PostRoute
[01/18 23:01:44    703s] # Design Name: picorv32
[01/18 23:01:44    703s] # Design Mode: 45nm
[01/18 23:01:44    703s] # Analysis Mode: MMMC OCV 
[01/18 23:01:44    703s] # Parasitics Mode: SPEF/RCDB 
[01/18 23:01:44    703s] # Signoff Settings: SI On 
[01/18 23:01:44    703s] #################################################################################
[01/18 23:01:44    704s] AAE_INFO: 1 threads acquired from CTE.
[01/18 23:01:44    704s] Setting infinite Tws ...
[01/18 23:01:44    704s] First Iteration Infinite Tw... 
[01/18 23:01:44    704s] Calculate early delays in OCV mode...
[01/18 23:01:44    704s] Calculate late delays in OCV mode...
[01/18 23:01:44    704s] Topological Sorting (REAL = 0:00:00.0, MEM = 2464.6M, InitMEM = 2464.6M)
[01/18 23:01:44    704s] Start delay calculation (fullDC) (1 T). (MEM=2464.61)
[01/18 23:01:44    704s] 
[01/18 23:01:44    704s] Trim Metal Layers:
[01/18 23:01:44    704s] LayerId::1 widthSet size::2
[01/18 23:01:44    704s] LayerId::2 widthSet size::2
[01/18 23:01:44    704s] LayerId::3 widthSet size::2
[01/18 23:01:44    704s] LayerId::4 widthSet size::2
[01/18 23:01:44    704s] LayerId::5 widthSet size::2
[01/18 23:01:44    704s] LayerId::6 widthSet size::2
[01/18 23:01:44    704s] LayerId::7 widthSet size::2
[01/18 23:01:44    704s] LayerId::8 widthSet size::2
[01/18 23:01:44    704s] LayerId::9 widthSet size::2
[01/18 23:01:44    704s] LayerId::10 widthSet size::2
[01/18 23:01:44    704s] LayerId::11 widthSet size::2
[01/18 23:01:44    704s] eee: pegSigSF::1.070000
[01/18 23:01:44    704s] Initializing multi-corner resistance tables ...
[01/18 23:01:44    704s] eee: l::1 avDens::0.097212 usedTrk::1592.326316 availTrk::16380.000000 sigTrk::1592.326316
[01/18 23:01:44    704s] eee: l::2 avDens::0.244260 usedTrk::3174.402044 availTrk::12996.000000 sigTrk::3174.402044
[01/18 23:01:44    704s] eee: l::3 avDens::0.257317 usedTrk::3520.098538 availTrk::13680.000000 sigTrk::3520.098538
[01/18 23:01:44    704s] eee: l::4 avDens::0.204048 usedTrk::2477.342095 availTrk::12141.000000 sigTrk::2477.342095
[01/18 23:01:44    704s] eee: l::5 avDens::0.103974 usedTrk::1263.284794 availTrk::12150.000000 sigTrk::1263.284794
[01/18 23:01:44    704s] eee: l::6 avDens::0.029966 usedTrk::312.576610 availTrk::10431.000000 sigTrk::312.576610
[01/18 23:01:44    704s] eee: l::7 avDens::0.034581 usedTrk::18.673684 availTrk::540.000000 sigTrk::18.673684
[01/18 23:01:44    704s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:01:44    704s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 23:01:44    704s] eee: l::10 avDens::0.050481 usedTrk::70.784444 availTrk::1402.200000 sigTrk::70.784444
[01/18 23:01:44    704s] eee: l::11 avDens::0.067134 usedTrk::200.595584 availTrk::2988.000000 sigTrk::200.595584
[01/18 23:01:44    704s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.282520 uaWl=1.000000 uaWlH=0.357604 aWlH=0.000000 lMod=0 pMax=0.837800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[01/18 23:01:45    704s] End AAE Lib Interpolated Model. (MEM=2476.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:01:45    704s] Opening parasitic data file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/picorv32_8271_5arDHo.rcdb.d/picorv32.rcdb.d' for reading (mem: 2476.219M)
[01/18 23:01:45    704s] Reading RCDB with compressed RC data.
[01/18 23:01:45    704s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2469.0M)
[01/18 23:01:48    707s] Total number of fetched objects 10489
[01/18 23:01:48    707s] AAE_INFO-618: Total number of nets in the design is 10662,  99.3 percent of the nets selected for SI analysis
[01/18 23:01:48    707s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/18 23:01:48    707s] End delay calculation. (MEM=2475.1 CPU=0:00:03.4 REAL=0:00:03.0)
[01/18 23:01:48    707s] End delay calculation (fullDC). (MEM=2475.1 CPU=0:00:03.8 REAL=0:00:04.0)
[01/18 23:01:48    707s] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 2475.1M) ***
[01/18 23:01:49    708s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2499.1M)
[01/18 23:01:49    708s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/18 23:01:49    708s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2499.1M)
[01/18 23:01:49    708s] Starting SI iteration 2
[01/18 23:01:49    708s] Calculate early delays in OCV mode...
[01/18 23:01:49    708s] Calculate late delays in OCV mode...
[01/18 23:01:49    708s] Start delay calculation (fullDC) (1 T). (MEM=2416.21)
[01/18 23:01:49    708s] End AAE Lib Interpolated Model. (MEM=2416.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:01:49    708s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 61. 
[01/18 23:01:49    708s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10489. 
[01/18 23:01:49    708s] Total number of fetched objects 10489
[01/18 23:01:49    708s] AAE_INFO-618: Total number of nets in the design is 10662,  0.4 percent of the nets selected for SI analysis
[01/18 23:01:49    708s] End delay calculation. (MEM=2461.91 CPU=0:00:00.1 REAL=0:00:00.0)
[01/18 23:01:49    708s] End delay calculation (fullDC). (MEM=2461.91 CPU=0:00:00.1 REAL=0:00:00.0)
[01/18 23:01:49    708s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2461.9M) ***
[01/18 23:01:50    709s] *** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:11:50 mem=2485.9M)
[01/18 23:01:50    709s] End AAE Lib Interpolated Model. (MEM=2485.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:01:50    709s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2485.9M, EPOCH TIME: 1705611710.689432
[01/18 23:01:50    709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:50    709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:50    709s] 
[01/18 23:01:50    709s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:50    709s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2485.9M, EPOCH TIME: 1705611710.722947
[01/18 23:01:50    709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:01:50    709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:51    710s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  2.538  |  1.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.337   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2520.3M, EPOCH TIME: 1705611711.105093
[01/18 23:01:51    710s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:51    710s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:51    710s] 
[01/18 23:01:51    710s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:51    710s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2520.3M, EPOCH TIME: 1705611711.137933
[01/18 23:01:51    710s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:01:51    710s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:51    710s] Density: 81.510%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1998.8M, totSessionCpu=0:11:50 **
[01/18 23:01:51    710s] Executing marking Critical Nets1
[01/18 23:01:51    710s] **INFO: flowCheckPoint #7 OptimizationRecovery
[01/18 23:01:51    710s] *** Timing Is met
[01/18 23:01:51    710s] *** Check timing (0:00:00.0)
[01/18 23:01:51    710s] Running postRoute recovery in postEcoRoute mode
[01/18 23:01:51    710s] **optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1998.8M, totSessionCpu=0:11:50 **
[01/18 23:01:51    710s]   Timing/DRV Snapshot: (TGT)
[01/18 23:01:51    710s]      Weighted WNS: 0.000
[01/18 23:01:51    710s]       All  PG WNS: 0.000
[01/18 23:01:51    710s]       High PG WNS: 0.000
[01/18 23:01:51    710s]       All  PG TNS: 0.000
[01/18 23:01:51    710s]       High PG TNS: 0.000
[01/18 23:01:51    710s]       Low  PG TNS: 0.000
[01/18 23:01:51    710s]          Tran DRV: 1 (1)
[01/18 23:01:51    710s]           Cap DRV: 0 (0)
[01/18 23:01:51    710s]        Fanout DRV: 0 (0)
[01/18 23:01:51    710s]            Glitch: 0 (0)
[01/18 23:01:51    710s]    Category Slack: { [L, 1.935] [H, 2.538] }
[01/18 23:01:51    710s] 
[01/18 23:01:51    710s] Checking setup slack degradation ...
[01/18 23:01:51    710s] 
[01/18 23:01:51    710s] Recovery Manager:
[01/18 23:01:51    710s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[01/18 23:01:51    710s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[01/18 23:01:51    710s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[01/18 23:01:51    710s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[01/18 23:01:51    710s] 
[01/18 23:01:51    710s] Checking DRV degradation...
[01/18 23:01:51    710s] 
[01/18 23:01:51    710s] Recovery Manager:
[01/18 23:01:51    710s]     Tran DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[01/18 23:01:51    710s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/18 23:01:51    710s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[01/18 23:01:51    710s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[01/18 23:01:51    710s] 
[01/18 23:01:51    710s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[01/18 23:01:51    710s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2459.49M, totSessionCpu=0:11:51).
[01/18 23:01:51    710s] **optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1998.5M, totSessionCpu=0:11:51 **
[01/18 23:01:51    710s] 
[01/18 23:01:51    710s] Latch borrow mode reset to max_borrow
[01/18 23:01:51    711s] **INFO: flowCheckPoint #8 FinalSummary
[01/18 23:01:51    711s] Reported timing to dir ./timingReports
[01/18 23:01:51    711s] **optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1996.5M, totSessionCpu=0:11:51 **
[01/18 23:01:52    711s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2435.5M, EPOCH TIME: 1705611712.006558
[01/18 23:01:52    711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:52    711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:52    711s] 
[01/18 23:01:52    711s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:01:52    711s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2435.5M, EPOCH TIME: 1705611712.040022
[01/18 23:01:52    711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:01:52    711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:01:52    711s] Saving timing graph ...
[01/18 23:01:53    712s] Done save timing graph
[01/18 23:01:53    712s] 
[01/18 23:01:53    712s] TimeStamp Deleting Cell Server Begin ...
[01/18 23:01:53    712s] 
[01/18 23:01:53    712s] TimeStamp Deleting Cell Server End ...
[01/18 23:01:53    712s] Starting delay calculation for Hold views
[01/18 23:01:53    712s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/18 23:01:53    712s] AAE_INFO: resetNetProps viewIdx 0 
[01/18 23:01:53    712s] Starting SI iteration 1 using Infinite Timing Windows
[01/18 23:01:53    712s] #################################################################################
[01/18 23:01:53    712s] # Design Stage: PostRoute
[01/18 23:01:53    712s] # Design Name: picorv32
[01/18 23:01:53    712s] # Design Mode: 45nm
[01/18 23:01:53    712s] # Analysis Mode: MMMC OCV 
[01/18 23:01:53    712s] # Parasitics Mode: SPEF/RCDB 
[01/18 23:01:53    712s] # Signoff Settings: SI On 
[01/18 23:01:53    712s] #################################################################################
[01/18 23:01:53    713s] AAE_INFO: 1 threads acquired from CTE.
[01/18 23:01:53    713s] Setting infinite Tws ...
[01/18 23:01:53    713s] First Iteration Infinite Tw... 
[01/18 23:01:53    713s] Calculate late delays in OCV mode...
[01/18 23:01:53    713s] Calculate early delays in OCV mode...
[01/18 23:01:53    713s] Topological Sorting (REAL = 0:00:00.0, MEM = 2446.3M, InitMEM = 2446.3M)
[01/18 23:01:53    713s] Start delay calculation (fullDC) (1 T). (MEM=2446.3)
[01/18 23:01:53    713s] End AAE Lib Interpolated Model. (MEM=2457.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:01:57    716s] Total number of fetched objects 10489
[01/18 23:01:57    716s] AAE_INFO-618: Total number of nets in the design is 10662,  99.3 percent of the nets selected for SI analysis
[01/18 23:01:57    716s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[01/18 23:01:57    716s] End delay calculation. (MEM=2461.72 CPU=0:00:03.2 REAL=0:00:03.0)
[01/18 23:01:57    716s] End delay calculation (fullDC). (MEM=2461.72 CPU=0:00:03.4 REAL=0:00:04.0)
[01/18 23:01:57    716s] *** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 2461.7M) ***
[01/18 23:01:58    717s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2485.7M)
[01/18 23:01:58    717s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/18 23:01:58    717s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2485.7M)
[01/18 23:01:58    717s] Starting SI iteration 2
[01/18 23:01:58    717s] Calculate late delays in OCV mode...
[01/18 23:01:58    717s] Calculate early delays in OCV mode...
[01/18 23:01:58    717s] Start delay calculation (fullDC) (1 T). (MEM=2412.84)
[01/18 23:01:58    717s] End AAE Lib Interpolated Model. (MEM=2412.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:01:58    717s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 61. 
[01/18 23:01:58    717s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10489. 
[01/18 23:01:58    717s] Total number of fetched objects 10489
[01/18 23:01:58    717s] AAE_INFO-618: Total number of nets in the design is 10662,  0.0 percent of the nets selected for SI analysis
[01/18 23:01:58    717s] End delay calculation. (MEM=2457.53 CPU=0:00:00.1 REAL=0:00:00.0)
[01/18 23:01:58    717s] End delay calculation (fullDC). (MEM=2457.53 CPU=0:00:00.1 REAL=0:00:00.0)
[01/18 23:01:58    717s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2457.5M) ***
[01/18 23:01:59    718s] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:11:58 mem=2481.5M)
[01/18 23:01:59    719s] Restoring timing graph ...
[01/18 23:02:00    719s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[01/18 23:02:00    719s] Done restore timing graph
[01/18 23:02:03    720s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  2.538  |  1.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.457  |  0.575  |  0.457  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.337   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/18 23:02:03    720s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2491.2M, EPOCH TIME: 1705611723.255191
[01/18 23:02:03    720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:02:03    720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:02:03    720s] 
[01/18 23:02:03    720s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:02:03    720s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2491.2M, EPOCH TIME: 1705611723.289222
[01/18 23:02:03    720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:02:03    720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:02:03    720s] Density: 81.510%
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2491.2M, EPOCH TIME: 1705611723.304080
[01/18 23:02:03    720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:02:03    720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:02:03    720s] 
[01/18 23:02:03    720s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:02:03    720s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2491.2M, EPOCH TIME: 1705611723.337104
[01/18 23:02:03    720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:02:03    720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:02:03    720s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2491.2M, EPOCH TIME: 1705611723.351460
[01/18 23:02:03    720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:02:03    720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:02:03    720s] 
[01/18 23:02:03    720s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:02:03    720s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.032, MEM:2491.2M, EPOCH TIME: 1705611723.383499
[01/18 23:02:03    720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:39).
[01/18 23:02:03    720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:02:03    720s] *** Final Summary (holdfix) CPU=0:00:09.7, REAL=0:00:12.0, MEM=2491.2M
[01/18 23:02:03    720s] **optDesign ... cpu = 0:01:22, real = 0:01:24, mem = 2024.2M, totSessionCpu=0:12:01 **
[01/18 23:02:03    720s]  ReSet Options after AAE Based Opt flow 
[01/18 23:02:03    720s] *** Finished optDesign ***
[01/18 23:02:03    720s] 
[01/18 23:02:03    720s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:22 real=  0:01:24)
[01/18 23:02:03    720s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/18 23:02:03    720s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:23.0 real=0:00:23.3)
[01/18 23:02:03    720s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:10.9 real=0:00:11.0)
[01/18 23:02:03    720s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/18 23:02:03    720s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:02.3 real=0:00:02.3)
[01/18 23:02:03    720s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:02.7 real=0:00:02.7)
[01/18 23:02:03    720s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[01/18 23:02:03    720s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:11.6 real=0:00:11.6)
[01/18 23:02:03    720s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[01/18 23:02:03    720s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:11.4 real=0:00:11.4)
[01/18 23:02:03    720s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:06.8 real=0:00:06.8)
[01/18 23:02:03    720s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[01/18 23:02:03    720s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[01/18 23:02:03    720s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[01/18 23:02:03    720s] Info: Destroy the CCOpt slew target map.
[01/18 23:02:03    720s] clean pInstBBox. size 0
[01/18 23:02:03    720s] All LLGs are deleted
[01/18 23:02:03    720s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:02:03    720s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:02:03    720s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2467.2M, EPOCH TIME: 1705611723.487052
[01/18 23:02:03    720s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2467.2M, EPOCH TIME: 1705611723.487218
[01/18 23:02:03    720s] Info: pop threads available for lower-level modules during optimization.
[01/18 23:02:03    720s] *** optDesign #2 [finish] : cpu/real = 0:01:22.1/0:01:24.3 (1.0), totSession cpu/real = 0:12:01.0/0:42:50.3 (0.3), mem = 2467.2M
[01/18 23:02:03    720s] 
[01/18 23:02:03    720s] =============================================================================================
[01/18 23:02:03    720s]  Final TAT Report : optDesign #2                                                21.35-s114_1
[01/18 23:02:03    720s] =============================================================================================
[01/18 23:02:03    720s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/18 23:02:03    720s] ---------------------------------------------------------------------------------------------
[01/18 23:02:03    720s] [ InitOpt                ]      1   0:00:01.8  (   2.1 % )     0:00:02.0 /  0:00:01.9    1.0
[01/18 23:02:03    720s] [ DrvOpt                 ]      1   0:00:02.1  (   2.4 % )     0:00:02.1 /  0:00:02.0    1.0
[01/18 23:02:03    720s] [ HoldOpt                ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 23:02:03    720s] [ ViewPruning            ]     22   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 23:02:03    720s] [ LayerAssignment        ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.4    1.0
[01/18 23:02:03    720s] [ BuildHoldData          ]      2   0:00:04.3  (   5.1 % )     0:00:19.5 /  0:00:19.4    1.0
[01/18 23:02:03    720s] [ OptSummaryReport       ]      6   0:00:02.8  (   3.3 % )     0:00:13.5 /  0:00:11.8    0.9
[01/18 23:02:03    720s] [ DrvReport              ]     10   0:00:03.4  (   4.0 % )     0:00:03.4 /  0:00:01.8    0.5
[01/18 23:02:03    720s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/18 23:02:03    720s] [ CellServerInit         ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.8
[01/18 23:02:03    720s] [ LibAnalyzerInit        ]      2   0:00:01.4  (   1.6 % )     0:00:01.4 /  0:00:01.4    1.0
[01/18 23:02:03    720s] [ CheckPlace             ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/18 23:02:03    720s] [ RefinePlace            ]      1   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[01/18 23:02:03    720s] [ ClockDrv               ]      1   0:00:02.0  (   2.4 % )     0:00:02.0 /  0:00:02.0    1.0
[01/18 23:02:03    720s] [ EcoRoute               ]      1   0:00:11.3  (  13.5 % )     0:00:11.3 /  0:00:11.3    1.0
[01/18 23:02:03    720s] [ ExtractRC              ]      2   0:00:23.3  (  27.6 % )     0:00:23.3 /  0:00:22.9    1.0
[01/18 23:02:03    720s] [ TimingUpdate           ]     25   0:00:10.6  (  12.5 % )     0:00:28.0 /  0:00:28.0    1.0
[01/18 23:02:03    720s] [ FullDelayCalc          ]     11   0:00:17.3  (  20.6 % )     0:00:17.3 /  0:00:17.4    1.0
[01/18 23:02:03    720s] [ TimingReport           ]      8   0:00:01.6  (   1.9 % )     0:00:01.6 /  0:00:01.6    1.0
[01/18 23:02:03    720s] [ GenerateReports        ]      2   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:00.4    0.9
[01/18 23:02:03    720s] [ MISC                   ]          0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[01/18 23:02:03    720s] ---------------------------------------------------------------------------------------------
[01/18 23:02:03    720s]  optDesign #2 TOTAL                 0:01:24.3  ( 100.0 % )     0:01:24.3 /  0:01:22.1    1.0
[01/18 23:02:03    720s] ---------------------------------------------------------------------------------------------
[01/18 23:02:03    720s] 
[01/18 23:02:12    721s] <CMD> report_power > report_power_step15.txt
[01/18 23:02:12    721s] env CDS_WORKAREA is set to /home/p/paschalk
[01/18 23:02:12    722s] 
[01/18 23:02:12    722s] Begin Power Analysis
[01/18 23:02:12    722s] 
[01/18 23:02:12    722s]              0V	    VSS
[01/18 23:02:12    722s]            0.9V	    VDD
[01/18 23:02:12    722s] Begin Processing Timing Library for Power Calculation
[01/18 23:02:12    722s] 
[01/18 23:02:13    722s] Begin Processing Timing Library for Power Calculation
[01/18 23:02:13    722s] 
[01/18 23:02:13    722s] 
[01/18 23:02:13    722s] 
[01/18 23:02:13    722s] Begin Processing Power Net/Grid for Power Calculation
[01/18 23:02:13    722s] 
[01/18 23:02:13    722s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2033.65MB/3996.06MB/2115.50MB)
[01/18 23:02:13    722s] 
[01/18 23:02:13    722s] Begin Processing Timing Window Data for Power Calculation
[01/18 23:02:13    722s] 
[01/18 23:02:13    722s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2033.65MB/3996.06MB/2115.50MB)
[01/18 23:02:13    722s] 
[01/18 23:02:13    722s] Begin Processing User Attributes
[01/18 23:02:13    722s] 
[01/18 23:02:13    722s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2033.65MB/3996.06MB/2115.50MB)
[01/18 23:02:13    722s] 
[01/18 23:02:13    722s] Begin Processing Signal Activity
[01/18 23:02:13    722s] 
[01/18 23:02:13    722s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2033.84MB/3996.06MB/2115.50MB)
[01/18 23:02:13    722s] 
[01/18 23:02:13    722s] Begin Power Computation
[01/18 23:02:13    722s] 
[01/18 23:02:13    722s]       ----------------------------------------------------------
[01/18 23:02:13    722s]       # of cell(s) missing both power/leakage table: 0
[01/18 23:02:13    722s]       # of cell(s) missing power table: 0
[01/18 23:02:13    722s]       # of cell(s) missing leakage table: 0
[01/18 23:02:13    722s]       ----------------------------------------------------------
[01/18 23:02:13    722s] 
[01/18 23:02:13    722s] 
[01/18 23:02:14    723s]       # of MSMV cell(s) missing power_level: 0
[01/18 23:02:14    723s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2033.88MB/3996.06MB/2115.50MB)
[01/18 23:02:14    723s] 
[01/18 23:02:14    723s] Begin Processing User Attributes
[01/18 23:02:14    723s] 
[01/18 23:02:14    723s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2033.88MB/3996.06MB/2115.50MB)
[01/18 23:02:14    723s] 
[01/18 23:02:14    723s] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2033.88MB/3996.06MB/2115.50MB)
[01/18 23:02:14    723s] 
[01/18 23:02:14    723s] *



[01/18 23:02:14    723s] Total Power
[01/18 23:02:14    723s] -----------------------------------------------------------------------------------------
[01/18 23:02:14    723s] Total Internal Power:        0.69834011 	   69.6796%
[01/18 23:02:14    723s] Total Switching Power:       0.30319957 	   30.2529%
[01/18 23:02:14    723s] Total Leakage Power:         0.00067648 	    0.0675%
[01/18 23:02:14    723s] Total Power:                 1.00221616
[01/18 23:02:14    723s] -----------------------------------------------------------------------------------------
[01/18 23:02:14    724s] Processing average sequential pin duty cycle 
[01/18 23:02:14    724s] 
[01/18 23:02:14    724s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/18 23:02:14    724s] Summary for sequential cells identification: 
[01/18 23:02:14    724s]   Identified SBFF number: 104
[01/18 23:02:14    724s]   Identified MBFF number: 0
[01/18 23:02:14    724s]   Identified SB Latch number: 0
[01/18 23:02:14    724s]   Identified MB Latch number: 0
[01/18 23:02:14    724s]   Not identified SBFF number: 16
[01/18 23:02:14    724s]   Not identified MBFF number: 0
[01/18 23:02:14    724s]   Not identified SB Latch number: 0
[01/18 23:02:14    724s]   Not identified MB Latch number: 0
[01/18 23:02:14    724s]   Number of sequential cells which are not FFs: 32
[01/18 23:02:14    724s]  Visiting view : default_emulate_view
[01/18 23:02:14    724s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:02:14    724s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:02:14    724s]  Visiting view : default_emulate_view
[01/18 23:02:14    724s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[01/18 23:02:14    724s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/18 23:02:14    724s] TLC MultiMap info (StdDelay):
[01/18 23:02:14    724s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 20.1ps
[01/18 23:02:14    724s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 38ps
[01/18 23:02:14    724s]  Setting StdDelay to: 38ps
[01/18 23:02:14    724s] 
[01/18 23:02:14    724s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/18 23:02:20    724s] <CMD> report_area > report_area_step15.txt
[01/18 23:02:28    725s] <CMD> report_timing > report_timing_step15.txt
[01/18 23:06:40    744s] <CMD> report_ccopt_clock_trees > report_ccopt_clock_trees_step14.txt
[01/18 23:06:40    744s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
[01/18 23:06:40    744s] End AAE Lib Interpolated Model. (MEM=2495.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:06:40    744s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 23:06:40    744s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/18 23:06:40    744s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 23:06:40    744s] Clock DAG hash : 15396143459308311832 8380289470929620814
[01/18 23:06:40    744s] CTS services accumulated run-time stats :
[01/18 23:06:40    744s]   delay calculator: calls=18333, total_wall_time=0.749s, mean_wall_time=0.041ms
[01/18 23:06:40    744s]   legalizer: calls=3539, total_wall_time=0.084s, mean_wall_time=0.024ms
[01/18 23:06:40    744s]   steiner router: calls=14750, total_wall_time=2.003s, mean_wall_time=0.136ms
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock DAG stats:
[01/18 23:06:40    744s] ================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] --------------------------------------------------------
[01/18 23:06:40    744s] Cell type                 Count    Area      Capacitance
[01/18 23:06:40    744s] --------------------------------------------------------
[01/18 23:06:40    744s] Buffers                    39      92.340       0.015
[01/18 23:06:40    744s] Inverters                   0       0.000       0.000
[01/18 23:06:40    744s] Integrated Clock Gates      0       0.000       0.000
[01/18 23:06:40    744s] Discrete Clock Gates        0       0.000       0.000
[01/18 23:06:40    744s] Clock Logic                 0       0.000       0.000
[01/18 23:06:40    744s] All                        39      92.340       0.015
[01/18 23:06:40    744s] --------------------------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock DAG sink counts:
[01/18 23:06:40    744s] ======================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] -------------------------
[01/18 23:06:40    744s] Sink type           Count
[01/18 23:06:40    744s] -------------------------
[01/18 23:06:40    744s] Regular             1961
[01/18 23:06:40    744s] Enable Latch           0
[01/18 23:06:40    744s] Load Capacitance       0
[01/18 23:06:40    744s] Antenna Diode          0
[01/18 23:06:40    744s] Node Sink              0
[01/18 23:06:40    744s] Total               1961
[01/18 23:06:40    744s] -------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock DAG wire lengths:
[01/18 23:06:40    744s] =======================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] --------------------
[01/18 23:06:40    744s] Type     Wire Length
[01/18 23:06:40    744s] --------------------
[01/18 23:06:40    744s] Top          0.000
[01/18 23:06:40    744s] Trunk      590.090
[01/18 23:06:40    744s] Leaf      7537.130
[01/18 23:06:40    744s] Total     8127.220
[01/18 23:06:40    744s] --------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock DAG hp wire lengths:
[01/18 23:06:40    744s] ==========================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] -----------------------
[01/18 23:06:40    744s] Type     hp Wire Length
[01/18 23:06:40    744s] -----------------------
[01/18 23:06:40    744s] Top            0.000
[01/18 23:06:40    744s] Trunk        405.830
[01/18 23:06:40    744s] Leaf        2293.045
[01/18 23:06:40    744s] Total       2698.875
[01/18 23:06:40    744s] -----------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock DAG capacitances:
[01/18 23:06:40    744s] =======================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] --------------------------------
[01/18 23:06:40    744s] Type     Gate     Wire     Total
[01/18 23:06:40    744s] --------------------------------
[01/18 23:06:40    744s] Top      0.000    0.000    0.000
[01/18 23:06:40    744s] Trunk    0.015    0.050    0.065
[01/18 23:06:40    744s] Leaf     0.413    0.588    1.000
[01/18 23:06:40    744s] Total    0.428    0.638    1.066
[01/18 23:06:40    744s] --------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock DAG sink capacitances:
[01/18 23:06:40    744s] ============================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] -----------------------------------------------
[01/18 23:06:40    744s] Total    Average    Std. Dev.    Min      Max
[01/18 23:06:40    744s] -----------------------------------------------
[01/18 23:06:40    744s] 0.413     0.000       0.000      0.000    0.000
[01/18 23:06:40    744s] -----------------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock DAG net violations:
[01/18 23:06:40    744s] =========================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] ------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[01/18 23:06:40    744s] ------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] Remaining Transition    ns         9       0.015       0.008      0.132    [0.026, 0.024, 0.023, 0.015, 0.014, 0.012, 0.011, 0.008, 0.000]
[01/18 23:06:40    744s] ------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock DAG primary half-corner transition distribution:
[01/18 23:06:40    744s] ======================================================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] Trunk       0.200       4       0.161       0.013      0.145    0.173    {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}                                       -
[01/18 23:06:40    744s] Leaf        0.200      36       0.190       0.019      0.154    0.226    {0 <= 0.120ns, 2 <= 0.160ns, 11 <= 0.180ns, 5 <= 0.190ns, 9 <= 0.200ns}    {2 <= 0.210ns, 4 <= 0.220ns, 3 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock DAG library cell distribution:
[01/18 23:06:40    744s] ====================================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] -----------------------------------------
[01/18 23:06:40    744s] Name        Type      Inst     Inst Area 
[01/18 23:06:40    744s]                       Count    (um^2)
[01/18 23:06:40    744s] -----------------------------------------
[01/18 23:06:40    744s] CLKBUFX4    buffer     36        86.184
[01/18 23:06:40    744s] CLKBUFX3    buffer      3         6.156
[01/18 23:06:40    744s] -----------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock Tree Summary:
[01/18 23:06:40    744s] ===================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] ----------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire   Gate   Clock Tree Root
[01/18 23:06:40    744s] Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap    
[01/18 23:06:40    744s]                                Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (pF)   (pF)   
[01/18 23:06:40    744s]                                                                  (Ohms)                                
[01/18 23:06:40    744s] ----------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] clk           0     39    0      0       14       64    133.935    1596.35     92.340    0.638  0.428  clk
[01/18 23:06:40    744s] ----------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock Sink Summary:
[01/18 23:06:40    744s] ===================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/18 23:06:40    744s] Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/18 23:06:40    744s]                                                                                                           Pins    Sinks   Sinks       
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] clk              0             0             0            0           0          0       1961       0       0       0         0         0
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Summary across all clock trees:
[01/18 23:06:40    744s] ===============================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] ------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
[01/18 23:06:40    744s] Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
[01/18 23:06:40    744s]                    Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
[01/18 23:06:40    744s]                                                                         (Ohms)                         
[01/18 23:06:40    744s] ------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s]   0     39    0      0       14       9.75      64    54.4722  133.935    159.635     92.340    0.638  0.428
[01/18 23:06:40    744s] ------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock Sink Summary across all clock trees:
[01/18 23:06:40    744s] ==========================================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/18 23:06:40    744s] exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/18 23:06:40    744s]                                                                                               Pins    Sinks   Sinks       
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s]      0             0             0            0           0          0       1961       0       0       0         0         0
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Physical metrics across all clock trees:
[01/18 23:06:40    744s] ========================================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] -----------------------------------------------------------------------
[01/18 23:06:40    744s] Metric                               Minimum  Average  Maximum  Std.dev
[01/18 23:06:40    744s] -----------------------------------------------------------------------
[01/18 23:06:40    744s] Source-sink routed net length (um)    0.000    54.532  133.935  19.904
[01/18 23:06:40    744s] Source-sink manhattan distance (um)  29.165    54.570  170.895  24.697
[01/18 23:06:40    744s] Source-sink resistance (Ohm)         73.686   118.405  159.635  23.771
[01/18 23:06:40    744s] -----------------------------------------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Transition distribution for half-corner default_emulate_delay_corner:both.late:
[01/18 23:06:40    744s] ===============================================================================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] Trunk       0.200       4       0.161       0.013      0.145    0.173    {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}                                       -
[01/18 23:06:40    744s] Leaf        0.200      36       0.190       0.019      0.154    0.226    {0 <= 0.120ns, 2 <= 0.160ns, 11 <= 0.180ns, 5 <= 0.190ns, 9 <= 0.200ns}    {2 <= 0.210ns, 4 <= 0.220ns, 3 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Count of violations across all clock trees:
[01/18 23:06:40    744s] ===========================================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] ---------------------------------------------------------------------------------------
[01/18 23:06:40    744s] Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
[01/18 23:06:40    744s] Name        violations         violations        violations    violations    violations
[01/18 23:06:40    744s] ---------------------------------------------------------------------------------------
[01/18 23:06:40    744s] clk                 0                 0               0             0           523
[01/18 23:06:40    744s] ---------------------------------------------------------------------------------------
[01/18 23:06:40    744s] Total               0                 0               0             0           523
[01/18 23:06:40    744s] ---------------------------------------------------------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Found a total of 0 clock tree pins with max capacitance violations.
[01/18 23:06:40    744s] Found a total of 0 clock tree nets with max resistance violations.
[01/18 23:06:40    744s] Found a total of 0 clock tree nets with max length violations.
[01/18 23:06:40    744s] Found a total of 0 clock tree nets with max fanout violations.
[01/18 23:06:40    744s] Found a total of 523 clock tree pins with a slew violation.
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Slew violation summary across all clock trees - Top 10 violating pins:
[01/18 23:06:40    744s] ======================================================================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Target and measured clock slews (in ns):
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
[01/18 23:06:40    744s]                                         amount     target  achieved  touch  net?   source    
[01/18 23:06:40    744s]                                                                      net?                    
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  cpuregs_reg[30][8]/CK
[01/18 23:06:40    744s] default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  cpuregs_reg[30][11]/CK
[01/18 23:06:40    744s] default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  cpuregs_reg[30][12]/CK
[01/18 23:06:40    744s] default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  cpuregs_reg[30][14]/CK
[01/18 23:06:40    744s] default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  cpuregs_reg[31][8]/CK
[01/18 23:06:40    744s] default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  cpuregs_reg[31][12]/CK
[01/18 23:06:40    744s] default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  reg_op2_reg[8]/CK
[01/18 23:06:40    744s] default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  reg_op2_reg[11]/CK
[01/18 23:06:40    744s] default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  reg_op2_reg[12]/CK
[01/18 23:06:40    744s] default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  CTS_ccl_a_buf_00034/Y
[01/18 23:06:40    744s] -------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Target sources:
[01/18 23:06:40    744s] auto extracted - target was extracted from SDC.
[01/18 23:06:40    744s] auto computed - target was computed when balancing trees.
[01/18 23:06:40    744s] explicit - target is explicitly set via target_max_trans property.
[01/18 23:06:40    744s] pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[01/18 23:06:40    744s] liberty explicit - target is explicitly set via max_transition from liberty library.
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Found 0 pins on nets marked dont_touch that have slew violations.
[01/18 23:06:40    744s] Found 0 pins on nets marked dont_touch that do not have slew violations.
[01/18 23:06:40    744s] Found 0 pins on nets marked ideal_network that have slew violations.
[01/18 23:06:40    744s] Found 0 pins on nets marked ideal_network that do not have slew violations.
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Report for clock tree: clk:
[01/18 23:06:40    744s] ===========================
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock Tree Gating Structure (Logical):
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] # Full cycle clock gates   : 0
[01/18 23:06:40    744s] Minimum clock gating depth : 0
[01/18 23:06:40    744s] Maximum clock gating depth : 0
[01/18 23:06:40    744s] Clock gate area (um^2)     : 0.000
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock Tree Buffering Structure (Logical):
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] # Buffers             : 39
[01/18 23:06:40    744s] # Inverters           :  0
[01/18 23:06:40    744s]   Total               : 39
[01/18 23:06:40    744s] Minimum depth         :  2
[01/18 23:06:40    744s] Maximum depth         :  2
[01/18 23:06:40    744s] Buffering area (um^2) : 92.340
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Clock Tree Level Structure (Logical):
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] -----------------------------------------------------------------
[01/18 23:06:40    744s] Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/18 23:06:40    744s]        Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
[01/18 23:06:40    744s]                                 Pins    Sinks   Sinks       
[01/18 23:06:40    744s] -----------------------------------------------------------------
[01/18 23:06:40    744s] root     0     1961       0       0       0         0         0
[01/18 23:06:40    744s] -----------------------------------------------------------------
[01/18 23:06:40    744s] Total    0     1961       0       0       0         0         0
[01/18 23:06:40    744s] -----------------------------------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] Target and measured clock slews (in ns):
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] Timing Corner                            Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
[01/18 23:06:40    744s]                                          Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
[01/18 23:06:40    744s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] default_emulate_delay_corner:both.early     0.186          0.225         0.142          0.172      ignored          -      ignored          -
[01/18 23:06:40    744s] default_emulate_delay_corner:both.late      0.188          0.226         0.144          0.173      explicit     *0.200     explicit      0.200
[01/18 23:06:40    744s] --------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] * - indicates that target was not met.
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] auto extracted - target was extracted from SDC.
[01/18 23:06:40    744s] auto computed - target was computed when balancing trees.
[01/18 23:06:40    744s] 
[01/18 23:06:40    744s] 
[01/18 23:06:47    744s] <CMD> report_ccopt_skew_groups > report_ccopt_skew_groups_step14.txt
[01/18 23:06:47    744s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
[01/18 23:06:47    744s] End AAE Lib Interpolated Model. (MEM=2533.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/18 23:06:47    744s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/18 23:06:47    744s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[01/18 23:06:47    744s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] Skew Group Structure:
[01/18 23:06:47    744s] =====================
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] ------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
[01/18 23:06:47    744s] ------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] clk/default_emulate_constraint_mode       1             1961                    0
[01/18 23:06:47    744s] ------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] Skew Group Summary:
[01/18 23:06:47    744s] ===================
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] Timing Corner                              Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[01/18 23:06:47    744s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode        -        0.345     0.382     0.360        0.010       ignored                  -         0.037              -
[01/18 23:06:47    744s] default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    none         0.388     0.425     0.404        0.010       explicit             0.200         0.037    100% {0.388, 0.425}
[01/18 23:06:47    744s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] * - indicates that target was not met.
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] Skew Group Min/Max path pins:
[01/18 23:06:47    744s] =============================
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] ----------------------------------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] Timing Corner                              Skew Group                             Min ID    PathID    Max ID    PathID
[01/18 23:06:47    744s] ----------------------------------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode    0.345       1       0.382       2
[01/18 23:06:47    744s] -    min cpuregs_reg[13][1]/CK
[01/18 23:06:47    744s] -    max cpuregs_reg[28][12]/CK
[01/18 23:06:47    744s] default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    0.388       3       0.425       4
[01/18 23:06:47    744s] -    min cpuregs_reg[13][1]/CK
[01/18 23:06:47    744s] -    max cpuregs_reg[28][12]/CK
[01/18 23:06:47    744s] ----------------------------------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] Timing for timing corner default_emulate_delay_corner:both.early, min clock_path:
[01/18 23:06:47    744s] =================================================================================
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] PathID    : 1
[01/18 23:06:47    744s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/18 23:06:47    744s] Start     : clk
[01/18 23:06:47    744s] End       : cpuregs_reg[13][1]/CK
[01/18 23:06:47    744s] Delay     : 0.345
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] ----------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
[01/18 23:06:47    744s]                        (ns)   (ns)     (ns)   (pF)                    (um)              
[01/18 23:06:47    744s] -- Clockpath trace ---------------------------------------------------------------------------
[01/18 23:06:47    744s] clk
[01/18 23:06:47    744s] -     -         rise   -       0.000   0.038  0.010  (0.000,0.000)    -            3    
[01/18 23:06:47    744s] CTS_ccl_a_buf_00038/A
[01/18 23:06:47    744s] -     CLKBUFX3  rise   0.001   0.001   0.038  -      (40.900,62.035)  102.935   -       
[01/18 23:06:47    744s] CTS_ccl_a_buf_00038/Y
[01/18 23:06:47    744s] -     CLKBUFX3  rise   0.139   0.140   0.128  0.017  (40.685,62.620)    0.800     11    
[01/18 23:06:47    744s] CTS_ccl_a_buf_00035/A
[01/18 23:06:47    744s] -     CLKBUFX4  rise   0.001   0.140   0.128  -      (40.630,34.680)   27.995   -       
[01/18 23:06:47    744s] CTS_ccl_a_buf_00035/Y
[01/18 23:06:47    744s] -     CLKBUFX4  rise   0.204   0.344   0.148  0.026  (40.360,34.300)    0.650     56    
[01/18 23:06:47    744s] cpuregs_reg[13][1]/CK
[01/18 23:06:47    744s] -     EDFFHQX1  rise   0.001   0.345   0.148  -      (42.300,34.675)    2.315   -       
[01/18 23:06:47    744s] ----------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] Timing for timing corner default_emulate_delay_corner:both.early, max clock_path:
[01/18 23:06:47    744s] =================================================================================
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] PathID    : 2
[01/18 23:06:47    744s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/18 23:06:47    744s] Start     : clk
[01/18 23:06:47    744s] End       : cpuregs_reg[27][8]/CK
[01/18 23:06:47    744s] Delay     : 0.382
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] -----------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[01/18 23:06:47    744s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[01/18 23:06:47    744s] -- Clockpath trace ----------------------------------------------------------------------------
[01/18 23:06:47    744s] clk
[01/18 23:06:47    744s] -     -         rise   -       0.000   0.038  0.010  (0.000,0.000)     -            3    
[01/18 23:06:47    744s] CTS_ccl_a_buf_00039/A
[01/18 23:06:47    744s] -     CLKBUFX3  rise   0.000   0.000   0.038  -      (33.500,130.435)  163.935   -       
[01/18 23:06:47    744s] CTS_ccl_a_buf_00039/Y
[01/18 23:06:47    744s] -     CLKBUFX3  rise   0.147   0.147   0.142  0.019  (33.285,131.020)    0.800     11    
[01/18 23:06:47    744s] CTS_ccl_a_buf_00034/A
[01/18 23:06:47    744s] -     CLKBUFX4  rise   0.001   0.148   0.142  -      (67.030,176.600)   79.325   -       
[01/18 23:06:47    744s] CTS_ccl_a_buf_00034/Y
[01/18 23:06:47    744s] -     CLKBUFX4  rise   0.233   0.381   0.186  0.034  (66.760,176.980)    0.650     57    
[01/18 23:06:47    744s] cpuregs_reg[27][8]/CK
[01/18 23:06:47    744s] -     EDFFHQX1  rise   0.001   0.382   0.186  -      (77.300,209.095)   42.655   -       
[01/18 23:06:47    744s] -----------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] Timing for timing corner default_emulate_delay_corner:both.late, min clock_path:
[01/18 23:06:47    744s] ================================================================================
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] PathID    : 3
[01/18 23:06:47    744s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/18 23:06:47    744s] Start     : clk
[01/18 23:06:47    744s] End       : cpuregs_reg[13][1]/CK
[01/18 23:06:47    744s] Delay     : 0.388
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] ----------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
[01/18 23:06:47    744s]                        (ns)   (ns)     (ns)   (pF)                    (um)              
[01/18 23:06:47    744s] -- Clockpath trace ---------------------------------------------------------------------------
[01/18 23:06:47    744s] clk
[01/18 23:06:47    744s] -     -         rise   -       0.000   0.121  0.010  (0.000,0.000)    -            3    
[01/18 23:06:47    744s] CTS_ccl_a_buf_00038/A
[01/18 23:06:47    744s] -     CLKBUFX3  rise   0.001   0.001   0.121  -      (40.900,62.035)  102.935   -       
[01/18 23:06:47    744s] CTS_ccl_a_buf_00038/Y
[01/18 23:06:47    744s] -     CLKBUFX3  rise   0.181   0.181   0.129  0.017  (40.685,62.620)    0.800     11    
[01/18 23:06:47    744s] CTS_ccl_a_buf_00035/A
[01/18 23:06:47    744s] -     CLKBUFX4  rise   0.001   0.182   0.129  -      (40.630,34.680)   27.995   -       
[01/18 23:06:47    744s] CTS_ccl_a_buf_00035/Y
[01/18 23:06:47    744s] -     CLKBUFX4  rise   0.206   0.388   0.150  0.026  (40.360,34.300)    0.650     56    
[01/18 23:06:47    744s] cpuregs_reg[13][1]/CK
[01/18 23:06:47    744s] -     EDFFHQX1  rise   0.001   0.388   0.150  -      (42.300,34.675)    2.315   -       
[01/18 23:06:47    744s] ----------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] Timing for timing corner default_emulate_delay_corner:both.late, max clock_path:
[01/18 23:06:47    744s] ================================================================================
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] PathID    : 4
[01/18 23:06:47    744s] Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
[01/18 23:06:47    744s] Start     : clk
[01/18 23:06:47    744s] End       : cpuregs_reg[27][8]/CK
[01/18 23:06:47    744s] Delay     : 0.425
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] -----------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
[01/18 23:06:47    744s]                        (ns)   (ns)     (ns)   (pF)                     (um)              
[01/18 23:06:47    744s] -- Clockpath trace ----------------------------------------------------------------------------
[01/18 23:06:47    744s] clk
[01/18 23:06:47    744s] -     -         rise   -       0.000   0.121  0.010  (0.000,0.000)     -            3    
[01/18 23:06:47    744s] CTS_ccl_a_buf_00039/A
[01/18 23:06:47    744s] -     CLKBUFX3  rise   0.000   0.000   0.121  -      (33.500,130.435)  163.935   -       
[01/18 23:06:47    744s] CTS_ccl_a_buf_00039/Y
[01/18 23:06:47    744s] -     CLKBUFX3  rise   0.189   0.189   0.144  0.019  (33.285,131.020)    0.800     11    
[01/18 23:06:47    744s] CTS_ccl_a_buf_00034/A
[01/18 23:06:47    744s] -     CLKBUFX4  rise   0.001   0.190   0.144  -      (67.030,176.600)   79.325   -       
[01/18 23:06:47    744s] CTS_ccl_a_buf_00034/Y
[01/18 23:06:47    744s] -     CLKBUFX4  rise   0.234   0.424   0.188  0.034  (66.760,176.980)    0.650     57    
[01/18 23:06:47    744s] cpuregs_reg[27][8]/CK
[01/18 23:06:47    744s] -     EDFFHQX1  rise   0.001   0.425   0.188  -      (77.300,209.095)   42.655   -       
[01/18 23:06:47    744s] -----------------------------------------------------------------------------------------------
[01/18 23:06:47    744s] 
[01/18 23:06:47    744s] 
[01/18 23:09:23    756s] <CMD> getCTSMode -engine -quiet
[01/18 23:09:26    756s] <CMD> getCTSMode -engine -quiet
[01/18 23:09:32    756s] <CMD> checkPlace picorv32.checkPlace
[01/18 23:09:32    756s] OPERPROF: Starting checkPlace at level 1, MEM:2533.4M, EPOCH TIME: 1705612172.805135
[01/18 23:09:32    756s] Processing tracks to init pin-track alignment.
[01/18 23:09:32    756s] z: 2, totalTracks: 1
[01/18 23:09:32    756s] z: 4, totalTracks: 1
[01/18 23:09:32    756s] z: 6, totalTracks: 1
[01/18 23:09:32    756s] z: 8, totalTracks: 1
[01/18 23:09:32    756s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[01/18 23:09:32    756s] All LLGs are deleted
[01/18 23:09:32    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:09:32    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:09:32    756s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2533.4M, EPOCH TIME: 1705612172.814546
[01/18 23:09:32    756s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2533.4M, EPOCH TIME: 1705612172.814885
[01/18 23:09:32    756s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2533.4M, EPOCH TIME: 1705612172.815255
[01/18 23:09:32    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:09:32    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:09:32    756s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2533.4M, EPOCH TIME: 1705612172.817021
[01/18 23:09:32    756s] Max number of tech site patterns supported in site array is 256.
[01/18 23:09:32    756s] Core basic site is CoreSite
[01/18 23:09:32    756s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2533.4M, EPOCH TIME: 1705612172.844164
[01/18 23:09:32    756s] After signature check, allow fast init is false, keep pre-filter is true.
[01/18 23:09:32    756s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[01/18 23:09:32    756s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2533.4M, EPOCH TIME: 1705612172.845912
[01/18 23:09:32    756s] SiteArray: non-trimmed site array dimensions = 115 x 993
[01/18 23:09:32    756s] SiteArray: use 589,824 bytes
[01/18 23:09:32    756s] SiteArray: current memory after site array memory allocation 2533.4M
[01/18 23:09:32    756s] SiteArray: FP blocked sites are writable
[01/18 23:09:32    756s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/18 23:09:32    756s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2533.4M, EPOCH TIME: 1705612172.848921
[01/18 23:09:32    756s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2533.4M, EPOCH TIME: 1705612172.849078
[01/18 23:09:32    756s] SiteArray: number of non floorplan blocked sites for llg default is 114195
[01/18 23:09:32    756s] Atter site array init, number of instance map data is 0.
[01/18 23:09:32    756s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.034, MEM:2533.4M, EPOCH TIME: 1705612172.851017
[01/18 23:09:32    756s] 
[01/18 23:09:32    756s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[01/18 23:09:32    756s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2533.4M, EPOCH TIME: 1705612172.851895
[01/18 23:09:32    756s] Begin checking placement ... (start mem=2533.4M, init mem=2533.4M)
[01/18 23:09:32    756s] Begin checking exclusive groups violation ...
[01/18 23:09:32    756s] There are 0 groups to check, max #box is 0, total #box is 0
[01/18 23:09:32    756s] Finished checking exclusive groups violations. Found 0 Vio.
[01/18 23:09:32    756s] 
[01/18 23:09:32    756s] Running CheckPlace using 1 thread in normal mode...
[01/18 23:09:32    757s] 
[01/18 23:09:32    757s] ...checkPlace normal is done!
[01/18 23:09:32    757s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2533.4M, EPOCH TIME: 1705612172.997280
[01/18 23:09:33    757s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:2533.4M, EPOCH TIME: 1705612173.004156
[01/18 23:09:33    757s] *info: Placed = 9475           (Fixed = 39)
[01/18 23:09:33    757s] *info: Unplaced = 0           
[01/18 23:09:33    757s] Placement Density:81.51%(31833/39055)
[01/18 23:09:33    757s] Placement Density (including fixed std cells):81.51%(31833/39055)
[01/18 23:09:33    757s] All LLGs are deleted
[01/18 23:09:33    757s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9475).
[01/18 23:09:33    757s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:09:33    757s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2533.4M, EPOCH TIME: 1705612173.008165
[01/18 23:09:33    757s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2533.4M, EPOCH TIME: 1705612173.008430
[01/18 23:09:33    757s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:09:33    757s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[01/18 23:09:33    757s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=2533.4M)
[01/18 23:09:33    757s] OPERPROF: Finished checkPlace at level 1, CPU:0.200, REAL:0.205, MEM:2533.4M, EPOCH TIME: 1705612173.009731
[01/18 23:09:33    757s] <CMD> setDrawView place
[01/18 23:09:33    757s] <CMD> fit
[01/18 23:10:19    760s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Jan 18 23:10:19 2024
  Total CPU time:     0:12:49
  Total real time:    0:51:09
  Peak memory (main): 2115.50MB

[01/18 23:10:19    760s] 
[01/18 23:10:19    760s] *** Memory Usage v#1 (Current mem = 2533.418M, initial mem = 476.039M) ***
[01/18 23:10:19    760s] 
[01/18 23:10:19    760s] *** Summary of all messages that are not suppressed in this session:
[01/18 23:10:19    760s] Severity  ID               Count  Summary                                  
[01/18 23:10:19    760s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/18 23:10:19    760s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[01/18 23:10:19    760s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[01/18 23:10:19    760s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[01/18 23:10:19    760s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[01/18 23:10:19    760s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[01/18 23:10:19    760s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[01/18 23:10:19    760s] WARNING   IMPOPT-576           4  %d nets have unplaced terms.             
[01/18 23:10:19    760s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/18 23:10:19    760s] WARNING   IMPOPT-665        1184  %s : Net has unplaced terms or is connec...
[01/18 23:10:19    760s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[01/18 23:10:19    760s] ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
[01/18 23:10:19    760s] WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
[01/18 23:10:19    760s] WARNING   IMPCCOPT-1007       10  Did not meet the max transition constrai...
[01/18 23:10:19    760s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[01/18 23:10:19    760s] WARNING   IMPPSP-1003         14  Found use of '%s'. This will continue to...
[01/18 23:10:19    760s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/18 23:10:19    760s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[01/18 23:10:19    760s] *** Message Summary: 1242 warning(s), 1 error(s)
[01/18 23:10:19    760s] 
[01/18 23:10:19    760s] --- Ending "Innovus" (totcpu=0:12:41, real=0:51:08, mem=2533.4M) ---
