INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/Lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5
INFO: [VRFC 10-311] analyzing module clock500
INFO: [VRFC 10-311] analyzing module clock1
INFO: [VRFC 10-311] analyzing module ring
INFO: [VRFC 10-311] analyzing module counter1
INFO: [VRFC 10-311] analyzing module counter2
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5Test
WARNING: [VRFC 10-2369] data object SSD is already declared [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5Test.v:36]
ERROR: [VRFC 10-1350] second declaration of SSD ignored [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5Test.v:36]
WARNING: [VRFC 10-2369] data object ring is already declared [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5Test.v:37]
ERROR: [VRFC 10-1350] second declaration of ring ignored [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5Test.v:37]
ERROR: [VRFC 10-2787] module Lab5Test ignored due to previous errors [D:/PANDA/Study/VE270/Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/Lab5Test.v:23]
