#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55b2ca598950 .scope module, "mips_cpu" "mips_cpu" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "instruction_memory_a";
    .port_info 2 /INOUT 32 "instruction_memory_rd";
    .port_info 3 /OUTPUT 32 "data_memory_a";
    .port_info 4 /INOUT 32 "data_memory_rd";
    .port_info 5 /OUTPUT 1 "data_memory_we";
    .port_info 6 /OUTPUT 32 "data_memory_wd";
    .port_info 7 /OUTPUT 5 "register_a1";
    .port_info 8 /OUTPUT 5 "register_a2";
    .port_info 9 /OUTPUT 5 "register_a3";
    .port_info 10 /OUTPUT 1 "register_we3";
    .port_info 11 /OUTPUT 32 "register_wd3";
    .port_info 12 /INOUT 32 "register_rd1";
    .port_info 13 /INOUT 32 "register_rd2";
o0x7f7da45d22e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x55b2ca5e93c0 .functor BUFZ 32, o0x7f7da45d22e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7f7da45d2528 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55b2ca5ea140 .functor AND 1, v0x55b2ca5e4e30_0, o0x7f7da45d2528, C4<1>, C4<1>;
L_0x55b2ca5ea520 .functor BUFZ 1, v0x55b2ca5e52f0_0, C4<0>, C4<0>, C4<0>;
o0x7f7da45d2558 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b2ca5e74b0_0 .net "add1_mux", 31 0, o0x7f7da45d2558;  0 drivers
v0x55b2ca5e7570_0 .net "add_mux", 31 0, L_0x55b2ca5ea880;  1 drivers
v0x55b2ca5e7610_0 .net "alu_control", 2 0, v0x55b2ca5e4c70_0;  1 drivers
v0x55b2ca5e7730_0 .net "alu_result", 31 0, v0x55b2ca5e6500_0;  1 drivers
v0x55b2ca5e7840_0 .net "alu_src", 0 0, v0x55b2ca5e4d70_0;  1 drivers
v0x55b2ca5e7980_0 .net "branch", 0 0, v0x55b2ca5e4e30_0;  1 drivers
v0x55b2ca5e7a20_0 .net "branch_c", 0 0, o0x7f7da45d2528;  0 drivers
o0x7f7da45d2978 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b2ca5e7ac0_0 .net "clk", 0 0, o0x7f7da45d2978;  0 drivers
o0x7f7da45d2eb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b2ca5e7b60_0 .net "data_memory_a", 31 0, o0x7f7da45d2eb8;  0 drivers
o0x7f7da45d2a68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b2ca5e7c90_0 .net "data_memory_rd", 31 0, o0x7f7da45d2a68;  0 drivers
v0x55b2ca5e7d30_0 .net "data_memory_wd", 31 0, L_0x55b2ca5e93c0;  1 drivers
o0x7f7da45d2f18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b2ca5e7df0_0 .net "data_memory_we", 0 0, o0x7f7da45d2f18;  0 drivers
o0x7f7da45d2018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b2ca5e7eb0_0 .net "flop_add", 31 0, o0x7f7da45d2018;  0 drivers
v0x55b2ca5e7fa0_0 .net "instruction_memory_a", 31 0, v0x55b2ca5e58c0_0;  1 drivers
o0x7f7da45d2f48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b2ca5e8070_0 .net "instruction_memory_rd", 31 0, o0x7f7da45d2f48;  0 drivers
v0x55b2ca5e8130_0 .net "mem_to_reg", 0 0, v0x55b2ca5e4fa0_0;  1 drivers
v0x55b2ca5e81d0_0 .net "mem_write", 0 0, v0x55b2ca5e50b0_0;  1 drivers
v0x55b2ca5e8380_0 .net "mux_flop", 31 0, L_0x55b2ca5ea620;  1 drivers
v0x55b2ca5e8470_0 .net "reg_dst", 0 0, v0x55b2ca5e5250_0;  1 drivers
v0x55b2ca5e8560_0 .net "reg_write", 0 0, v0x55b2ca5e52f0_0;  1 drivers
v0x55b2ca5e8600_0 .net "register_a1", 4 0, L_0x55b2ca5e91d0;  1 drivers
v0x55b2ca5e86c0_0 .net "register_a2", 4 0, L_0x55b2ca5e92a0;  1 drivers
v0x55b2ca5e87a0_0 .net "register_a3", 4 0, L_0x55b2ca5e9540;  1 drivers
o0x7f7da45d2bb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b2ca5e8860_0 .net "register_rd1", 31 0, o0x7f7da45d2bb8;  0 drivers
v0x55b2ca5e8930_0 .net "register_rd2", 31 0, o0x7f7da45d22e8;  0 drivers
v0x55b2ca5e8a00_0 .net "register_wd3", 31 0, L_0x55b2ca5ea000;  1 drivers
o0x7f7da45d2fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b2ca5e8ad0_0 .net "register_we3", 0 0, o0x7f7da45d2fd8;  0 drivers
v0x55b2ca5e8b70_0 .net "regiter_we3", 0 0, L_0x55b2ca5ea520;  1 drivers
v0x55b2ca5e8c30_0 .net "sign_add", 31 0, L_0x55b2ca5ea340;  1 drivers
v0x55b2ca5e8d40_0 .net "sign_imm", 31 0, L_0x55b2ca5e9e70;  1 drivers
v0x55b2ca5e8e00_0 .net "src_b", 31 0, L_0x55b2ca5e9480;  1 drivers
RS_0x7f7da45d2be8 .resolv tri, v0x55b2ca5e6790_0, L_0x55b2ca5ea140;
v0x55b2ca5e8f10_0 .net8 "zero", 0 0, RS_0x7f7da45d2be8;  2 drivers
L_0x55b2ca5e91d0 .part o0x7f7da45d2f48, 21, 5;
L_0x55b2ca5e92a0 .part o0x7f7da45d2f48, 16, 5;
L_0x55b2ca5e9620 .part o0x7f7da45d2f48, 16, 5;
L_0x55b2ca5e9710 .part o0x7f7da45d2f48, 11, 5;
L_0x55b2ca5e9f60 .part o0x7f7da45d2f48, 0, 16;
L_0x55b2ca5ea700 .part o0x7f7da45d2f48, 26, 6;
L_0x55b2ca5ea7e0 .part o0x7f7da45d2f48, 0, 6;
S_0x55b2ca5c6ff0 .scope module, "add" "adder" 2 42, 3 15 0, S_0x55b2ca598950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55b2ca5c1d10_0 .net "a", 31 0, o0x7f7da45d2018;  alias, 0 drivers
L_0x7f7da4589060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b2ca5bebd0_0 .net "b", 31 0, L_0x7f7da4589060;  1 drivers
v0x55b2ca5c1b90_0 .net "out", 31 0, L_0x55b2ca5ea880;  alias, 1 drivers
L_0x55b2ca5ea880 .arith/sum 32, o0x7f7da45d2018, L_0x7f7da4589060;
S_0x55b2ca5a1390 .scope module, "alu_reg_dst_mul" "mux2_5" 2 24, 3 43 0, S_0x55b2ca598950;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 5 "out";
v0x55b2ca5e34c0_0 .net "a", 0 0, v0x55b2ca5e5250_0;  alias, 1 drivers
v0x55b2ca5e3580_0 .net "d0", 4 0, L_0x55b2ca5e9620;  1 drivers
v0x55b2ca5e3660_0 .net "d1", 4 0, L_0x55b2ca5e9710;  1 drivers
v0x55b2ca5e3720_0 .net "out", 4 0, L_0x55b2ca5e9540;  alias, 1 drivers
L_0x55b2ca5e9540 .functor MUXZ 5, L_0x55b2ca5e9620, L_0x55b2ca5e9710, v0x55b2ca5e5250_0, C4<>;
S_0x55b2ca5a2520 .scope module, "alu_src_mul" "mux2_32" 2 23, 3 36 0, S_0x55b2ca598950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v0x55b2ca5e3940_0 .net "a", 0 0, v0x55b2ca5e4d70_0;  alias, 1 drivers
v0x55b2ca5e3a00_0 .net "d0", 31 0, o0x7f7da45d22e8;  alias, 0 drivers
v0x55b2ca5e3ae0_0 .net "d1", 31 0, L_0x55b2ca5e9e70;  alias, 1 drivers
v0x55b2ca5e3ba0_0 .net "out", 31 0, L_0x55b2ca5e9480;  alias, 1 drivers
L_0x55b2ca5e9480 .functor MUXZ 32, o0x7f7da45d22e8, L_0x55b2ca5e9e70, v0x55b2ca5e4d70_0, C4<>;
S_0x55b2ca5e3d00 .scope module, "beq_adder" "adder" 2 34, 3 15 0, S_0x55b2ca598950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x55b2ca5e3f50_0 .net "a", 31 0, L_0x55b2ca5ea880;  alias, 1 drivers
v0x55b2ca5e4030_0 .net "b", 31 0, L_0x55b2ca5ea340;  alias, 1 drivers
v0x55b2ca5e40f0_0 .net "out", 31 0, L_0x55b2ca5ea480;  1 drivers
L_0x55b2ca5ea480 .arith/sum 32, L_0x55b2ca5ea880, L_0x55b2ca5ea340;
S_0x55b2ca5e4260 .scope module, "beq_mux" "mux2_32" 2 35, 3 36 0, S_0x55b2ca598950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v0x55b2ca5e4500_0 .net "a", 0 0, o0x7f7da45d2528;  alias, 0 drivers
v0x55b2ca5e45c0_0 .net "d0", 31 0, o0x7f7da45d2558;  alias, 0 drivers
v0x55b2ca5e46a0_0 .net "d1", 31 0, L_0x55b2ca5ea880;  alias, 1 drivers
v0x55b2ca5e47c0_0 .net "out", 31 0, L_0x55b2ca5ea620;  alias, 1 drivers
L_0x55b2ca5ea620 .functor MUXZ 32, o0x7f7da45d2558, L_0x55b2ca5ea880, o0x7f7da45d2528, C4<>;
S_0x55b2ca5e4920 .scope module, "control" "control_unit" 2 38, 4 1 0, S_0x55b2ca598950;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "regdst";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 3 "alucontrol";
v0x55b2ca5e4c70_0 .var "alucontrol", 2 0;
v0x55b2ca5e4d70_0 .var "alusrc", 0 0;
v0x55b2ca5e4e30_0 .var "branch", 0 0;
v0x55b2ca5e4f00_0 .net "funct", 5 0, L_0x55b2ca5ea7e0;  1 drivers
v0x55b2ca5e4fa0_0 .var "memtoreg", 0 0;
v0x55b2ca5e50b0_0 .var "memwrite", 0 0;
v0x55b2ca5e5170_0 .net "opcode", 5 0, L_0x55b2ca5ea700;  1 drivers
v0x55b2ca5e5250_0 .var "regdst", 0 0;
v0x55b2ca5e52f0_0 .var "regwrite", 0 0;
E_0x55b2ca5b6a00 .event edge, v0x55b2ca5e4f00_0, v0x55b2ca5e5170_0;
S_0x55b2ca5e54b0 .scope module, "flop" "d_flop" 2 41, 3 22 0, S_0x55b2ca598950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "q";
v0x55b2ca5e56f0_0 .net "clk", 0 0, o0x7f7da45d2978;  alias, 0 drivers
v0x55b2ca5e57d0_0 .net "d", 31 0, L_0x55b2ca5ea620;  alias, 1 drivers
v0x55b2ca5e58c0_0 .var "q", 31 0;
E_0x55b2ca5b6b90 .event posedge, v0x55b2ca5e56f0_0;
S_0x55b2ca5e5a10 .scope module, "mem_to_reg_mul" "mux2_32" 2 28, 3 36 0, S_0x55b2ca598950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v0x55b2ca5e5c90_0 .net "a", 0 0, v0x55b2ca5e4fa0_0;  alias, 1 drivers
v0x55b2ca5e5d60_0 .net "d0", 31 0, o0x7f7da45d2a68;  alias, 0 drivers
v0x55b2ca5e5e20_0 .net "d1", 31 0, v0x55b2ca5e6500_0;  alias, 1 drivers
v0x55b2ca5e5f10_0 .net "out", 31 0, L_0x55b2ca5ea000;  alias, 1 drivers
L_0x55b2ca5ea000 .functor MUXZ 32, o0x7f7da45d2a68, v0x55b2ca5e6500_0, v0x55b2ca5e4fa0_0, C4<>;
S_0x55b2ca5e60a0 .scope module, "proc_alu" "alu" 2 26, 5 1 0, S_0x55b2ca598950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "srca";
    .port_info 1 /INPUT 32 "srcb";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "aluresult";
    .port_info 4 /OUTPUT 1 "zero";
v0x55b2ca5e63f0_0 .net "alucontrol", 2 0, v0x55b2ca5e4c70_0;  alias, 1 drivers
v0x55b2ca5e6500_0 .var "aluresult", 31 0;
v0x55b2ca5e65d0_0 .net "srca", 31 0, o0x7f7da45d2bb8;  alias, 0 drivers
v0x55b2ca5e66a0_0 .net "srcb", 31 0, L_0x55b2ca5e9480;  alias, 1 drivers
v0x55b2ca5e6790_0 .var "zero", 0 0;
E_0x55b2ca5b6e20 .event edge, v0x55b2ca5e5e20_0;
E_0x55b2ca594240 .event edge, v0x55b2ca5e3ba0_0, v0x55b2ca5e65d0_0, v0x55b2ca5e4c70_0;
S_0x55b2ca5e68d0 .scope module, "shl" "shl_2" 2 33, 3 8 0, S_0x55b2ca598950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x55b2ca5e6ad0_0 .net *"_ivl_1", 29 0, L_0x55b2ca5ea2a0;  1 drivers
L_0x7f7da4589018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b2ca5e6bd0_0 .net/2u *"_ivl_2", 1 0, L_0x7f7da4589018;  1 drivers
v0x55b2ca5e6cb0_0 .net "in", 31 0, L_0x55b2ca5e9e70;  alias, 1 drivers
v0x55b2ca5e6d80_0 .net "out", 31 0, L_0x55b2ca5ea340;  alias, 1 drivers
L_0x55b2ca5ea2a0 .part L_0x55b2ca5e9e70, 0, 30;
L_0x55b2ca5ea340 .concat [ 2 30 0 0], L_0x7f7da4589018, L_0x55b2ca5ea2a0;
S_0x55b2ca5e6e90 .scope module, "sign_ext" "sign_extend" 2 25, 3 1 0, S_0x55b2ca598950;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x55b2ca5e7070_0 .net *"_ivl_1", 0 0, L_0x55b2ca5e98c0;  1 drivers
v0x55b2ca5e7170_0 .net *"_ivl_2", 15 0, L_0x55b2ca5e9960;  1 drivers
v0x55b2ca5e7250_0 .net "in", 15 0, L_0x55b2ca5e9f60;  1 drivers
v0x55b2ca5e7340_0 .net "out", 31 0, L_0x55b2ca5e9e70;  alias, 1 drivers
L_0x55b2ca5e98c0 .part L_0x55b2ca5e9f60, 15, 1;
LS_0x55b2ca5e9960_0_0 .concat [ 1 1 1 1], L_0x55b2ca5e98c0, L_0x55b2ca5e98c0, L_0x55b2ca5e98c0, L_0x55b2ca5e98c0;
LS_0x55b2ca5e9960_0_4 .concat [ 1 1 1 1], L_0x55b2ca5e98c0, L_0x55b2ca5e98c0, L_0x55b2ca5e98c0, L_0x55b2ca5e98c0;
LS_0x55b2ca5e9960_0_8 .concat [ 1 1 1 1], L_0x55b2ca5e98c0, L_0x55b2ca5e98c0, L_0x55b2ca5e98c0, L_0x55b2ca5e98c0;
LS_0x55b2ca5e9960_0_12 .concat [ 1 1 1 1], L_0x55b2ca5e98c0, L_0x55b2ca5e98c0, L_0x55b2ca5e98c0, L_0x55b2ca5e98c0;
L_0x55b2ca5e9960 .concat [ 4 4 4 4], LS_0x55b2ca5e9960_0_0, LS_0x55b2ca5e9960_0_4, LS_0x55b2ca5e9960_0_8, LS_0x55b2ca5e9960_0_12;
L_0x55b2ca5e9e70 .concat [ 16 16 0 0], L_0x55b2ca5e9f60, L_0x55b2ca5e9960;
    .scope S_0x55b2ca5e60a0;
T_0 ;
    %wait E_0x55b2ca594240;
    %load/vec4 v0x55b2ca5e63f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b2ca5e6500_0, 0;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x55b2ca5e65d0_0;
    %load/vec4 v0x55b2ca5e66a0_0;
    %add;
    %assign/vec4 v0x55b2ca5e6500_0, 0;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x55b2ca5e65d0_0;
    %load/vec4 v0x55b2ca5e66a0_0;
    %and;
    %assign/vec4 v0x55b2ca5e6500_0, 0;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x55b2ca5e65d0_0;
    %load/vec4 v0x55b2ca5e66a0_0;
    %or;
    %assign/vec4 v0x55b2ca5e6500_0, 0;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x55b2ca5e65d0_0;
    %load/vec4 v0x55b2ca5e66a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x55b2ca5e6500_0, 0;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x55b2ca5e65d0_0;
    %load/vec4 v0x55b2ca5e66a0_0;
    %inv;
    %add;
    %addi 1, 0, 32;
    %assign/vec4 v0x55b2ca5e6500_0, 0;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x55b2ca5e65d0_0;
    %load/vec4 v0x55b2ca5e66a0_0;
    %inv;
    %or;
    %assign/vec4 v0x55b2ca5e6500_0, 0;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x55b2ca5e65d0_0;
    %load/vec4 v0x55b2ca5e66a0_0;
    %inv;
    %and;
    %assign/vec4 v0x55b2ca5e6500_0, 0;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b2ca5e60a0;
T_1 ;
    %wait E_0x55b2ca5b6e20;
    %load/vec4 v0x55b2ca5e6500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b2ca5e6790_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b2ca5e6790_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55b2ca5e4920;
T_2 ;
    %wait E_0x55b2ca5b6a00;
    %load/vec4 v0x55b2ca5e5170_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b2ca5e4e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b2ca5e52f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b2ca5e5250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b2ca5e4d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b2ca5e50b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b2ca5e4fa0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b2ca5e4e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b2ca5e52f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b2ca5e4d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b2ca5e50b0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b2ca5e4e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b2ca5e52f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b2ca5e4d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b2ca5e50b0_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b2ca5e4e30_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b2ca5e4e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b2ca5e5250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b2ca5e4d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b2ca5e50b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b2ca5e4fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b2ca5e52f0_0, 0, 1;
    %load/vec4 v0x55b2ca5e4f00_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55b2ca5e4c70_0, 0;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55b2ca5e4c70_0, 0;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55b2ca5e4c70_0, 0;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55b2ca5e4c70_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55b2ca5e4c70_0, 0;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b2ca5e54b0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b2ca5e58c0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x55b2ca5e54b0;
T_4 ;
    %wait E_0x55b2ca5b6b90;
    %load/vec4 v0x55b2ca5e57d0_0;
    %assign/vec4 v0x55b2ca5e58c0_0, 0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "mips_cpu.v";
    "./util.v";
    "./control_unit.v";
    "./alu.v";
