--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml logibone_camera.twx logibone_camera.ncd -o
logibone_camera.twr logibone_camera.pcf -ucf logibone_camera.ucf

Design file:              logibone_camera.ncd
Physical constraint file: logibone_camera.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sys_clocks_gen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: sys_clocks_gen/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK24 = PERIOD TIMEGRP "clkcam_grp" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 132 paths analyzed, 100 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.759ns.
--------------------------------------------------------------------------------

Paths for end point camera0/y_latch_b/Qp_4 (SLICE_X8Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     37.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera0/pixel_counter/Qp_0 (FF)
  Destination:          camera0/y_latch_b/Qp_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.727ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.626 - 0.623)
  Source Clock:         PMOD1_10_BUFGP rising at 0.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera0/pixel_counter/Qp_0 to camera0/y_latch_b/Qp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.AMUX    Tshcko                0.518   camera0/vsync_old
                                                       camera0/pixel_counter/Qp_0
    SLICE_X13Y34.C3      net (fanout=5)        0.579   camera0/pixel_counter/Qp<0>
    SLICE_X13Y34.C       Tilo                  0.259   camera0/vsync_old
                                                       camera0/y_latch_c/_n0013_inv1_INV_0
    SLICE_X8Y35.CE       net (fanout=4)        1.058   camera0/y_latch_c/_n0013_inv
    SLICE_X8Y35.CLK      Tceck                 0.313   camera0/y_latch_b/Qp<7>
                                                       camera0/y_latch_b/Qp_4
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (1.090ns logic, 1.637ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point camera0/y_latch_c/Qp_4 (SLICE_X8Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     37.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera0/pixel_counter/Qp_0 (FF)
  Destination:          camera0/y_latch_c/Qp_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.702ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.626 - 0.623)
  Source Clock:         PMOD1_10_BUFGP rising at 0.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera0/pixel_counter/Qp_0 to camera0/y_latch_c/Qp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.AMUX    Tshcko                0.518   camera0/vsync_old
                                                       camera0/pixel_counter/Qp_0
    SLICE_X13Y34.C3      net (fanout=5)        0.579   camera0/pixel_counter/Qp<0>
    SLICE_X13Y34.C       Tilo                  0.259   camera0/vsync_old
                                                       camera0/y_latch_c/_n0013_inv1_INV_0
    SLICE_X8Y35.CE       net (fanout=4)        1.058   camera0/y_latch_c/_n0013_inv
    SLICE_X8Y35.CLK      Tceck                 0.288   camera0/y_latch_b/Qp<7>
                                                       camera0/y_latch_c/Qp_4
    -------------------------------------------------  ---------------------------
    Total                                      2.702ns (1.065ns logic, 1.637ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point camera0/y_latch_c/Qp_5 (SLICE_X8Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     37.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera0/pixel_counter/Qp_0 (FF)
  Destination:          camera0/y_latch_c/Qp_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.702ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.626 - 0.623)
  Source Clock:         PMOD1_10_BUFGP rising at 0.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera0/pixel_counter/Qp_0 to camera0/y_latch_c/Qp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.AMUX    Tshcko                0.518   camera0/vsync_old
                                                       camera0/pixel_counter/Qp_0
    SLICE_X13Y34.C3      net (fanout=5)        0.579   camera0/pixel_counter/Qp<0>
    SLICE_X13Y34.C       Tilo                  0.259   camera0/vsync_old
                                                       camera0/y_latch_c/_n0013_inv1_INV_0
    SLICE_X8Y35.CE       net (fanout=4)        1.058   camera0/y_latch_c/_n0013_inv
    SLICE_X8Y35.CLK      Tceck                 0.288   camera0/y_latch_b/Qp<7>
                                                       camera0/y_latch_c/Qp_5
    -------------------------------------------------  ---------------------------
    Total                                      2.702ns (1.065ns logic, 1.637ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK24 = PERIOD TIMEGRP "clkcam_grp" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point camera0/y_latch_c/Qp_5 (SLICE_X8Y35.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera0/y_latch_b/Qp_5 (FF)
  Destination:          camera0/y_latch_c/Qp_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD1_10_BUFGP rising at 40.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera0/y_latch_b/Qp_5 to camera0/y_latch_c/Qp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y35.BQ       Tcko                  0.234   camera0/y_latch_b/Qp<7>
                                                       camera0/y_latch_b/Qp_5
    SLICE_X8Y35.B5       net (fanout=1)        0.059   camera0/y_latch_b/Qp<5>
    SLICE_X8Y35.CLK      Tah         (-Th)    -0.131   camera0/y_latch_b/Qp<7>
                                                       camera0/y_latch_b/Qp<5>_rt
                                                       camera0/y_latch_c/Qp_5
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.365ns logic, 0.059ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point camera0/y_latch_c/Qp_6 (SLICE_X8Y35.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera0/y_latch_b/Qp_6 (FF)
  Destination:          camera0/y_latch_c/Qp_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD1_10_BUFGP rising at 40.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera0/y_latch_b/Qp_6 to camera0/y_latch_c/Qp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y35.CQ       Tcko                  0.234   camera0/y_latch_b/Qp<7>
                                                       camera0/y_latch_b/Qp_6
    SLICE_X8Y35.C5       net (fanout=1)        0.059   camera0/y_latch_b/Qp<6>
    SLICE_X8Y35.CLK      Tah         (-Th)    -0.131   camera0/y_latch_b/Qp<7>
                                                       camera0/y_latch_b/Qp<6>_rt
                                                       camera0/y_latch_c/Qp_6
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.365ns logic, 0.059ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point camera0/y_latch_c/Qp_1 (SLICE_X16Y35.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera0/y_latch_b/Qp_1 (FF)
  Destination:          camera0/y_latch_c/Qp_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD1_10_BUFGP rising at 40.000ns
  Destination Clock:    PMOD1_10_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera0/y_latch_b/Qp_1 to camera0/y_latch_c/Qp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.BQ      Tcko                  0.234   camera0/y_latch_b/Qp<3>
                                                       camera0/y_latch_b/Qp_1
    SLICE_X16Y35.B5      net (fanout=1)        0.059   camera0/y_latch_b/Qp<1>
    SLICE_X16Y35.CLK     Tah         (-Th)    -0.131   camera0/y_latch_b/Qp<3>
                                                       camera0/y_latch_b/Qp<1>_rt
                                                       camera0/y_latch_c/Qp_1
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.365ns logic, 0.059ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK24 = PERIOD TIMEGRP "clkcam_grp" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: PMOD1_10_BUFGP/BUFG/I0
  Logical resource: PMOD1_10_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: PMOD1_10_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: camera0/delay_sync/gen_delay[3].gen_output.latch_delay/Qp_01/CLK
  Logical resource: camera0/delay_sync/gen_delay[3].gen_output.latch_delay/Mshreg_Qp_0/CLK
  Location pin: SLICE_X12Y15.CLK
  Clock network: PMOD1_10_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: camera0/y_latch_b/Qp<7>/CLK
  Logical resource: camera0/y_latch_c/Qp_4/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: PMOD1_10_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP 
"sys_clocks_gen_clkout1"         TS_PER_CLK50 / 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2240 paths analyzed, 329 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  37.600ns.
--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_6 (SLICE_X5Y31.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_6 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.584ns (Levels of Logic = 5)
  Clock Path Skew:      -0.665ns (1.495 - 2.160)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y15.DOADO2   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X4Y31.C3       net (fanout=2)        1.344   rom_data<2>
    SLICE_X4Y31.C        Tilo                  0.255   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>1
    SLICE_X4Y31.B4       net (fanout=1)        0.309   camera_conf_block/n0017<15>
    SLICE_X4Y31.B        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>2
    SLICE_X4Y31.A5       net (fanout=1)        0.247   camera_conf_block/n0017<15>1
    SLICE_X4Y31.A        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>3
    SLICE_X5Y30.B6       net (fanout=4)        0.335   camera_conf_block/n0017
    SLICE_X5Y30.B        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv111
    SLICE_X5Y30.C4       net (fanout=1)        0.320   camera_conf_block/_n0110_inv11
    SLICE_X5Y30.C        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv1
    SLICE_X5Y31.CE       net (fanout=2)        0.540   camera_conf_block/_n0110_inv
    SLICE_X5Y31.CLK      Tceck                 0.408   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/i2c_data_6
    -------------------------------------------------  ---------------------------
    Total                                      6.584ns (3.489ns logic, 3.095ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_6 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.462ns (Levels of Logic = 5)
  Clock Path Skew:      -0.665ns (1.495 - 2.160)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y15.DOADO0   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X4Y31.C2       net (fanout=2)        1.222   rom_data<0>
    SLICE_X4Y31.C        Tilo                  0.255   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>1
    SLICE_X4Y31.B4       net (fanout=1)        0.309   camera_conf_block/n0017<15>
    SLICE_X4Y31.B        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>2
    SLICE_X4Y31.A5       net (fanout=1)        0.247   camera_conf_block/n0017<15>1
    SLICE_X4Y31.A        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>3
    SLICE_X5Y30.B6       net (fanout=4)        0.335   camera_conf_block/n0017
    SLICE_X5Y30.B        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv111
    SLICE_X5Y30.C4       net (fanout=1)        0.320   camera_conf_block/_n0110_inv11
    SLICE_X5Y30.C        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv1
    SLICE_X5Y31.CE       net (fanout=2)        0.540   camera_conf_block/_n0110_inv
    SLICE_X5Y31.CLK      Tceck                 0.408   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/i2c_data_6
    -------------------------------------------------  ---------------------------
    Total                                      6.462ns (3.489ns logic, 2.973ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_6 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.326ns (Levels of Logic = 5)
  Clock Path Skew:      -0.665ns (1.495 - 2.160)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y15.DOADO1   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X4Y31.C1       net (fanout=2)        1.086   rom_data<1>
    SLICE_X4Y31.C        Tilo                  0.255   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>1
    SLICE_X4Y31.B4       net (fanout=1)        0.309   camera_conf_block/n0017<15>
    SLICE_X4Y31.B        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>2
    SLICE_X4Y31.A5       net (fanout=1)        0.247   camera_conf_block/n0017<15>1
    SLICE_X4Y31.A        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>3
    SLICE_X5Y30.B6       net (fanout=4)        0.335   camera_conf_block/n0017
    SLICE_X5Y30.B        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv111
    SLICE_X5Y30.C4       net (fanout=1)        0.320   camera_conf_block/_n0110_inv11
    SLICE_X5Y30.C        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv1
    SLICE_X5Y31.CE       net (fanout=2)        0.540   camera_conf_block/_n0110_inv
    SLICE_X5Y31.CLK      Tceck                 0.408   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/i2c_data_6
    -------------------------------------------------  ---------------------------
    Total                                      6.326ns (3.489ns logic, 2.837ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_5 (SLICE_X5Y31.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_5 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.566ns (Levels of Logic = 5)
  Clock Path Skew:      -0.665ns (1.495 - 2.160)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y15.DOADO2   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X4Y31.C3       net (fanout=2)        1.344   rom_data<2>
    SLICE_X4Y31.C        Tilo                  0.255   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>1
    SLICE_X4Y31.B4       net (fanout=1)        0.309   camera_conf_block/n0017<15>
    SLICE_X4Y31.B        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>2
    SLICE_X4Y31.A5       net (fanout=1)        0.247   camera_conf_block/n0017<15>1
    SLICE_X4Y31.A        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>3
    SLICE_X5Y30.B6       net (fanout=4)        0.335   camera_conf_block/n0017
    SLICE_X5Y30.B        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv111
    SLICE_X5Y30.C4       net (fanout=1)        0.320   camera_conf_block/_n0110_inv11
    SLICE_X5Y30.C        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv1
    SLICE_X5Y31.CE       net (fanout=2)        0.540   camera_conf_block/_n0110_inv
    SLICE_X5Y31.CLK      Tceck                 0.390   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/i2c_data_5
    -------------------------------------------------  ---------------------------
    Total                                      6.566ns (3.471ns logic, 3.095ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_5 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.444ns (Levels of Logic = 5)
  Clock Path Skew:      -0.665ns (1.495 - 2.160)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y15.DOADO0   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X4Y31.C2       net (fanout=2)        1.222   rom_data<0>
    SLICE_X4Y31.C        Tilo                  0.255   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>1
    SLICE_X4Y31.B4       net (fanout=1)        0.309   camera_conf_block/n0017<15>
    SLICE_X4Y31.B        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>2
    SLICE_X4Y31.A5       net (fanout=1)        0.247   camera_conf_block/n0017<15>1
    SLICE_X4Y31.A        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>3
    SLICE_X5Y30.B6       net (fanout=4)        0.335   camera_conf_block/n0017
    SLICE_X5Y30.B        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv111
    SLICE_X5Y30.C4       net (fanout=1)        0.320   camera_conf_block/_n0110_inv11
    SLICE_X5Y30.C        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv1
    SLICE_X5Y31.CE       net (fanout=2)        0.540   camera_conf_block/_n0110_inv
    SLICE_X5Y31.CLK      Tceck                 0.390   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/i2c_data_5
    -------------------------------------------------  ---------------------------
    Total                                      6.444ns (3.471ns logic, 2.973ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_5 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.308ns (Levels of Logic = 5)
  Clock Path Skew:      -0.665ns (1.495 - 2.160)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y15.DOADO1   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X4Y31.C1       net (fanout=2)        1.086   rom_data<1>
    SLICE_X4Y31.C        Tilo                  0.255   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>1
    SLICE_X4Y31.B4       net (fanout=1)        0.309   camera_conf_block/n0017<15>
    SLICE_X4Y31.B        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>2
    SLICE_X4Y31.A5       net (fanout=1)        0.247   camera_conf_block/n0017<15>1
    SLICE_X4Y31.A        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>3
    SLICE_X5Y30.B6       net (fanout=4)        0.335   camera_conf_block/n0017
    SLICE_X5Y30.B        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv111
    SLICE_X5Y30.C4       net (fanout=1)        0.320   camera_conf_block/_n0110_inv11
    SLICE_X5Y30.C        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv1
    SLICE_X5Y31.CE       net (fanout=2)        0.540   camera_conf_block/_n0110_inv
    SLICE_X5Y31.CLK      Tceck                 0.390   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/i2c_data_5
    -------------------------------------------------  ---------------------------
    Total                                      6.308ns (3.471ns logic, 2.837ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_data_7 (SLICE_X5Y31.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_7 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.558ns (Levels of Logic = 5)
  Clock Path Skew:      -0.665ns (1.495 - 2.160)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y15.DOADO2   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X4Y31.C3       net (fanout=2)        1.344   rom_data<2>
    SLICE_X4Y31.C        Tilo                  0.255   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>1
    SLICE_X4Y31.B4       net (fanout=1)        0.309   camera_conf_block/n0017<15>
    SLICE_X4Y31.B        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>2
    SLICE_X4Y31.A5       net (fanout=1)        0.247   camera_conf_block/n0017<15>1
    SLICE_X4Y31.A        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>3
    SLICE_X5Y30.B6       net (fanout=4)        0.335   camera_conf_block/n0017
    SLICE_X5Y30.B        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv111
    SLICE_X5Y30.C4       net (fanout=1)        0.320   camera_conf_block/_n0110_inv11
    SLICE_X5Y30.C        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv1
    SLICE_X5Y31.CE       net (fanout=2)        0.540   camera_conf_block/_n0110_inv
    SLICE_X5Y31.CLK      Tceck                 0.382   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/i2c_data_7
    -------------------------------------------------  ---------------------------
    Total                                      6.558ns (3.463ns logic, 3.095ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_7 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.436ns (Levels of Logic = 5)
  Clock Path Skew:      -0.665ns (1.495 - 2.160)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y15.DOADO0   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X4Y31.C2       net (fanout=2)        1.222   rom_data<0>
    SLICE_X4Y31.C        Tilo                  0.255   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>1
    SLICE_X4Y31.B4       net (fanout=1)        0.309   camera_conf_block/n0017<15>
    SLICE_X4Y31.B        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>2
    SLICE_X4Y31.A5       net (fanout=1)        0.247   camera_conf_block/n0017<15>1
    SLICE_X4Y31.A        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>3
    SLICE_X5Y30.B6       net (fanout=4)        0.335   camera_conf_block/n0017
    SLICE_X5Y30.B        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv111
    SLICE_X5Y30.C4       net (fanout=1)        0.320   camera_conf_block/_n0110_inv11
    SLICE_X5Y30.C        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv1
    SLICE_X5Y31.CE       net (fanout=2)        0.540   camera_conf_block/_n0110_inv
    SLICE_X5Y31.CLK      Tceck                 0.382   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/i2c_data_7
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (3.463ns logic, 2.973ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conf_rom/Mram_rom (RAM)
  Destination:          camera_conf_block/i2c_data_7 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.300ns (Levels of Logic = 5)
  Clock Path Skew:      -0.665ns (1.495 - 2.160)
  Source Clock:         clk_sys rising at 75.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 83.333ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: conf_rom/Mram_rom to camera_conf_block/i2c_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y15.DOADO1   Trcko_DOA             1.800   conf_rom/Mram_rom
                                                       conf_rom/Mram_rom
    SLICE_X4Y31.C1       net (fanout=2)        1.086   rom_data<1>
    SLICE_X4Y31.C        Tilo                  0.255   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>1
    SLICE_X4Y31.B4       net (fanout=1)        0.309   camera_conf_block/n0017<15>
    SLICE_X4Y31.B        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>2
    SLICE_X4Y31.A5       net (fanout=1)        0.247   camera_conf_block/n0017<15>1
    SLICE_X4Y31.A        Tilo                  0.254   camera_conf_block/n0017<15>
                                                       camera_conf_block/n0017<15>3
    SLICE_X5Y30.B6       net (fanout=4)        0.335   camera_conf_block/n0017
    SLICE_X5Y30.B        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv111
    SLICE_X5Y30.C4       net (fanout=1)        0.320   camera_conf_block/_n0110_inv11
    SLICE_X5Y30.C        Tilo                  0.259   camera_conf_block/_n0110_inv
                                                       camera_conf_block/_n0110_inv1
    SLICE_X5Y31.CE       net (fanout=2)        0.540   camera_conf_block/_n0110_inv
    SLICE_X5Y31.CLK      Tceck                 0.382   camera_conf_block/i2c_data<7>
                                                       camera_conf_block/i2c_data_7
    -------------------------------------------------  ---------------------------
    Total                                      6.300ns (3.463ns logic, 2.837ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP "sys_clocks_gen_clkout1"
        TS_PER_CLK50 / 0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_master0/slave_addr_i_5 (SLICE_X15Y16.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/i2c_master0/slave_addr_i_4 (FF)
  Destination:          camera_conf_block/i2c_master0/slave_addr_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD1_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/i2c_master0/slave_addr_i_4 to camera_conf_block/i2c_master0/slave_addr_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y16.CQ      Tcko                  0.198   camera_conf_block/i2c_master0/slave_addr_i<6>
                                                       camera_conf_block/i2c_master0/slave_addr_i_4
    SLICE_X15Y16.C5      net (fanout=1)        0.052   camera_conf_block/i2c_master0/slave_addr_i<4>
    SLICE_X15Y16.CLK     Tah         (-Th)    -0.155   camera_conf_block/i2c_master0/slave_addr_i<6>
                                                       camera_conf_block/i2c_master0/Mmux__n037151
                                                       camera_conf_block/i2c_master0/slave_addr_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/reg_state_FSM_FFd1 (SLICE_X2Y28.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/reg_state_FSM_FFd1 (FF)
  Destination:          camera_conf_block/reg_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD1_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/reg_state_FSM_FFd1 to camera_conf_block/reg_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y28.CQ       Tcko                  0.200   camera_conf_block/reg_state_FSM_FFd1
                                                       camera_conf_block/reg_state_FSM_FFd1
    SLICE_X2Y28.CX       net (fanout=15)       0.102   camera_conf_block/reg_state_FSM_FFd1
    SLICE_X2Y28.CLK      Tckdi       (-Th)    -0.106   camera_conf_block/reg_state_FSM_FFd1
                                                       camera_conf_block/reg_state_FSM_FFd1-In
                                                       camera_conf_block/reg_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.306ns logic, 0.102ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point camera_conf_block/i2c_master0/slave_addr_i_3 (SLICE_X15Y16.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/i2c_master0/slave_addr_i_2 (FF)
  Destination:          camera_conf_block/i2c_master0/slave_addr_i_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PMOD1_4_OBUF rising at 0.000ns
  Destination Clock:    PMOD1_4_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/i2c_master0/slave_addr_i_2 to camera_conf_block/i2c_master0/slave_addr_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y16.BQ      Tcko                  0.198   camera_conf_block/i2c_master0/slave_addr_i<6>
                                                       camera_conf_block/i2c_master0/slave_addr_i_2
    SLICE_X15Y16.B5      net (fanout=1)        0.068   camera_conf_block/i2c_master0/slave_addr_i<2>
    SLICE_X15Y16.CLK     Tah         (-Th)    -0.155   camera_conf_block/i2c_master0/slave_addr_i<6>
                                                       camera_conf_block/i2c_master0/Mmux__n037131
                                                       camera_conf_block/i2c_master0/slave_addr_i_3
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.353ns logic, 0.068ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clocks_gen_clkout1 = PERIOD TIMEGRP "sys_clocks_gen_clkout1"
        TS_PER_CLK50 / 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sys_clocks_gen/clkout2_buf/I0
  Logical resource: sys_clocks_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: sys_clocks_gen/clkout1
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: camera_conf_block/i2c_master0/nack_byte/CLK
  Logical resource: camera_conf_block/i2c_master0/nack_byte/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: PMOD1_4_OBUF
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: camera_conf_block/i2c_master0/dispo/CLK
  Logical resource: camera_conf_block/i2c_master0/dispo/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: PMOD1_4_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP 
"sys_clocks_gen_clkout2"         TS_PER_CLK50 / 2.4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17798 paths analyzed, 926 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.580ns.
--------------------------------------------------------------------------------

Paths for end point bi_fifo0/fifo_A/nb_available_t_13 (SLICE_X10Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset0/resetn_0 (FF)
  Destination:          bi_fifo0/fifo_A/nb_available_t_13 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.528ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.777 - 0.715)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 8.333ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset0/resetn_0 to bi_fifo0/fifo_A/nb_available_t_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.476   reset0/counter0<0>
                                                       reset0/resetn_0
    SLICE_X14Y18.D6      net (fanout=9)        1.260   reset0/resetn_0
    SLICE_X14Y18.D       Tilo                  0.235   camera_conf_block/i2c_master0/bit_count<3>
                                                       camera_conf_block/i2c_master0/resetn_inv1_INV_0
    SLICE_X10Y61.SR      net (fanout=69)       4.324   bi_fifo0/fifo_A/resetn_inv
    SLICE_X10Y61.CLK     Trck                  0.233   bi_fifo0/fifo_A/nb_available_t<13>
                                                       bi_fifo0/fifo_A/nb_available_t_13
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (0.944ns logic, 5.584ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point bi_fifo0/fifo_A/nb_available_t_12 (SLICE_X10Y61.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset0/resetn_0 (FF)
  Destination:          bi_fifo0/fifo_A/nb_available_t_12 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.517ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.777 - 0.715)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 8.333ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset0/resetn_0 to bi_fifo0/fifo_A/nb_available_t_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.476   reset0/counter0<0>
                                                       reset0/resetn_0
    SLICE_X14Y18.D6      net (fanout=9)        1.260   reset0/resetn_0
    SLICE_X14Y18.D       Tilo                  0.235   camera_conf_block/i2c_master0/bit_count<3>
                                                       camera_conf_block/i2c_master0/resetn_inv1_INV_0
    SLICE_X10Y61.SR      net (fanout=69)       4.324   bi_fifo0/fifo_A/resetn_inv
    SLICE_X10Y61.CLK     Trck                  0.222   bi_fifo0/fifo_A/nb_available_t<13>
                                                       bi_fifo0/fifo_A/nb_available_t_12
    -------------------------------------------------  ---------------------------
    Total                                      6.517ns (0.933ns logic, 5.584ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point bi_fifo0/fifo_A/nb_available_t_9 (SLICE_X10Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset0/resetn_0 (FF)
  Destination:          bi_fifo0/fifo_A/nb_available_t_9 (FF)
  Requirement:          8.333ns
  Data Path Delay:      6.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.776 - 0.715)
  Source Clock:         clk_sys rising at 0.000ns
  Destination Clock:    clk_sys rising at 8.333ns
  Clock Uncertainty:    0.114ns

  Clock Uncertainty:          0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.217ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset0/resetn_0 to bi_fifo0/fifo_A/nb_available_t_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.AQ      Tcko                  0.476   reset0/counter0<0>
                                                       reset0/resetn_0
    SLICE_X14Y18.D6      net (fanout=9)        1.260   reset0/resetn_0
    SLICE_X14Y18.D       Tilo                  0.235   camera_conf_block/i2c_master0/bit_count<3>
                                                       camera_conf_block/i2c_master0/resetn_inv1_INV_0
    SLICE_X10Y60.SR      net (fanout=69)       4.119   bi_fifo0/fifo_A/resetn_inv
    SLICE_X10Y60.CLK     Trck                  0.233   bi_fifo0/fifo_A/nb_available_t<11>
                                                       bi_fifo0/fifo_A/nb_available_t_9
    -------------------------------------------------  ---------------------------
    Total                                      6.323ns (0.944ns logic, 5.379ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP "sys_clocks_gen_clkout2"
        TS_PER_CLK50 / 2.4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point conf_rom/Mram_rom (RAMB8_X0Y15.ADDRAWRADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/reg_addr_temp_1 (FF)
  Destination:          conf_rom/Mram_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.681ns (Levels of Logic = 0)
  Clock Path Skew:      0.331ns (1.045 - 0.714)
  Source Clock:         PMOD1_4_OBUF rising at 0.000ns
  Destination Clock:    clk_sys rising at 0.000ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/reg_addr_temp_1 to conf_rom/Mram_rom
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y26.BQ           Tcko                  0.200   camera_conf_block/reg_addr_temp<3>
                                                           camera_conf_block/reg_addr_temp_1
    RAMB8_X0Y15.ADDRAWRADDR5 net (fanout=3)        0.547   camera_conf_block/reg_addr_temp<1>
    RAMB8_X0Y15.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   conf_rom/Mram_rom
                                                           conf_rom/Mram_rom
    -----------------------------------------------------  ---------------------------
    Total                                          0.681ns (0.134ns logic, 0.547ns route)
                                                           (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point conf_rom/Mram_rom (RAMB8_X0Y15.ADDRAWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/reg_addr_temp_2 (FF)
  Destination:          conf_rom/Mram_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.681ns (Levels of Logic = 0)
  Clock Path Skew:      0.331ns (1.045 - 0.714)
  Source Clock:         PMOD1_4_OBUF rising at 0.000ns
  Destination Clock:    clk_sys rising at 0.000ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/reg_addr_temp_2 to conf_rom/Mram_rom
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y26.CQ           Tcko                  0.200   camera_conf_block/reg_addr_temp<3>
                                                           camera_conf_block/reg_addr_temp_2
    RAMB8_X0Y15.ADDRAWRADDR6 net (fanout=3)        0.547   camera_conf_block/reg_addr_temp<2>
    RAMB8_X0Y15.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   conf_rom/Mram_rom
                                                           conf_rom/Mram_rom
    -----------------------------------------------------  ---------------------------
    Total                                          0.681ns (0.134ns logic, 0.547ns route)
                                                           (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point conf_rom/Mram_rom (RAMB8_X0Y15.ADDRAWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               camera_conf_block/reg_addr_temp_5 (FF)
  Destination:          conf_rom/Mram_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 0)
  Clock Path Skew:      0.328ns (1.045 - 0.717)
  Source Clock:         PMOD1_4_OBUF rising at 0.000ns
  Destination Clock:    clk_sys rising at 0.000ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: camera_conf_block/reg_addr_temp_5 to conf_rom/Mram_rom
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y27.BQ           Tcko                  0.200   camera_conf_block/reg_addr_temp<7>
                                                           camera_conf_block/reg_addr_temp_5
    RAMB8_X0Y15.ADDRAWRADDR9 net (fanout=3)        0.848   camera_conf_block/reg_addr_temp<5>
    RAMB8_X0Y15.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   conf_rom/Mram_rom
                                                           conf_rom/Mram_rom
    -----------------------------------------------------  ---------------------------
    Total                                          0.982ns (0.134ns logic, 0.848ns route)
                                                           (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clocks_gen_clkout2 = PERIOD TIMEGRP "sys_clocks_gen_clkout2"
        TS_PER_CLK50 / 2.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.763ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: conf_rom/Mram_rom/CLKAWRCLK
  Logical resource: conf_rom/Mram_rom/CLKAWRCLK
  Location pin: RAMB8_X0Y15.CLKAWRCLK
  Clock network: clk_sys
--------------------------------------------------------------------------------
Slack: 4.763ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: bi_fifo0/fifo_B/dp_ram0/Mram_RAM1/CLKA
  Logical resource: bi_fifo0/fifo_B/dp_ram0/Mram_RAM1/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: clk_sys
--------------------------------------------------------------------------------
Slack: 4.763ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: bi_fifo0/fifo_B/dp_ram0/Mram_RAM1/CLKB
  Logical resource: bi_fifo0/fifo_B/dp_ram0/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: clk_sys
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      5.000ns|     18.048ns|            0|            0|            0|        20038|
| TS_sys_clocks_gen_clkout1     |     41.667ns|     37.600ns|          N/A|            0|            0|         2240|            0|
| TS_sys_clocks_gen_clkout2     |      8.333ns|      6.580ns|          N/A|            0|            0|        17798|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    7.520|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PMOD1_10
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PMOD1_10       |    2.759|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 20170 paths, 0 nets, and 1454 connections

Design statistics:
   Minimum period:  37.600ns{1}   (Maximum frequency:  26.596MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 22 10:39:31 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



