{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256",
      "AFP",
      "FLAGM",
      "FLAGM2"
    ]
  },
  "Instructions": {
    "lock add byte [rax], cl": {
      "ExpectedInstructionCount": 8,
      "Comment": "0x00",
      "ExpectedArm64ASM": [
        "ldaddalb w7, w20, [x4]",
        "eor x27, x20, x7",
        "lsl w0, w20, #24",
        "cmn w0, w7, lsl #24",
        "add w26, w20, w7",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock add word [rax], cx": {
      "ExpectedInstructionCount": 8,
      "Comment": "0x01",
      "ExpectedArm64ASM": [
        "ldaddalh w7, w20, [x4]",
        "eor x27, x20, x7",
        "lsl w0, w20, #16",
        "cmn w0, w7, lsl #16",
        "add w26, w20, w7",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock add dword [rax], ecx": {
      "ExpectedInstructionCount": 6,
      "Comment": "0x01",
      "ExpectedArm64ASM": [
        "ldaddal w7, w20, [x4]",
        "eor x27, x20, x7",
        "adds w26, w20, w7",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock or byte [rax], cl": {
      "ExpectedInstructionCount": 6,
      "Comment": "0x08",
      "ExpectedArm64ASM": [
        "ldsetalb w7, w20, [x4]",
        "orr w26, w20, w7",
        "cmn wzr, w26, lsl #24",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock or word [rax], cx": {
      "ExpectedInstructionCount": 6,
      "Comment": "0x09",
      "ExpectedArm64ASM": [
        "ldsetalh w7, w20, [x4]",
        "orr w26, w20, w7",
        "cmn wzr, w26, lsl #16",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock or dword [rax], ecx": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x09",
      "ExpectedArm64ASM": [
        "ldsetal w7, w20, [x4]",
        "orr w26, w20, w7",
        "cmp w26, #0x0 (0)"
      ]
    },
    "lock adc byte [rax], cl": {
      "ExpectedInstructionCount": 18,
      "Comment": "0x10",
      "ExpectedArm64ASM": [
        "cinc w20, w7, lo",
        "ldaddalb w20, w21, [x4]",
        "eor x27, x21, x7",
        "uxtb w22, w7",
        "cinc w23, w22, lo",
        "add w24, w21, w23",
        "uxtb w26, w24",
        "cmp w26, w23",
        "cset x25, hs",
        "cmn wzr, w26, lsl #24",
        "mrs x30, nzcv",
        "bfi w30, w25, #29, #1",
        "eor w18, w21, w22",
        "eor w20, w26, w21",
        "bic w21, w20, w18",
        "ubfx x22, x21, #7, #1",
        "bfi w30, w22, #28, #1",
        "msr nzcv, x30"
      ]
    },
    "lock adc word [rax], cx": {
      "ExpectedInstructionCount": 18,
      "Comment": "0x11",
      "ExpectedArm64ASM": [
        "cinc w20, w7, lo",
        "ldaddalh w20, w21, [x4]",
        "eor x27, x21, x7",
        "uxth w22, w7",
        "cinc w23, w22, lo",
        "add w24, w21, w23",
        "uxth w26, w24",
        "cmp w26, w23",
        "cset x25, hs",
        "cmn wzr, w26, lsl #16",
        "mrs x30, nzcv",
        "bfi w30, w25, #29, #1",
        "eor w18, w21, w22",
        "eor w20, w26, w21",
        "bic w21, w20, w18",
        "ubfx x22, x21, #15, #1",
        "bfi w30, w22, #28, #1",
        "msr nzcv, x30"
      ]
    },
    "lock adc dword [rax], ecx": {
      "ExpectedInstructionCount": 10,
      "Comment": "0x11",
      "ExpectedArm64ASM": [
        "cinc w20, w7, lo",
        "ldaddal w20, w21, [x4]",
        "eor x27, x21, x7",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23",
        "adcs w26, w21, w7",
        "mrs x24, nzcv",
        "eor w25, w24, #0x20000000",
        "msr nzcv, x25"
      ]
    },
    "lock sbb byte [rax], cl": {
      "ExpectedInstructionCount": 20,
      "Comment": "0x18",
      "ExpectedArm64ASM": [
        "cinc w20, w7, lo",
        "neg w1, w20",
        "ldaddalb w1, w21, [x4]",
        "eor x27, x21, x7",
        "uxtb w22, w21",
        "uxtb w23, w7",
        "cinc w24, w23, lo",
        "sub w25, w22, w24",
        "uxtb w26, w25",
        "cmp w22, w24",
        "cset x30, hs",
        "cmn wzr, w26, lsl #24",
        "mrs x18, nzcv",
        "bfi w18, w30, #29, #1",
        "eor w20, w22, w23",
        "eor w21, w26, w22",
        "and w22, w21, w20",
        "ubfx x23, x22, #7, #1",
        "bfi w18, w23, #28, #1",
        "msr nzcv, x18"
      ]
    },
    "lock sbb word [rax], cx": {
      "ExpectedInstructionCount": 20,
      "Comment": "0x19",
      "ExpectedArm64ASM": [
        "cinc w20, w7, lo",
        "neg w1, w20",
        "ldaddalh w1, w21, [x4]",
        "eor x27, x21, x7",
        "uxth w22, w21",
        "uxth w23, w7",
        "cinc w24, w23, lo",
        "sub w25, w22, w24",
        "uxth w26, w25",
        "cmp w22, w24",
        "cset x30, hs",
        "cmn wzr, w26, lsl #16",
        "mrs x18, nzcv",
        "bfi w18, w30, #29, #1",
        "eor w20, w22, w23",
        "eor w21, w26, w22",
        "and w22, w21, w20",
        "ubfx x23, x22, #15, #1",
        "bfi w18, w23, #28, #1",
        "msr nzcv, x18"
      ]
    },
    "lock sbb dword [rax], ecx": {
      "ExpectedInstructionCount": 5,
      "Comment": "0x19",
      "ExpectedArm64ASM": [
        "cinc w20, w7, lo",
        "neg w1, w20",
        "ldaddal w1, w21, [x4]",
        "eor x27, x21, x7",
        "sbcs w26, w21, w7"
      ]
    },
    "lock and byte [rax], cl": {
      "ExpectedInstructionCount": 7,
      "Comment": "0x20",
      "ExpectedArm64ASM": [
        "mvn w1, w7",
        "ldclralb w1, w20, [x4]",
        "and w26, w20, w7",
        "cmn wzr, w26, lsl #24",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock and word [rax], cx": {
      "ExpectedInstructionCount": 7,
      "Comment": "0x21",
      "ExpectedArm64ASM": [
        "mvn w1, w7",
        "ldclralh w1, w20, [x4]",
        "and w26, w20, w7",
        "cmn wzr, w26, lsl #16",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock and dword [rax], ecx": {
      "ExpectedInstructionCount": 6,
      "Comment": "0x21",
      "ExpectedArm64ASM": [
        "mvn w1, w7",
        "ldclral w1, w20, [x4]",
        "ands w26, w20, w7",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock sub byte [rax], cl": {
      "ExpectedInstructionCount": 6,
      "Comment": "0x28",
      "ExpectedArm64ASM": [
        "neg w1, w7",
        "ldaddalb w1, w20, [x4]",
        "eor x27, x20, x7",
        "lsl w0, w20, #24",
        "cmp w0, w7, lsl #24",
        "sub w26, w20, w7"
      ]
    },
    "lock sub word [rax], cx": {
      "ExpectedInstructionCount": 6,
      "Comment": "0x28",
      "ExpectedArm64ASM": [
        "neg w1, w7",
        "ldaddalh w1, w20, [x4]",
        "eor x27, x20, x7",
        "lsl w0, w20, #16",
        "cmp w0, w7, lsl #16",
        "sub w26, w20, w7"
      ]
    },
    "lock sub dword [rax], ecx": {
      "ExpectedInstructionCount": 4,
      "Comment": "0x29",
      "ExpectedArm64ASM": [
        "neg w1, w7",
        "ldaddal w1, w20, [x4]",
        "eor x27, x20, x7",
        "subs w26, w20, w7"
      ]
    },
    "lock xor byte [rax], cl": {
      "ExpectedInstructionCount": 6,
      "Comment": "0x30",
      "ExpectedArm64ASM": [
        "ldeoralb w7, w20, [x4]",
        "eor w26, w20, w7",
        "cmn wzr, w26, lsl #24",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock xor word [rax], cx": {
      "ExpectedInstructionCount": 6,
      "Comment": "0x31",
      "ExpectedArm64ASM": [
        "ldeoralh w7, w20, [x4]",
        "eor w26, w20, w7",
        "cmn wzr, w26, lsl #16",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock xor dword [rax], ecx": {
      "ExpectedInstructionCount": 3,
      "Comment": "0x31",
      "ExpectedArm64ASM": [
        "ldeoral w7, w20, [x4]",
        "eor w26, w20, w7",
        "cmp w26, #0x0 (0)"
      ]
    },
    "lock add qword [rax], rcx": {
      "ExpectedInstructionCount": 6,
      "Comment": "0x01",
      "ExpectedArm64ASM": [
        "ldaddal x7, x20, [x4]",
        "eor x27, x20, x7",
        "adds x26, x20, x7",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "xchg byte [rax], cl": {
      "ExpectedInstructionCount": 2,
      "Comment": "0x86",
      "ExpectedArm64ASM": [
        "swpalb w7, w20, [x4]",
        "bfxil x7, x20, #0, #8"
      ]
    },
    "xchg word [rax], cx": {
      "ExpectedInstructionCount": 2,
      "Comment": "0x87",
      "ExpectedArm64ASM": [
        "swpalh w7, w20, [x4]",
        "bfxil x7, x20, #0, #16"
      ]
    },
    "xchg dword [rax], ecx": {
      "ExpectedInstructionCount": 1,
      "Comment": "0x87",
      "ExpectedArm64ASM": [
        "swpal w7, w7, [x4]"
      ]
    },
    "xchg qword [rax], rcx": {
      "ExpectedInstructionCount": 1,
      "Comment": "0x87",
      "ExpectedArm64ASM": [
        "swpal x7, x7, [x4]"
      ]
    },
    "xadd byte [rax], bl": {
      "ExpectedInstructionCount": 10,
      "Comment": "0x0f 0xc0",
      "ExpectedArm64ASM": [
        "uxtb w20, w6",
        "ldaddalb w20, w21, [x4]",
        "eor x27, x21, x20",
        "lsl w0, w21, #24",
        "cmn w0, w20, lsl #24",
        "add w26, w21, w20",
        "bfxil x6, x21, #0, #8",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "xadd word [rax], bx": {
      "ExpectedInstructionCount": 10,
      "Comment": "0x0f 0xc1",
      "ExpectedArm64ASM": [
        "uxth w20, w6",
        "ldaddalh w20, w21, [x4]",
        "eor x27, x21, x20",
        "lsl w0, w21, #16",
        "cmn w0, w20, lsl #16",
        "add w26, w21, w20",
        "bfxil x6, x21, #0, #16",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "xadd dword [rax], ebx": {
      "ExpectedInstructionCount": 7,
      "Comment": "0x0f 0xc1",
      "ExpectedArm64ASM": [
        "mov w20, w6",
        "ldaddal w20, w6, [x4]",
        "eor x27, x6, x20",
        "adds w26, w6, w20",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "xadd qword [rax], rbx": {
      "ExpectedInstructionCount": 7,
      "Comment": "0x0f 0xc1",
      "ExpectedArm64ASM": [
        "ldaddal x6, x20, [x4]",
        "eor x27, x20, x6",
        "adds x26, x20, x6",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22",
        "mov x6, x20"
      ]
    },
    "lock add byte [rax], 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x80 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldaddalb w20, w27, [x4]",
        "lsl w0, w27, #24",
        "cmn w0, w20, lsl #24",
        "add w26, w27, #0x1 (1)",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock add byte [rax], 0xFF": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x80 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "ldaddalb w20, w21, [x4]",
        "mvn w27, w21",
        "lsl w0, w21, #24",
        "cmn w0, w20, lsl #24",
        "add w26, w21, #0xff (255)",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock add word [rax], 0x100": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "ldaddalh w20, w27, [x4]",
        "lsl w0, w27, #16",
        "cmn w0, w20, lsl #16",
        "add w26, w27, #0x100 (256)",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock add word [rax], 0xFFFF": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "ldaddalh w20, w21, [x4]",
        "mvn w27, w21",
        "lsl w0, w21, #16",
        "cmn w0, w20, lsl #16",
        "add w26, w21, w20",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock add dword [rax], 0x100": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "ldaddal w20, w27, [x4]",
        "adds w26, w27, #0x100 (256)",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock add dword [rax], 0xFFFFFFFF": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "ldaddal w20, w21, [x4]",
        "mvn w27, w21",
        "subs w26, w21, #0x1 (1)",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock add qword [rax], 0x100": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "ldaddal x20, x27, [x4]",
        "adds x26, x27, #0x100 (256)",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock add qword [rax], -2147483647": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /0",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffff80000001",
        "ldaddal x20, x27, [x4]",
        "adds x26, x27, x20",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock add word [rax], 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldaddalh w20, w27, [x4]",
        "lsl w0, w27, #16",
        "cmn w0, w20, lsl #16",
        "add w26, w27, #0x1 (1)",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock add dword [rax], 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldaddal w20, w27, [x4]",
        "adds w26, w27, #0x1 (1)",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock add qword [rax], 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldaddal x20, x27, [x4]",
        "adds x26, x27, #0x1 (1)",
        "mrs x21, nzcv",
        "eor w22, w21, #0x20000000",
        "msr nzcv, x22"
      ]
    },
    "lock or byte [rax], 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /1",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldsetalb w20, w21, [x4]",
        "orr w26, w21, #0x1",
        "cmn wzr, w26, lsl #24",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock or byte [rax], 0xFF": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /1",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "ldsetalb w20, w21, [x4]",
        "orr w26, w21, #0xff",
        "cmn wzr, w26, lsl #24",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock or word [rax], 0x100": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "ldsetalh w20, w21, [x4]",
        "orr w26, w21, #0x100",
        "cmn wzr, w26, lsl #16",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock or word [rax], 0xFFFF": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "ldsetalh w20, w21, [x4]",
        "orr w26, w21, #0xffff",
        "cmn wzr, w26, lsl #16",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock or dword [rax], 0x100": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "ldsetal w20, w21, [x4]",
        "orr w26, w21, #0x100",
        "cmp w26, #0x0 (0)"
      ]
    },
    "lock or dword [rax], 0xFFFFFFFF": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "ldsetal w20, w21, [x4]",
        "orr w26, w21, w20",
        "cmp w26, #0x0 (0)"
      ]
    },
    "lock or qword [rax], 0x100": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "ldsetal x20, x21, [x4]",
        "orr x26, x21, #0x100",
        "cmp x26, #0x0 (0)"
      ]
    },
    "lock or qword [rax], -2147483647": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /1",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffff80000001",
        "ldsetal x20, x21, [x4]",
        "orr x26, x21, #0xffffffff80000001",
        "cmp x26, #0x0 (0)"
      ]
    },
    "lock or word [rax], 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /1",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldsetalh w20, w21, [x4]",
        "orr w26, w21, #0x1",
        "cmn wzr, w26, lsl #16",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock or dword [rax], 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /1",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldsetal w20, w21, [x4]",
        "orr w26, w21, #0x1",
        "cmp w26, #0x0 (0)"
      ]
    },
    "lock or qword [rax], 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /1",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldsetal x20, x21, [x4]",
        "orr x26, x21, #0x1",
        "cmp x26, #0x0 (0)"
      ]
    },
    "lock adc byte [rax], 1": {
      "ExpectedInstructionCount": 17,
      "Comment": "GROUP1 0x80 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cinc w21, w20, lo",
        "ldaddalb w21, w27, [x4]",
        "cinc w22, w20, lo",
        "add w23, w27, w22",
        "uxtb w26, w23",
        "cmp w26, w22",
        "cset x24, hs",
        "cmn wzr, w26, lsl #24",
        "mrs x25, nzcv",
        "bfi w25, w24, #29, #1",
        "eor w30, w27, #0x1",
        "eor w18, w26, w27",
        "bic w20, w18, w30",
        "ubfx x21, x20, #7, #1",
        "bfi w25, w21, #28, #1",
        "msr nzcv, x25"
      ]
    },
    "lock adc byte [rax], 0xFF": {
      "ExpectedInstructionCount": 18,
      "Comment": "GROUP1 0x80 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "cinc w21, w20, lo",
        "ldaddalb w21, w22, [x4]",
        "mvn w27, w22",
        "cinc w23, w20, lo",
        "add w24, w22, w23",
        "uxtb w26, w24",
        "cmp w26, w23",
        "cset x25, hs",
        "cmn wzr, w26, lsl #24",
        "mrs x30, nzcv",
        "bfi w30, w25, #29, #1",
        "eor w18, w22, #0xff",
        "eor w20, w26, w22",
        "bic w21, w20, w18",
        "ubfx x22, x21, #7, #1",
        "bfi w30, w22, #28, #1",
        "msr nzcv, x30"
      ]
    },
    "lock adc word [rax], 0x100": {
      "ExpectedInstructionCount": 17,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "cinc w21, w20, lo",
        "ldaddalh w21, w27, [x4]",
        "cinc w22, w20, lo",
        "add w23, w27, w22",
        "uxth w26, w23",
        "cmp w26, w22",
        "cset x24, hs",
        "cmn wzr, w26, lsl #16",
        "mrs x25, nzcv",
        "bfi w25, w24, #29, #1",
        "eor w30, w27, #0x100",
        "eor w18, w26, w27",
        "bic w20, w18, w30",
        "ubfx x21, x20, #15, #1",
        "bfi w25, w21, #28, #1",
        "msr nzcv, x25"
      ]
    },
    "lock adc word [rax], 0xFFFF": {
      "ExpectedInstructionCount": 18,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "cinc w21, w20, lo",
        "ldaddalh w21, w22, [x4]",
        "mvn w27, w22",
        "cinc w23, w20, lo",
        "add w24, w22, w23",
        "uxth w26, w24",
        "cmp w26, w23",
        "cset x25, hs",
        "cmn wzr, w26, lsl #16",
        "mrs x30, nzcv",
        "bfi w30, w25, #29, #1",
        "eor w18, w22, #0xffff",
        "eor w20, w26, w22",
        "bic w21, w20, w18",
        "ubfx x22, x21, #15, #1",
        "bfi w30, w22, #28, #1",
        "msr nzcv, x30"
      ]
    },
    "lock adc dword [rax], 0x100": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "cinc w21, w20, lo",
        "ldaddal w21, w27, [x4]",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23",
        "adcs w26, w27, w20",
        "mrs x24, nzcv",
        "eor w25, w24, #0x20000000",
        "msr nzcv, x25"
      ]
    },
    "lock adc dword [rax], 0xFFFFFFFF": {
      "ExpectedInstructionCount": 11,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "cinc w21, w20, lo",
        "ldaddal w21, w22, [x4]",
        "mvn w27, w22",
        "mrs x23, nzcv",
        "eor w24, w23, #0x20000000",
        "msr nzcv, x24",
        "adcs w26, w22, w20",
        "mrs x25, nzcv",
        "eor w30, w25, #0x20000000",
        "msr nzcv, x30"
      ]
    },
    "lock adc qword [rax], 0x100": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "cinc x21, x20, lo",
        "ldaddal x21, x27, [x4]",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23",
        "adcs x26, x27, x20",
        "mrs x24, nzcv",
        "eor w25, w24, #0x20000000",
        "msr nzcv, x25"
      ]
    },
    "lock adc qword [rax], -2147483647": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x81 /2",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffff80000001",
        "cinc x21, x20, lo",
        "ldaddal x21, x27, [x4]",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23",
        "adcs x26, x27, x20",
        "mrs x24, nzcv",
        "eor w25, w24, #0x20000000",
        "msr nzcv, x25"
      ]
    },
    "lock adc word [rax], 1": {
      "ExpectedInstructionCount": 17,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cinc w21, w20, lo",
        "ldaddalh w21, w27, [x4]",
        "cinc w22, w20, lo",
        "add w23, w27, w22",
        "uxth w26, w23",
        "cmp w26, w22",
        "cset x24, hs",
        "cmn wzr, w26, lsl #16",
        "mrs x25, nzcv",
        "bfi w25, w24, #29, #1",
        "eor w30, w27, #0x1",
        "eor w18, w26, w27",
        "bic w20, w18, w30",
        "ubfx x21, x20, #15, #1",
        "bfi w25, w21, #28, #1",
        "msr nzcv, x25"
      ]
    },
    "lock adc dword [rax], 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cinc w21, w20, lo",
        "ldaddal w21, w27, [x4]",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23",
        "adcs w26, w27, w20",
        "mrs x24, nzcv",
        "eor w25, w24, #0x20000000",
        "msr nzcv, x25"
      ]
    },
    "lock adc qword [rax], 1": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP1 0x83 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cinc x21, x20, lo",
        "ldaddal x21, x27, [x4]",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23",
        "adcs x26, x27, x20",
        "mrs x24, nzcv",
        "eor w25, w24, #0x20000000",
        "msr nzcv, x25"
      ]
    },
    "lock sbb byte [rax], 1": {
      "ExpectedInstructionCount": 19,
      "Comment": "GROUP1 0x80 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cinc w21, w20, lo",
        "neg w1, w21",
        "ldaddalb w1, w27, [x4]",
        "uxtb w22, w27",
        "cinc w23, w20, lo",
        "sub w24, w22, w23",
        "uxtb w26, w24",
        "cmp w22, w23",
        "cset x25, hs",
        "cmn wzr, w26, lsl #24",
        "mrs x30, nzcv",
        "bfi w30, w25, #29, #1",
        "eor w18, w22, #0x1",
        "eor w20, w26, w22",
        "and w21, w20, w18",
        "ubfx x22, x21, #7, #1",
        "bfi w30, w22, #28, #1",
        "msr nzcv, x30"
      ]
    },
    "lock sbb byte [rax], 0xFF": {
      "ExpectedInstructionCount": 20,
      "Comment": "GROUP1 0x80 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "cinc w21, w20, lo",
        "neg w1, w21",
        "ldaddalb w1, w22, [x4]",
        "mvn w27, w22",
        "uxtb w23, w22",
        "cinc w24, w20, lo",
        "sub w25, w23, w24",
        "uxtb w26, w25",
        "cmp w23, w24",
        "cset x30, hs",
        "cmn wzr, w26, lsl #24",
        "mrs x18, nzcv",
        "bfi w18, w30, #29, #1",
        "eor w20, w23, #0xff",
        "eor w21, w26, w23",
        "and w22, w21, w20",
        "ubfx x23, x22, #7, #1",
        "bfi w18, w23, #28, #1",
        "msr nzcv, x18"
      ]
    },
    "lock sbb word [rax], 0x100": {
      "ExpectedInstructionCount": 19,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "cinc w21, w20, lo",
        "neg w1, w21",
        "ldaddalh w1, w27, [x4]",
        "uxth w22, w27",
        "cinc w23, w20, lo",
        "sub w24, w22, w23",
        "uxth w26, w24",
        "cmp w22, w23",
        "cset x25, hs",
        "cmn wzr, w26, lsl #16",
        "mrs x30, nzcv",
        "bfi w30, w25, #29, #1",
        "eor w18, w22, #0x100",
        "eor w20, w26, w22",
        "and w21, w20, w18",
        "ubfx x22, x21, #15, #1",
        "bfi w30, w22, #28, #1",
        "msr nzcv, x30"
      ]
    },
    "lock sbb word [rax], 0xFFFF": {
      "ExpectedInstructionCount": 20,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "cinc w21, w20, lo",
        "neg w1, w21",
        "ldaddalh w1, w22, [x4]",
        "mvn w27, w22",
        "uxth w23, w22",
        "cinc w24, w20, lo",
        "sub w25, w23, w24",
        "uxth w26, w25",
        "cmp w23, w24",
        "cset x30, hs",
        "cmn wzr, w26, lsl #16",
        "mrs x18, nzcv",
        "bfi w18, w30, #29, #1",
        "eor w20, w23, #0xffff",
        "eor w21, w26, w23",
        "and w22, w21, w20",
        "ubfx x23, x22, #15, #1",
        "bfi w18, w23, #28, #1",
        "msr nzcv, x18"
      ]
    },
    "lock sbb dword [rax], 0x100": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "cinc w21, w20, lo",
        "neg w1, w21",
        "ldaddal w1, w27, [x4]",
        "sbcs w26, w27, w20"
      ]
    },
    "lock sbb dword [rax], 0xFFFFFFFF": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "cinc w21, w20, lo",
        "neg w1, w21",
        "ldaddal w1, w22, [x4]",
        "mvn w27, w22",
        "sbcs w26, w22, w20"
      ]
    },
    "lock sbb qword [rax], 0x100": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "cinc x21, x20, lo",
        "neg x1, x21",
        "ldaddal x1, x27, [x4]",
        "sbcs x26, x27, x20"
      ]
    },
    "lock sbb qword [rax], -2147483647": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /3",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffff80000001",
        "cinc x21, x20, lo",
        "neg x1, x21",
        "ldaddal x1, x27, [x4]",
        "sbcs x26, x27, x20"
      ]
    },
    "lock sbb word [rax], 1": {
      "ExpectedInstructionCount": 19,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cinc w21, w20, lo",
        "neg w1, w21",
        "ldaddalh w1, w27, [x4]",
        "uxth w22, w27",
        "cinc w23, w20, lo",
        "sub w24, w22, w23",
        "uxth w26, w24",
        "cmp w22, w23",
        "cset x25, hs",
        "cmn wzr, w26, lsl #16",
        "mrs x30, nzcv",
        "bfi w30, w25, #29, #1",
        "eor w18, w22, #0x1",
        "eor w20, w26, w22",
        "and w21, w20, w18",
        "ubfx x22, x21, #15, #1",
        "bfi w30, w22, #28, #1",
        "msr nzcv, x30"
      ]
    },
    "lock sbb dword [rax], 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cinc w21, w20, lo",
        "neg w1, w21",
        "ldaddal w1, w27, [x4]",
        "sbcs w26, w27, w20"
      ]
    },
    "lock sbb qword [rax], 1": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x83 /3",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "cinc x21, x20, lo",
        "neg x1, x21",
        "ldaddal x1, x27, [x4]",
        "sbcs x26, x27, x20"
      ]
    },
    "lock and byte [rax], 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x80 /4",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mvn w1, w20",
        "ldclralb w1, w21, [x4]",
        "and w26, w21, #0x1",
        "cmn wzr, w26, lsl #24",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock and byte [rax], 0xFF": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x80 /4",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "mvn w1, w20",
        "ldclralb w1, w21, [x4]",
        "and w26, w21, #0xff",
        "cmn wzr, w26, lsl #24",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock and word [rax], 0x100": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "mvn w1, w20",
        "ldclralh w1, w21, [x4]",
        "and w26, w21, #0x100",
        "cmn wzr, w26, lsl #16",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock and word [rax], 0xFFFF": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "mvn w1, w20",
        "ldclralh w1, w21, [x4]",
        "and w26, w21, #0xffff",
        "cmn wzr, w26, lsl #16",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock and dword [rax], 0x100": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "mvn w1, w20",
        "ldclral w1, w21, [x4]",
        "ands w26, w21, #0x100",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock and dword [rax], 0xFFFFFFFF": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "mvn w1, w20",
        "ldclral w1, w21, [x4]",
        "ands w26, w21, w20",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock and qword [rax], 0x100": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "mvn x1, x20",
        "ldclral x1, x21, [x4]",
        "ands x26, x21, #0x100",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock and qword [rax], -2147483647": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /4",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffff80000001",
        "mvn x1, x20",
        "ldclral x1, x21, [x4]",
        "ands x26, x21, #0xffffffff80000001",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock and word [rax], 1": {
      "ExpectedInstructionCount": 8,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mvn w1, w20",
        "ldclralh w1, w21, [x4]",
        "and w26, w21, #0x1",
        "cmn wzr, w26, lsl #16",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock and dword [rax], 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mvn w1, w20",
        "ldclral w1, w21, [x4]",
        "ands w26, w21, #0x1",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock and qword [rax], 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /4",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mvn x1, x20",
        "ldclral x1, x21, [x4]",
        "ands x26, x21, #0x1",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock sub byte [rax], 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x80 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "neg w1, w20",
        "ldaddalb w1, w27, [x4]",
        "lsl w0, w27, #24",
        "cmp w0, w20, lsl #24",
        "sub w26, w27, #0x1 (1)"
      ]
    },
    "lock sub byte [rax], 0xFF": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "neg w1, w20",
        "ldaddalb w1, w21, [x4]",
        "mvn w27, w21",
        "lsl w0, w21, #24",
        "cmp w0, w20, lsl #24",
        "sub w26, w21, #0xff (255)"
      ]
    },
    "lock sub word [rax], 0x100": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "neg w1, w20",
        "ldaddalh w1, w27, [x4]",
        "lsl w0, w27, #16",
        "cmp w0, w20, lsl #16",
        "sub w26, w27, #0x100 (256)"
      ]
    },
    "lock sub word [rax], 0xFFFF": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "neg w1, w20",
        "ldaddalh w1, w21, [x4]",
        "mvn w27, w21",
        "lsl w0, w21, #16",
        "cmp w0, w20, lsl #16",
        "sub w26, w21, w20"
      ]
    },
    "lock sub dword [rax], 0x100": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "neg w1, w20",
        "ldaddal w1, w27, [x4]",
        "subs w26, w27, #0x100 (256)"
      ]
    },
    "lock sub dword [rax], 0xFFFFFFFF": {
      "ExpectedInstructionCount": 5,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "neg w1, w20",
        "ldaddal w1, w21, [x4]",
        "mvn w27, w21",
        "adds w26, w21, #0x1 (1)"
      ]
    },
    "lock sub qword [rax], 0x100": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "neg x1, x20",
        "ldaddal x1, x27, [x4]",
        "subs x26, x27, #0x100 (256)"
      ]
    },
    "lock sub qword [rax], -2147483647": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /5",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffff80000001",
        "neg x1, x20",
        "ldaddal x1, x27, [x4]",
        "subs x26, x27, x20"
      ]
    },
    "lock sub word [rax], 1": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "neg w1, w20",
        "ldaddalh w1, w27, [x4]",
        "lsl w0, w27, #16",
        "cmp w0, w20, lsl #16",
        "sub w26, w27, #0x1 (1)"
      ]
    },
    "lock sub dword [rax], 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "neg w1, w20",
        "ldaddal w1, w27, [x4]",
        "subs w26, w27, #0x1 (1)"
      ]
    },
    "lock sub qword [rax], 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /5",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "neg x1, x20",
        "ldaddal x1, x27, [x4]",
        "subs x26, x27, #0x1 (1)"
      ]
    },
    "lock xor byte [rax], 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /6",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldeoralb w20, w21, [x4]",
        "eor w26, w21, #0x1",
        "cmn wzr, w26, lsl #24",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock xor byte [rax], 0xFF": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x80 /6",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "ldeoralb w20, w21, [x4]",
        "eor w26, w21, #0xff",
        "cmn wzr, w26, lsl #24",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock xor word [rax], 0x100": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "ldeoralh w20, w21, [x4]",
        "eor w26, w21, #0x100",
        "cmn wzr, w26, lsl #16",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock xor word [rax], 0xFFFF": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "ldeoralh w20, w21, [x4]",
        "eor w26, w21, #0xffff",
        "cmn wzr, w26, lsl #16",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock xor dword [rax], 0x100": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "ldeoral w20, w21, [x4]",
        "eor w26, w21, #0x100",
        "cmp w26, #0x0 (0)"
      ]
    },
    "lock xor dword [rax], 0xFFFFFFFF": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "ldeoral w20, w21, [x4]",
        "eor w26, w21, w20",
        "cmp w26, #0x0 (0)"
      ]
    },
    "lock xor qword [rax], 0x100": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "mov w20, #0x100",
        "ldeoral x20, x21, [x4]",
        "eor x26, x21, #0x100",
        "cmp x26, #0x0 (0)"
      ]
    },
    "lock xor qword [rax], -2147483647": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x81 /6",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffff80000001",
        "ldeoral x20, x21, [x4]",
        "eor x26, x21, #0xffffffff80000001",
        "cmp x26, #0x0 (0)"
      ]
    },
    "lock xor word [rax], 1": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldeoralh w20, w21, [x4]",
        "eor w26, w21, #0x1",
        "cmn wzr, w26, lsl #16",
        "mrs x22, nzcv",
        "eor w23, w22, #0x20000000",
        "msr nzcv, x23"
      ]
    },
    "lock xor dword [rax], 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldeoral w20, w21, [x4]",
        "eor w26, w21, #0x1",
        "cmp w26, #0x0 (0)"
      ]
    },
    "lock xor qword [rax], 1": {
      "ExpectedInstructionCount": 4,
      "Comment": "GROUP1 0x83 /6",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldeoral x20, x21, [x4]",
        "eor x26, x21, #0x1",
        "cmp x26, #0x0 (0)"
      ]
    },
    "lock dec byte [rax]": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP3 0xfe /1",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov w21, #0xff",
        "ldaddalb w21, w27, [x4]",
        "cset w22, hs",
        "lsl w0, w27, #24",
        "cmp w0, w20, lsl #24",
        "sub w26, w27, #0x1 (1)",
        "mrs x23, nzcv",
        "bfi w23, w22, #29, #1",
        "msr nzcv, x23"
      ]
    },
    "lock not byte [rax]": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP2 0xf6 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xff",
        "steorlb w20, [x4]"
      ]
    },
    "lock not word [rax]": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP2 0xf7 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xffff",
        "steorlh w20, [x4]"
      ]
    },
    "lock not dword [rax]": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP2 0xf7 /2",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "steorl w20, [x4]"
      ]
    },
    "lock not qword [rax]": {
      "ExpectedInstructionCount": 2,
      "Comment": "GROUP2 0xf7 /2",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "steorl x20, [x4]"
      ]
    },
    "lock neg byte [rax]": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xf6 /3",
      "ExpectedArm64ASM": [
        "ldaxrb w1, [x4]",
        "neg w2, w1",
        "stlxrb w3, w2, [x4]",
        "cbnz w3, #-0xc",
        "mov w27, w1",
        "cmp wzr, w27, lsl #24",
        "neg w26, w27"
      ]
    },
    "lock neg word [rax]": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP2 0xf7 /3",
      "ExpectedArm64ASM": [
        "ldaxrh w1, [x4]",
        "neg w2, w1",
        "stlxrh w3, w2, [x4]",
        "cbnz w3, #-0xc",
        "mov w27, w1",
        "cmp wzr, w27, lsl #16",
        "neg w26, w27"
      ]
    },
    "lock neg dword [rax]": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xf7 /3",
      "ExpectedArm64ASM": [
        "ldaxr w1, [x4]",
        "neg w2, w1",
        "stlxr w3, w2, [x4]",
        "cbnz w3, #-0xc",
        "mov w27, w1",
        "negs w26, w27"
      ]
    },
    "lock neg qword [rax]": {
      "ExpectedInstructionCount": 6,
      "Comment": "GROUP2 0xf7 /3",
      "ExpectedArm64ASM": [
        "ldaxr x1, [x4]",
        "neg x2, x1",
        "stlxr w3, x2, [x4]",
        "cbnz x3, #-0xc",
        "mov x27, x1",
        "negs x26, x27"
      ]
    },
    "lock dec word [rax]": {
      "ExpectedInstructionCount": 10,
      "Comment": "GROUP4 0xfe /1",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "mov w21, #0xffff",
        "ldaddalh w21, w27, [x4]",
        "cset w22, hs",
        "lsl w0, w27, #16",
        "cmp w0, w20, lsl #16",
        "sub w26, w27, #0x1 (1)",
        "mrs x23, nzcv",
        "bfi w23, w22, #29, #1",
        "msr nzcv, x23"
      ]
    },
    "lock dec dword [rax]": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP4 0xfe /1",
      "ExpectedArm64ASM": [
        "mov w20, #0xffffffff",
        "ldaddal w20, w27, [x4]",
        "cset w21, hs",
        "subs w26, w27, #0x1 (1)",
        "mrs x22, nzcv",
        "bfi w22, w21, #29, #1",
        "msr nzcv, x22"
      ]
    },
    "lock dec qword [rax]": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP4 0xfe /1",
      "ExpectedArm64ASM": [
        "mov x20, #0xffffffffffffffff",
        "ldaddal x20, x27, [x4]",
        "cset w21, hs",
        "subs x26, x27, #0x1 (1)",
        "mrs x22, nzcv",
        "bfi w22, w21, #29, #1",
        "msr nzcv, x22"
      ]
    },
    "lock inc byte [rax]": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP4 0xfe /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldaddalb w20, w27, [x4]",
        "cset w21, hs",
        "lsl w0, w27, #24",
        "cmn w0, w20, lsl #24",
        "add w26, w27, #0x1 (1)",
        "mrs x22, nzcv",
        "bfi w22, w21, #29, #1",
        "msr nzcv, x22"
      ]
    },
    "lock inc word [rax]": {
      "ExpectedInstructionCount": 9,
      "Comment": "GROUP4 0xfe /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldaddalh w20, w27, [x4]",
        "cset w21, hs",
        "lsl w0, w27, #16",
        "cmn w0, w20, lsl #16",
        "add w26, w27, #0x1 (1)",
        "mrs x22, nzcv",
        "bfi w22, w21, #29, #1",
        "msr nzcv, x22"
      ]
    },
    "lock inc dword [rax]": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP4 0xfe /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldaddal w20, w27, [x4]",
        "cset w21, hs",
        "adds w26, w27, #0x1 (1)",
        "mrs x22, nzcv",
        "bfi w22, w21, #29, #1",
        "msr nzcv, x22"
      ]
    },
    "lock inc qword [rax]": {
      "ExpectedInstructionCount": 7,
      "Comment": "GROUP4 0xfe /0",
      "ExpectedArm64ASM": [
        "mov w20, #0x1",
        "ldaddal x20, x27, [x4]",
        "cset w21, hs",
        "adds x26, x27, #0x1 (1)",
        "mrs x22, nzcv",
        "bfi w22, w21, #29, #1",
        "msr nzcv, x22"
      ]
    }
  }
}
