#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024ea5af4290 .scope module, "main" "main" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 1 "right_but";
    .port_info 2 /INPUT 1 "up_but";
    .port_info 3 /INPUT 1 "down_but";
    .port_info 4 /INPUT 1 "left_but";
    .port_info 5 /INPUT 10 "SW";
    .port_info 6 /OUTPUT 1 "VGA_CLK";
    .port_info 7 /OUTPUT 8 "VGA_R";
    .port_info 8 /OUTPUT 8 "VGA_G";
    .port_info 9 /OUTPUT 8 "VGA_B";
    .port_info 10 /OUTPUT 1 "VGA_BLANK_N";
    .port_info 11 /OUTPUT 1 "VGA_SYNC_N";
    .port_info 12 /OUTPUT 1 "VGA_HS";
    .port_info 13 /OUTPUT 1 "VGA_VS";
P_0000024ea5b38a40 .param/l "DIVISOR" 0 2 30, C4<0111101000010010000000>;
P_0000024ea5b38a78 .param/l "H_RES" 0 2 29, C4<00111100000>;
P_0000024ea5b38ab0 .param/l "SIZE" 0 2 26, C4<0001000>;
P_0000024ea5b38ae8 .param/l "STEP" 0 2 27, C4<0000100>;
P_0000024ea5b38b20 .param/l "W_RES" 0 2 28, C4<01010000000>;
L_0000024ea5b508d0 .functor AND 1, L_0000024ea5c18150, L_0000024ea5c18ab0, C4<1>, C4<1>;
L_0000024ea5b50240 .functor AND 1, L_0000024ea5b508d0, L_0000024ea5c16f30, C4<1>, C4<1>;
L_0000024ea5b505c0 .functor AND 1, L_0000024ea5b50240, L_0000024ea5c171b0, C4<1>, C4<1>;
L_0000024ea5b4fe50 .functor AND 1, L_0000024ea5c17bb0, L_0000024ea5c18650, C4<1>, C4<1>;
L_0000024ea5b500f0 .functor AND 1, L_0000024ea5b4fe50, L_0000024ea5c174d0, C4<1>, C4<1>;
L_0000024ea5b50320 .functor AND 1, L_0000024ea5b500f0, L_0000024ea5c17e30, C4<1>, C4<1>;
L_0000024ea5b4fc90 .functor AND 1, L_0000024ea5c18830, L_0000024ea5c180b0, C4<1>, C4<1>;
L_0000024ea5b504e0 .functor AND 1, L_0000024ea5b4fc90, L_0000024ea5c181f0, C4<1>, C4<1>;
L_0000024ea5b4fb40 .functor AND 1, L_0000024ea5b504e0, L_0000024ea5c1b950, C4<1>, C4<1>;
o0000024ea5b5c308 .functor BUFZ 1, C4<z>; HiZ drive
v0000024ea5bb8fe0_0 .net "CLOCK_50", 0 0, o0000024ea5b5c308;  0 drivers
o0000024ea5b5db38 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0000024ea5bb9d00_0 .net "SW", 9 0, o0000024ea5b5db38;  0 drivers
v0000024ea5bb9080_0 .net "VGA_B", 7 0, L_0000024ea5c17cf0;  1 drivers
L_0000024ea5bbece8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb9f80_0 .net "VGA_BLANK_N", 0 0, L_0000024ea5bbece8;  1 drivers
v0000024ea5bb80e0_0 .net "VGA_CLK", 0 0, L_0000024ea5b506a0;  1 drivers
v0000024ea5bbacd0_0 .net "VGA_G", 7 0, L_0000024ea5c16df0;  1 drivers
v0000024ea5bba5f0_0 .net "VGA_HS", 0 0, L_0000024ea5c18290;  1 drivers
v0000024ea5bbb6d0_0 .net "VGA_R", 7 0, L_0000024ea5c18790;  1 drivers
L_0000024ea5bbed30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbbe50_0 .net "VGA_SYNC_N", 0 0, L_0000024ea5bbed30;  1 drivers
v0000024ea5bbbb30_0 .net "VGA_VS", 0 0, L_0000024ea5c17070;  1 drivers
v0000024ea5bbb950_0 .net *"_ivl_10", 0 0, L_0000024ea5c18150;  1 drivers
L_0000024ea5bbf7e0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0000024ea5bba550_0 .net/2u *"_ivl_100", 31 0, L_0000024ea5bbf7e0;  1 drivers
v0000024ea5bba410_0 .net *"_ivl_102", 31 0, L_0000024ea5c186f0;  1 drivers
v0000024ea5bba230_0 .net *"_ivl_104", 0 0, L_0000024ea5c180b0;  1 drivers
v0000024ea5bbb090_0 .net *"_ivl_107", 0 0, L_0000024ea5b4fc90;  1 drivers
v0000024ea5bbb9f0_0 .net *"_ivl_108", 0 0, L_0000024ea5c181f0;  1 drivers
v0000024ea5bbbef0_0 .net *"_ivl_111", 0 0, L_0000024ea5b504e0;  1 drivers
v0000024ea5bbad70_0 .net *"_ivl_112", 31 0, L_0000024ea5c1b810;  1 drivers
L_0000024ea5bbf828 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbb1d0_0 .net *"_ivl_115", 20 0, L_0000024ea5bbf828;  1 drivers
v0000024ea5bbba90_0 .net *"_ivl_116", 31 0, L_0000024ea5c1c170;  1 drivers
L_0000024ea5bbf870 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbab90_0 .net *"_ivl_119", 20 0, L_0000024ea5bbf870;  1 drivers
v0000024ea5bbbbd0_0 .net *"_ivl_12", 31 0, L_0000024ea5c18510;  1 drivers
L_0000024ea5bbf8b8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbbd10_0 .net/2u *"_ivl_120", 31 0, L_0000024ea5bbf8b8;  1 drivers
v0000024ea5bba4b0_0 .net *"_ivl_122", 31 0, L_0000024ea5c1bef0;  1 drivers
v0000024ea5bbbc70_0 .net *"_ivl_124", 0 0, L_0000024ea5c1b950;  1 drivers
v0000024ea5bba870_0 .net *"_ivl_127", 0 0, L_0000024ea5b4fb40;  1 drivers
L_0000024ea5bbf3f0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbb590_0 .net *"_ivl_15", 20 0, L_0000024ea5bbf3f0;  1 drivers
v0000024ea5bbb630_0 .net *"_ivl_16", 31 0, L_0000024ea5c179d0;  1 drivers
L_0000024ea5bbf438 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbbf90_0 .net *"_ivl_19", 20 0, L_0000024ea5bbf438;  1 drivers
L_0000024ea5bbf480 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbae10_0 .net/2u *"_ivl_20", 31 0, L_0000024ea5bbf480;  1 drivers
v0000024ea5bba7d0_0 .net *"_ivl_22", 31 0, L_0000024ea5c172f0;  1 drivers
v0000024ea5bba690_0 .net *"_ivl_24", 0 0, L_0000024ea5c18ab0;  1 drivers
v0000024ea5bbb310_0 .net *"_ivl_27", 0 0, L_0000024ea5b508d0;  1 drivers
v0000024ea5bba0f0_0 .net *"_ivl_28", 0 0, L_0000024ea5c16f30;  1 drivers
v0000024ea5bbb130_0 .net *"_ivl_31", 0 0, L_0000024ea5b50240;  1 drivers
v0000024ea5bba2d0_0 .net *"_ivl_32", 31 0, L_0000024ea5c17930;  1 drivers
L_0000024ea5bbf4c8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbbdb0_0 .net *"_ivl_35", 20 0, L_0000024ea5bbf4c8;  1 drivers
v0000024ea5bba910_0 .net *"_ivl_36", 31 0, L_0000024ea5c16fd0;  1 drivers
L_0000024ea5bbf510 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bba9b0_0 .net *"_ivl_39", 20 0, L_0000024ea5bbf510;  1 drivers
L_0000024ea5bbf558 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0000024ea5bba190_0 .net/2u *"_ivl_40", 31 0, L_0000024ea5bbf558;  1 drivers
v0000024ea5bbb770_0 .net *"_ivl_42", 31 0, L_0000024ea5c17610;  1 drivers
v0000024ea5bba370_0 .net *"_ivl_44", 0 0, L_0000024ea5c171b0;  1 drivers
v0000024ea5bbaff0_0 .net *"_ivl_47", 0 0, L_0000024ea5b505c0;  1 drivers
v0000024ea5bbb8b0_0 .net *"_ivl_5", 0 0, L_0000024ea5c17890;  1 drivers
v0000024ea5bba730_0 .net *"_ivl_50", 0 0, L_0000024ea5c17bb0;  1 drivers
v0000024ea5bbb450_0 .net *"_ivl_52", 31 0, L_0000024ea5c17250;  1 drivers
L_0000024ea5bbf5a0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbaa50_0 .net *"_ivl_55", 20 0, L_0000024ea5bbf5a0;  1 drivers
v0000024ea5bbb270_0 .net *"_ivl_56", 31 0, L_0000024ea5c17390;  1 drivers
L_0000024ea5bbf5e8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbb3b0_0 .net *"_ivl_59", 20 0, L_0000024ea5bbf5e8;  1 drivers
L_0000024ea5bbf3a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbaaf0_0 .net/2u *"_ivl_6", 0 0, L_0000024ea5bbf3a8;  1 drivers
L_0000024ea5bbf630 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbac30_0 .net/2u *"_ivl_60", 31 0, L_0000024ea5bbf630;  1 drivers
v0000024ea5bbaeb0_0 .net *"_ivl_62", 31 0, L_0000024ea5c17430;  1 drivers
v0000024ea5bbaf50_0 .net *"_ivl_64", 0 0, L_0000024ea5c18650;  1 drivers
v0000024ea5bbb4f0_0 .net *"_ivl_67", 0 0, L_0000024ea5b4fe50;  1 drivers
v0000024ea5bbb810_0 .net *"_ivl_68", 0 0, L_0000024ea5c174d0;  1 drivers
v0000024ea5bbc740_0 .net *"_ivl_71", 0 0, L_0000024ea5b500f0;  1 drivers
v0000024ea5bbd320_0 .net *"_ivl_72", 31 0, L_0000024ea5c17c50;  1 drivers
L_0000024ea5bbf678 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbc420_0 .net *"_ivl_75", 20 0, L_0000024ea5bbf678;  1 drivers
v0000024ea5bbd1e0_0 .net *"_ivl_76", 31 0, L_0000024ea5c176b0;  1 drivers
L_0000024ea5bbf6c0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbdbe0_0 .net *"_ivl_79", 20 0, L_0000024ea5bbf6c0;  1 drivers
L_0000024ea5bbf708 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbda00_0 .net/2u *"_ivl_80", 31 0, L_0000024ea5bbf708;  1 drivers
v0000024ea5bbd820_0 .net *"_ivl_82", 31 0, L_0000024ea5c17d90;  1 drivers
v0000024ea5bbc7e0_0 .net *"_ivl_84", 0 0, L_0000024ea5c17e30;  1 drivers
v0000024ea5bbd8c0_0 .net *"_ivl_87", 0 0, L_0000024ea5b50320;  1 drivers
v0000024ea5bbddc0_0 .net *"_ivl_90", 0 0, L_0000024ea5c18830;  1 drivers
v0000024ea5bbd5a0_0 .net *"_ivl_92", 31 0, L_0000024ea5c17ed0;  1 drivers
L_0000024ea5bbf750 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbde60_0 .net *"_ivl_95", 20 0, L_0000024ea5bbf750;  1 drivers
v0000024ea5bbcce0_0 .net *"_ivl_96", 31 0, L_0000024ea5c17f70;  1 drivers
L_0000024ea5bbf798 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bbc880_0 .net *"_ivl_99", 20 0, L_0000024ea5bbf798;  1 drivers
v0000024ea5bbc560_0 .var "ball_x", 10 0;
v0000024ea5bbd960_0 .var "ball_y", 10 0;
v0000024ea5bbd0a0_0 .var "blue_in", 7 0;
v0000024ea5bbd500_0 .net "blue_minus", 0 0, L_0000024ea5c1b8b0;  1 drivers
v0000024ea5bbdc80_0 .net "blue_out", 7 0, v0000024ea5b42ba0_0;  1 drivers
v0000024ea5bbc920_0 .net "blue_plus", 0 0, L_0000024ea5c1cb70;  1 drivers
v0000024ea5bbdd20_0 .net "blue_vga", 7 0, L_0000024ea5c1b630;  1 drivers
v0000024ea5bbc4c0_0 .var "cont", 21 0;
o0000024ea5b5e708 .functor BUFZ 1, C4<z>; HiZ drive
v0000024ea5bbc240_0 .net "down_but", 0 0, o0000024ea5b5e708;  0 drivers
v0000024ea5bbc600_0 .var "green_in", 7 0;
v0000024ea5bbc9c0_0 .net "green_minus", 0 0, L_0000024ea5c1ae10;  1 drivers
v0000024ea5bbc6a0_0 .net "green_out", 7 0, v0000024ea5bace60_0;  1 drivers
v0000024ea5bbce20_0 .net "green_plus", 0 0, L_0000024ea5c1cad0;  1 drivers
v0000024ea5bbd3c0_0 .net "green_vga", 7 0, L_0000024ea5c185b0;  1 drivers
v0000024ea5bbd640_0 .var "last_button", 2 0;
v0000024ea5bbcba0_0 .var "last_switch", 2 0;
o0000024ea5b5e7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024ea5bbd460_0 .net "left_but", 0 0, o0000024ea5b5e7f8;  0 drivers
v0000024ea5bbdaa0_0 .net "pc_x", 10 0, v0000024ea5bac780_0;  1 drivers
v0000024ea5bbdb40_0 .net "pc_y", 10 0, v0000024ea5bacd20_0;  1 drivers
v0000024ea5bbd6e0_0 .var "red_in", 7 0;
v0000024ea5bbd780_0 .net "red_minus", 0 0, L_0000024ea5c1bf90;  1 drivers
v0000024ea5bbdf00_0 .net "red_out", 7 0, v0000024ea5bab560_0;  1 drivers
v0000024ea5bbca60_0 .net "red_plus", 0 0, L_0000024ea5c1bc70;  1 drivers
v0000024ea5bbcb00_0 .net "red_vga", 7 0, L_0000024ea5c18a10;  1 drivers
v0000024ea5bbdfa0_0 .net "reset", 0 0, L_0000024ea5bbd140;  1 drivers
o0000024ea5b5e888 .functor BUFZ 1, C4<z>; HiZ drive
v0000024ea5bbc100_0 .net "right_but", 0 0, o0000024ea5b5e888;  0 drivers
v0000024ea5bbc1a0_0 .var "top_x_coord", 10 0;
v0000024ea5bbcc40_0 .var "top_y_coord", 10 0;
o0000024ea5b5e8b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024ea5bbc2e0_0 .net "up_but", 0 0, o0000024ea5b5e8b8;  0 drivers
v0000024ea5bbcd80_0 .net "write_enable", 0 0, L_0000024ea5c16e90;  1 drivers
v0000024ea5bbcec0_0 .net "x_coord", 10 0, v0000024ea5bb9ee0_0;  1 drivers
v0000024ea5bbcf60_0 .net "x_zera", 10 0, v0000024ea5babce0_0;  1 drivers
v0000024ea5bbc380_0 .net "y_coord", 10 0, v0000024ea5bb9c60_0;  1 drivers
v0000024ea5bbd000_0 .net "y_zera", 10 0, v0000024ea5bacbe0_0;  1 drivers
L_0000024ea5bbd140 .part o0000024ea5b5db38, 0, 1;
L_0000024ea5c17890 .part o0000024ea5b5db38, 1, 1;
L_0000024ea5c16e90 .functor MUXZ 1, L_0000024ea5bbf3a8, L_0000024ea5c17890, L_0000024ea5bbd140, C4<>;
L_0000024ea5c18150 .cmp/ge 11, v0000024ea5bb9c60_0, v0000024ea5bbd960_0;
L_0000024ea5c18510 .concat [ 11 21 0 0], v0000024ea5bb9c60_0, L_0000024ea5bbf3f0;
L_0000024ea5c179d0 .concat [ 11 21 0 0], v0000024ea5bbd960_0, L_0000024ea5bbf438;
L_0000024ea5c172f0 .arith/sum 32, L_0000024ea5c179d0, L_0000024ea5bbf480;
L_0000024ea5c18ab0 .cmp/ge 32, L_0000024ea5c172f0, L_0000024ea5c18510;
L_0000024ea5c16f30 .cmp/ge 11, v0000024ea5bb9ee0_0, v0000024ea5bbc560_0;
L_0000024ea5c17930 .concat [ 11 21 0 0], v0000024ea5bb9ee0_0, L_0000024ea5bbf4c8;
L_0000024ea5c16fd0 .concat [ 11 21 0 0], v0000024ea5bbc560_0, L_0000024ea5bbf510;
L_0000024ea5c17610 .arith/sum 32, L_0000024ea5c16fd0, L_0000024ea5bbf558;
L_0000024ea5c171b0 .cmp/ge 32, L_0000024ea5c17610, L_0000024ea5c17930;
L_0000024ea5c18a10 .functor MUXZ 8, v0000024ea5bab560_0, v0000024ea5bbd6e0_0, L_0000024ea5b505c0, C4<>;
L_0000024ea5c17bb0 .cmp/ge 11, v0000024ea5bb9c60_0, v0000024ea5bbd960_0;
L_0000024ea5c17250 .concat [ 11 21 0 0], v0000024ea5bb9c60_0, L_0000024ea5bbf5a0;
L_0000024ea5c17390 .concat [ 11 21 0 0], v0000024ea5bbd960_0, L_0000024ea5bbf5e8;
L_0000024ea5c17430 .arith/sum 32, L_0000024ea5c17390, L_0000024ea5bbf630;
L_0000024ea5c18650 .cmp/ge 32, L_0000024ea5c17430, L_0000024ea5c17250;
L_0000024ea5c174d0 .cmp/ge 11, v0000024ea5bb9ee0_0, v0000024ea5bbc560_0;
L_0000024ea5c17c50 .concat [ 11 21 0 0], v0000024ea5bb9ee0_0, L_0000024ea5bbf678;
L_0000024ea5c176b0 .concat [ 11 21 0 0], v0000024ea5bbc560_0, L_0000024ea5bbf6c0;
L_0000024ea5c17d90 .arith/sum 32, L_0000024ea5c176b0, L_0000024ea5bbf708;
L_0000024ea5c17e30 .cmp/ge 32, L_0000024ea5c17d90, L_0000024ea5c17c50;
L_0000024ea5c185b0 .functor MUXZ 8, v0000024ea5bace60_0, v0000024ea5bbc600_0, L_0000024ea5b50320, C4<>;
L_0000024ea5c18830 .cmp/ge 11, v0000024ea5bb9c60_0, v0000024ea5bbd960_0;
L_0000024ea5c17ed0 .concat [ 11 21 0 0], v0000024ea5bb9c60_0, L_0000024ea5bbf750;
L_0000024ea5c17f70 .concat [ 11 21 0 0], v0000024ea5bbd960_0, L_0000024ea5bbf798;
L_0000024ea5c186f0 .arith/sum 32, L_0000024ea5c17f70, L_0000024ea5bbf7e0;
L_0000024ea5c180b0 .cmp/ge 32, L_0000024ea5c186f0, L_0000024ea5c17ed0;
L_0000024ea5c181f0 .cmp/ge 11, v0000024ea5bb9ee0_0, v0000024ea5bbc560_0;
L_0000024ea5c1b810 .concat [ 11 21 0 0], v0000024ea5bb9ee0_0, L_0000024ea5bbf828;
L_0000024ea5c1c170 .concat [ 11 21 0 0], v0000024ea5bbc560_0, L_0000024ea5bbf870;
L_0000024ea5c1bef0 .arith/sum 32, L_0000024ea5c1c170, L_0000024ea5bbf8b8;
L_0000024ea5c1b950 .cmp/ge 32, L_0000024ea5c1bef0, L_0000024ea5c1b810;
L_0000024ea5c1b630 .functor MUXZ 8, v0000024ea5b42ba0_0, v0000024ea5bbd0a0_0, L_0000024ea5b4fb40, C4<>;
L_0000024ea5c1bc70 .part o0000024ea5b5db38, 9, 1;
L_0000024ea5c1bf90 .part o0000024ea5b5db38, 8, 1;
L_0000024ea5c1cad0 .part o0000024ea5b5db38, 7, 1;
L_0000024ea5c1ae10 .part o0000024ea5b5db38, 6, 1;
L_0000024ea5c1cb70 .part o0000024ea5b5db38, 5, 1;
L_0000024ea5c1b8b0 .part o0000024ea5b5db38, 4, 1;
S_0000024ea5af4420 .scope module, "blue_buffer" "buffer" 2 117, 3 1 0, S_0000024ea5af4290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 11 "data_in_x";
    .port_info 5 /INPUT 11 "data_in_y";
    .port_info 6 /INPUT 11 "data_out_x";
    .port_info 7 /INPUT 11 "data_out_y";
    .port_info 8 /OUTPUT 8 "data_out";
v0000024ea5b41ca0_0 .net "clock", 0 0, o0000024ea5b5c308;  alias, 0 drivers
v0000024ea5b41f20_0 .net "data_in", 7 0, v0000024ea5bbd0a0_0;  1 drivers
v0000024ea5b41fc0_0 .net "data_in_x", 10 0, v0000024ea5bbc1a0_0;  1 drivers
v0000024ea5b42920_0 .net "data_in_y", 10 0, v0000024ea5bbcc40_0;  1 drivers
v0000024ea5b42ba0_0 .var "data_out", 7 0;
v0000024ea5b37830_0 .net "data_out_x", 10 0, v0000024ea5bb9ee0_0;  alias, 1 drivers
v0000024ea5b37ab0_0 .net "data_out_y", 10 0, v0000024ea5bb9c60_0;  alias, 1 drivers
v0000024ea5babec0 .array "framebuffer", 76799 0, 7 0;
v0000024ea5bab4c0_0 .net "reset", 0 0, L_0000024ea5bbd140;  alias, 1 drivers
v0000024ea5baca00_0 .net "write_enable", 0 0, L_0000024ea5c16e90;  alias, 1 drivers
E_0000024ea5b49780 .event posedge, v0000024ea5b41ca0_0;
S_0000024ea5b24ab0 .scope module, "green_buffer" "buffer" 2 105, 3 1 0, S_0000024ea5af4290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 11 "data_in_x";
    .port_info 5 /INPUT 11 "data_in_y";
    .port_info 6 /INPUT 11 "data_out_x";
    .port_info 7 /INPUT 11 "data_out_y";
    .port_info 8 /OUTPUT 8 "data_out";
v0000024ea5bab7e0_0 .net "clock", 0 0, o0000024ea5b5c308;  alias, 0 drivers
v0000024ea5bac8c0_0 .net "data_in", 7 0, v0000024ea5bbc600_0;  1 drivers
v0000024ea5bac820_0 .net "data_in_x", 10 0, v0000024ea5bbc1a0_0;  alias, 1 drivers
v0000024ea5bac320_0 .net "data_in_y", 10 0, v0000024ea5bbcc40_0;  alias, 1 drivers
v0000024ea5bace60_0 .var "data_out", 7 0;
v0000024ea5bacaa0_0 .net "data_out_x", 10 0, v0000024ea5bb9ee0_0;  alias, 1 drivers
v0000024ea5babf60_0 .net "data_out_y", 10 0, v0000024ea5bb9c60_0;  alias, 1 drivers
v0000024ea5baba60 .array "framebuffer", 76799 0, 7 0;
v0000024ea5bac5a0_0 .net "reset", 0 0, L_0000024ea5bbd140;  alias, 1 drivers
v0000024ea5bac460_0 .net "write_enable", 0 0, L_0000024ea5c16e90;  alias, 1 drivers
S_0000024ea5b24c40 .scope module, "inst_pinta_cursor" "pinta_cursor" 2 136, 4 1 0, S_0000024ea5af4290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 11 "x_cursor";
    .port_info 3 /INPUT 11 "y_cursor";
    .port_info 4 /INPUT 7 "SIZE";
    .port_info 5 /OUTPUT 11 "x_coord";
    .port_info 6 /OUTPUT 11 "y_coord";
L_0000024ea5bbf360 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v0000024ea5babb00_0 .net "SIZE", 6 0, L_0000024ea5bbf360;  1 drivers
v0000024ea5babc40_0 .net "clock", 0 0, o0000024ea5b5c308;  alias, 0 drivers
v0000024ea5bac960_0 .net "reset", 0 0, L_0000024ea5bbd140;  alias, 1 drivers
v0000024ea5bac780_0 .var "x_coord", 10 0;
v0000024ea5bab6a0_0 .net "x_cursor", 10 0, v0000024ea5bbc560_0;  1 drivers
v0000024ea5bacd20_0 .var "y_coord", 10 0;
v0000024ea5bab2e0_0 .net "y_cursor", 10 0, v0000024ea5bbd960_0;  1 drivers
S_0000024ea5b23190 .scope module, "inst_zera_buffer" "zera_buffer" 2 129, 5 1 0, S_0000024ea5af4290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 11 "x_coord";
    .port_info 3 /OUTPUT 11 "y_coord";
    .port_info 4 /OUTPUT 1 "zera_buffer";
v0000024ea5bacb40_0 .net "clock", 0 0, o0000024ea5b5c308;  alias, 0 drivers
v0000024ea5babba0_0 .net "reset", 0 0, L_0000024ea5bbd140;  alias, 1 drivers
v0000024ea5babce0_0 .var "x_coord", 10 0;
v0000024ea5bacbe0_0 .var "y_coord", 10 0;
v0000024ea5bab740_0 .var "zera_buffer", 0 0;
S_0000024ea5b23320 .scope module, "red_buffer" "buffer" 2 93, 3 1 0, S_0000024ea5af4290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 11 "data_in_x";
    .port_info 5 /INPUT 11 "data_in_y";
    .port_info 6 /INPUT 11 "data_out_x";
    .port_info 7 /INPUT 11 "data_out_y";
    .port_info 8 /OUTPUT 8 "data_out";
v0000024ea5bab880_0 .net "clock", 0 0, o0000024ea5b5c308;  alias, 0 drivers
v0000024ea5bac1e0_0 .net "data_in", 7 0, v0000024ea5bbd6e0_0;  1 drivers
v0000024ea5bac3c0_0 .net "data_in_x", 10 0, v0000024ea5bbc1a0_0;  alias, 1 drivers
v0000024ea5bac0a0_0 .net "data_in_y", 10 0, v0000024ea5bbcc40_0;  alias, 1 drivers
v0000024ea5bab560_0 .var "data_out", 7 0;
v0000024ea5bacc80_0 .net "data_out_x", 10 0, v0000024ea5bb9ee0_0;  alias, 1 drivers
v0000024ea5bacdc0_0 .net "data_out_y", 10 0, v0000024ea5bb9c60_0;  alias, 1 drivers
v0000024ea5bac500 .array "framebuffer", 76799 0, 7 0;
v0000024ea5bac6e0_0 .net "reset", 0 0, L_0000024ea5bbd140;  alias, 1 drivers
v0000024ea5bac280_0 .net "write_enable", 0 0, L_0000024ea5c16e90;  alias, 1 drivers
S_0000024ea5b18b30 .scope module, "vga_inst" "vga" 2 75, 6 1 0, S_0000024ea5af4290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "top_R";
    .port_info 3 /INPUT 8 "top_G";
    .port_info 4 /INPUT 8 "top_B";
    .port_info 5 /OUTPUT 1 "VGA_CLK";
    .port_info 6 /OUTPUT 8 "VGA_R";
    .port_info 7 /OUTPUT 8 "VGA_G";
    .port_info 8 /OUTPUT 8 "VGA_B";
    .port_info 9 /OUTPUT 1 "VGA_SYNC_N";
    .port_info 10 /OUTPUT 1 "VGA_BLANK_N";
    .port_info 11 /OUTPUT 1 "VGA_HS";
    .port_info 12 /OUTPUT 1 "VGA_VS";
    .port_info 13 /OUTPUT 11 "x_coord";
    .port_info 14 /OUTPUT 11 "y_coord";
L_0000024ea5b506a0 .functor BUFZ 1, v0000024ea5bb99e0_0, C4<0>, C4<0>, C4<0>;
L_0000024ea5b50860 .functor AND 1, L_0000024ea5c18330, L_0000024ea5c17b10, C4<1>, C4<1>;
L_0000024ea5b50010 .functor AND 1, L_0000024ea5b50860, L_0000024ea5c183d0, C4<1>, C4<1>;
L_0000024ea5b4fc20 .functor AND 1, L_0000024ea5b50010, L_0000024ea5c177f0, C4<1>, C4<1>;
v0000024ea5babd80_0 .net "CLOCK_50", 0 0, o0000024ea5b5c308;  alias, 0 drivers
v0000024ea5bab1a0_0 .net "VGA_B", 7 0, L_0000024ea5c17cf0;  alias, 1 drivers
v0000024ea5babe20_0 .net "VGA_BLANK_N", 0 0, L_0000024ea5bbece8;  alias, 1 drivers
v0000024ea5bac000_0 .net "VGA_CLK", 0 0, L_0000024ea5b506a0;  alias, 1 drivers
v0000024ea5bac140_0 .net "VGA_G", 7 0, L_0000024ea5c16df0;  alias, 1 drivers
v0000024ea5bab060_0 .net "VGA_HS", 0 0, L_0000024ea5c18290;  alias, 1 drivers
v0000024ea5bab100_0 .net "VGA_R", 7 0, L_0000024ea5c18790;  alias, 1 drivers
v0000024ea5bab240_0 .net "VGA_SYNC_N", 0 0, L_0000024ea5bbed30;  alias, 1 drivers
v0000024ea5bab380_0 .net "VGA_VS", 0 0, L_0000024ea5c17070;  alias, 1 drivers
L_0000024ea5bbedc0 .functor BUFT 1, C4<00000000000000000000000001100000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bab420_0 .net/2u *"_ivl_10", 31 0, L_0000024ea5bbedc0;  1 drivers
v0000024ea5bab600_0 .net *"_ivl_12", 0 0, L_0000024ea5c18970;  1 drivers
L_0000024ea5bbee08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024ea5bab920_0 .net/2s *"_ivl_14", 1 0, L_0000024ea5bbee08;  1 drivers
L_0000024ea5bbee50 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024ea5bab9c0_0 .net/2s *"_ivl_16", 1 0, L_0000024ea5bbee50;  1 drivers
v0000024ea5bb96c0_0 .net *"_ivl_18", 1 0, L_0000024ea5c18010;  1 drivers
v0000024ea5bb8cc0_0 .net *"_ivl_22", 31 0, L_0000024ea5c17570;  1 drivers
L_0000024ea5bbee98 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb9440_0 .net *"_ivl_25", 20 0, L_0000024ea5bbee98;  1 drivers
L_0000024ea5bbeee0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb9120_0 .net/2u *"_ivl_26", 31 0, L_0000024ea5bbeee0;  1 drivers
v0000024ea5bb89a0_0 .net *"_ivl_28", 0 0, L_0000024ea5c18b50;  1 drivers
L_0000024ea5bbef28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb91c0_0 .net/2s *"_ivl_30", 1 0, L_0000024ea5bbef28;  1 drivers
L_0000024ea5bbef70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb8400_0 .net/2s *"_ivl_32", 1 0, L_0000024ea5bbef70;  1 drivers
v0000024ea5bb8540_0 .net *"_ivl_34", 1 0, L_0000024ea5c17110;  1 drivers
v0000024ea5bb93a0_0 .net *"_ivl_38", 31 0, L_0000024ea5c188d0;  1 drivers
L_0000024ea5bbefb8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb9e40_0 .net *"_ivl_41", 20 0, L_0000024ea5bbefb8;  1 drivers
L_0000024ea5bbf000 .functor BUFT 1, C4<00000000000000000000000010000111>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb9b20_0 .net/2u *"_ivl_42", 31 0, L_0000024ea5bbf000;  1 drivers
v0000024ea5bb9940_0 .net *"_ivl_44", 0 0, L_0000024ea5c18330;  1 drivers
v0000024ea5bb8900_0 .net *"_ivl_46", 31 0, L_0000024ea5c18470;  1 drivers
L_0000024ea5bbf048 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb9760_0 .net *"_ivl_49", 20 0, L_0000024ea5bbf048;  1 drivers
L_0000024ea5bbf090 .functor BUFT 1, C4<00000000000000000000001100010000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb8a40_0 .net/2u *"_ivl_50", 31 0, L_0000024ea5bbf090;  1 drivers
v0000024ea5bb85e0_0 .net *"_ivl_52", 0 0, L_0000024ea5c17b10;  1 drivers
v0000024ea5bb8ae0_0 .net *"_ivl_55", 0 0, L_0000024ea5b50860;  1 drivers
v0000024ea5bb94e0_0 .net *"_ivl_56", 31 0, L_0000024ea5c17750;  1 drivers
L_0000024ea5bbf0d8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb8680_0 .net *"_ivl_59", 20 0, L_0000024ea5bbf0d8;  1 drivers
v0000024ea5bb9800_0 .net *"_ivl_6", 31 0, L_0000024ea5bbd280;  1 drivers
L_0000024ea5bbf120 .functor BUFT 1, C4<00000000000000000000000000100011>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb8220_0 .net/2u *"_ivl_60", 31 0, L_0000024ea5bbf120;  1 drivers
v0000024ea5bb8720_0 .net *"_ivl_62", 0 0, L_0000024ea5c183d0;  1 drivers
v0000024ea5bb87c0_0 .net *"_ivl_65", 0 0, L_0000024ea5b50010;  1 drivers
v0000024ea5bb9da0_0 .net *"_ivl_66", 31 0, L_0000024ea5c17a70;  1 drivers
L_0000024ea5bbf168 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb8360_0 .net *"_ivl_69", 20 0, L_0000024ea5bbf168;  1 drivers
L_0000024ea5bbf1b0 .functor BUFT 1, C4<00000000000000000000001000000011>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb9580_0 .net/2u *"_ivl_70", 31 0, L_0000024ea5bbf1b0;  1 drivers
v0000024ea5bb98a0_0 .net *"_ivl_72", 0 0, L_0000024ea5c177f0;  1 drivers
v0000024ea5bb82c0_0 .net *"_ivl_75", 0 0, L_0000024ea5b4fc20;  1 drivers
L_0000024ea5bbf1f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb9a80_0 .net/2s *"_ivl_76", 1 0, L_0000024ea5bbf1f8;  1 drivers
L_0000024ea5bbf240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb9260_0 .net/2s *"_ivl_78", 1 0, L_0000024ea5bbf240;  1 drivers
v0000024ea5bb9620_0 .net *"_ivl_80", 1 0, L_0000024ea5c18bf0;  1 drivers
L_0000024ea5bbf288 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb9300_0 .net/2u *"_ivl_84", 7 0, L_0000024ea5bbf288;  1 drivers
L_0000024ea5bbf2d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb9bc0_0 .net/2u *"_ivl_88", 7 0, L_0000024ea5bbf2d0;  1 drivers
L_0000024ea5bbed78 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb8f40_0 .net *"_ivl_9", 20 0, L_0000024ea5bbed78;  1 drivers
L_0000024ea5bbf318 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000024ea5bb8ea0_0 .net/2u *"_ivl_92", 7 0, L_0000024ea5bbf318;  1 drivers
v0000024ea5bb8860_0 .net "active_display", 0 0, L_0000024ea5c16d50;  1 drivers
v0000024ea5bb8d60_0 .var "h_counter", 10 0;
v0000024ea5bb8180_0 .net "reset", 0 0, L_0000024ea5bbd140;  alias, 1 drivers
v0000024ea5bb84a0_0 .net "top_B", 7 0, L_0000024ea5c1b630;  alias, 1 drivers
v0000024ea5bb8b80_0 .net "top_G", 7 0, L_0000024ea5c185b0;  alias, 1 drivers
v0000024ea5bb8c20_0 .net "top_R", 7 0, L_0000024ea5c18a10;  alias, 1 drivers
v0000024ea5bb8e00_0 .var "v_counter", 10 0;
v0000024ea5bb99e0_0 .var "vga_clk_aux", 0 0;
v0000024ea5bb9ee0_0 .var "x_coord", 10 0;
v0000024ea5bb9c60_0 .var "y_coord", 10 0;
E_0000024ea5b49180 .event posedge, v0000024ea5bac000_0;
L_0000024ea5bbd280 .concat [ 11 21 0 0], v0000024ea5bb8d60_0, L_0000024ea5bbed78;
L_0000024ea5c18970 .cmp/gt 32, L_0000024ea5bbedc0, L_0000024ea5bbd280;
L_0000024ea5c18010 .functor MUXZ 2, L_0000024ea5bbee50, L_0000024ea5bbee08, L_0000024ea5c18970, C4<>;
L_0000024ea5c18290 .part L_0000024ea5c18010, 0, 1;
L_0000024ea5c17570 .concat [ 11 21 0 0], v0000024ea5bb8e00_0, L_0000024ea5bbee98;
L_0000024ea5c18b50 .cmp/gt 32, L_0000024ea5bbeee0, L_0000024ea5c17570;
L_0000024ea5c17110 .functor MUXZ 2, L_0000024ea5bbef70, L_0000024ea5bbef28, L_0000024ea5c18b50, C4<>;
L_0000024ea5c17070 .part L_0000024ea5c17110, 0, 1;
L_0000024ea5c188d0 .concat [ 11 21 0 0], v0000024ea5bb8d60_0, L_0000024ea5bbefb8;
L_0000024ea5c18330 .cmp/ge 32, L_0000024ea5c188d0, L_0000024ea5bbf000;
L_0000024ea5c18470 .concat [ 11 21 0 0], v0000024ea5bb8d60_0, L_0000024ea5bbf048;
L_0000024ea5c17b10 .cmp/gt 32, L_0000024ea5bbf090, L_0000024ea5c18470;
L_0000024ea5c17750 .concat [ 11 21 0 0], v0000024ea5bb8e00_0, L_0000024ea5bbf0d8;
L_0000024ea5c183d0 .cmp/ge 32, L_0000024ea5c17750, L_0000024ea5bbf120;
L_0000024ea5c17a70 .concat [ 11 21 0 0], v0000024ea5bb8e00_0, L_0000024ea5bbf168;
L_0000024ea5c177f0 .cmp/gt 32, L_0000024ea5bbf1b0, L_0000024ea5c17a70;
L_0000024ea5c18bf0 .functor MUXZ 2, L_0000024ea5bbf240, L_0000024ea5bbf1f8, L_0000024ea5b4fc20, C4<>;
L_0000024ea5c16d50 .part L_0000024ea5c18bf0, 0, 1;
L_0000024ea5c18790 .functor MUXZ 8, L_0000024ea5bbf288, L_0000024ea5c18a10, L_0000024ea5c16d50, C4<>;
L_0000024ea5c16df0 .functor MUXZ 8, L_0000024ea5bbf2d0, L_0000024ea5c185b0, L_0000024ea5c16d50, C4<>;
L_0000024ea5c17cf0 .functor MUXZ 8, L_0000024ea5bbf318, L_0000024ea5c1b630, L_0000024ea5c16d50, C4<>;
    .scope S_0000024ea5b18b30;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024ea5bb99e0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000024ea5b18b30;
T_1 ;
    %wait E_0000024ea5b49780;
    %load/vec4 v0000024ea5bb99e0_0;
    %nor/r;
    %store/vec4 v0000024ea5bb99e0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024ea5b18b30;
T_2 ;
    %wait E_0000024ea5b49180;
    %load/vec4 v0000024ea5bb8180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea5bb8d60_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea5bb8e00_0, 0, 11;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024ea5bb8d60_0;
    %addi 1, 0, 11;
    %store/vec4 v0000024ea5bb8d60_0, 0, 11;
    %load/vec4 v0000024ea5bb8d60_0;
    %pad/u 32;
    %cmpi/e 800, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea5bb8d60_0, 0, 11;
    %load/vec4 v0000024ea5bb8e00_0;
    %addi 1, 0, 11;
    %store/vec4 v0000024ea5bb8e00_0, 0, 11;
    %load/vec4 v0000024ea5bb8e00_0;
    %pad/u 32;
    %cmpi/e 525, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea5bb8e00_0, 0, 11;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %load/vec4 v0000024ea5bb8d60_0;
    %pad/u 32;
    %cmpi/u 135, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.8, 5;
    %load/vec4 v0000024ea5bb8d60_0;
    %pad/u 32;
    %cmpi/u 784, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0000024ea5bb8d60_0;
    %subi 142, 0, 11;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v0000024ea5bb9ee0_0, 0, 11;
    %load/vec4 v0000024ea5bb8e00_0;
    %pad/u 32;
    %cmpi/u 35, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.11, 5;
    %load/vec4 v0000024ea5bb8e00_0;
    %pad/u 32;
    %cmpi/u 515, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.11;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000024ea5bb8e00_0;
    %subi 35, 0, 11;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %store/vec4 v0000024ea5bb9c60_0, 0, 11;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024ea5b23320;
T_3 ;
    %wait E_0000024ea5b49780;
    %load/vec4 v0000024ea5bac6e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000024ea5bac0a0_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v0000024ea5bac3c0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000024ea5bac500, 4, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024ea5bac280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000024ea5bac1e0_0;
    %load/vec4 v0000024ea5bac0a0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v0000024ea5bac3c0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000024ea5bac500, 4, 0;
T_3.2 ;
    %load/vec4 v0000024ea5bacdc0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v0000024ea5bacc80_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000024ea5bac500, 4;
    %store/vec4 v0000024ea5bab560_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024ea5b24ab0;
T_4 ;
    %wait E_0000024ea5b49780;
    %load/vec4 v0000024ea5bac5a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000024ea5bac320_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v0000024ea5bac820_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000024ea5baba60, 4, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024ea5bac460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000024ea5bac8c0_0;
    %load/vec4 v0000024ea5bac320_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v0000024ea5bac820_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000024ea5baba60, 4, 0;
T_4.2 ;
    %load/vec4 v0000024ea5babf60_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v0000024ea5bacaa0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000024ea5baba60, 4;
    %store/vec4 v0000024ea5bace60_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024ea5af4420;
T_5 ;
    %wait E_0000024ea5b49780;
    %load/vec4 v0000024ea5bab4c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000024ea5b42920_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v0000024ea5b41fc0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000024ea5babec0, 4, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000024ea5baca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000024ea5b41f20_0;
    %load/vec4 v0000024ea5b42920_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v0000024ea5b41fc0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v0000024ea5babec0, 4, 0;
T_5.2 ;
    %load/vec4 v0000024ea5b37ab0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v0000024ea5b37830_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000024ea5babec0, 4;
    %store/vec4 v0000024ea5b42ba0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000024ea5b23190;
T_6 ;
    %wait E_0000024ea5b49780;
    %load/vec4 v0000024ea5babce0_0;
    %addi 1, 0, 11;
    %store/vec4 v0000024ea5babce0_0, 0, 11;
    %load/vec4 v0000024ea5babce0_0;
    %pad/u 32;
    %cmpi/e 320, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea5babce0_0, 0, 11;
    %load/vec4 v0000024ea5bacbe0_0;
    %addi 1, 0, 11;
    %store/vec4 v0000024ea5bacbe0_0, 0, 11;
    %load/vec4 v0000024ea5bacbe0_0;
    %pad/u 32;
    %cmpi/e 240, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea5bacbe0_0, 0, 11;
T_6.2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024ea5b24c40;
T_7 ;
    %wait E_0000024ea5b49780;
    %load/vec4 v0000024ea5bac960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000024ea5bab6a0_0;
    %store/vec4 v0000024ea5bac780_0, 0, 11;
    %load/vec4 v0000024ea5bab2e0_0;
    %store/vec4 v0000024ea5bacd20_0, 0, 11;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000024ea5bab6a0_0;
    %load/vec4 v0000024ea5babb00_0;
    %pad/u 11;
    %add;
    %load/vec4 v0000024ea5bac780_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0000024ea5bab6a0_0;
    %store/vec4 v0000024ea5bac780_0, 0, 11;
    %load/vec4 v0000024ea5bab2e0_0;
    %load/vec4 v0000024ea5babb00_0;
    %pad/u 11;
    %add;
    %load/vec4 v0000024ea5bacd20_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v0000024ea5bab2e0_0;
    %store/vec4 v0000024ea5bacd20_0, 0, 11;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000024ea5bacd20_0;
    %addi 1, 0, 11;
    %store/vec4 v0000024ea5bacd20_0, 0, 11;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000024ea5bac780_0;
    %addi 1, 0, 11;
    %store/vec4 v0000024ea5bac780_0, 0, 11;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024ea5af4290;
T_8 ;
    %wait E_0000024ea5b49780;
    %load/vec4 v0000024ea5bbdfa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 316, 0, 11;
    %store/vec4 v0000024ea5bbc560_0, 0, 11;
    %pushi/vec4 236, 0, 11;
    %store/vec4 v0000024ea5bbd960_0, 0, 11;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000024ea5bbd640_0, 0, 3;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000024ea5bbc4c0_0;
    %addi 1, 0, 22;
    %store/vec4 v0000024ea5bbc4c0_0, 0, 22;
    %load/vec4 v0000024ea5bbc4c0_0;
    %cmpi/e 2000000, 0, 22;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0000024ea5bbc4c0_0, 0, 22;
    %load/vec4 v0000024ea5bbc2e0_0;
    %nor/r;
    %load/vec4 v0000024ea5bbc240_0;
    %nor/r;
    %or;
    %load/vec4 v0000024ea5bbd460_0;
    %nor/r;
    %or;
    %load/vec4 v0000024ea5bbc100_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0000024ea5bbc2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024ea5bbd640_0, 0, 3;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0000024ea5bbc240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024ea5bbd640_0, 0, 3;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0000024ea5bbd460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024ea5bbd640_0, 0, 3;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0000024ea5bbc100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024ea5bbd640_0, 0, 3;
T_8.12 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.4 ;
    %load/vec4 v0000024ea5bbd640_0;
    %cmpi/ne 7, 0, 3;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v0000024ea5bbd640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %jmp T_8.20;
T_8.16 ;
    %load/vec4 v0000024ea5bbd960_0;
    %cmpi/u 4, 0, 11;
    %jmp/0xz  T_8.21, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea5bbd960_0, 0, 11;
    %jmp T_8.22;
T_8.21 ;
    %load/vec4 v0000024ea5bbd960_0;
    %subi 4, 0, 11;
    %store/vec4 v0000024ea5bbd960_0, 0, 11;
T_8.22 ;
    %jmp T_8.20;
T_8.17 ;
    %load/vec4 v0000024ea5bbd960_0;
    %addi 12, 0, 11;
    %cmpi/u 480, 0, 11;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.23, 5;
    %pushi/vec4 472, 0, 11;
    %store/vec4 v0000024ea5bbd960_0, 0, 11;
    %jmp T_8.24;
T_8.23 ;
    %load/vec4 v0000024ea5bbd960_0;
    %addi 4, 0, 11;
    %store/vec4 v0000024ea5bbd960_0, 0, 11;
T_8.24 ;
    %jmp T_8.20;
T_8.18 ;
    %load/vec4 v0000024ea5bbc560_0;
    %cmpi/u 4, 0, 11;
    %flag_or 5, 4;
    %jmp/0xz  T_8.25, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000024ea5bbc560_0, 0, 11;
    %jmp T_8.26;
T_8.25 ;
    %load/vec4 v0000024ea5bbc560_0;
    %subi 4, 0, 11;
    %store/vec4 v0000024ea5bbc560_0, 0, 11;
T_8.26 ;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0000024ea5bbc560_0;
    %addi 12, 0, 11;
    %cmpi/u 640, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.27, 5;
    %pushi/vec4 632, 0, 11;
    %store/vec4 v0000024ea5bbc560_0, 0, 11;
    %jmp T_8.28;
T_8.27 ;
    %load/vec4 v0000024ea5bbc560_0;
    %addi 4, 0, 11;
    %store/vec4 v0000024ea5bbc560_0, 0, 11;
T_8.28 ;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000024ea5bbd640_0, 0, 3;
T_8.14 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024ea5af4290;
T_9 ;
    %wait E_0000024ea5b49780;
    %load/vec4 v0000024ea5bbdfa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000024ea5bbcf60_0;
    %store/vec4 v0000024ea5bbc1a0_0, 0, 11;
    %load/vec4 v0000024ea5bbd000_0;
    %store/vec4 v0000024ea5bbcc40_0, 0, 11;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000024ea5bbdaa0_0;
    %store/vec4 v0000024ea5bbc1a0_0, 0, 11;
    %load/vec4 v0000024ea5bbdb40_0;
    %store/vec4 v0000024ea5bbcc40_0, 0, 11;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000024ea5af4290;
T_10 ;
    %wait E_0000024ea5b49780;
    %load/vec4 v0000024ea5bbdfa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024ea5bbd6e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024ea5bbc600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000024ea5bbd0a0_0, 0, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000024ea5bbcba0_0, 0, 3;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024ea5bbca60_0;
    %nor/r;
    %load/vec4 v0000024ea5bbd780_0;
    %nor/r;
    %or;
    %load/vec4 v0000024ea5bbce20_0;
    %nor/r;
    %or;
    %load/vec4 v0000024ea5bbc9c0_0;
    %nor/r;
    %or;
    %load/vec4 v0000024ea5bbc920_0;
    %nor/r;
    %or;
    %load/vec4 v0000024ea5bbd500_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000024ea5bbca60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024ea5bbcba0_0, 0, 3;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000024ea5bbd780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024ea5bbcba0_0, 0, 3;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0000024ea5bbce20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024ea5bbcba0_0, 0, 3;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0000024ea5bbc9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024ea5bbcba0_0, 0, 3;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0000024ea5bbc920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000024ea5bbcba0_0, 0, 3;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0000024ea5bbd500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000024ea5bbcba0_0, 0, 3;
T_10.14 ;
T_10.13 ;
T_10.11 ;
T_10.9 ;
T_10.7 ;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000024ea5bbcba0_0;
    %cmpi/ne 7, 0, 3;
    %jmp/0xz  T_10.16, 4;
    %load/vec4 v0000024ea5bbcba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %jmp T_10.24;
T_10.18 ;
    %load/vec4 v0000024ea5bbd6e0_0;
    %pad/u 32;
    %cmpi/u 247, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_10.25, 5;
    %load/vec4 v0000024ea5bbd6e0_0;
    %addi 8, 0, 8;
    %store/vec4 v0000024ea5bbd6e0_0, 0, 8;
T_10.25 ;
    %jmp T_10.24;
T_10.19 ;
    %load/vec4 v0000024ea5bbd6e0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.27, 5;
    %load/vec4 v0000024ea5bbd6e0_0;
    %subi 8, 0, 8;
    %store/vec4 v0000024ea5bbd6e0_0, 0, 8;
T_10.27 ;
    %jmp T_10.24;
T_10.20 ;
    %load/vec4 v0000024ea5bbc600_0;
    %pad/u 32;
    %cmpi/u 247, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_10.29, 5;
    %load/vec4 v0000024ea5bbc600_0;
    %addi 8, 0, 8;
    %store/vec4 v0000024ea5bbc600_0, 0, 8;
T_10.29 ;
    %jmp T_10.24;
T_10.21 ;
    %load/vec4 v0000024ea5bbc600_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.31, 5;
    %load/vec4 v0000024ea5bbc600_0;
    %subi 8, 0, 8;
    %store/vec4 v0000024ea5bbc600_0, 0, 8;
T_10.31 ;
    %jmp T_10.24;
T_10.22 ;
    %load/vec4 v0000024ea5bbd0a0_0;
    %pad/u 32;
    %cmpi/u 247, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_10.33, 5;
    %load/vec4 v0000024ea5bbd0a0_0;
    %addi 8, 0, 8;
    %store/vec4 v0000024ea5bbd0a0_0, 0, 8;
T_10.33 ;
    %jmp T_10.24;
T_10.23 ;
    %load/vec4 v0000024ea5bbd0a0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.35, 5;
    %load/vec4 v0000024ea5bbd0a0_0;
    %subi 8, 0, 8;
    %store/vec4 v0000024ea5bbd0a0_0, 0, 8;
T_10.35 ;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000024ea5bbcba0_0, 0, 3;
T_10.16 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\main.v";
    ".\buffer.v";
    ".\pinta_cursor.v";
    ".\zera_buffer.v";
    ".\vga.v";
