
Module3_FreeRTOS_SOSTask.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cc0  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08007e80  08007e80  00017e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f08  08007f08  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08007f08  08007f08  00017f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f10  08007f10  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f10  08007f10  00017f10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f14  08007f14  00017f14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08007f18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001254  20000014  08007f2c  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001268  08007f2c  00021268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021c48  00000000  00000000  00020087  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d2a  00000000  00000000  00041ccf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e28  00000000  00000000  00045a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000017aa  00000000  00000000  00047828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d87e  00000000  00000000  00048fd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023b7c  00000000  00000000  00076850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0012e4fd  00000000  00000000  0009a3cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008224  00000000  00000000  001c88cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001d0af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000014 	.word	0x20000014
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08007e68 	.word	0x08007e68

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000018 	.word	0x20000018
 80001fc:	08007e68 	.word	0x08007e68

08000200 <__aeabi_uldivmod>:
 8000200:	b953      	cbnz	r3, 8000218 <__aeabi_uldivmod+0x18>
 8000202:	b94a      	cbnz	r2, 8000218 <__aeabi_uldivmod+0x18>
 8000204:	2900      	cmp	r1, #0
 8000206:	bf08      	it	eq
 8000208:	2800      	cmpeq	r0, #0
 800020a:	bf1c      	itt	ne
 800020c:	f04f 31ff 	movne.w	r1, #4294967295
 8000210:	f04f 30ff 	movne.w	r0, #4294967295
 8000214:	f000 b970 	b.w	80004f8 <__aeabi_idiv0>
 8000218:	f1ad 0c08 	sub.w	ip, sp, #8
 800021c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000220:	f000 f806 	bl	8000230 <__udivmoddi4>
 8000224:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000228:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800022c:	b004      	add	sp, #16
 800022e:	4770      	bx	lr

08000230 <__udivmoddi4>:
 8000230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000234:	9e08      	ldr	r6, [sp, #32]
 8000236:	460d      	mov	r5, r1
 8000238:	4604      	mov	r4, r0
 800023a:	460f      	mov	r7, r1
 800023c:	2b00      	cmp	r3, #0
 800023e:	d14a      	bne.n	80002d6 <__udivmoddi4+0xa6>
 8000240:	428a      	cmp	r2, r1
 8000242:	4694      	mov	ip, r2
 8000244:	d965      	bls.n	8000312 <__udivmoddi4+0xe2>
 8000246:	fab2 f382 	clz	r3, r2
 800024a:	b143      	cbz	r3, 800025e <__udivmoddi4+0x2e>
 800024c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000250:	f1c3 0220 	rsb	r2, r3, #32
 8000254:	409f      	lsls	r7, r3
 8000256:	fa20 f202 	lsr.w	r2, r0, r2
 800025a:	4317      	orrs	r7, r2
 800025c:	409c      	lsls	r4, r3
 800025e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000262:	fa1f f58c 	uxth.w	r5, ip
 8000266:	fbb7 f1fe 	udiv	r1, r7, lr
 800026a:	0c22      	lsrs	r2, r4, #16
 800026c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000270:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000274:	fb01 f005 	mul.w	r0, r1, r5
 8000278:	4290      	cmp	r0, r2
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x62>
 800027c:	eb1c 0202 	adds.w	r2, ip, r2
 8000280:	f101 37ff 	add.w	r7, r1, #4294967295
 8000284:	f080 811c 	bcs.w	80004c0 <__udivmoddi4+0x290>
 8000288:	4290      	cmp	r0, r2
 800028a:	f240 8119 	bls.w	80004c0 <__udivmoddi4+0x290>
 800028e:	3902      	subs	r1, #2
 8000290:	4462      	add	r2, ip
 8000292:	1a12      	subs	r2, r2, r0
 8000294:	b2a4      	uxth	r4, r4
 8000296:	fbb2 f0fe 	udiv	r0, r2, lr
 800029a:	fb0e 2210 	mls	r2, lr, r0, r2
 800029e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002a2:	fb00 f505 	mul.w	r5, r0, r5
 80002a6:	42a5      	cmp	r5, r4
 80002a8:	d90a      	bls.n	80002c0 <__udivmoddi4+0x90>
 80002aa:	eb1c 0404 	adds.w	r4, ip, r4
 80002ae:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b2:	f080 8107 	bcs.w	80004c4 <__udivmoddi4+0x294>
 80002b6:	42a5      	cmp	r5, r4
 80002b8:	f240 8104 	bls.w	80004c4 <__udivmoddi4+0x294>
 80002bc:	4464      	add	r4, ip
 80002be:	3802      	subs	r0, #2
 80002c0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c4:	1b64      	subs	r4, r4, r5
 80002c6:	2100      	movs	r1, #0
 80002c8:	b11e      	cbz	r6, 80002d2 <__udivmoddi4+0xa2>
 80002ca:	40dc      	lsrs	r4, r3
 80002cc:	2300      	movs	r3, #0
 80002ce:	e9c6 4300 	strd	r4, r3, [r6]
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d908      	bls.n	80002ec <__udivmoddi4+0xbc>
 80002da:	2e00      	cmp	r6, #0
 80002dc:	f000 80ed 	beq.w	80004ba <__udivmoddi4+0x28a>
 80002e0:	2100      	movs	r1, #0
 80002e2:	e9c6 0500 	strd	r0, r5, [r6]
 80002e6:	4608      	mov	r0, r1
 80002e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ec:	fab3 f183 	clz	r1, r3
 80002f0:	2900      	cmp	r1, #0
 80002f2:	d149      	bne.n	8000388 <__udivmoddi4+0x158>
 80002f4:	42ab      	cmp	r3, r5
 80002f6:	d302      	bcc.n	80002fe <__udivmoddi4+0xce>
 80002f8:	4282      	cmp	r2, r0
 80002fa:	f200 80f8 	bhi.w	80004ee <__udivmoddi4+0x2be>
 80002fe:	1a84      	subs	r4, r0, r2
 8000300:	eb65 0203 	sbc.w	r2, r5, r3
 8000304:	2001      	movs	r0, #1
 8000306:	4617      	mov	r7, r2
 8000308:	2e00      	cmp	r6, #0
 800030a:	d0e2      	beq.n	80002d2 <__udivmoddi4+0xa2>
 800030c:	e9c6 4700 	strd	r4, r7, [r6]
 8000310:	e7df      	b.n	80002d2 <__udivmoddi4+0xa2>
 8000312:	b902      	cbnz	r2, 8000316 <__udivmoddi4+0xe6>
 8000314:	deff      	udf	#255	; 0xff
 8000316:	fab2 f382 	clz	r3, r2
 800031a:	2b00      	cmp	r3, #0
 800031c:	f040 8090 	bne.w	8000440 <__udivmoddi4+0x210>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000326:	fa1f fe8c 	uxth.w	lr, ip
 800032a:	2101      	movs	r1, #1
 800032c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000330:	fb07 2015 	mls	r0, r7, r5, r2
 8000334:	0c22      	lsrs	r2, r4, #16
 8000336:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800033a:	fb0e f005 	mul.w	r0, lr, r5
 800033e:	4290      	cmp	r0, r2
 8000340:	d908      	bls.n	8000354 <__udivmoddi4+0x124>
 8000342:	eb1c 0202 	adds.w	r2, ip, r2
 8000346:	f105 38ff 	add.w	r8, r5, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x122>
 800034c:	4290      	cmp	r0, r2
 800034e:	f200 80cb 	bhi.w	80004e8 <__udivmoddi4+0x2b8>
 8000352:	4645      	mov	r5, r8
 8000354:	1a12      	subs	r2, r2, r0
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb2 f0f7 	udiv	r0, r2, r7
 800035c:	fb07 2210 	mls	r2, r7, r0, r2
 8000360:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000364:	fb0e fe00 	mul.w	lr, lr, r0
 8000368:	45a6      	cmp	lr, r4
 800036a:	d908      	bls.n	800037e <__udivmoddi4+0x14e>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 32ff 	add.w	r2, r0, #4294967295
 8000374:	d202      	bcs.n	800037c <__udivmoddi4+0x14c>
 8000376:	45a6      	cmp	lr, r4
 8000378:	f200 80bb 	bhi.w	80004f2 <__udivmoddi4+0x2c2>
 800037c:	4610      	mov	r0, r2
 800037e:	eba4 040e 	sub.w	r4, r4, lr
 8000382:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000386:	e79f      	b.n	80002c8 <__udivmoddi4+0x98>
 8000388:	f1c1 0720 	rsb	r7, r1, #32
 800038c:	408b      	lsls	r3, r1
 800038e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000392:	ea4c 0c03 	orr.w	ip, ip, r3
 8000396:	fa05 f401 	lsl.w	r4, r5, r1
 800039a:	fa20 f307 	lsr.w	r3, r0, r7
 800039e:	40fd      	lsrs	r5, r7
 80003a0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003a4:	4323      	orrs	r3, r4
 80003a6:	fbb5 f8f9 	udiv	r8, r5, r9
 80003aa:	fa1f fe8c 	uxth.w	lr, ip
 80003ae:	fb09 5518 	mls	r5, r9, r8, r5
 80003b2:	0c1c      	lsrs	r4, r3, #16
 80003b4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003b8:	fb08 f50e 	mul.w	r5, r8, lr
 80003bc:	42a5      	cmp	r5, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	fa00 f001 	lsl.w	r0, r0, r1
 80003c6:	d90b      	bls.n	80003e0 <__udivmoddi4+0x1b0>
 80003c8:	eb1c 0404 	adds.w	r4, ip, r4
 80003cc:	f108 3aff 	add.w	sl, r8, #4294967295
 80003d0:	f080 8088 	bcs.w	80004e4 <__udivmoddi4+0x2b4>
 80003d4:	42a5      	cmp	r5, r4
 80003d6:	f240 8085 	bls.w	80004e4 <__udivmoddi4+0x2b4>
 80003da:	f1a8 0802 	sub.w	r8, r8, #2
 80003de:	4464      	add	r4, ip
 80003e0:	1b64      	subs	r4, r4, r5
 80003e2:	b29d      	uxth	r5, r3
 80003e4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e8:	fb09 4413 	mls	r4, r9, r3, r4
 80003ec:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003f0:	fb03 fe0e 	mul.w	lr, r3, lr
 80003f4:	45a6      	cmp	lr, r4
 80003f6:	d908      	bls.n	800040a <__udivmoddi4+0x1da>
 80003f8:	eb1c 0404 	adds.w	r4, ip, r4
 80003fc:	f103 35ff 	add.w	r5, r3, #4294967295
 8000400:	d26c      	bcs.n	80004dc <__udivmoddi4+0x2ac>
 8000402:	45a6      	cmp	lr, r4
 8000404:	d96a      	bls.n	80004dc <__udivmoddi4+0x2ac>
 8000406:	3b02      	subs	r3, #2
 8000408:	4464      	add	r4, ip
 800040a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800040e:	fba3 9502 	umull	r9, r5, r3, r2
 8000412:	eba4 040e 	sub.w	r4, r4, lr
 8000416:	42ac      	cmp	r4, r5
 8000418:	46c8      	mov	r8, r9
 800041a:	46ae      	mov	lr, r5
 800041c:	d356      	bcc.n	80004cc <__udivmoddi4+0x29c>
 800041e:	d053      	beq.n	80004c8 <__udivmoddi4+0x298>
 8000420:	b156      	cbz	r6, 8000438 <__udivmoddi4+0x208>
 8000422:	ebb0 0208 	subs.w	r2, r0, r8
 8000426:	eb64 040e 	sbc.w	r4, r4, lr
 800042a:	fa04 f707 	lsl.w	r7, r4, r7
 800042e:	40ca      	lsrs	r2, r1
 8000430:	40cc      	lsrs	r4, r1
 8000432:	4317      	orrs	r7, r2
 8000434:	e9c6 7400 	strd	r7, r4, [r6]
 8000438:	4618      	mov	r0, r3
 800043a:	2100      	movs	r1, #0
 800043c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000440:	f1c3 0120 	rsb	r1, r3, #32
 8000444:	fa02 fc03 	lsl.w	ip, r2, r3
 8000448:	fa20 f201 	lsr.w	r2, r0, r1
 800044c:	fa25 f101 	lsr.w	r1, r5, r1
 8000450:	409d      	lsls	r5, r3
 8000452:	432a      	orrs	r2, r5
 8000454:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000460:	fb07 1510 	mls	r5, r7, r0, r1
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800046a:	fb00 f50e 	mul.w	r5, r0, lr
 800046e:	428d      	cmp	r5, r1
 8000470:	fa04 f403 	lsl.w	r4, r4, r3
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x258>
 8000476:	eb1c 0101 	adds.w	r1, ip, r1
 800047a:	f100 38ff 	add.w	r8, r0, #4294967295
 800047e:	d22f      	bcs.n	80004e0 <__udivmoddi4+0x2b0>
 8000480:	428d      	cmp	r5, r1
 8000482:	d92d      	bls.n	80004e0 <__udivmoddi4+0x2b0>
 8000484:	3802      	subs	r0, #2
 8000486:	4461      	add	r1, ip
 8000488:	1b49      	subs	r1, r1, r5
 800048a:	b292      	uxth	r2, r2
 800048c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000490:	fb07 1115 	mls	r1, r7, r5, r1
 8000494:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000498:	fb05 f10e 	mul.w	r1, r5, lr
 800049c:	4291      	cmp	r1, r2
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x282>
 80004a0:	eb1c 0202 	adds.w	r2, ip, r2
 80004a4:	f105 38ff 	add.w	r8, r5, #4294967295
 80004a8:	d216      	bcs.n	80004d8 <__udivmoddi4+0x2a8>
 80004aa:	4291      	cmp	r1, r2
 80004ac:	d914      	bls.n	80004d8 <__udivmoddi4+0x2a8>
 80004ae:	3d02      	subs	r5, #2
 80004b0:	4462      	add	r2, ip
 80004b2:	1a52      	subs	r2, r2, r1
 80004b4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004b8:	e738      	b.n	800032c <__udivmoddi4+0xfc>
 80004ba:	4631      	mov	r1, r6
 80004bc:	4630      	mov	r0, r6
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xa2>
 80004c0:	4639      	mov	r1, r7
 80004c2:	e6e6      	b.n	8000292 <__udivmoddi4+0x62>
 80004c4:	4610      	mov	r0, r2
 80004c6:	e6fb      	b.n	80002c0 <__udivmoddi4+0x90>
 80004c8:	4548      	cmp	r0, r9
 80004ca:	d2a9      	bcs.n	8000420 <__udivmoddi4+0x1f0>
 80004cc:	ebb9 0802 	subs.w	r8, r9, r2
 80004d0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004d4:	3b01      	subs	r3, #1
 80004d6:	e7a3      	b.n	8000420 <__udivmoddi4+0x1f0>
 80004d8:	4645      	mov	r5, r8
 80004da:	e7ea      	b.n	80004b2 <__udivmoddi4+0x282>
 80004dc:	462b      	mov	r3, r5
 80004de:	e794      	b.n	800040a <__udivmoddi4+0x1da>
 80004e0:	4640      	mov	r0, r8
 80004e2:	e7d1      	b.n	8000488 <__udivmoddi4+0x258>
 80004e4:	46d0      	mov	r8, sl
 80004e6:	e77b      	b.n	80003e0 <__udivmoddi4+0x1b0>
 80004e8:	3d02      	subs	r5, #2
 80004ea:	4462      	add	r2, ip
 80004ec:	e732      	b.n	8000354 <__udivmoddi4+0x124>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e70a      	b.n	8000308 <__udivmoddi4+0xd8>
 80004f2:	4464      	add	r4, ip
 80004f4:	3802      	subs	r0, #2
 80004f6:	e742      	b.n	800037e <__udivmoddi4+0x14e>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80004fc:	b480      	push	{r7}
 80004fe:	b083      	sub	sp, #12
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	f103 0208 	add.w	r2, r3, #8
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	f04f 32ff 	mov.w	r2, #4294967295
 8000514:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	f103 0208 	add.w	r2, r3, #8
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	f103 0208 	add.w	r2, r3, #8
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	2200      	movs	r2, #0
 800052e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000530:	bf00      	nop
 8000532:	370c      	adds	r7, #12
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr

0800053c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	2200      	movs	r2, #0
 8000548:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800054a:	bf00      	nop
 800054c:	370c      	adds	r7, #12
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr

08000556 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8000556:	b480      	push	{r7}
 8000558:	b085      	sub	sp, #20
 800055a:	af00      	add	r7, sp, #0
 800055c:	6078      	str	r0, [r7, #4]
 800055e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000566:	68bb      	ldr	r3, [r7, #8]
 8000568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800056c:	d103      	bne.n	8000576 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	691b      	ldr	r3, [r3, #16]
 8000572:	60fb      	str	r3, [r7, #12]
 8000574:	e00c      	b.n	8000590 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	3308      	adds	r3, #8
 800057a:	60fb      	str	r3, [r7, #12]
 800057c:	e002      	b.n	8000584 <vListInsert+0x2e>
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	685b      	ldr	r3, [r3, #4]
 8000582:	60fb      	str	r3, [r7, #12]
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	685b      	ldr	r3, [r3, #4]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	68ba      	ldr	r2, [r7, #8]
 800058c:	429a      	cmp	r2, r3
 800058e:	d2f6      	bcs.n	800057e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	685a      	ldr	r2, [r3, #4]
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	685b      	ldr	r3, [r3, #4]
 800059c:	683a      	ldr	r2, [r7, #0]
 800059e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	68fa      	ldr	r2, [r7, #12]
 80005a4:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	683a      	ldr	r2, [r7, #0]
 80005aa:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	687a      	ldr	r2, [r7, #4]
 80005b0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	1c5a      	adds	r2, r3, #1
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	601a      	str	r2, [r3, #0]
}
 80005bc:	bf00      	nop
 80005be:	3714      	adds	r7, #20
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr

080005c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80005c8:	b480      	push	{r7}
 80005ca:	b085      	sub	sp, #20
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	691b      	ldr	r3, [r3, #16]
 80005d4:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	685b      	ldr	r3, [r3, #4]
 80005da:	687a      	ldr	r2, [r7, #4]
 80005dc:	6892      	ldr	r2, [r2, #8]
 80005de:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	687a      	ldr	r2, [r7, #4]
 80005e6:	6852      	ldr	r2, [r2, #4]
 80005e8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	685b      	ldr	r3, [r3, #4]
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	429a      	cmp	r2, r3
 80005f2:	d103      	bne.n	80005fc <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	689a      	ldr	r2, [r3, #8]
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2200      	movs	r2, #0
 8000600:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	1e5a      	subs	r2, r3, #1
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	681b      	ldr	r3, [r3, #0]
}
 8000610:	4618      	mov	r0, r3
 8000612:	3714      	adds	r7, #20
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr

0800061c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800061c:	b580      	push	{r7, lr}
 800061e:	b08c      	sub	sp, #48	; 0x30
 8000620:	af04      	add	r7, sp, #16
 8000622:	60f8      	str	r0, [r7, #12]
 8000624:	60b9      	str	r1, [r7, #8]
 8000626:	603b      	str	r3, [r7, #0]
 8000628:	4613      	mov	r3, r2
 800062a:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800062c:	88fb      	ldrh	r3, [r7, #6]
 800062e:	009b      	lsls	r3, r3, #2
 8000630:	4618      	mov	r0, r3
 8000632:	f000 ffeb 	bl	800160c <pvPortMalloc>
 8000636:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	2b00      	cmp	r3, #0
 800063c:	d013      	beq.n	8000666 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800063e:	2054      	movs	r0, #84	; 0x54
 8000640:	f000 ffe4 	bl	800160c <pvPortMalloc>
 8000644:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8000646:	69fb      	ldr	r3, [r7, #28]
 8000648:	2b00      	cmp	r3, #0
 800064a:	d008      	beq.n	800065e <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800064c:	2254      	movs	r2, #84	; 0x54
 800064e:	2100      	movs	r1, #0
 8000650:	69f8      	ldr	r0, [r7, #28]
 8000652:	f007 fbdd 	bl	8007e10 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8000656:	69fb      	ldr	r3, [r7, #28]
 8000658:	697a      	ldr	r2, [r7, #20]
 800065a:	631a      	str	r2, [r3, #48]	; 0x30
 800065c:	e005      	b.n	800066a <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800065e:	6978      	ldr	r0, [r7, #20]
 8000660:	f001 f88e 	bl	8001780 <vPortFree>
 8000664:	e001      	b.n	800066a <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8000666:	2300      	movs	r3, #0
 8000668:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800066a:	69fb      	ldr	r3, [r7, #28]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d013      	beq.n	8000698 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8000670:	88fa      	ldrh	r2, [r7, #6]
 8000672:	2300      	movs	r3, #0
 8000674:	9303      	str	r3, [sp, #12]
 8000676:	69fb      	ldr	r3, [r7, #28]
 8000678:	9302      	str	r3, [sp, #8]
 800067a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800067c:	9301      	str	r3, [sp, #4]
 800067e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000680:	9300      	str	r3, [sp, #0]
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	68b9      	ldr	r1, [r7, #8]
 8000686:	68f8      	ldr	r0, [r7, #12]
 8000688:	f000 f80e 	bl	80006a8 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800068c:	69f8      	ldr	r0, [r7, #28]
 800068e:	f000 f891 	bl	80007b4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8000692:	2301      	movs	r3, #1
 8000694:	61bb      	str	r3, [r7, #24]
 8000696:	e002      	b.n	800069e <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8000698:	f04f 33ff 	mov.w	r3, #4294967295
 800069c:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800069e:	69bb      	ldr	r3, [r7, #24]
    }
 80006a0:	4618      	mov	r0, r3
 80006a2:	3720      	adds	r7, #32
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}

080006a8 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b088      	sub	sp, #32
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	60f8      	str	r0, [r7, #12]
 80006b0:	60b9      	str	r1, [r7, #8]
 80006b2:	607a      	str	r2, [r7, #4]
 80006b4:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80006b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80006b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80006c0:	3b01      	subs	r3, #1
 80006c2:	009b      	lsls	r3, r3, #2
 80006c4:	4413      	add	r3, r2
 80006c6:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80006c8:	69bb      	ldr	r3, [r7, #24]
 80006ca:	f023 0307 	bic.w	r3, r3, #7
 80006ce:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80006d0:	69bb      	ldr	r3, [r7, #24]
 80006d2:	f003 0307 	and.w	r3, r3, #7
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d00a      	beq.n	80006f0 <prvInitialiseNewTask+0x48>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80006da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006de:	f383 8811 	msr	BASEPRI, r3
 80006e2:	f3bf 8f6f 	isb	sy
 80006e6:	f3bf 8f4f 	dsb	sy
 80006ea:	617b      	str	r3, [r7, #20]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80006ec:	bf00      	nop
 80006ee:	e7fe      	b.n	80006ee <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d01e      	beq.n	8000734 <prvInitialiseNewTask+0x8c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80006f6:	2300      	movs	r3, #0
 80006f8:	61fb      	str	r3, [r7, #28]
 80006fa:	e012      	b.n	8000722 <prvInitialiseNewTask+0x7a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80006fc:	68ba      	ldr	r2, [r7, #8]
 80006fe:	69fb      	ldr	r3, [r7, #28]
 8000700:	4413      	add	r3, r2
 8000702:	7819      	ldrb	r1, [r3, #0]
 8000704:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000706:	69fb      	ldr	r3, [r7, #28]
 8000708:	4413      	add	r3, r2
 800070a:	3334      	adds	r3, #52	; 0x34
 800070c:	460a      	mov	r2, r1
 800070e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8000710:	68ba      	ldr	r2, [r7, #8]
 8000712:	69fb      	ldr	r3, [r7, #28]
 8000714:	4413      	add	r3, r2
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d006      	beq.n	800072a <prvInitialiseNewTask+0x82>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800071c:	69fb      	ldr	r3, [r7, #28]
 800071e:	3301      	adds	r3, #1
 8000720:	61fb      	str	r3, [r7, #28]
 8000722:	69fb      	ldr	r3, [r7, #28]
 8000724:	2b0f      	cmp	r3, #15
 8000726:	d9e9      	bls.n	80006fc <prvInitialiseNewTask+0x54>
 8000728:	e000      	b.n	800072c <prvInitialiseNewTask+0x84>
            {
                break;
 800072a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800072c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800072e:	2200      	movs	r2, #0
 8000730:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8000734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000736:	2b06      	cmp	r3, #6
 8000738:	d90a      	bls.n	8000750 <prvInitialiseNewTask+0xa8>
        __asm volatile
 800073a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800073e:	f383 8811 	msr	BASEPRI, r3
 8000742:	f3bf 8f6f 	isb	sy
 8000746:	f3bf 8f4f 	dsb	sy
 800074a:	613b      	str	r3, [r7, #16]
    }
 800074c:	bf00      	nop
 800074e:	e7fe      	b.n	800074e <prvInitialiseNewTask+0xa6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8000750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000752:	2b06      	cmp	r3, #6
 8000754:	d901      	bls.n	800075a <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8000756:	2306      	movs	r3, #6
 8000758:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800075a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800075c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800075e:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8000760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000762:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000764:	645a      	str	r2, [r3, #68]	; 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000768:	3304      	adds	r3, #4
 800076a:	4618      	mov	r0, r3
 800076c:	f7ff fee6 	bl	800053c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000772:	3318      	adds	r3, #24
 8000774:	4618      	mov	r0, r3
 8000776:	f7ff fee1 	bl	800053c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800077a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800077c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800077e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000782:	f1c3 0207 	rsb	r2, r3, #7
 8000786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000788:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800078a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800078c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800078e:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000790:	683a      	ldr	r2, [r7, #0]
 8000792:	68f9      	ldr	r1, [r7, #12]
 8000794:	69b8      	ldr	r0, [r7, #24]
 8000796:	f000 fd27 	bl	80011e8 <pxPortInitialiseStack>
 800079a:	4602      	mov	r2, r0
 800079c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800079e:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80007a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d002      	beq.n	80007ac <prvInitialiseNewTask+0x104>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80007a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80007aa:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80007ac:	bf00      	nop
 80007ae:	3720      	adds	r7, #32
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b084      	sub	sp, #16
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80007bc:	f000 fe44 	bl	8001448 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80007c0:	4b3e      	ldr	r3, [pc, #248]	; (80008bc <prvAddNewTaskToReadyList+0x108>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	3301      	adds	r3, #1
 80007c6:	4a3d      	ldr	r2, [pc, #244]	; (80008bc <prvAddNewTaskToReadyList+0x108>)
 80007c8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80007ca:	4b3d      	ldr	r3, [pc, #244]	; (80008c0 <prvAddNewTaskToReadyList+0x10c>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d109      	bne.n	80007e6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80007d2:	4a3b      	ldr	r2, [pc, #236]	; (80008c0 <prvAddNewTaskToReadyList+0x10c>)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80007d8:	4b38      	ldr	r3, [pc, #224]	; (80008bc <prvAddNewTaskToReadyList+0x108>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2b01      	cmp	r3, #1
 80007de:	d110      	bne.n	8000802 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80007e0:	f000 fbe8 	bl	8000fb4 <prvInitialiseTaskLists>
 80007e4:	e00d      	b.n	8000802 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80007e6:	4b37      	ldr	r3, [pc, #220]	; (80008c4 <prvAddNewTaskToReadyList+0x110>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d109      	bne.n	8000802 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80007ee:	4b34      	ldr	r3, [pc, #208]	; (80008c0 <prvAddNewTaskToReadyList+0x10c>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007f8:	429a      	cmp	r2, r3
 80007fa:	d802      	bhi.n	8000802 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80007fc:	4a30      	ldr	r2, [pc, #192]	; (80008c0 <prvAddNewTaskToReadyList+0x10c>)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8000802:	4b31      	ldr	r3, [pc, #196]	; (80008c8 <prvAddNewTaskToReadyList+0x114>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	3301      	adds	r3, #1
 8000808:	4a2f      	ldr	r2, [pc, #188]	; (80008c8 <prvAddNewTaskToReadyList+0x114>)
 800080a:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000810:	2201      	movs	r2, #1
 8000812:	409a      	lsls	r2, r3
 8000814:	4b2d      	ldr	r3, [pc, #180]	; (80008cc <prvAddNewTaskToReadyList+0x118>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4313      	orrs	r3, r2
 800081a:	4a2c      	ldr	r2, [pc, #176]	; (80008cc <prvAddNewTaskToReadyList+0x118>)
 800081c:	6013      	str	r3, [r2, #0]
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000822:	492b      	ldr	r1, [pc, #172]	; (80008d0 <prvAddNewTaskToReadyList+0x11c>)
 8000824:	4613      	mov	r3, r2
 8000826:	009b      	lsls	r3, r3, #2
 8000828:	4413      	add	r3, r2
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	440b      	add	r3, r1
 800082e:	3304      	adds	r3, #4
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	68fa      	ldr	r2, [r7, #12]
 8000838:	609a      	str	r2, [r3, #8]
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	689a      	ldr	r2, [r3, #8]
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	60da      	str	r2, [r3, #12]
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	689b      	ldr	r3, [r3, #8]
 8000846:	687a      	ldr	r2, [r7, #4]
 8000848:	3204      	adds	r2, #4
 800084a:	605a      	str	r2, [r3, #4]
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	1d1a      	adds	r2, r3, #4
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000858:	4613      	mov	r3, r2
 800085a:	009b      	lsls	r3, r3, #2
 800085c:	4413      	add	r3, r2
 800085e:	009b      	lsls	r3, r3, #2
 8000860:	4a1b      	ldr	r2, [pc, #108]	; (80008d0 <prvAddNewTaskToReadyList+0x11c>)
 8000862:	441a      	add	r2, r3
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	615a      	str	r2, [r3, #20]
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800086c:	4918      	ldr	r1, [pc, #96]	; (80008d0 <prvAddNewTaskToReadyList+0x11c>)
 800086e:	4613      	mov	r3, r2
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	4413      	add	r3, r2
 8000874:	009b      	lsls	r3, r3, #2
 8000876:	440b      	add	r3, r1
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	1c59      	adds	r1, r3, #1
 800087c:	4814      	ldr	r0, [pc, #80]	; (80008d0 <prvAddNewTaskToReadyList+0x11c>)
 800087e:	4613      	mov	r3, r2
 8000880:	009b      	lsls	r3, r3, #2
 8000882:	4413      	add	r3, r2
 8000884:	009b      	lsls	r3, r3, #2
 8000886:	4403      	add	r3, r0
 8000888:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800088a:	f000 fe0d 	bl	80014a8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800088e:	4b0d      	ldr	r3, [pc, #52]	; (80008c4 <prvAddNewTaskToReadyList+0x110>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d00e      	beq.n	80008b4 <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8000896:	4b0a      	ldr	r3, [pc, #40]	; (80008c0 <prvAddNewTaskToReadyList+0x10c>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008a0:	429a      	cmp	r2, r3
 80008a2:	d207      	bcs.n	80008b4 <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80008a4:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <prvAddNewTaskToReadyList+0x120>)
 80008a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80008aa:	601a      	str	r2, [r3, #0]
 80008ac:	f3bf 8f4f 	dsb	sy
 80008b0:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80008b4:	bf00      	nop
 80008b6:	3710      	adds	r7, #16
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	20000130 	.word	0x20000130
 80008c0:	20000030 	.word	0x20000030
 80008c4:	2000013c 	.word	0x2000013c
 80008c8:	2000014c 	.word	0x2000014c
 80008cc:	20000138 	.word	0x20000138
 80008d0:	20000034 	.word	0x20000034
 80008d4:	e000ed04 	.word	0xe000ed04

080008d8 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08a      	sub	sp, #40	; 0x28
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
 80008e0:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80008e2:	2300      	movs	r3, #0
 80008e4:	627b      	str	r3, [r7, #36]	; 0x24

        configASSERT( pxPreviousWakeTime );
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d10a      	bne.n	8000902 <xTaskDelayUntil+0x2a>
        __asm volatile
 80008ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008f0:	f383 8811 	msr	BASEPRI, r3
 80008f4:	f3bf 8f6f 	isb	sy
 80008f8:	f3bf 8f4f 	dsb	sy
 80008fc:	617b      	str	r3, [r7, #20]
    }
 80008fe:	bf00      	nop
 8000900:	e7fe      	b.n	8000900 <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d10a      	bne.n	800091e <xTaskDelayUntil+0x46>
        __asm volatile
 8000908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800090c:	f383 8811 	msr	BASEPRI, r3
 8000910:	f3bf 8f6f 	isb	sy
 8000914:	f3bf 8f4f 	dsb	sy
 8000918:	613b      	str	r3, [r7, #16]
    }
 800091a:	bf00      	nop
 800091c:	e7fe      	b.n	800091c <xTaskDelayUntil+0x44>
        configASSERT( uxSchedulerSuspended == 0 );
 800091e:	4b2a      	ldr	r3, [pc, #168]	; (80009c8 <xTaskDelayUntil+0xf0>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d00a      	beq.n	800093c <xTaskDelayUntil+0x64>
        __asm volatile
 8000926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800092a:	f383 8811 	msr	BASEPRI, r3
 800092e:	f3bf 8f6f 	isb	sy
 8000932:	f3bf 8f4f 	dsb	sy
 8000936:	60fb      	str	r3, [r7, #12]
    }
 8000938:	bf00      	nop
 800093a:	e7fe      	b.n	800093a <xTaskDelayUntil+0x62>

        vTaskSuspendAll();
 800093c:	f000 f896 	bl	8000a6c <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8000940:	4b22      	ldr	r3, [pc, #136]	; (80009cc <xTaskDelayUntil+0xf4>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	623b      	str	r3, [r7, #32]

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	683a      	ldr	r2, [r7, #0]
 800094c:	4413      	add	r3, r2
 800094e:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	6a3a      	ldr	r2, [r7, #32]
 8000956:	429a      	cmp	r2, r3
 8000958:	d20b      	bcs.n	8000972 <xTaskDelayUntil+0x9a>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	69fa      	ldr	r2, [r7, #28]
 8000960:	429a      	cmp	r2, r3
 8000962:	d211      	bcs.n	8000988 <xTaskDelayUntil+0xb0>
 8000964:	69fa      	ldr	r2, [r7, #28]
 8000966:	6a3b      	ldr	r3, [r7, #32]
 8000968:	429a      	cmp	r2, r3
 800096a:	d90d      	bls.n	8000988 <xTaskDelayUntil+0xb0>
                {
                    xShouldDelay = pdTRUE;
 800096c:	2301      	movs	r3, #1
 800096e:	627b      	str	r3, [r7, #36]	; 0x24
 8000970:	e00a      	b.n	8000988 <xTaskDelayUntil+0xb0>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	69fa      	ldr	r2, [r7, #28]
 8000978:	429a      	cmp	r2, r3
 800097a:	d303      	bcc.n	8000984 <xTaskDelayUntil+0xac>
 800097c:	69fa      	ldr	r2, [r7, #28]
 800097e:	6a3b      	ldr	r3, [r7, #32]
 8000980:	429a      	cmp	r2, r3
 8000982:	d901      	bls.n	8000988 <xTaskDelayUntil+0xb0>
                {
                    xShouldDelay = pdTRUE;
 8000984:	2301      	movs	r3, #1
 8000986:	627b      	str	r3, [r7, #36]	; 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	69fa      	ldr	r2, [r7, #28]
 800098c:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 800098e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000990:	2b00      	cmp	r3, #0
 8000992:	d006      	beq.n	80009a2 <xTaskDelayUntil+0xca>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8000994:	69fa      	ldr	r2, [r7, #28]
 8000996:	6a3b      	ldr	r3, [r7, #32]
 8000998:	1ad3      	subs	r3, r2, r3
 800099a:	2100      	movs	r1, #0
 800099c:	4618      	mov	r0, r3
 800099e:	f000 fba3 	bl	80010e8 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 80009a2:	f000 f871 	bl	8000a88 <xTaskResumeAll>
 80009a6:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80009a8:	69bb      	ldr	r3, [r7, #24]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d107      	bne.n	80009be <xTaskDelayUntil+0xe6>
        {
            portYIELD_WITHIN_API();
 80009ae:	4b08      	ldr	r3, [pc, #32]	; (80009d0 <xTaskDelayUntil+0xf8>)
 80009b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	f3bf 8f4f 	dsb	sy
 80009ba:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xShouldDelay;
 80009be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80009c0:	4618      	mov	r0, r3
 80009c2:	3728      	adds	r7, #40	; 0x28
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	20000158 	.word	0x20000158
 80009cc:	20000134 	.word	0x20000134
 80009d0:	e000ed04 	.word	0xe000ed04

080009d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b086      	sub	sp, #24
 80009d8:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80009da:	4b1d      	ldr	r3, [pc, #116]	; (8000a50 <vTaskStartScheduler+0x7c>)
 80009dc:	9301      	str	r3, [sp, #4]
 80009de:	2300      	movs	r3, #0
 80009e0:	9300      	str	r3, [sp, #0]
 80009e2:	2300      	movs	r3, #0
 80009e4:	2280      	movs	r2, #128	; 0x80
 80009e6:	491b      	ldr	r1, [pc, #108]	; (8000a54 <vTaskStartScheduler+0x80>)
 80009e8:	481b      	ldr	r0, [pc, #108]	; (8000a58 <vTaskStartScheduler+0x84>)
 80009ea:	f7ff fe17 	bl	800061c <xTaskCreate>
 80009ee:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d116      	bne.n	8000a24 <vTaskStartScheduler+0x50>
        __asm volatile
 80009f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009fa:	f383 8811 	msr	BASEPRI, r3
 80009fe:	f3bf 8f6f 	isb	sy
 8000a02:	f3bf 8f4f 	dsb	sy
 8000a06:	60bb      	str	r3, [r7, #8]
    }
 8000a08:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8000a0a:	4b14      	ldr	r3, [pc, #80]	; (8000a5c <vTaskStartScheduler+0x88>)
 8000a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a10:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8000a12:	4b13      	ldr	r3, [pc, #76]	; (8000a60 <vTaskStartScheduler+0x8c>)
 8000a14:	2201      	movs	r2, #1
 8000a16:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8000a18:	4b12      	ldr	r3, [pc, #72]	; (8000a64 <vTaskStartScheduler+0x90>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8000a1e:	f000 fc71 	bl	8001304 <xPortStartScheduler>
 8000a22:	e00e      	b.n	8000a42 <vTaskStartScheduler+0x6e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a2a:	d10a      	bne.n	8000a42 <vTaskStartScheduler+0x6e>
        __asm volatile
 8000a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a30:	f383 8811 	msr	BASEPRI, r3
 8000a34:	f3bf 8f6f 	isb	sy
 8000a38:	f3bf 8f4f 	dsb	sy
 8000a3c:	607b      	str	r3, [r7, #4]
    }
 8000a3e:	bf00      	nop
 8000a40:	e7fe      	b.n	8000a40 <vTaskStartScheduler+0x6c>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8000a42:	4b09      	ldr	r3, [pc, #36]	; (8000a68 <vTaskStartScheduler+0x94>)
 8000a44:	681b      	ldr	r3, [r3, #0]
}
 8000a46:	bf00      	nop
 8000a48:	3710      	adds	r7, #16
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	20000154 	.word	0x20000154
 8000a54:	08007e80 	.word	0x08007e80
 8000a58:	08000f85 	.word	0x08000f85
 8000a5c:	20000150 	.word	0x20000150
 8000a60:	2000013c 	.word	0x2000013c
 8000a64:	20000134 	.word	0x20000134
 8000a68:	20000000 	.word	0x20000000

08000a6c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8000a70:	4b04      	ldr	r3, [pc, #16]	; (8000a84 <vTaskSuspendAll+0x18>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	3301      	adds	r3, #1
 8000a76:	4a03      	ldr	r2, [pc, #12]	; (8000a84 <vTaskSuspendAll+0x18>)
 8000a78:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8000a7a:	bf00      	nop
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	20000158 	.word	0x20000158

08000a88 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b088      	sub	sp, #32
 8000a8c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8000a92:	2300      	movs	r3, #0
 8000a94:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8000a96:	4b71      	ldr	r3, [pc, #452]	; (8000c5c <xTaskResumeAll+0x1d4>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d10a      	bne.n	8000ab4 <xTaskResumeAll+0x2c>
        __asm volatile
 8000a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000aa2:	f383 8811 	msr	BASEPRI, r3
 8000aa6:	f3bf 8f6f 	isb	sy
 8000aaa:	f3bf 8f4f 	dsb	sy
 8000aae:	607b      	str	r3, [r7, #4]
    }
 8000ab0:	bf00      	nop
 8000ab2:	e7fe      	b.n	8000ab2 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8000ab4:	f000 fcc8 	bl	8001448 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8000ab8:	4b68      	ldr	r3, [pc, #416]	; (8000c5c <xTaskResumeAll+0x1d4>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	3b01      	subs	r3, #1
 8000abe:	4a67      	ldr	r2, [pc, #412]	; (8000c5c <xTaskResumeAll+0x1d4>)
 8000ac0:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000ac2:	4b66      	ldr	r3, [pc, #408]	; (8000c5c <xTaskResumeAll+0x1d4>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	f040 80c0 	bne.w	8000c4c <xTaskResumeAll+0x1c4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8000acc:	4b64      	ldr	r3, [pc, #400]	; (8000c60 <xTaskResumeAll+0x1d8>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	f000 80bb 	beq.w	8000c4c <xTaskResumeAll+0x1c4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000ad6:	e08a      	b.n	8000bee <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000ad8:	4b62      	ldr	r3, [pc, #392]	; (8000c64 <xTaskResumeAll+0x1dc>)
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	68db      	ldr	r3, [r3, #12]
 8000ade:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8000ae0:	69fb      	ldr	r3, [r7, #28]
 8000ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ae4:	613b      	str	r3, [r7, #16]
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	69db      	ldr	r3, [r3, #28]
 8000aea:	69fa      	ldr	r2, [r7, #28]
 8000aec:	6a12      	ldr	r2, [r2, #32]
 8000aee:	609a      	str	r2, [r3, #8]
 8000af0:	69fb      	ldr	r3, [r7, #28]
 8000af2:	6a1b      	ldr	r3, [r3, #32]
 8000af4:	69fa      	ldr	r2, [r7, #28]
 8000af6:	69d2      	ldr	r2, [r2, #28]
 8000af8:	605a      	str	r2, [r3, #4]
 8000afa:	693b      	ldr	r3, [r7, #16]
 8000afc:	685a      	ldr	r2, [r3, #4]
 8000afe:	69fb      	ldr	r3, [r7, #28]
 8000b00:	3318      	adds	r3, #24
 8000b02:	429a      	cmp	r2, r3
 8000b04:	d103      	bne.n	8000b0e <xTaskResumeAll+0x86>
 8000b06:	69fb      	ldr	r3, [r7, #28]
 8000b08:	6a1a      	ldr	r2, [r3, #32]
 8000b0a:	693b      	ldr	r3, [r7, #16]
 8000b0c:	605a      	str	r2, [r3, #4]
 8000b0e:	69fb      	ldr	r3, [r7, #28]
 8000b10:	2200      	movs	r2, #0
 8000b12:	629a      	str	r2, [r3, #40]	; 0x28
 8000b14:	693b      	ldr	r3, [r7, #16]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	1e5a      	subs	r2, r3, #1
 8000b1a:	693b      	ldr	r3, [r7, #16]
 8000b1c:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8000b1e:	69fb      	ldr	r3, [r7, #28]
 8000b20:	695b      	ldr	r3, [r3, #20]
 8000b22:	60fb      	str	r3, [r7, #12]
 8000b24:	69fb      	ldr	r3, [r7, #28]
 8000b26:	689b      	ldr	r3, [r3, #8]
 8000b28:	69fa      	ldr	r2, [r7, #28]
 8000b2a:	68d2      	ldr	r2, [r2, #12]
 8000b2c:	609a      	str	r2, [r3, #8]
 8000b2e:	69fb      	ldr	r3, [r7, #28]
 8000b30:	68db      	ldr	r3, [r3, #12]
 8000b32:	69fa      	ldr	r2, [r7, #28]
 8000b34:	6892      	ldr	r2, [r2, #8]
 8000b36:	605a      	str	r2, [r3, #4]
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	685a      	ldr	r2, [r3, #4]
 8000b3c:	69fb      	ldr	r3, [r7, #28]
 8000b3e:	3304      	adds	r3, #4
 8000b40:	429a      	cmp	r2, r3
 8000b42:	d103      	bne.n	8000b4c <xTaskResumeAll+0xc4>
 8000b44:	69fb      	ldr	r3, [r7, #28]
 8000b46:	68da      	ldr	r2, [r3, #12]
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	605a      	str	r2, [r3, #4]
 8000b4c:	69fb      	ldr	r3, [r7, #28]
 8000b4e:	2200      	movs	r2, #0
 8000b50:	615a      	str	r2, [r3, #20]
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	1e5a      	subs	r2, r3, #1
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8000b5c:	69fb      	ldr	r3, [r7, #28]
 8000b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b60:	2201      	movs	r2, #1
 8000b62:	409a      	lsls	r2, r3
 8000b64:	4b40      	ldr	r3, [pc, #256]	; (8000c68 <xTaskResumeAll+0x1e0>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	4a3f      	ldr	r2, [pc, #252]	; (8000c68 <xTaskResumeAll+0x1e0>)
 8000b6c:	6013      	str	r3, [r2, #0]
 8000b6e:	69fb      	ldr	r3, [r7, #28]
 8000b70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b72:	493e      	ldr	r1, [pc, #248]	; (8000c6c <xTaskResumeAll+0x1e4>)
 8000b74:	4613      	mov	r3, r2
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	4413      	add	r3, r2
 8000b7a:	009b      	lsls	r3, r3, #2
 8000b7c:	440b      	add	r3, r1
 8000b7e:	3304      	adds	r3, #4
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	60bb      	str	r3, [r7, #8]
 8000b84:	69fb      	ldr	r3, [r7, #28]
 8000b86:	68ba      	ldr	r2, [r7, #8]
 8000b88:	609a      	str	r2, [r3, #8]
 8000b8a:	68bb      	ldr	r3, [r7, #8]
 8000b8c:	689a      	ldr	r2, [r3, #8]
 8000b8e:	69fb      	ldr	r3, [r7, #28]
 8000b90:	60da      	str	r2, [r3, #12]
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	689b      	ldr	r3, [r3, #8]
 8000b96:	69fa      	ldr	r2, [r7, #28]
 8000b98:	3204      	adds	r2, #4
 8000b9a:	605a      	str	r2, [r3, #4]
 8000b9c:	69fb      	ldr	r3, [r7, #28]
 8000b9e:	1d1a      	adds	r2, r3, #4
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	609a      	str	r2, [r3, #8]
 8000ba4:	69fb      	ldr	r3, [r7, #28]
 8000ba6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ba8:	4613      	mov	r3, r2
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	4413      	add	r3, r2
 8000bae:	009b      	lsls	r3, r3, #2
 8000bb0:	4a2e      	ldr	r2, [pc, #184]	; (8000c6c <xTaskResumeAll+0x1e4>)
 8000bb2:	441a      	add	r2, r3
 8000bb4:	69fb      	ldr	r3, [r7, #28]
 8000bb6:	615a      	str	r2, [r3, #20]
 8000bb8:	69fb      	ldr	r3, [r7, #28]
 8000bba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bbc:	492b      	ldr	r1, [pc, #172]	; (8000c6c <xTaskResumeAll+0x1e4>)
 8000bbe:	4613      	mov	r3, r2
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	4413      	add	r3, r2
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	440b      	add	r3, r1
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	1c59      	adds	r1, r3, #1
 8000bcc:	4827      	ldr	r0, [pc, #156]	; (8000c6c <xTaskResumeAll+0x1e4>)
 8000bce:	4613      	mov	r3, r2
 8000bd0:	009b      	lsls	r3, r3, #2
 8000bd2:	4413      	add	r3, r2
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	4403      	add	r3, r0
 8000bd8:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bde:	4b24      	ldr	r3, [pc, #144]	; (8000c70 <xTaskResumeAll+0x1e8>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d302      	bcc.n	8000bee <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 8000be8:	4b22      	ldr	r3, [pc, #136]	; (8000c74 <xTaskResumeAll+0x1ec>)
 8000bea:	2201      	movs	r2, #1
 8000bec:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000bee:	4b1d      	ldr	r3, [pc, #116]	; (8000c64 <xTaskResumeAll+0x1dc>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f47f af70 	bne.w	8000ad8 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8000bf8:	69fb      	ldr	r3, [r7, #28]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8000bfe:	f000 fa57 	bl	80010b0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8000c02:	4b1d      	ldr	r3, [pc, #116]	; (8000c78 <xTaskResumeAll+0x1f0>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d010      	beq.n	8000c30 <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8000c0e:	f000 f847 	bl	8000ca0 <xTaskIncrementTick>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d002      	beq.n	8000c1e <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 8000c18:	4b16      	ldr	r3, [pc, #88]	; (8000c74 <xTaskResumeAll+0x1ec>)
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	3b01      	subs	r3, #1
 8000c22:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d1f1      	bne.n	8000c0e <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 8000c2a:	4b13      	ldr	r3, [pc, #76]	; (8000c78 <xTaskResumeAll+0x1f0>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8000c30:	4b10      	ldr	r3, [pc, #64]	; (8000c74 <xTaskResumeAll+0x1ec>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d009      	beq.n	8000c4c <xTaskResumeAll+0x1c4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8000c3c:	4b0f      	ldr	r3, [pc, #60]	; (8000c7c <xTaskResumeAll+0x1f4>)
 8000c3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c42:	601a      	str	r2, [r3, #0]
 8000c44:	f3bf 8f4f 	dsb	sy
 8000c48:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8000c4c:	f000 fc2c 	bl	80014a8 <vPortExitCritical>

    return xAlreadyYielded;
 8000c50:	69bb      	ldr	r3, [r7, #24]
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	3720      	adds	r7, #32
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	20000158 	.word	0x20000158
 8000c60:	20000130 	.word	0x20000130
 8000c64:	200000f0 	.word	0x200000f0
 8000c68:	20000138 	.word	0x20000138
 8000c6c:	20000034 	.word	0x20000034
 8000c70:	20000030 	.word	0x20000030
 8000c74:	20000144 	.word	0x20000144
 8000c78:	20000140 	.word	0x20000140
 8000c7c:	e000ed04 	.word	0xe000ed04

08000c80 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8000c86:	4b05      	ldr	r3, [pc, #20]	; (8000c9c <xTaskGetTickCount+0x1c>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8000c8c:	687b      	ldr	r3, [r7, #4]
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	370c      	adds	r7, #12
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	20000134 	.word	0x20000134

08000ca0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b08a      	sub	sp, #40	; 0x28
 8000ca4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000caa:	4b7d      	ldr	r3, [pc, #500]	; (8000ea0 <xTaskIncrementTick+0x200>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	f040 80ec 	bne.w	8000e8c <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8000cb4:	4b7b      	ldr	r3, [pc, #492]	; (8000ea4 <xTaskIncrementTick+0x204>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8000cbc:	4a79      	ldr	r2, [pc, #484]	; (8000ea4 <xTaskIncrementTick+0x204>)
 8000cbe:	6a3b      	ldr	r3, [r7, #32]
 8000cc0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8000cc2:	6a3b      	ldr	r3, [r7, #32]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d120      	bne.n	8000d0a <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8000cc8:	4b77      	ldr	r3, [pc, #476]	; (8000ea8 <xTaskIncrementTick+0x208>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d00a      	beq.n	8000ce8 <xTaskIncrementTick+0x48>
        __asm volatile
 8000cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cd6:	f383 8811 	msr	BASEPRI, r3
 8000cda:	f3bf 8f6f 	isb	sy
 8000cde:	f3bf 8f4f 	dsb	sy
 8000ce2:	607b      	str	r3, [r7, #4]
    }
 8000ce4:	bf00      	nop
 8000ce6:	e7fe      	b.n	8000ce6 <xTaskIncrementTick+0x46>
 8000ce8:	4b6f      	ldr	r3, [pc, #444]	; (8000ea8 <xTaskIncrementTick+0x208>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	61fb      	str	r3, [r7, #28]
 8000cee:	4b6f      	ldr	r3, [pc, #444]	; (8000eac <xTaskIncrementTick+0x20c>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a6d      	ldr	r2, [pc, #436]	; (8000ea8 <xTaskIncrementTick+0x208>)
 8000cf4:	6013      	str	r3, [r2, #0]
 8000cf6:	4a6d      	ldr	r2, [pc, #436]	; (8000eac <xTaskIncrementTick+0x20c>)
 8000cf8:	69fb      	ldr	r3, [r7, #28]
 8000cfa:	6013      	str	r3, [r2, #0]
 8000cfc:	4b6c      	ldr	r3, [pc, #432]	; (8000eb0 <xTaskIncrementTick+0x210>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	3301      	adds	r3, #1
 8000d02:	4a6b      	ldr	r2, [pc, #428]	; (8000eb0 <xTaskIncrementTick+0x210>)
 8000d04:	6013      	str	r3, [r2, #0]
 8000d06:	f000 f9d3 	bl	80010b0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8000d0a:	4b6a      	ldr	r3, [pc, #424]	; (8000eb4 <xTaskIncrementTick+0x214>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	6a3a      	ldr	r2, [r7, #32]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f0c0 80a6 	bcc.w	8000e62 <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000d16:	4b64      	ldr	r3, [pc, #400]	; (8000ea8 <xTaskIncrementTick+0x208>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d104      	bne.n	8000d2a <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000d20:	4b64      	ldr	r3, [pc, #400]	; (8000eb4 <xTaskIncrementTick+0x214>)
 8000d22:	f04f 32ff 	mov.w	r2, #4294967295
 8000d26:	601a      	str	r2, [r3, #0]
                    break;
 8000d28:	e09b      	b.n	8000e62 <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000d2a:	4b5f      	ldr	r3, [pc, #380]	; (8000ea8 <xTaskIncrementTick+0x208>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	68db      	ldr	r3, [r3, #12]
 8000d32:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8000d34:	69bb      	ldr	r3, [r7, #24]
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8000d3a:	6a3a      	ldr	r2, [r7, #32]
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	d203      	bcs.n	8000d4a <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8000d42:	4a5c      	ldr	r2, [pc, #368]	; (8000eb4 <xTaskIncrementTick+0x214>)
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8000d48:	e08b      	b.n	8000e62 <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8000d4a:	69bb      	ldr	r3, [r7, #24]
 8000d4c:	695b      	ldr	r3, [r3, #20]
 8000d4e:	613b      	str	r3, [r7, #16]
 8000d50:	69bb      	ldr	r3, [r7, #24]
 8000d52:	689b      	ldr	r3, [r3, #8]
 8000d54:	69ba      	ldr	r2, [r7, #24]
 8000d56:	68d2      	ldr	r2, [r2, #12]
 8000d58:	609a      	str	r2, [r3, #8]
 8000d5a:	69bb      	ldr	r3, [r7, #24]
 8000d5c:	68db      	ldr	r3, [r3, #12]
 8000d5e:	69ba      	ldr	r2, [r7, #24]
 8000d60:	6892      	ldr	r2, [r2, #8]
 8000d62:	605a      	str	r2, [r3, #4]
 8000d64:	693b      	ldr	r3, [r7, #16]
 8000d66:	685a      	ldr	r2, [r3, #4]
 8000d68:	69bb      	ldr	r3, [r7, #24]
 8000d6a:	3304      	adds	r3, #4
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	d103      	bne.n	8000d78 <xTaskIncrementTick+0xd8>
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	68da      	ldr	r2, [r3, #12]
 8000d74:	693b      	ldr	r3, [r7, #16]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	69bb      	ldr	r3, [r7, #24]
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	615a      	str	r2, [r3, #20]
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	1e5a      	subs	r2, r3, #1
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d01e      	beq.n	8000dce <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8000d90:	69bb      	ldr	r3, [r7, #24]
 8000d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	69bb      	ldr	r3, [r7, #24]
 8000d98:	69db      	ldr	r3, [r3, #28]
 8000d9a:	69ba      	ldr	r2, [r7, #24]
 8000d9c:	6a12      	ldr	r2, [r2, #32]
 8000d9e:	609a      	str	r2, [r3, #8]
 8000da0:	69bb      	ldr	r3, [r7, #24]
 8000da2:	6a1b      	ldr	r3, [r3, #32]
 8000da4:	69ba      	ldr	r2, [r7, #24]
 8000da6:	69d2      	ldr	r2, [r2, #28]
 8000da8:	605a      	str	r2, [r3, #4]
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	685a      	ldr	r2, [r3, #4]
 8000dae:	69bb      	ldr	r3, [r7, #24]
 8000db0:	3318      	adds	r3, #24
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d103      	bne.n	8000dbe <xTaskIncrementTick+0x11e>
 8000db6:	69bb      	ldr	r3, [r7, #24]
 8000db8:	6a1a      	ldr	r2, [r3, #32]
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	605a      	str	r2, [r3, #4]
 8000dbe:	69bb      	ldr	r3, [r7, #24]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	629a      	str	r2, [r3, #40]	; 0x28
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	1e5a      	subs	r2, r3, #1
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8000dce:	69bb      	ldr	r3, [r7, #24]
 8000dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	409a      	lsls	r2, r3
 8000dd6:	4b38      	ldr	r3, [pc, #224]	; (8000eb8 <xTaskIncrementTick+0x218>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	4a36      	ldr	r2, [pc, #216]	; (8000eb8 <xTaskIncrementTick+0x218>)
 8000dde:	6013      	str	r3, [r2, #0]
 8000de0:	69bb      	ldr	r3, [r7, #24]
 8000de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000de4:	4935      	ldr	r1, [pc, #212]	; (8000ebc <xTaskIncrementTick+0x21c>)
 8000de6:	4613      	mov	r3, r2
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	4413      	add	r3, r2
 8000dec:	009b      	lsls	r3, r3, #2
 8000dee:	440b      	add	r3, r1
 8000df0:	3304      	adds	r3, #4
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	60bb      	str	r3, [r7, #8]
 8000df6:	69bb      	ldr	r3, [r7, #24]
 8000df8:	68ba      	ldr	r2, [r7, #8]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	689a      	ldr	r2, [r3, #8]
 8000e00:	69bb      	ldr	r3, [r7, #24]
 8000e02:	60da      	str	r2, [r3, #12]
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	69ba      	ldr	r2, [r7, #24]
 8000e0a:	3204      	adds	r2, #4
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	69bb      	ldr	r3, [r7, #24]
 8000e10:	1d1a      	adds	r2, r3, #4
 8000e12:	68bb      	ldr	r3, [r7, #8]
 8000e14:	609a      	str	r2, [r3, #8]
 8000e16:	69bb      	ldr	r3, [r7, #24]
 8000e18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e1a:	4613      	mov	r3, r2
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	4413      	add	r3, r2
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	4a26      	ldr	r2, [pc, #152]	; (8000ebc <xTaskIncrementTick+0x21c>)
 8000e24:	441a      	add	r2, r3
 8000e26:	69bb      	ldr	r3, [r7, #24]
 8000e28:	615a      	str	r2, [r3, #20]
 8000e2a:	69bb      	ldr	r3, [r7, #24]
 8000e2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e2e:	4923      	ldr	r1, [pc, #140]	; (8000ebc <xTaskIncrementTick+0x21c>)
 8000e30:	4613      	mov	r3, r2
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	4413      	add	r3, r2
 8000e36:	009b      	lsls	r3, r3, #2
 8000e38:	440b      	add	r3, r1
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	1c59      	adds	r1, r3, #1
 8000e3e:	481f      	ldr	r0, [pc, #124]	; (8000ebc <xTaskIncrementTick+0x21c>)
 8000e40:	4613      	mov	r3, r2
 8000e42:	009b      	lsls	r3, r3, #2
 8000e44:	4413      	add	r3, r2
 8000e46:	009b      	lsls	r3, r3, #2
 8000e48:	4403      	add	r3, r0
 8000e4a:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8000e4c:	69bb      	ldr	r3, [r7, #24]
 8000e4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e50:	4b1b      	ldr	r3, [pc, #108]	; (8000ec0 <xTaskIncrementTick+0x220>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e56:	429a      	cmp	r2, r3
 8000e58:	f67f af5d 	bls.w	8000d16 <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000e60:	e759      	b.n	8000d16 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8000e62:	4b17      	ldr	r3, [pc, #92]	; (8000ec0 <xTaskIncrementTick+0x220>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e68:	4914      	ldr	r1, [pc, #80]	; (8000ebc <xTaskIncrementTick+0x21c>)
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	4413      	add	r3, r2
 8000e70:	009b      	lsls	r3, r3, #2
 8000e72:	440b      	add	r3, r1
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	2b01      	cmp	r3, #1
 8000e78:	d901      	bls.n	8000e7e <xTaskIncrementTick+0x1de>
            {
                xSwitchRequired = pdTRUE;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8000e7e:	4b11      	ldr	r3, [pc, #68]	; (8000ec4 <xTaskIncrementTick+0x224>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d007      	beq.n	8000e96 <xTaskIncrementTick+0x1f6>
            {
                xSwitchRequired = pdTRUE;
 8000e86:	2301      	movs	r3, #1
 8000e88:	627b      	str	r3, [r7, #36]	; 0x24
 8000e8a:	e004      	b.n	8000e96 <xTaskIncrementTick+0x1f6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8000e8c:	4b0e      	ldr	r3, [pc, #56]	; (8000ec8 <xTaskIncrementTick+0x228>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	3301      	adds	r3, #1
 8000e92:	4a0d      	ldr	r2, [pc, #52]	; (8000ec8 <xTaskIncrementTick+0x228>)
 8000e94:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8000e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	3728      	adds	r7, #40	; 0x28
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000158 	.word	0x20000158
 8000ea4:	20000134 	.word	0x20000134
 8000ea8:	200000e8 	.word	0x200000e8
 8000eac:	200000ec 	.word	0x200000ec
 8000eb0:	20000148 	.word	0x20000148
 8000eb4:	20000150 	.word	0x20000150
 8000eb8:	20000138 	.word	0x20000138
 8000ebc:	20000034 	.word	0x20000034
 8000ec0:	20000030 	.word	0x20000030
 8000ec4:	20000144 	.word	0x20000144
 8000ec8:	20000140 	.word	0x20000140

08000ecc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b087      	sub	sp, #28
 8000ed0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8000ed2:	4b27      	ldr	r3, [pc, #156]	; (8000f70 <vTaskSwitchContext+0xa4>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d003      	beq.n	8000ee2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8000eda:	4b26      	ldr	r3, [pc, #152]	; (8000f74 <vTaskSwitchContext+0xa8>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8000ee0:	e03f      	b.n	8000f62 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8000ee2:	4b24      	ldr	r3, [pc, #144]	; (8000f74 <vTaskSwitchContext+0xa8>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000ee8:	4b23      	ldr	r3, [pc, #140]	; (8000f78 <vTaskSwitchContext+0xac>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	fab3 f383 	clz	r3, r3
 8000ef4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8000ef6:	7afb      	ldrb	r3, [r7, #11]
 8000ef8:	f1c3 031f 	rsb	r3, r3, #31
 8000efc:	617b      	str	r3, [r7, #20]
 8000efe:	491f      	ldr	r1, [pc, #124]	; (8000f7c <vTaskSwitchContext+0xb0>)
 8000f00:	697a      	ldr	r2, [r7, #20]
 8000f02:	4613      	mov	r3, r2
 8000f04:	009b      	lsls	r3, r3, #2
 8000f06:	4413      	add	r3, r2
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	440b      	add	r3, r1
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d10a      	bne.n	8000f28 <vTaskSwitchContext+0x5c>
        __asm volatile
 8000f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f16:	f383 8811 	msr	BASEPRI, r3
 8000f1a:	f3bf 8f6f 	isb	sy
 8000f1e:	f3bf 8f4f 	dsb	sy
 8000f22:	607b      	str	r3, [r7, #4]
    }
 8000f24:	bf00      	nop
 8000f26:	e7fe      	b.n	8000f26 <vTaskSwitchContext+0x5a>
 8000f28:	697a      	ldr	r2, [r7, #20]
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	4413      	add	r3, r2
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	4a12      	ldr	r2, [pc, #72]	; (8000f7c <vTaskSwitchContext+0xb0>)
 8000f34:	4413      	add	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	685a      	ldr	r2, [r3, #4]
 8000f3e:	693b      	ldr	r3, [r7, #16]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	685a      	ldr	r2, [r3, #4]
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	3308      	adds	r3, #8
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	d104      	bne.n	8000f58 <vTaskSwitchContext+0x8c>
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	685a      	ldr	r2, [r3, #4]
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	605a      	str	r2, [r3, #4]
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	68db      	ldr	r3, [r3, #12]
 8000f5e:	4a08      	ldr	r2, [pc, #32]	; (8000f80 <vTaskSwitchContext+0xb4>)
 8000f60:	6013      	str	r3, [r2, #0]
}
 8000f62:	bf00      	nop
 8000f64:	371c      	adds	r7, #28
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	20000158 	.word	0x20000158
 8000f74:	20000144 	.word	0x20000144
 8000f78:	20000138 	.word	0x20000138
 8000f7c:	20000034 	.word	0x20000034
 8000f80:	20000030 	.word	0x20000030

08000f84 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8000f8c:	f000 f852 	bl	8001034 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8000f90:	4b06      	ldr	r3, [pc, #24]	; (8000fac <prvIdleTask+0x28>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d9f9      	bls.n	8000f8c <prvIdleTask+0x8>
            {
                taskYIELD();
 8000f98:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <prvIdleTask+0x2c>)
 8000f9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	f3bf 8f4f 	dsb	sy
 8000fa4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8000fa8:	e7f0      	b.n	8000f8c <prvIdleTask+0x8>
 8000faa:	bf00      	nop
 8000fac:	20000034 	.word	0x20000034
 8000fb0:	e000ed04 	.word	0xe000ed04

08000fb4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000fba:	2300      	movs	r3, #0
 8000fbc:	607b      	str	r3, [r7, #4]
 8000fbe:	e00c      	b.n	8000fda <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8000fc0:	687a      	ldr	r2, [r7, #4]
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	4413      	add	r3, r2
 8000fc8:	009b      	lsls	r3, r3, #2
 8000fca:	4a12      	ldr	r2, [pc, #72]	; (8001014 <prvInitialiseTaskLists+0x60>)
 8000fcc:	4413      	add	r3, r2
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff fa94 	bl	80004fc <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	607b      	str	r3, [r7, #4]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2b06      	cmp	r3, #6
 8000fde:	d9ef      	bls.n	8000fc0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8000fe0:	480d      	ldr	r0, [pc, #52]	; (8001018 <prvInitialiseTaskLists+0x64>)
 8000fe2:	f7ff fa8b 	bl	80004fc <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8000fe6:	480d      	ldr	r0, [pc, #52]	; (800101c <prvInitialiseTaskLists+0x68>)
 8000fe8:	f7ff fa88 	bl	80004fc <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8000fec:	480c      	ldr	r0, [pc, #48]	; (8001020 <prvInitialiseTaskLists+0x6c>)
 8000fee:	f7ff fa85 	bl	80004fc <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8000ff2:	480c      	ldr	r0, [pc, #48]	; (8001024 <prvInitialiseTaskLists+0x70>)
 8000ff4:	f7ff fa82 	bl	80004fc <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8000ff8:	480b      	ldr	r0, [pc, #44]	; (8001028 <prvInitialiseTaskLists+0x74>)
 8000ffa:	f7ff fa7f 	bl	80004fc <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8000ffe:	4b0b      	ldr	r3, [pc, #44]	; (800102c <prvInitialiseTaskLists+0x78>)
 8001000:	4a05      	ldr	r2, [pc, #20]	; (8001018 <prvInitialiseTaskLists+0x64>)
 8001002:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001004:	4b0a      	ldr	r3, [pc, #40]	; (8001030 <prvInitialiseTaskLists+0x7c>)
 8001006:	4a05      	ldr	r2, [pc, #20]	; (800101c <prvInitialiseTaskLists+0x68>)
 8001008:	601a      	str	r2, [r3, #0]
}
 800100a:	bf00      	nop
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	20000034 	.word	0x20000034
 8001018:	200000c0 	.word	0x200000c0
 800101c:	200000d4 	.word	0x200000d4
 8001020:	200000f0 	.word	0x200000f0
 8001024:	20000104 	.word	0x20000104
 8001028:	2000011c 	.word	0x2000011c
 800102c:	200000e8 	.word	0x200000e8
 8001030:	200000ec 	.word	0x200000ec

08001034 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800103a:	e019      	b.n	8001070 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 800103c:	f000 fa04 	bl	8001448 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001040:	4b10      	ldr	r3, [pc, #64]	; (8001084 <prvCheckTasksWaitingTermination+0x50>)
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	68db      	ldr	r3, [r3, #12]
 8001046:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3304      	adds	r3, #4
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff fabb 	bl	80005c8 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8001052:	4b0d      	ldr	r3, [pc, #52]	; (8001088 <prvCheckTasksWaitingTermination+0x54>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	3b01      	subs	r3, #1
 8001058:	4a0b      	ldr	r2, [pc, #44]	; (8001088 <prvCheckTasksWaitingTermination+0x54>)
 800105a:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 800105c:	4b0b      	ldr	r3, [pc, #44]	; (800108c <prvCheckTasksWaitingTermination+0x58>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	3b01      	subs	r3, #1
 8001062:	4a0a      	ldr	r2, [pc, #40]	; (800108c <prvCheckTasksWaitingTermination+0x58>)
 8001064:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8001066:	f000 fa1f 	bl	80014a8 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f000 f810 	bl	8001090 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001070:	4b06      	ldr	r3, [pc, #24]	; (800108c <prvCheckTasksWaitingTermination+0x58>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d1e1      	bne.n	800103c <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8001078:	bf00      	nop
 800107a:	bf00      	nop
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	20000104 	.word	0x20000104
 8001088:	20000130 	.word	0x20000130
 800108c:	20000118 	.word	0x20000118

08001090 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109c:	4618      	mov	r0, r3
 800109e:	f000 fb6f 	bl	8001780 <vPortFree>
            vPortFree( pxTCB );
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f000 fb6c 	bl	8001780 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80010a8:	bf00      	nop
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80010b4:	4b0a      	ldr	r3, [pc, #40]	; (80010e0 <prvResetNextTaskUnblockTime+0x30>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d104      	bne.n	80010c8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80010be:	4b09      	ldr	r3, [pc, #36]	; (80010e4 <prvResetNextTaskUnblockTime+0x34>)
 80010c0:	f04f 32ff 	mov.w	r2, #4294967295
 80010c4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80010c6:	e005      	b.n	80010d4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80010c8:	4b05      	ldr	r3, [pc, #20]	; (80010e0 <prvResetNextTaskUnblockTime+0x30>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a04      	ldr	r2, [pc, #16]	; (80010e4 <prvResetNextTaskUnblockTime+0x34>)
 80010d2:	6013      	str	r3, [r2, #0]
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	200000e8 	.word	0x200000e8
 80010e4:	20000150 	.word	0x20000150

080010e8 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80010f2:	4b36      	ldr	r3, [pc, #216]	; (80011cc <prvAddCurrentTaskToDelayedList+0xe4>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80010f8:	4b35      	ldr	r3, [pc, #212]	; (80011d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	3304      	adds	r3, #4
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff fa62 	bl	80005c8 <uxListRemove>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d10b      	bne.n	8001122 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800110a:	4b31      	ldr	r3, [pc, #196]	; (80011d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001110:	2201      	movs	r2, #1
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43da      	mvns	r2, r3
 8001118:	4b2e      	ldr	r3, [pc, #184]	; (80011d4 <prvAddCurrentTaskToDelayedList+0xec>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4013      	ands	r3, r2
 800111e:	4a2d      	ldr	r2, [pc, #180]	; (80011d4 <prvAddCurrentTaskToDelayedList+0xec>)
 8001120:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001128:	d124      	bne.n	8001174 <prvAddCurrentTaskToDelayedList+0x8c>
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d021      	beq.n	8001174 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001130:	4b29      	ldr	r3, [pc, #164]	; (80011d8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	613b      	str	r3, [r7, #16]
 8001136:	4b26      	ldr	r3, [pc, #152]	; (80011d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	693a      	ldr	r2, [r7, #16]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	4b24      	ldr	r3, [pc, #144]	; (80011d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	6892      	ldr	r2, [r2, #8]
 8001146:	60da      	str	r2, [r3, #12]
 8001148:	4b21      	ldr	r3, [pc, #132]	; (80011d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	3204      	adds	r2, #4
 8001152:	605a      	str	r2, [r3, #4]
 8001154:	4b1e      	ldr	r3, [pc, #120]	; (80011d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	1d1a      	adds	r2, r3, #4
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	609a      	str	r2, [r3, #8]
 800115e:	4b1c      	ldr	r3, [pc, #112]	; (80011d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a1d      	ldr	r2, [pc, #116]	; (80011d8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001164:	615a      	str	r2, [r3, #20]
 8001166:	4b1c      	ldr	r3, [pc, #112]	; (80011d8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	3301      	adds	r3, #1
 800116c:	4a1a      	ldr	r2, [pc, #104]	; (80011d8 <prvAddCurrentTaskToDelayedList+0xf0>)
 800116e:	6013      	str	r3, [r2, #0]
 8001170:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8001172:	e026      	b.n	80011c2 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8001174:	697a      	ldr	r2, [r7, #20]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4413      	add	r3, r2
 800117a:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800117c:	4b14      	ldr	r3, [pc, #80]	; (80011d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	68fa      	ldr	r2, [r7, #12]
 8001182:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8001184:	68fa      	ldr	r2, [r7, #12]
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	429a      	cmp	r2, r3
 800118a:	d209      	bcs.n	80011a0 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800118c:	4b13      	ldr	r3, [pc, #76]	; (80011dc <prvAddCurrentTaskToDelayedList+0xf4>)
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	4b0f      	ldr	r3, [pc, #60]	; (80011d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	3304      	adds	r3, #4
 8001196:	4619      	mov	r1, r3
 8001198:	4610      	mov	r0, r2
 800119a:	f7ff f9dc 	bl	8000556 <vListInsert>
}
 800119e:	e010      	b.n	80011c2 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80011a0:	4b0f      	ldr	r3, [pc, #60]	; (80011e0 <prvAddCurrentTaskToDelayedList+0xf8>)
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	4b0a      	ldr	r3, [pc, #40]	; (80011d0 <prvAddCurrentTaskToDelayedList+0xe8>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	3304      	adds	r3, #4
 80011aa:	4619      	mov	r1, r3
 80011ac:	4610      	mov	r0, r2
 80011ae:	f7ff f9d2 	bl	8000556 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80011b2:	4b0c      	ldr	r3, [pc, #48]	; (80011e4 <prvAddCurrentTaskToDelayedList+0xfc>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	68fa      	ldr	r2, [r7, #12]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d202      	bcs.n	80011c2 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 80011bc:	4a09      	ldr	r2, [pc, #36]	; (80011e4 <prvAddCurrentTaskToDelayedList+0xfc>)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	6013      	str	r3, [r2, #0]
}
 80011c2:	bf00      	nop
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000134 	.word	0x20000134
 80011d0:	20000030 	.word	0x20000030
 80011d4:	20000138 	.word	0x20000138
 80011d8:	2000011c 	.word	0x2000011c
 80011dc:	200000ec 	.word	0x200000ec
 80011e0:	200000e8 	.word	0x200000e8
 80011e4:	20000150 	.word	0x20000150

080011e8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80011e8:	b480      	push	{r7}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	60f8      	str	r0, [r7, #12]
 80011f0:	60b9      	str	r1, [r7, #8]
 80011f2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	3b04      	subs	r3, #4
 80011f8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001200:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	3b04      	subs	r3, #4
 8001206:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	f023 0201 	bic.w	r2, r3, #1
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3b04      	subs	r3, #4
 8001216:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8001218:	4a0c      	ldr	r2, [pc, #48]	; (800124c <pxPortInitialiseStack+0x64>)
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	3b14      	subs	r3, #20
 8001222:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	3b04      	subs	r3, #4
 800122e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f06f 0202 	mvn.w	r2, #2
 8001236:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	3b20      	subs	r3, #32
 800123c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800123e:	68fb      	ldr	r3, [r7, #12]
}
 8001240:	4618      	mov	r0, r3
 8001242:	3714      	adds	r7, #20
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr
 800124c:	08001251 	.word	0x08001251

08001250 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001250:	b480      	push	{r7}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800125a:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <prvTaskExitError+0x54>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001262:	d00a      	beq.n	800127a <prvTaskExitError+0x2a>
        __asm volatile
 8001264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001268:	f383 8811 	msr	BASEPRI, r3
 800126c:	f3bf 8f6f 	isb	sy
 8001270:	f3bf 8f4f 	dsb	sy
 8001274:	60fb      	str	r3, [r7, #12]
    }
 8001276:	bf00      	nop
 8001278:	e7fe      	b.n	8001278 <prvTaskExitError+0x28>
        __asm volatile
 800127a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800127e:	f383 8811 	msr	BASEPRI, r3
 8001282:	f3bf 8f6f 	isb	sy
 8001286:	f3bf 8f4f 	dsb	sy
 800128a:	60bb      	str	r3, [r7, #8]
    }
 800128c:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800128e:	bf00      	nop
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d0fc      	beq.n	8001290 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8001296:	bf00      	nop
 8001298:	bf00      	nop
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	20000004 	.word	0x20000004
	...

080012b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80012b0:	4b07      	ldr	r3, [pc, #28]	; (80012d0 <pxCurrentTCBConst2>)
 80012b2:	6819      	ldr	r1, [r3, #0]
 80012b4:	6808      	ldr	r0, [r1, #0]
 80012b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012ba:	f380 8809 	msr	PSP, r0
 80012be:	f3bf 8f6f 	isb	sy
 80012c2:	f04f 0000 	mov.w	r0, #0
 80012c6:	f380 8811 	msr	BASEPRI, r0
 80012ca:	4770      	bx	lr
 80012cc:	f3af 8000 	nop.w

080012d0 <pxCurrentTCBConst2>:
 80012d0:	20000030 	.word	0x20000030
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80012d4:	bf00      	nop
 80012d6:	bf00      	nop

080012d8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80012d8:	4808      	ldr	r0, [pc, #32]	; (80012fc <prvPortStartFirstTask+0x24>)
 80012da:	6800      	ldr	r0, [r0, #0]
 80012dc:	6800      	ldr	r0, [r0, #0]
 80012de:	f380 8808 	msr	MSP, r0
 80012e2:	f04f 0000 	mov.w	r0, #0
 80012e6:	f380 8814 	msr	CONTROL, r0
 80012ea:	b662      	cpsie	i
 80012ec:	b661      	cpsie	f
 80012ee:	f3bf 8f4f 	dsb	sy
 80012f2:	f3bf 8f6f 	isb	sy
 80012f6:	df00      	svc	0
 80012f8:	bf00      	nop
 80012fa:	0000      	.short	0x0000
 80012fc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8001300:	bf00      	nop
 8001302:	bf00      	nop

08001304 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800130a:	4b46      	ldr	r3, [pc, #280]	; (8001424 <xPortStartScheduler+0x120>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a46      	ldr	r2, [pc, #280]	; (8001428 <xPortStartScheduler+0x124>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d10a      	bne.n	800132a <xPortStartScheduler+0x26>
        __asm volatile
 8001314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001318:	f383 8811 	msr	BASEPRI, r3
 800131c:	f3bf 8f6f 	isb	sy
 8001320:	f3bf 8f4f 	dsb	sy
 8001324:	613b      	str	r3, [r7, #16]
    }
 8001326:	bf00      	nop
 8001328:	e7fe      	b.n	8001328 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800132a:	4b3e      	ldr	r3, [pc, #248]	; (8001424 <xPortStartScheduler+0x120>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a3f      	ldr	r2, [pc, #252]	; (800142c <xPortStartScheduler+0x128>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d10a      	bne.n	800134a <xPortStartScheduler+0x46>
        __asm volatile
 8001334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001338:	f383 8811 	msr	BASEPRI, r3
 800133c:	f3bf 8f6f 	isb	sy
 8001340:	f3bf 8f4f 	dsb	sy
 8001344:	60fb      	str	r3, [r7, #12]
    }
 8001346:	bf00      	nop
 8001348:	e7fe      	b.n	8001348 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800134a:	4b39      	ldr	r3, [pc, #228]	; (8001430 <xPortStartScheduler+0x12c>)
 800134c:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	b2db      	uxtb	r3, r3
 8001354:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	22ff      	movs	r2, #255	; 0xff
 800135a:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	b2db      	uxtb	r3, r3
 8001362:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001364:	78fb      	ldrb	r3, [r7, #3]
 8001366:	b2db      	uxtb	r3, r3
 8001368:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800136c:	b2da      	uxtb	r2, r3
 800136e:	4b31      	ldr	r3, [pc, #196]	; (8001434 <xPortStartScheduler+0x130>)
 8001370:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001372:	4b31      	ldr	r3, [pc, #196]	; (8001438 <xPortStartScheduler+0x134>)
 8001374:	2207      	movs	r2, #7
 8001376:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001378:	e009      	b.n	800138e <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 800137a:	4b2f      	ldr	r3, [pc, #188]	; (8001438 <xPortStartScheduler+0x134>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	3b01      	subs	r3, #1
 8001380:	4a2d      	ldr	r2, [pc, #180]	; (8001438 <xPortStartScheduler+0x134>)
 8001382:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001384:	78fb      	ldrb	r3, [r7, #3]
 8001386:	b2db      	uxtb	r3, r3
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	b2db      	uxtb	r3, r3
 800138c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800138e:	78fb      	ldrb	r3, [r7, #3]
 8001390:	b2db      	uxtb	r3, r3
 8001392:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001396:	2b80      	cmp	r3, #128	; 0x80
 8001398:	d0ef      	beq.n	800137a <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800139a:	4b27      	ldr	r3, [pc, #156]	; (8001438 <xPortStartScheduler+0x134>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f1c3 0307 	rsb	r3, r3, #7
 80013a2:	2b04      	cmp	r3, #4
 80013a4:	d00a      	beq.n	80013bc <xPortStartScheduler+0xb8>
        __asm volatile
 80013a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013aa:	f383 8811 	msr	BASEPRI, r3
 80013ae:	f3bf 8f6f 	isb	sy
 80013b2:	f3bf 8f4f 	dsb	sy
 80013b6:	60bb      	str	r3, [r7, #8]
    }
 80013b8:	bf00      	nop
 80013ba:	e7fe      	b.n	80013ba <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80013bc:	4b1e      	ldr	r3, [pc, #120]	; (8001438 <xPortStartScheduler+0x134>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	021b      	lsls	r3, r3, #8
 80013c2:	4a1d      	ldr	r2, [pc, #116]	; (8001438 <xPortStartScheduler+0x134>)
 80013c4:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80013c6:	4b1c      	ldr	r3, [pc, #112]	; (8001438 <xPortStartScheduler+0x134>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80013ce:	4a1a      	ldr	r2, [pc, #104]	; (8001438 <xPortStartScheduler+0x134>)
 80013d0:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80013da:	4b18      	ldr	r3, [pc, #96]	; (800143c <xPortStartScheduler+0x138>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a17      	ldr	r2, [pc, #92]	; (800143c <xPortStartScheduler+0x138>)
 80013e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013e4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80013e6:	4b15      	ldr	r3, [pc, #84]	; (800143c <xPortStartScheduler+0x138>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a14      	ldr	r2, [pc, #80]	; (800143c <xPortStartScheduler+0x138>)
 80013ec:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80013f0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80013f2:	f000 f8db 	bl	80015ac <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80013f6:	4b12      	ldr	r3, [pc, #72]	; (8001440 <xPortStartScheduler+0x13c>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80013fc:	f000 f8fa 	bl	80015f4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001400:	4b10      	ldr	r3, [pc, #64]	; (8001444 <xPortStartScheduler+0x140>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a0f      	ldr	r2, [pc, #60]	; (8001444 <xPortStartScheduler+0x140>)
 8001406:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800140a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800140c:	f7ff ff64 	bl	80012d8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8001410:	f7ff fd5c 	bl	8000ecc <vTaskSwitchContext>
    prvTaskExitError();
 8001414:	f7ff ff1c 	bl	8001250 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3718      	adds	r7, #24
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	e000ed00 	.word	0xe000ed00
 8001428:	410fc271 	.word	0x410fc271
 800142c:	410fc270 	.word	0x410fc270
 8001430:	e000e400 	.word	0xe000e400
 8001434:	2000015c 	.word	0x2000015c
 8001438:	20000160 	.word	0x20000160
 800143c:	e000ed20 	.word	0xe000ed20
 8001440:	20000004 	.word	0x20000004
 8001444:	e000ef34 	.word	0xe000ef34

08001448 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
        __asm volatile
 800144e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001452:	f383 8811 	msr	BASEPRI, r3
 8001456:	f3bf 8f6f 	isb	sy
 800145a:	f3bf 8f4f 	dsb	sy
 800145e:	607b      	str	r3, [r7, #4]
    }
 8001460:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8001462:	4b0f      	ldr	r3, [pc, #60]	; (80014a0 <vPortEnterCritical+0x58>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	3301      	adds	r3, #1
 8001468:	4a0d      	ldr	r2, [pc, #52]	; (80014a0 <vPortEnterCritical+0x58>)
 800146a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800146c:	4b0c      	ldr	r3, [pc, #48]	; (80014a0 <vPortEnterCritical+0x58>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2b01      	cmp	r3, #1
 8001472:	d10f      	bne.n	8001494 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001474:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <vPortEnterCritical+0x5c>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2b00      	cmp	r3, #0
 800147c:	d00a      	beq.n	8001494 <vPortEnterCritical+0x4c>
        __asm volatile
 800147e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001482:	f383 8811 	msr	BASEPRI, r3
 8001486:	f3bf 8f6f 	isb	sy
 800148a:	f3bf 8f4f 	dsb	sy
 800148e:	603b      	str	r3, [r7, #0]
    }
 8001490:	bf00      	nop
 8001492:	e7fe      	b.n	8001492 <vPortEnterCritical+0x4a>
    }
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	20000004 	.word	0x20000004
 80014a4:	e000ed04 	.word	0xe000ed04

080014a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80014ae:	4b12      	ldr	r3, [pc, #72]	; (80014f8 <vPortExitCritical+0x50>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d10a      	bne.n	80014cc <vPortExitCritical+0x24>
        __asm volatile
 80014b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014ba:	f383 8811 	msr	BASEPRI, r3
 80014be:	f3bf 8f6f 	isb	sy
 80014c2:	f3bf 8f4f 	dsb	sy
 80014c6:	607b      	str	r3, [r7, #4]
    }
 80014c8:	bf00      	nop
 80014ca:	e7fe      	b.n	80014ca <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80014cc:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <vPortExitCritical+0x50>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	3b01      	subs	r3, #1
 80014d2:	4a09      	ldr	r2, [pc, #36]	; (80014f8 <vPortExitCritical+0x50>)
 80014d4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80014d6:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <vPortExitCritical+0x50>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d105      	bne.n	80014ea <vPortExitCritical+0x42>
 80014de:	2300      	movs	r3, #0
 80014e0:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80014e8:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80014ea:	bf00      	nop
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000004 	.word	0x20000004
 80014fc:	00000000 	.word	0x00000000

08001500 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8001500:	f3ef 8009 	mrs	r0, PSP
 8001504:	f3bf 8f6f 	isb	sy
 8001508:	4b15      	ldr	r3, [pc, #84]	; (8001560 <pxCurrentTCBConst>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	f01e 0f10 	tst.w	lr, #16
 8001510:	bf08      	it	eq
 8001512:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001516:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800151a:	6010      	str	r0, [r2, #0]
 800151c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001520:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001524:	f380 8811 	msr	BASEPRI, r0
 8001528:	f3bf 8f4f 	dsb	sy
 800152c:	f3bf 8f6f 	isb	sy
 8001530:	f7ff fccc 	bl	8000ecc <vTaskSwitchContext>
 8001534:	f04f 0000 	mov.w	r0, #0
 8001538:	f380 8811 	msr	BASEPRI, r0
 800153c:	bc09      	pop	{r0, r3}
 800153e:	6819      	ldr	r1, [r3, #0]
 8001540:	6808      	ldr	r0, [r1, #0]
 8001542:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001546:	f01e 0f10 	tst.w	lr, #16
 800154a:	bf08      	it	eq
 800154c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001550:	f380 8809 	msr	PSP, r0
 8001554:	f3bf 8f6f 	isb	sy
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	f3af 8000 	nop.w

08001560 <pxCurrentTCBConst>:
 8001560:	20000030 	.word	0x20000030
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8001564:	bf00      	nop
 8001566:	bf00      	nop

08001568 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
        __asm volatile
 800156e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001572:	f383 8811 	msr	BASEPRI, r3
 8001576:	f3bf 8f6f 	isb	sy
 800157a:	f3bf 8f4f 	dsb	sy
 800157e:	607b      	str	r3, [r7, #4]
    }
 8001580:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001582:	f7ff fb8d 	bl	8000ca0 <xTaskIncrementTick>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d003      	beq.n	8001594 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800158c:	4b06      	ldr	r3, [pc, #24]	; (80015a8 <SysTick_Handler+0x40>)
 800158e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	2300      	movs	r3, #0
 8001596:	603b      	str	r3, [r7, #0]
        __asm volatile
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	f383 8811 	msr	BASEPRI, r3
    }
 800159e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80015a0:	bf00      	nop
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	e000ed04 	.word	0xe000ed04

080015ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80015b0:	4b0b      	ldr	r3, [pc, #44]	; (80015e0 <vPortSetupTimerInterrupt+0x34>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80015b6:	4b0b      	ldr	r3, [pc, #44]	; (80015e4 <vPortSetupTimerInterrupt+0x38>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80015bc:	4b0a      	ldr	r3, [pc, #40]	; (80015e8 <vPortSetupTimerInterrupt+0x3c>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a0a      	ldr	r2, [pc, #40]	; (80015ec <vPortSetupTimerInterrupt+0x40>)
 80015c2:	fba2 2303 	umull	r2, r3, r2, r3
 80015c6:	099b      	lsrs	r3, r3, #6
 80015c8:	4a09      	ldr	r2, [pc, #36]	; (80015f0 <vPortSetupTimerInterrupt+0x44>)
 80015ca:	3b01      	subs	r3, #1
 80015cc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80015ce:	4b04      	ldr	r3, [pc, #16]	; (80015e0 <vPortSetupTimerInterrupt+0x34>)
 80015d0:	2207      	movs	r2, #7
 80015d2:	601a      	str	r2, [r3, #0]
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	e000e010 	.word	0xe000e010
 80015e4:	e000e018 	.word	0xe000e018
 80015e8:	20000008 	.word	0x20000008
 80015ec:	10624dd3 	.word	0x10624dd3
 80015f0:	e000e014 	.word	0xe000e014

080015f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80015f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001604 <vPortEnableVFP+0x10>
 80015f8:	6801      	ldr	r1, [r0, #0]
 80015fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80015fe:	6001      	str	r1, [r0, #0]
 8001600:	4770      	bx	lr
 8001602:	0000      	.short	0x0000
 8001604:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8001608:	bf00      	nop
 800160a:	bf00      	nop

0800160c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08a      	sub	sp, #40	; 0x28
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8001614:	2300      	movs	r3, #0
 8001616:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8001618:	f7ff fa28 	bl	8000a6c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800161c:	4b53      	ldr	r3, [pc, #332]	; (800176c <pvPortMalloc+0x160>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d101      	bne.n	8001628 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8001624:	f000 f908 	bl	8001838 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d012      	beq.n	8001654 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800162e:	2208      	movs	r2, #8
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	f003 0307 	and.w	r3, r3, #7
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	3308      	adds	r3, #8
 800163a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	43db      	mvns	r3, r3
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	429a      	cmp	r2, r3
 8001644:	d804      	bhi.n	8001650 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	4413      	add	r3, r2
 800164c:	607b      	str	r3, [r7, #4]
 800164e:	e001      	b.n	8001654 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8001650:	2300      	movs	r3, #0
 8001652:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2b00      	cmp	r3, #0
 8001658:	db70      	blt.n	800173c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d06d      	beq.n	800173c <pvPortMalloc+0x130>
 8001660:	4b43      	ldr	r3, [pc, #268]	; (8001770 <pvPortMalloc+0x164>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	429a      	cmp	r2, r3
 8001668:	d868      	bhi.n	800173c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800166a:	4b42      	ldr	r3, [pc, #264]	; (8001774 <pvPortMalloc+0x168>)
 800166c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800166e:	4b41      	ldr	r3, [pc, #260]	; (8001774 <pvPortMalloc+0x168>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001674:	e004      	b.n	8001680 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8001676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001678:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800167a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	687a      	ldr	r2, [r7, #4]
 8001686:	429a      	cmp	r2, r3
 8001688:	d903      	bls.n	8001692 <pvPortMalloc+0x86>
 800168a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d1f1      	bne.n	8001676 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8001692:	4b36      	ldr	r3, [pc, #216]	; (800176c <pvPortMalloc+0x160>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001698:	429a      	cmp	r2, r3
 800169a:	d04f      	beq.n	800173c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800169c:	6a3b      	ldr	r3, [r7, #32]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2208      	movs	r2, #8
 80016a2:	4413      	add	r3, r2
 80016a4:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80016a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	6a3b      	ldr	r3, [r7, #32]
 80016ac:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80016ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b0:	685a      	ldr	r2, [r3, #4]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	1ad2      	subs	r2, r2, r3
 80016b6:	2308      	movs	r3, #8
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	429a      	cmp	r2, r3
 80016bc:	d91f      	bls.n	80016fe <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80016be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	4413      	add	r3, r2
 80016c4:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	f003 0307 	and.w	r3, r3, #7
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d00a      	beq.n	80016e6 <pvPortMalloc+0xda>
        __asm volatile
 80016d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016d4:	f383 8811 	msr	BASEPRI, r3
 80016d8:	f3bf 8f6f 	isb	sy
 80016dc:	f3bf 8f4f 	dsb	sy
 80016e0:	613b      	str	r3, [r7, #16]
    }
 80016e2:	bf00      	nop
 80016e4:	e7fe      	b.n	80016e4 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80016e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e8:	685a      	ldr	r2, [r3, #4]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	1ad2      	subs	r2, r2, r3
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80016f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80016f8:	6978      	ldr	r0, [r7, #20]
 80016fa:	f000 f8f9 	bl	80018f0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80016fe:	4b1c      	ldr	r3, [pc, #112]	; (8001770 <pvPortMalloc+0x164>)
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	4a19      	ldr	r2, [pc, #100]	; (8001770 <pvPortMalloc+0x164>)
 800170a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800170c:	4b18      	ldr	r3, [pc, #96]	; (8001770 <pvPortMalloc+0x164>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	4b19      	ldr	r3, [pc, #100]	; (8001778 <pvPortMalloc+0x16c>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	429a      	cmp	r2, r3
 8001716:	d203      	bcs.n	8001720 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001718:	4b15      	ldr	r3, [pc, #84]	; (8001770 <pvPortMalloc+0x164>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a16      	ldr	r2, [pc, #88]	; (8001778 <pvPortMalloc+0x16c>)
 800171e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8001720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800172a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800172c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8001732:	4b12      	ldr	r3, [pc, #72]	; (800177c <pvPortMalloc+0x170>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	3301      	adds	r3, #1
 8001738:	4a10      	ldr	r2, [pc, #64]	; (800177c <pvPortMalloc+0x170>)
 800173a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800173c:	f7ff f9a4 	bl	8000a88 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	f003 0307 	and.w	r3, r3, #7
 8001746:	2b00      	cmp	r3, #0
 8001748:	d00a      	beq.n	8001760 <pvPortMalloc+0x154>
        __asm volatile
 800174a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800174e:	f383 8811 	msr	BASEPRI, r3
 8001752:	f3bf 8f6f 	isb	sy
 8001756:	f3bf 8f4f 	dsb	sy
 800175a:	60fb      	str	r3, [r7, #12]
    }
 800175c:	bf00      	nop
 800175e:	e7fe      	b.n	800175e <pvPortMalloc+0x152>
    return pvReturn;
 8001760:	69fb      	ldr	r3, [r7, #28]
}
 8001762:	4618      	mov	r0, r3
 8001764:	3728      	adds	r7, #40	; 0x28
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	20000d24 	.word	0x20000d24
 8001770:	20000d28 	.word	0x20000d28
 8001774:	20000d1c 	.word	0x20000d1c
 8001778:	20000d2c 	.word	0x20000d2c
 800177c:	20000d30 	.word	0x20000d30

08001780 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d049      	beq.n	8001826 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8001792:	2308      	movs	r3, #8
 8001794:	425b      	negs	r3, r3
 8001796:	697a      	ldr	r2, [r7, #20]
 8001798:	4413      	add	r3, r2
 800179a:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	db0a      	blt.n	80017be <vPortFree+0x3e>
        __asm volatile
 80017a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017ac:	f383 8811 	msr	BASEPRI, r3
 80017b0:	f3bf 8f6f 	isb	sy
 80017b4:	f3bf 8f4f 	dsb	sy
 80017b8:	60fb      	str	r3, [r7, #12]
    }
 80017ba:	bf00      	nop
 80017bc:	e7fe      	b.n	80017bc <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d00a      	beq.n	80017dc <vPortFree+0x5c>
        __asm volatile
 80017c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017ca:	f383 8811 	msr	BASEPRI, r3
 80017ce:	f3bf 8f6f 	isb	sy
 80017d2:	f3bf 8f4f 	dsb	sy
 80017d6:	60bb      	str	r3, [r7, #8]
    }
 80017d8:	bf00      	nop
 80017da:	e7fe      	b.n	80017da <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	0fdb      	lsrs	r3, r3, #31
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d01c      	beq.n	8001826 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d118      	bne.n	8001826 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8001800:	f7ff f934 	bl	8000a6c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	685a      	ldr	r2, [r3, #4]
 8001808:	4b09      	ldr	r3, [pc, #36]	; (8001830 <vPortFree+0xb0>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4413      	add	r3, r2
 800180e:	4a08      	ldr	r2, [pc, #32]	; (8001830 <vPortFree+0xb0>)
 8001810:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001812:	6938      	ldr	r0, [r7, #16]
 8001814:	f000 f86c 	bl	80018f0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8001818:	4b06      	ldr	r3, [pc, #24]	; (8001834 <vPortFree+0xb4>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	3301      	adds	r3, #1
 800181e:	4a05      	ldr	r2, [pc, #20]	; (8001834 <vPortFree+0xb4>)
 8001820:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8001822:	f7ff f931 	bl	8000a88 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8001826:	bf00      	nop
 8001828:	3718      	adds	r7, #24
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	20000d28 	.word	0x20000d28
 8001834:	20000d34 	.word	0x20000d34

08001838 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800183e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001842:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8001844:	4b25      	ldr	r3, [pc, #148]	; (80018dc <prvHeapInit+0xa4>)
 8001846:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	f003 0307 	and.w	r3, r3, #7
 800184e:	2b00      	cmp	r3, #0
 8001850:	d00c      	beq.n	800186c <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	3307      	adds	r3, #7
 8001856:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f023 0307 	bic.w	r3, r3, #7
 800185e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8001860:	68ba      	ldr	r2, [r7, #8]
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	4a1d      	ldr	r2, [pc, #116]	; (80018dc <prvHeapInit+0xa4>)
 8001868:	4413      	add	r3, r2
 800186a:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001870:	4a1b      	ldr	r2, [pc, #108]	; (80018e0 <prvHeapInit+0xa8>)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8001876:	4b1a      	ldr	r3, [pc, #104]	; (80018e0 <prvHeapInit+0xa8>)
 8001878:	2200      	movs	r2, #0
 800187a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	68ba      	ldr	r2, [r7, #8]
 8001880:	4413      	add	r3, r2
 8001882:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8001884:	2208      	movs	r2, #8
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	1a9b      	subs	r3, r3, r2
 800188a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f023 0307 	bic.w	r3, r3, #7
 8001892:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	4a13      	ldr	r2, [pc, #76]	; (80018e4 <prvHeapInit+0xac>)
 8001898:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800189a:	4b12      	ldr	r3, [pc, #72]	; (80018e4 <prvHeapInit+0xac>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2200      	movs	r2, #0
 80018a0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80018a2:	4b10      	ldr	r3, [pc, #64]	; (80018e4 <prvHeapInit+0xac>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	68fa      	ldr	r2, [r7, #12]
 80018b2:	1ad2      	subs	r2, r2, r3
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80018b8:	4b0a      	ldr	r3, [pc, #40]	; (80018e4 <prvHeapInit+0xac>)
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	4a08      	ldr	r2, [pc, #32]	; (80018e8 <prvHeapInit+0xb0>)
 80018c6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	4a07      	ldr	r2, [pc, #28]	; (80018ec <prvHeapInit+0xb4>)
 80018ce:	6013      	str	r3, [r2, #0]
}
 80018d0:	bf00      	nop
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	20000164 	.word	0x20000164
 80018e0:	20000d1c 	.word	0x20000d1c
 80018e4:	20000d24 	.word	0x20000d24
 80018e8:	20000d2c 	.word	0x20000d2c
 80018ec:	20000d28 	.word	0x20000d28

080018f0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80018f8:	4b28      	ldr	r3, [pc, #160]	; (800199c <prvInsertBlockIntoFreeList+0xac>)
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	e002      	b.n	8001904 <prvInsertBlockIntoFreeList+0x14>
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	429a      	cmp	r2, r3
 800190c:	d8f7      	bhi.n	80018fe <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	68ba      	ldr	r2, [r7, #8]
 8001918:	4413      	add	r3, r2
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	429a      	cmp	r2, r3
 800191e:	d108      	bne.n	8001932 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	685a      	ldr	r2, [r3, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	441a      	add	r2, r3
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	68ba      	ldr	r2, [r7, #8]
 800193c:	441a      	add	r2, r3
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	429a      	cmp	r2, r3
 8001944:	d118      	bne.n	8001978 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	4b15      	ldr	r3, [pc, #84]	; (80019a0 <prvInsertBlockIntoFreeList+0xb0>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	429a      	cmp	r2, r3
 8001950:	d00d      	beq.n	800196e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	685a      	ldr	r2, [r3, #4]
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	441a      	add	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	e008      	b.n	8001980 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800196e:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <prvInsertBlockIntoFreeList+0xb0>)
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	e003      	b.n	8001980 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	429a      	cmp	r2, r3
 8001986:	d002      	beq.n	800198e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800198e:	bf00      	nop
 8001990:	3714      	adds	r7, #20
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	20000d1c 	.word	0x20000d1c
 80019a0:	20000d24 	.word	0x20000d24

080019a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019aa:	f001 fa9a 	bl	8002ee2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019ae:	f000 f83f 	bl	8001a30 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80019b2:	f000 f89f 	bl	8001af4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019b6:	f000 fbf5 	bl	80021a4 <MX_GPIO_Init>
  MX_ADC1_Init();
 80019ba:	f000 f8cb 	bl	8001b54 <MX_ADC1_Init>
  MX_DFSDM1_Init();
 80019be:	f000 f92d 	bl	8001c1c <MX_DFSDM1_Init>
  MX_I2C1_Init();
 80019c2:	f000 f963 	bl	8001c8c <MX_I2C1_Init>
  MX_I2C2_Init();
 80019c6:	f000 f9a1 	bl	8001d0c <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 80019ca:	f000 f9df 	bl	8001d8c <MX_OCTOSPI1_Init>
  MX_SPI1_Init();
 80019ce:	f000 fa33 	bl	8001e38 <MX_SPI1_Init>
  MX_SPI3_Init();
 80019d2:	f000 fa6f 	bl	8001eb4 <MX_SPI3_Init>
  MX_UART4_Init();
 80019d6:	f000 faab 	bl	8001f30 <MX_UART4_Init>
  MX_USART1_UART_Init();
 80019da:	f000 faf5 	bl	8001fc8 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80019de:	f000 fb3f 	bl	8002060 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80019e2:	f000 fb8b 	bl	80020fc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 80019e6:	f000 fbd5 	bl	8002194 <MX_USB_OTG_FS_USB_Init>
  /* USER CODE BEGIN 2 */

  MyLED2_init();
 80019ea:	f000 fd2d 	bl	8002448 <MyLED2_init>
  flag = xTaskCreate(SOS_transmit, "SOS_transmit", 200, (void*) 300, 3, &pSOS_Transmit);
 80019ee:	4b0c      	ldr	r3, [pc, #48]	; (8001a20 <main+0x7c>)
 80019f0:	9301      	str	r3, [sp, #4]
 80019f2:	2303      	movs	r3, #3
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80019fa:	22c8      	movs	r2, #200	; 0xc8
 80019fc:	4909      	ldr	r1, [pc, #36]	; (8001a24 <main+0x80>)
 80019fe:	480a      	ldr	r0, [pc, #40]	; (8001a28 <main+0x84>)
 8001a00:	f7fe fe0c 	bl	800061c <xTaskCreate>
 8001a04:	6078      	str	r0, [r7, #4]

  if (flag != pdPASS)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d001      	beq.n	8001a10 <main+0x6c>
  {
	  Error_Handler();
 8001a0c:	f000 fdea 	bl	80025e4 <Error_Handler>
  }

  LastWakeTime = xTaskGetTickCount();
 8001a10:	f7ff f936 	bl	8000c80 <xTaskGetTickCount>
 8001a14:	4603      	mov	r3, r0
 8001a16:	4a05      	ldr	r2, [pc, #20]	; (8001a2c <main+0x88>)
 8001a18:	6013      	str	r3, [r2, #0]

  //Start Scheduler
  vTaskStartScheduler();
 8001a1a:	f7fe ffdb 	bl	80009d4 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a1e:	e7fe      	b.n	8001a1e <main+0x7a>
 8001a20:	20000d38 	.word	0x20000d38
 8001a24:	08007e88 	.word	0x08007e88
 8001a28:	080024c5 	.word	0x080024c5
 8001a2c:	20000d3c 	.word	0x20000d3c

08001a30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b096      	sub	sp, #88	; 0x58
 8001a34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a36:	f107 0314 	add.w	r3, r7, #20
 8001a3a:	2244      	movs	r2, #68	; 0x44
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f006 f9e6 	bl	8007e10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a44:	463b      	mov	r3, r7
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	605a      	str	r2, [r3, #4]
 8001a4c:	609a      	str	r2, [r3, #8]
 8001a4e:	60da      	str	r2, [r3, #12]
 8001a50:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001a52:	2000      	movs	r0, #0
 8001a54:	f003 fb48 	bl	80050e8 <HAL_PWREx_ControlVoltageScaling>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8001a5e:	f000 fdc1 	bl	80025e4 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001a62:	f003 fb11 	bl	8005088 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001a66:	4b22      	ldr	r3, [pc, #136]	; (8001af0 <SystemClock_Config+0xc0>)
 8001a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a6c:	4a20      	ldr	r2, [pc, #128]	; (8001af0 <SystemClock_Config+0xc0>)
 8001a6e:	f023 0318 	bic.w	r3, r3, #24
 8001a72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001a76:	2314      	movs	r3, #20
 8001a78:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001a82:	2300      	movs	r3, #0
 8001a84:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001a86:	2360      	movs	r3, #96	; 0x60
 8001a88:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001a92:	2301      	movs	r3, #1
 8001a94:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001a96:	233c      	movs	r3, #60	; 0x3c
 8001a98:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aa6:	f107 0314 	add.w	r3, r7, #20
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f003 fbc0 	bl	8005230 <HAL_RCC_OscConfig>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001ab6:	f000 fd95 	bl	80025e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001aba:	230f      	movs	r3, #15
 8001abc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001aca:	2300      	movs	r3, #0
 8001acc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ace:	463b      	mov	r3, r7
 8001ad0:	2105      	movs	r1, #5
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f003 ffc6 	bl	8005a64 <HAL_RCC_ClockConfig>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001ade:	f000 fd81 	bl	80025e4 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001ae2:	f004 fddf 	bl	80066a4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001ae6:	bf00      	nop
 8001ae8:	3758      	adds	r7, #88	; 0x58
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40021000 	.word	0x40021000

08001af4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b0a6      	sub	sp, #152	; 0x98
 8001af8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001afa:	1d3b      	adds	r3, r7, #4
 8001afc:	2294      	movs	r2, #148	; 0x94
 8001afe:	2100      	movs	r1, #0
 8001b00:	4618      	mov	r0, r3
 8001b02:	f006 f985 	bl	8007e10 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 8001b06:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001b0a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001b0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001b10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001b14:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001b18:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001b22:	2318      	movs	r3, #24
 8001b24:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001b26:	2302      	movs	r3, #2
 8001b28:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8001b32:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8001b36:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b38:	1d3b      	adds	r3, r7, #4
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f004 fa82 	bl	8006044 <HAL_RCCEx_PeriphCLKConfig>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8001b46:	f000 fd4d 	bl	80025e4 <Error_Handler>
  }
}
 8001b4a:	bf00      	nop
 8001b4c:	3798      	adds	r7, #152	; 0x98
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
	...

08001b54 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b5a:	463b      	mov	r3, r7
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
 8001b68:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b6a:	4b29      	ldr	r3, [pc, #164]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001b6c:	4a29      	ldr	r2, [pc, #164]	; (8001c14 <MX_ADC1_Init+0xc0>)
 8001b6e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001b70:	4b27      	ldr	r3, [pc, #156]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b76:	4b26      	ldr	r3, [pc, #152]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b7c:	4b24      	ldr	r3, [pc, #144]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b82:	4b23      	ldr	r3, [pc, #140]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b88:	4b21      	ldr	r3, [pc, #132]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001b8a:	2204      	movs	r2, #4
 8001b8c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001b8e:	4b20      	ldr	r3, [pc, #128]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b94:	4b1e      	ldr	r3, [pc, #120]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001b9a:	4b1d      	ldr	r3, [pc, #116]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ba0:	4b1b      	ldr	r3, [pc, #108]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ba8:	4b19      	ldr	r3, [pc, #100]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001bae:	4b18      	ldr	r3, [pc, #96]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001bb4:	4b16      	ldr	r3, [pc, #88]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001bbc:	4b14      	ldr	r3, [pc, #80]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001bc2:	4b13      	ldr	r3, [pc, #76]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bca:	4811      	ldr	r0, [pc, #68]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001bcc:	f001 fb62 	bl	8003294 <HAL_ADC_Init>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001bd6:	f000 fd05 	bl	80025e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001bda:	4b0f      	ldr	r3, [pc, #60]	; (8001c18 <MX_ADC1_Init+0xc4>)
 8001bdc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bde:	2306      	movs	r3, #6
 8001be0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001be2:	2300      	movs	r3, #0
 8001be4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001be6:	237f      	movs	r3, #127	; 0x7f
 8001be8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001bea:	2304      	movs	r3, #4
 8001bec:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bf2:	463b      	mov	r3, r7
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4806      	ldr	r0, [pc, #24]	; (8001c10 <MX_ADC1_Init+0xbc>)
 8001bf8:	f001 fc92 	bl	8003520 <HAL_ADC_ConfigChannel>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001c02:	f000 fcef 	bl	80025e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c06:	bf00      	nop
 8001c08:	3718      	adds	r7, #24
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000d40 	.word	0x20000d40
 8001c14:	50040000 	.word	0x50040000
 8001c18:	04300002 	.word	0x04300002

08001c1c <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8001c20:	4b18      	ldr	r3, [pc, #96]	; (8001c84 <MX_DFSDM1_Init+0x68>)
 8001c22:	4a19      	ldr	r2, [pc, #100]	; (8001c88 <MX_DFSDM1_Init+0x6c>)
 8001c24:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8001c26:	4b17      	ldr	r3, [pc, #92]	; (8001c84 <MX_DFSDM1_Init+0x68>)
 8001c28:	2201      	movs	r2, #1
 8001c2a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001c2c:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <MX_DFSDM1_Init+0x68>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 8001c32:	4b14      	ldr	r3, [pc, #80]	; (8001c84 <MX_DFSDM1_Init+0x68>)
 8001c34:	2202      	movs	r2, #2
 8001c36:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001c38:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <MX_DFSDM1_Init+0x68>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001c3e:	4b11      	ldr	r3, [pc, #68]	; (8001c84 <MX_DFSDM1_Init+0x68>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8001c44:	4b0f      	ldr	r3, [pc, #60]	; (8001c84 <MX_DFSDM1_Init+0x68>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8001c4a:	4b0e      	ldr	r3, [pc, #56]	; (8001c84 <MX_DFSDM1_Init+0x68>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001c50:	4b0c      	ldr	r3, [pc, #48]	; (8001c84 <MX_DFSDM1_Init+0x68>)
 8001c52:	2204      	movs	r2, #4
 8001c54:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8001c56:	4b0b      	ldr	r3, [pc, #44]	; (8001c84 <MX_DFSDM1_Init+0x68>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8001c5c:	4b09      	ldr	r3, [pc, #36]	; (8001c84 <MX_DFSDM1_Init+0x68>)
 8001c5e:	2201      	movs	r2, #1
 8001c60:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8001c62:	4b08      	ldr	r3, [pc, #32]	; (8001c84 <MX_DFSDM1_Init+0x68>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8001c68:	4b06      	ldr	r3, [pc, #24]	; (8001c84 <MX_DFSDM1_Init+0x68>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8001c6e:	4805      	ldr	r0, [pc, #20]	; (8001c84 <MX_DFSDM1_Init+0x68>)
 8001c70:	f002 f934 	bl	8003edc <HAL_DFSDM_ChannelInit>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 8001c7a:	f000 fcb3 	bl	80025e4 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8001c7e:	bf00      	nop
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20000da8 	.word	0x20000da8
 8001c88:	40016040 	.word	0x40016040

08001c8c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c90:	4b1b      	ldr	r3, [pc, #108]	; (8001d00 <MX_I2C1_Init+0x74>)
 8001c92:	4a1c      	ldr	r2, [pc, #112]	; (8001d04 <MX_I2C1_Init+0x78>)
 8001c94:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8001c96:	4b1a      	ldr	r3, [pc, #104]	; (8001d00 <MX_I2C1_Init+0x74>)
 8001c98:	4a1b      	ldr	r2, [pc, #108]	; (8001d08 <MX_I2C1_Init+0x7c>)
 8001c9a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001c9c:	4b18      	ldr	r3, [pc, #96]	; (8001d00 <MX_I2C1_Init+0x74>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ca2:	4b17      	ldr	r3, [pc, #92]	; (8001d00 <MX_I2C1_Init+0x74>)
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ca8:	4b15      	ldr	r3, [pc, #84]	; (8001d00 <MX_I2C1_Init+0x74>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001cae:	4b14      	ldr	r3, [pc, #80]	; (8001d00 <MX_I2C1_Init+0x74>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001cb4:	4b12      	ldr	r3, [pc, #72]	; (8001d00 <MX_I2C1_Init+0x74>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cba:	4b11      	ldr	r3, [pc, #68]	; (8001d00 <MX_I2C1_Init+0x74>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cc0:	4b0f      	ldr	r3, [pc, #60]	; (8001d00 <MX_I2C1_Init+0x74>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cc6:	480e      	ldr	r0, [pc, #56]	; (8001d00 <MX_I2C1_Init+0x74>)
 8001cc8:	f002 fbd6 	bl	8004478 <HAL_I2C_Init>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001cd2:	f000 fc87 	bl	80025e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	4809      	ldr	r0, [pc, #36]	; (8001d00 <MX_I2C1_Init+0x74>)
 8001cda:	f002 fc68 	bl	80045ae <HAL_I2CEx_ConfigAnalogFilter>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001ce4:	f000 fc7e 	bl	80025e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001ce8:	2100      	movs	r1, #0
 8001cea:	4805      	ldr	r0, [pc, #20]	; (8001d00 <MX_I2C1_Init+0x74>)
 8001cec:	f002 fcaa 	bl	8004644 <HAL_I2CEx_ConfigDigitalFilter>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001cf6:	f000 fc75 	bl	80025e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20000de0 	.word	0x20000de0
 8001d04:	40005400 	.word	0x40005400
 8001d08:	307075b1 	.word	0x307075b1

08001d0c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001d10:	4b1b      	ldr	r3, [pc, #108]	; (8001d80 <MX_I2C2_Init+0x74>)
 8001d12:	4a1c      	ldr	r2, [pc, #112]	; (8001d84 <MX_I2C2_Init+0x78>)
 8001d14:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8001d16:	4b1a      	ldr	r3, [pc, #104]	; (8001d80 <MX_I2C2_Init+0x74>)
 8001d18:	4a1b      	ldr	r2, [pc, #108]	; (8001d88 <MX_I2C2_Init+0x7c>)
 8001d1a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001d1c:	4b18      	ldr	r3, [pc, #96]	; (8001d80 <MX_I2C2_Init+0x74>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d22:	4b17      	ldr	r3, [pc, #92]	; (8001d80 <MX_I2C2_Init+0x74>)
 8001d24:	2201      	movs	r2, #1
 8001d26:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d28:	4b15      	ldr	r3, [pc, #84]	; (8001d80 <MX_I2C2_Init+0x74>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001d2e:	4b14      	ldr	r3, [pc, #80]	; (8001d80 <MX_I2C2_Init+0x74>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001d34:	4b12      	ldr	r3, [pc, #72]	; (8001d80 <MX_I2C2_Init+0x74>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d3a:	4b11      	ldr	r3, [pc, #68]	; (8001d80 <MX_I2C2_Init+0x74>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d40:	4b0f      	ldr	r3, [pc, #60]	; (8001d80 <MX_I2C2_Init+0x74>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001d46:	480e      	ldr	r0, [pc, #56]	; (8001d80 <MX_I2C2_Init+0x74>)
 8001d48:	f002 fb96 	bl	8004478 <HAL_I2C_Init>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001d52:	f000 fc47 	bl	80025e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d56:	2100      	movs	r1, #0
 8001d58:	4809      	ldr	r0, [pc, #36]	; (8001d80 <MX_I2C2_Init+0x74>)
 8001d5a:	f002 fc28 	bl	80045ae <HAL_I2CEx_ConfigAnalogFilter>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001d64:	f000 fc3e 	bl	80025e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001d68:	2100      	movs	r1, #0
 8001d6a:	4805      	ldr	r0, [pc, #20]	; (8001d80 <MX_I2C2_Init+0x74>)
 8001d6c:	f002 fc6a 	bl	8004644 <HAL_I2CEx_ConfigDigitalFilter>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001d76:	f000 fc35 	bl	80025e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000e34 	.word	0x20000e34
 8001d84:	40005800 	.word	0x40005800
 8001d88:	307075b1 	.word	0x307075b1

08001d8c <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 8001d92:	1d3b      	adds	r3, r7, #4
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8001da0:	4b23      	ldr	r3, [pc, #140]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001da2:	4a24      	ldr	r2, [pc, #144]	; (8001e34 <MX_OCTOSPI1_Init+0xa8>)
 8001da4:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8001da6:	4b22      	ldr	r3, [pc, #136]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001da8:	2201      	movs	r2, #1
 8001daa:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001dac:	4b20      	ldr	r3, [pc, #128]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 8001db2:	4b1f      	ldr	r3, [pc, #124]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001db4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001db8:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8001dba:	4b1d      	ldr	r3, [pc, #116]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001dbc:	2220      	movs	r2, #32
 8001dbe:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8001dc0:	4b1b      	ldr	r3, [pc, #108]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8001dc6:	4b1a      	ldr	r3, [pc, #104]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001dcc:	4b18      	ldr	r3, [pc, #96]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8001dd2:	4b17      	ldr	r3, [pc, #92]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001dd8:	4b15      	ldr	r3, [pc, #84]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8001dde:	4b14      	ldr	r3, [pc, #80]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8001de4:	4b12      	ldr	r3, [pc, #72]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8001dea:	4b11      	ldr	r3, [pc, #68]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001dec:	2208      	movs	r2, #8
 8001dee:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8001df0:	480f      	ldr	r0, [pc, #60]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001df2:	f002 fc73 	bl	80046dc <HAL_OSPI_Init>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 8001dfc:	f000 fbf2 	bl	80025e4 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8001e00:	2301      	movs	r3, #1
 8001e02:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8001e04:	2301      	movs	r3, #1
 8001e06:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8001e08:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8001e0c:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e0e:	1d3b      	adds	r3, r7, #4
 8001e10:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e14:	4619      	mov	r1, r3
 8001e16:	4806      	ldr	r0, [pc, #24]	; (8001e30 <MX_OCTOSPI1_Init+0xa4>)
 8001e18:	f002 fd1a 	bl	8004850 <HAL_OSPIM_Config>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 8001e22:	f000 fbdf 	bl	80025e4 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8001e26:	bf00      	nop
 8001e28:	3718      	adds	r7, #24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000e88 	.word	0x20000e88
 8001e34:	a0001000 	.word	0xa0001000

08001e38 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001e3c:	4b1b      	ldr	r3, [pc, #108]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e3e:	4a1c      	ldr	r2, [pc, #112]	; (8001eb0 <MX_SPI1_Init+0x78>)
 8001e40:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e42:	4b1a      	ldr	r3, [pc, #104]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e44:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e48:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e4a:	4b18      	ldr	r3, [pc, #96]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001e50:	4b16      	ldr	r3, [pc, #88]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e52:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001e56:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e58:	4b14      	ldr	r3, [pc, #80]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e5e:	4b13      	ldr	r3, [pc, #76]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e64:	4b11      	ldr	r3, [pc, #68]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e6a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001e6c:	4b0f      	ldr	r3, [pc, #60]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e6e:	2208      	movs	r2, #8
 8001e70:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e72:	4b0e      	ldr	r3, [pc, #56]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e78:	4b0c      	ldr	r3, [pc, #48]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e7e:	4b0b      	ldr	r3, [pc, #44]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001e84:	4b09      	ldr	r3, [pc, #36]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e86:	2207      	movs	r2, #7
 8001e88:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001e8a:	4b08      	ldr	r3, [pc, #32]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001e90:	4b06      	ldr	r3, [pc, #24]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e92:	2208      	movs	r2, #8
 8001e94:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e96:	4805      	ldr	r0, [pc, #20]	; (8001eac <MX_SPI1_Init+0x74>)
 8001e98:	f004 fdfc 	bl	8006a94 <HAL_SPI_Init>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001ea2:	f000 fb9f 	bl	80025e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000ed8 	.word	0x20000ed8
 8001eb0:	40013000 	.word	0x40013000

08001eb4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001eb8:	4b1b      	ldr	r3, [pc, #108]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001eba:	4a1c      	ldr	r2, [pc, #112]	; (8001f2c <MX_SPI3_Init+0x78>)
 8001ebc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001ebe:	4b1a      	ldr	r3, [pc, #104]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001ec0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ec4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001ec6:	4b18      	ldr	r3, [pc, #96]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001ecc:	4b16      	ldr	r3, [pc, #88]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001ece:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001ed2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ed4:	4b14      	ldr	r3, [pc, #80]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001eda:	4b13      	ldr	r3, [pc, #76]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001ee0:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001ee2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ee6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001ee8:	4b0f      	ldr	r3, [pc, #60]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001eea:	2208      	movs	r2, #8
 8001eec:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001eee:	4b0e      	ldr	r3, [pc, #56]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ef4:	4b0c      	ldr	r3, [pc, #48]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001efa:	4b0b      	ldr	r3, [pc, #44]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001f00:	4b09      	ldr	r3, [pc, #36]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001f02:	2207      	movs	r2, #7
 8001f04:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001f06:	4b08      	ldr	r3, [pc, #32]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001f0c:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001f0e:	2208      	movs	r2, #8
 8001f10:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001f12:	4805      	ldr	r0, [pc, #20]	; (8001f28 <MX_SPI3_Init+0x74>)
 8001f14:	f004 fdbe 	bl	8006a94 <HAL_SPI_Init>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001f1e:	f000 fb61 	bl	80025e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001f22:	bf00      	nop
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	20000f3c 	.word	0x20000f3c
 8001f2c:	40003c00 	.word	0x40003c00

08001f30 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001f34:	4b22      	ldr	r3, [pc, #136]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001f36:	4a23      	ldr	r2, [pc, #140]	; (8001fc4 <MX_UART4_Init+0x94>)
 8001f38:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001f3a:	4b21      	ldr	r3, [pc, #132]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001f3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f40:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001f42:	4b1f      	ldr	r3, [pc, #124]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001f48:	4b1d      	ldr	r3, [pc, #116]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001f4e:	4b1c      	ldr	r3, [pc, #112]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001f54:	4b1a      	ldr	r3, [pc, #104]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001f56:	220c      	movs	r2, #12
 8001f58:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f5a:	4b19      	ldr	r3, [pc, #100]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f60:	4b17      	ldr	r3, [pc, #92]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f66:	4b16      	ldr	r3, [pc, #88]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f6c:	4b14      	ldr	r3, [pc, #80]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f72:	4b13      	ldr	r3, [pc, #76]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001f78:	4811      	ldr	r0, [pc, #68]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001f7a:	f005 f8e1 	bl	8007140 <HAL_UART_Init>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001f84:	f000 fb2e 	bl	80025e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f88:	2100      	movs	r1, #0
 8001f8a:	480d      	ldr	r0, [pc, #52]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001f8c:	f005 fe76 	bl	8007c7c <HAL_UARTEx_SetTxFifoThreshold>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001f96:	f000 fb25 	bl	80025e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f9a:	2100      	movs	r1, #0
 8001f9c:	4808      	ldr	r0, [pc, #32]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001f9e:	f005 feab 	bl	8007cf8 <HAL_UARTEx_SetRxFifoThreshold>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001fa8:	f000 fb1c 	bl	80025e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001fac:	4804      	ldr	r0, [pc, #16]	; (8001fc0 <MX_UART4_Init+0x90>)
 8001fae:	f005 fe2c 	bl	8007c0a <HAL_UARTEx_DisableFifoMode>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001fb8:	f000 fb14 	bl	80025e4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001fbc:	bf00      	nop
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20000fa0 	.word	0x20000fa0
 8001fc4:	40004c00 	.word	0x40004c00

08001fc8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fcc:	4b22      	ldr	r3, [pc, #136]	; (8002058 <MX_USART1_UART_Init+0x90>)
 8001fce:	4a23      	ldr	r2, [pc, #140]	; (800205c <MX_USART1_UART_Init+0x94>)
 8001fd0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001fd2:	4b21      	ldr	r3, [pc, #132]	; (8002058 <MX_USART1_UART_Init+0x90>)
 8001fd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fd8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fda:	4b1f      	ldr	r3, [pc, #124]	; (8002058 <MX_USART1_UART_Init+0x90>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fe0:	4b1d      	ldr	r3, [pc, #116]	; (8002058 <MX_USART1_UART_Init+0x90>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fe6:	4b1c      	ldr	r3, [pc, #112]	; (8002058 <MX_USART1_UART_Init+0x90>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fec:	4b1a      	ldr	r3, [pc, #104]	; (8002058 <MX_USART1_UART_Init+0x90>)
 8001fee:	220c      	movs	r2, #12
 8001ff0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ff2:	4b19      	ldr	r3, [pc, #100]	; (8002058 <MX_USART1_UART_Init+0x90>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ff8:	4b17      	ldr	r3, [pc, #92]	; (8002058 <MX_USART1_UART_Init+0x90>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ffe:	4b16      	ldr	r3, [pc, #88]	; (8002058 <MX_USART1_UART_Init+0x90>)
 8002000:	2200      	movs	r2, #0
 8002002:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002004:	4b14      	ldr	r3, [pc, #80]	; (8002058 <MX_USART1_UART_Init+0x90>)
 8002006:	2200      	movs	r2, #0
 8002008:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800200a:	4b13      	ldr	r3, [pc, #76]	; (8002058 <MX_USART1_UART_Init+0x90>)
 800200c:	2200      	movs	r2, #0
 800200e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002010:	4811      	ldr	r0, [pc, #68]	; (8002058 <MX_USART1_UART_Init+0x90>)
 8002012:	f005 f895 	bl	8007140 <HAL_UART_Init>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800201c:	f000 fae2 	bl	80025e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002020:	2100      	movs	r1, #0
 8002022:	480d      	ldr	r0, [pc, #52]	; (8002058 <MX_USART1_UART_Init+0x90>)
 8002024:	f005 fe2a 	bl	8007c7c <HAL_UARTEx_SetTxFifoThreshold>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800202e:	f000 fad9 	bl	80025e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002032:	2100      	movs	r1, #0
 8002034:	4808      	ldr	r0, [pc, #32]	; (8002058 <MX_USART1_UART_Init+0x90>)
 8002036:	f005 fe5f 	bl	8007cf8 <HAL_UARTEx_SetRxFifoThreshold>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002040:	f000 fad0 	bl	80025e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002044:	4804      	ldr	r0, [pc, #16]	; (8002058 <MX_USART1_UART_Init+0x90>)
 8002046:	f005 fde0 	bl	8007c0a <HAL_UARTEx_DisableFifoMode>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002050:	f000 fac8 	bl	80025e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002054:	bf00      	nop
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20001034 	.word	0x20001034
 800205c:	40013800 	.word	0x40013800

08002060 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002064:	4b23      	ldr	r3, [pc, #140]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 8002066:	4a24      	ldr	r2, [pc, #144]	; (80020f8 <MX_USART2_UART_Init+0x98>)
 8002068:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800206a:	4b22      	ldr	r3, [pc, #136]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 800206c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002070:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002072:	4b20      	ldr	r3, [pc, #128]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 8002074:	2200      	movs	r2, #0
 8002076:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002078:	4b1e      	ldr	r3, [pc, #120]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 800207a:	2200      	movs	r2, #0
 800207c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800207e:	4b1d      	ldr	r3, [pc, #116]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 8002080:	2200      	movs	r2, #0
 8002082:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002084:	4b1b      	ldr	r3, [pc, #108]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 8002086:	220c      	movs	r2, #12
 8002088:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800208a:	4b1a      	ldr	r3, [pc, #104]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 800208c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002090:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002092:	4b18      	ldr	r3, [pc, #96]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 8002094:	2200      	movs	r2, #0
 8002096:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002098:	4b16      	ldr	r3, [pc, #88]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 800209a:	2200      	movs	r2, #0
 800209c:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800209e:	4b15      	ldr	r3, [pc, #84]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020a4:	4b13      	ldr	r3, [pc, #76]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020aa:	4812      	ldr	r0, [pc, #72]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 80020ac:	f005 f848 	bl	8007140 <HAL_UART_Init>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80020b6:	f000 fa95 	bl	80025e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020ba:	2100      	movs	r1, #0
 80020bc:	480d      	ldr	r0, [pc, #52]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 80020be:	f005 fddd 	bl	8007c7c <HAL_UARTEx_SetTxFifoThreshold>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 80020c8:	f000 fa8c 	bl	80025e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020cc:	2100      	movs	r1, #0
 80020ce:	4809      	ldr	r0, [pc, #36]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 80020d0:	f005 fe12 	bl	8007cf8 <HAL_UARTEx_SetRxFifoThreshold>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 80020da:	f000 fa83 	bl	80025e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80020de:	4805      	ldr	r0, [pc, #20]	; (80020f4 <MX_USART2_UART_Init+0x94>)
 80020e0:	f005 fd93 	bl	8007c0a <HAL_UARTEx_DisableFifoMode>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 80020ea:	f000 fa7b 	bl	80025e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020ee:	bf00      	nop
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	200010c8 	.word	0x200010c8
 80020f8:	40004400 	.word	0x40004400

080020fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002100:	4b22      	ldr	r3, [pc, #136]	; (800218c <MX_USART3_UART_Init+0x90>)
 8002102:	4a23      	ldr	r2, [pc, #140]	; (8002190 <MX_USART3_UART_Init+0x94>)
 8002104:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002106:	4b21      	ldr	r3, [pc, #132]	; (800218c <MX_USART3_UART_Init+0x90>)
 8002108:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800210c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800210e:	4b1f      	ldr	r3, [pc, #124]	; (800218c <MX_USART3_UART_Init+0x90>)
 8002110:	2200      	movs	r2, #0
 8002112:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002114:	4b1d      	ldr	r3, [pc, #116]	; (800218c <MX_USART3_UART_Init+0x90>)
 8002116:	2200      	movs	r2, #0
 8002118:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800211a:	4b1c      	ldr	r3, [pc, #112]	; (800218c <MX_USART3_UART_Init+0x90>)
 800211c:	2200      	movs	r2, #0
 800211e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002120:	4b1a      	ldr	r3, [pc, #104]	; (800218c <MX_USART3_UART_Init+0x90>)
 8002122:	220c      	movs	r2, #12
 8002124:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002126:	4b19      	ldr	r3, [pc, #100]	; (800218c <MX_USART3_UART_Init+0x90>)
 8002128:	2200      	movs	r2, #0
 800212a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800212c:	4b17      	ldr	r3, [pc, #92]	; (800218c <MX_USART3_UART_Init+0x90>)
 800212e:	2200      	movs	r2, #0
 8002130:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002132:	4b16      	ldr	r3, [pc, #88]	; (800218c <MX_USART3_UART_Init+0x90>)
 8002134:	2200      	movs	r2, #0
 8002136:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002138:	4b14      	ldr	r3, [pc, #80]	; (800218c <MX_USART3_UART_Init+0x90>)
 800213a:	2200      	movs	r2, #0
 800213c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800213e:	4b13      	ldr	r3, [pc, #76]	; (800218c <MX_USART3_UART_Init+0x90>)
 8002140:	2200      	movs	r2, #0
 8002142:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002144:	4811      	ldr	r0, [pc, #68]	; (800218c <MX_USART3_UART_Init+0x90>)
 8002146:	f004 fffb 	bl	8007140 <HAL_UART_Init>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002150:	f000 fa48 	bl	80025e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002154:	2100      	movs	r1, #0
 8002156:	480d      	ldr	r0, [pc, #52]	; (800218c <MX_USART3_UART_Init+0x90>)
 8002158:	f005 fd90 	bl	8007c7c <HAL_UARTEx_SetTxFifoThreshold>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002162:	f000 fa3f 	bl	80025e4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002166:	2100      	movs	r1, #0
 8002168:	4808      	ldr	r0, [pc, #32]	; (800218c <MX_USART3_UART_Init+0x90>)
 800216a:	f005 fdc5 	bl	8007cf8 <HAL_UARTEx_SetRxFifoThreshold>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002174:	f000 fa36 	bl	80025e4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002178:	4804      	ldr	r0, [pc, #16]	; (800218c <MX_USART3_UART_Init+0x90>)
 800217a:	f005 fd46 	bl	8007c0a <HAL_UARTEx_DisableFifoMode>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002184:	f000 fa2e 	bl	80025e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002188:	bf00      	nop
 800218a:	bd80      	pop	{r7, pc}
 800218c:	2000115c 	.word	0x2000115c
 8002190:	40004800 	.word	0x40004800

08002194 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
	...

080021a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b08c      	sub	sp, #48	; 0x30
 80021a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021aa:	f107 031c 	add.w	r3, r7, #28
 80021ae:	2200      	movs	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]
 80021b2:	605a      	str	r2, [r3, #4]
 80021b4:	609a      	str	r2, [r3, #8]
 80021b6:	60da      	str	r2, [r3, #12]
 80021b8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80021ba:	4b9e      	ldr	r3, [pc, #632]	; (8002434 <MX_GPIO_Init+0x290>)
 80021bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021be:	4a9d      	ldr	r2, [pc, #628]	; (8002434 <MX_GPIO_Init+0x290>)
 80021c0:	f043 0310 	orr.w	r3, r3, #16
 80021c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021c6:	4b9b      	ldr	r3, [pc, #620]	; (8002434 <MX_GPIO_Init+0x290>)
 80021c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ca:	f003 0310 	and.w	r3, r3, #16
 80021ce:	61bb      	str	r3, [r7, #24]
 80021d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021d2:	4b98      	ldr	r3, [pc, #608]	; (8002434 <MX_GPIO_Init+0x290>)
 80021d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021d6:	4a97      	ldr	r2, [pc, #604]	; (8002434 <MX_GPIO_Init+0x290>)
 80021d8:	f043 0304 	orr.w	r3, r3, #4
 80021dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021de:	4b95      	ldr	r3, [pc, #596]	; (8002434 <MX_GPIO_Init+0x290>)
 80021e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e2:	f003 0304 	and.w	r3, r3, #4
 80021e6:	617b      	str	r3, [r7, #20]
 80021e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021ea:	4b92      	ldr	r3, [pc, #584]	; (8002434 <MX_GPIO_Init+0x290>)
 80021ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ee:	4a91      	ldr	r2, [pc, #580]	; (8002434 <MX_GPIO_Init+0x290>)
 80021f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021f6:	4b8f      	ldr	r3, [pc, #572]	; (8002434 <MX_GPIO_Init+0x290>)
 80021f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021fe:	613b      	str	r3, [r7, #16]
 8002200:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002202:	4b8c      	ldr	r3, [pc, #560]	; (8002434 <MX_GPIO_Init+0x290>)
 8002204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002206:	4a8b      	ldr	r2, [pc, #556]	; (8002434 <MX_GPIO_Init+0x290>)
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800220e:	4b89      	ldr	r3, [pc, #548]	; (8002434 <MX_GPIO_Init+0x290>)
 8002210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800221a:	4b86      	ldr	r3, [pc, #536]	; (8002434 <MX_GPIO_Init+0x290>)
 800221c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800221e:	4a85      	ldr	r2, [pc, #532]	; (8002434 <MX_GPIO_Init+0x290>)
 8002220:	f043 0302 	orr.w	r3, r3, #2
 8002224:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002226:	4b83      	ldr	r3, [pc, #524]	; (8002434 <MX_GPIO_Init+0x290>)
 8002228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	60bb      	str	r3, [r7, #8]
 8002230:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002232:	4b80      	ldr	r3, [pc, #512]	; (8002434 <MX_GPIO_Init+0x290>)
 8002234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002236:	4a7f      	ldr	r2, [pc, #508]	; (8002434 <MX_GPIO_Init+0x290>)
 8002238:	f043 0308 	orr.w	r3, r3, #8
 800223c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800223e:	4b7d      	ldr	r3, [pc, #500]	; (8002434 <MX_GPIO_Init+0x290>)
 8002240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002242:	f003 0308 	and.w	r3, r3, #8
 8002246:	607b      	str	r3, [r7, #4]
 8002248:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 800224a:	2200      	movs	r2, #0
 800224c:	f240 1105 	movw	r1, #261	; 0x105
 8002250:	4879      	ldr	r0, [pc, #484]	; (8002438 <MX_GPIO_Init+0x294>)
 8002252:	f002 f8e1 	bl	8004418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8002256:	2200      	movs	r2, #0
 8002258:	f248 111c 	movw	r1, #33052	; 0x811c
 800225c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002260:	f002 f8da 	bl	8004418 <HAL_GPIO_WritePin>
                          |ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8002264:	2200      	movs	r2, #0
 8002266:	f24f 0134 	movw	r1, #61492	; 0xf034
 800226a:	4874      	ldr	r0, [pc, #464]	; (800243c <MX_GPIO_Init+0x298>)
 800226c:	f002 f8d4 	bl	8004418 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 8002270:	2200      	movs	r2, #0
 8002272:	f242 0183 	movw	r1, #8323	; 0x2083
 8002276:	4872      	ldr	r0, [pc, #456]	; (8002440 <MX_GPIO_Init+0x29c>)
 8002278:	f002 f8ce 	bl	8004418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 800227c:	2200      	movs	r2, #0
 800227e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8002282:	4870      	ldr	r0, [pc, #448]	; (8002444 <MX_GPIO_Init+0x2a0>)
 8002284:	f002 f8c8 	bl	8004418 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8002288:	f240 1305 	movw	r3, #261	; 0x105
 800228c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800228e:	2301      	movs	r3, #1
 8002290:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002292:	2300      	movs	r3, #0
 8002294:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002296:	2300      	movs	r3, #0
 8002298:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800229a:	f107 031c 	add.w	r3, r7, #28
 800229e:	4619      	mov	r1, r3
 80022a0:	4865      	ldr	r0, [pc, #404]	; (8002438 <MX_GPIO_Init+0x294>)
 80022a2:	f001 ff27 	bl	80040f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin
                           ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 80022a6:	237a      	movs	r3, #122	; 0x7a
 80022a8:	61fb      	str	r3, [r7, #28]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80022aa:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80022ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b0:	2300      	movs	r3, #0
 80022b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022b4:	f107 031c 	add.w	r3, r7, #28
 80022b8:	4619      	mov	r1, r3
 80022ba:	485f      	ldr	r0, [pc, #380]	; (8002438 <MX_GPIO_Init+0x294>)
 80022bc:	f001 ff1a 	bl	80040f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_EXTI13_Pin VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80022c0:	f44f 5306 	mov.w	r3, #8576	; 0x2180
 80022c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80022c6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80022ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022d0:	f107 031c 	add.w	r3, r7, #28
 80022d4:	4619      	mov	r1, r3
 80022d6:	485b      	ldr	r0, [pc, #364]	; (8002444 <MX_GPIO_Init+0x2a0>)
 80022d8:	f001 ff0c 	bl	80040f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin ARD_D4_Pin ARD_D7_Pin SPBTLE_RF_RST_Pin
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 80022dc:	f248 131c 	movw	r3, #33052	; 0x811c
 80022e0:	61fb      	str	r3, [r7, #28]
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022e2:	2301      	movs	r3, #1
 80022e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e6:	2300      	movs	r3, #0
 80022e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ea:	2300      	movs	r3, #0
 80022ec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ee:	f107 031c 	add.w	r3, r7, #28
 80022f2:	4619      	mov	r1, r3
 80022f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022f8:	f001 fefc 	bl	80040f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 80022fc:	2301      	movs	r3, #1
 80022fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002300:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002304:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002306:	2300      	movs	r3, #0
 8002308:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800230a:	f107 031c 	add.w	r3, r7, #28
 800230e:	4619      	mov	r1, r3
 8002310:	484a      	ldr	r0, [pc, #296]	; (800243c <MX_GPIO_Init+0x298>)
 8002312:	f001 feef 	bl	80040f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8002316:	2302      	movs	r3, #2
 8002318:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231a:	2302      	movs	r3, #2
 800231c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231e:	2300      	movs	r3, #0
 8002320:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002322:	2300      	movs	r3, #0
 8002324:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002326:	2302      	movs	r3, #2
 8002328:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 800232a:	f107 031c 	add.w	r3, r7, #28
 800232e:	4619      	mov	r1, r3
 8002330:	4842      	ldr	r0, [pc, #264]	; (800243c <MX_GPIO_Init+0x298>)
 8002332:	f001 fedf 	bl	80040f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin SPSGRF_915_SDN_Pin
                           ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8002336:	f24b 0334 	movw	r3, #45108	; 0xb034
 800233a:	61fb      	str	r3, [r7, #28]
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800233c:	2301      	movs	r3, #1
 800233e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002340:	2300      	movs	r3, #0
 8002342:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002344:	2300      	movs	r3, #0
 8002346:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002348:	f107 031c 	add.w	r3, r7, #28
 800234c:	4619      	mov	r1, r3
 800234e:	483b      	ldr	r0, [pc, #236]	; (800243c <MX_GPIO_Init+0x298>)
 8002350:	f001 fed0 	bl	80040f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8002354:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002358:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800235a:	2301      	movs	r3, #1
 800235c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235e:	2300      	movs	r3, #0
 8002360:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002362:	2303      	movs	r3, #3
 8002364:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8002366:	f107 031c 	add.w	r3, r7, #28
 800236a:	4619      	mov	r1, r3
 800236c:	4833      	ldr	r0, [pc, #204]	; (800243c <MX_GPIO_Init+0x298>)
 800236e:	f001 fec1 	bl	80040f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin
                           HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI2_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 8002372:	f64d 4304 	movw	r3, #56324	; 0xdc04
 8002376:	61fb      	str	r3, [r7, #28]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002378:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800237c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237e:	2300      	movs	r3, #0
 8002380:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002382:	f107 031c 	add.w	r3, r7, #28
 8002386:	4619      	mov	r1, r3
 8002388:	482d      	ldr	r0, [pc, #180]	; (8002440 <MX_GPIO_Init+0x29c>)
 800238a:	f001 feb3 	bl	80040f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET_Pin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 800238e:	f242 0383 	movw	r3, #8323	; 0x2083
 8002392:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002394:	2301      	movs	r3, #1
 8002396:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002398:	2300      	movs	r3, #0
 800239a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239c:	2300      	movs	r3, #0
 800239e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023a0:	f107 031c 	add.w	r3, r7, #28
 80023a4:	4619      	mov	r1, r3
 80023a6:	4826      	ldr	r0, [pc, #152]	; (8002440 <MX_GPIO_Init+0x29c>)
 80023a8:	f001 fea4 	bl	80040f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 80023ac:	f44f 7310 	mov.w	r3, #576	; 0x240
 80023b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023b2:	2301      	movs	r3, #1
 80023b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ba:	2300      	movs	r3, #0
 80023bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023be:	f107 031c 	add.w	r3, r7, #28
 80023c2:	4619      	mov	r1, r3
 80023c4:	481f      	ldr	r0, [pc, #124]	; (8002444 <MX_GPIO_Init+0x2a0>)
 80023c6:	f001 fe95 	bl	80040f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80023ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d0:	2300      	movs	r3, #0
 80023d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d4:	2300      	movs	r3, #0
 80023d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80023d8:	f107 031c 	add.w	r3, r7, #28
 80023dc:	4619      	mov	r1, r3
 80023de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023e2:	f001 fe87 	bl	80040f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80023e6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80023ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ec:	2302      	movs	r3, #2
 80023ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f0:	2300      	movs	r3, #0
 80023f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023f4:	2303      	movs	r3, #3
 80023f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80023f8:	230a      	movs	r3, #10
 80023fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023fc:	f107 031c 	add.w	r3, r7, #28
 8002400:	4619      	mov	r1, r3
 8002402:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002406:	f001 fe75 	bl	80040f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800240a:	2200      	movs	r2, #0
 800240c:	2100      	movs	r1, #0
 800240e:	2017      	movs	r0, #23
 8002410:	f001 fd3a 	bl	8003e88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002414:	2017      	movs	r0, #23
 8002416:	f001 fd53 	bl	8003ec0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800241a:	2200      	movs	r2, #0
 800241c:	2100      	movs	r1, #0
 800241e:	2028      	movs	r0, #40	; 0x28
 8002420:	f001 fd32 	bl	8003e88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002424:	2028      	movs	r0, #40	; 0x28
 8002426:	f001 fd4b 	bl	8003ec0 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800242a:	bf00      	nop
 800242c:	3730      	adds	r7, #48	; 0x30
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40021000 	.word	0x40021000
 8002438:	48001000 	.word	0x48001000
 800243c:	48000400 	.word	0x48000400
 8002440:	48000c00 	.word	0x48000c00
 8002444:	48000800 	.word	0x48000800

08002448 <MyLED2_init>:




static void MyLED2_init(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
	//Configure the MODE register
	  // 01: general purpose output
	  // MODER Bit 29 and 28
	// Reset both bits 29 & 28 to 0
	GPIOB->MODER &= ~ (0x3 << 28);
 800244c:	4b16      	ldr	r3, [pc, #88]	; (80024a8 <MyLED2_init+0x60>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a15      	ldr	r2, [pc, #84]	; (80024a8 <MyLED2_init+0x60>)
 8002452:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002456:	6013      	str	r3, [r2, #0]
	// SET  the values
	GPIOB->MODER |= (0x1 << 28);
 8002458:	4b13      	ldr	r3, [pc, #76]	; (80024a8 <MyLED2_init+0x60>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a12      	ldr	r2, [pc, #72]	; (80024a8 <MyLED2_init+0x60>)
 800245e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002462:	6013      	str	r3, [r2, #0]


	//Configure output type register
	//0: Push-Pull
	// OTYPER Bit 14
	GPIOB->OTYPER &= ~ (1 << 14);
 8002464:	4b10      	ldr	r3, [pc, #64]	; (80024a8 <MyLED2_init+0x60>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	4a0f      	ldr	r2, [pc, #60]	; (80024a8 <MyLED2_init+0x60>)
 800246a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800246e:	6053      	str	r3, [r2, #4]

	//Configure the speed register
	//11: Very high speed
	// OSPEEDR Bit 29 and 28
	// Reset both bits 29 & 28 to 0
	GPIOB->OSPEEDR &= ~ (0x3 << 28);
 8002470:	4b0d      	ldr	r3, [pc, #52]	; (80024a8 <MyLED2_init+0x60>)
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	4a0c      	ldr	r2, [pc, #48]	; (80024a8 <MyLED2_init+0x60>)
 8002476:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800247a:	6093      	str	r3, [r2, #8]
	// SET  the values
	GPIOB->OSPEEDR |= (0x3 << 28);
 800247c:	4b0a      	ldr	r3, [pc, #40]	; (80024a8 <MyLED2_init+0x60>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	4a09      	ldr	r2, [pc, #36]	; (80024a8 <MyLED2_init+0x60>)
 8002482:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8002486:	6093      	str	r3, [r2, #8]

	//Configure pull up and pull down register
	// 00: No pull up or no Pull Down
	// Reset both bits 29 & 28 to 0
	GPIOB->PUPDR &= ~ (0x3 << 28);
 8002488:	4b07      	ldr	r3, [pc, #28]	; (80024a8 <MyLED2_init+0x60>)
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	4a06      	ldr	r2, [pc, #24]	; (80024a8 <MyLED2_init+0x60>)
 800248e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002492:	60d3      	str	r3, [r2, #12]
	// SET  the values
	GPIOB->PUPDR |= (0x0 << 28);
 8002494:	4b04      	ldr	r3, [pc, #16]	; (80024a8 <MyLED2_init+0x60>)
 8002496:	4a04      	ldr	r2, [pc, #16]	; (80024a8 <MyLED2_init+0x60>)
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	60d3      	str	r3, [r2, #12]
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	48000400 	.word	0x48000400

080024ac <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	80fb      	strh	r3, [r7, #6]
	// set a flag to initiate SOS transmission

}
 80024b6:	bf00      	nop
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
	...

080024c4 <SOS_transmit>:


static void SOS_transmit(void *parameter)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]

	while (1) //Activated when the button is pushed
	{
		for (int j=0 ; j<3 ; j++) //To transmit SOS 3 times
 80024cc:	2300      	movs	r3, #0
 80024ce:	617b      	str	r3, [r7, #20]
 80024d0:	e06e      	b.n	80025b0 <SOS_transmit+0xec>
		{

		/* Sending S
		 */
		for (int i=0; i<3; i++)
 80024d2:	2300      	movs	r3, #0
 80024d4:	613b      	str	r3, [r7, #16]
 80024d6:	e018      	b.n	800250a <SOS_transmit+0x46>
		{
		  //light up the LED for a DOT
		  //Write 1 to bit 14 of GPIOB ODR (Output data register)
		  GPIOB->ODR |= (1 << 14);
 80024d8:	4b37      	ldr	r3, [pc, #220]	; (80025b8 <SOS_transmit+0xf4>)
 80024da:	695b      	ldr	r3, [r3, #20]
 80024dc:	4a36      	ldr	r2, [pc, #216]	; (80025b8 <SOS_transmit+0xf4>)
 80024de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024e2:	6153      	str	r3, [r2, #20]
		  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
		  //HAL_Delay(300);
		  vTaskDelayUntil(&LastWakeTime, 300);
 80024e4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80024e8:	4834      	ldr	r0, [pc, #208]	; (80025bc <SOS_transmit+0xf8>)
 80024ea:	f7fe f9f5 	bl	80008d8 <xTaskDelayUntil>
		  //turn off the LED for spacing
		  //Write 0 to bit 14 of GPIOB ODR (Output data register)
		  GPIOB->ODR &= ~(1 << 14);
 80024ee:	4b32      	ldr	r3, [pc, #200]	; (80025b8 <SOS_transmit+0xf4>)
 80024f0:	695b      	ldr	r3, [r3, #20]
 80024f2:	4a31      	ldr	r2, [pc, #196]	; (80025b8 <SOS_transmit+0xf4>)
 80024f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024f8:	6153      	str	r3, [r2, #20]
		  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
		  //HAL_Delay(300);
		  vTaskDelayUntil(&LastWakeTime, 300);
 80024fa:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80024fe:	482f      	ldr	r0, [pc, #188]	; (80025bc <SOS_transmit+0xf8>)
 8002500:	f7fe f9ea 	bl	80008d8 <xTaskDelayUntil>
		for (int i=0; i<3; i++)
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	3301      	adds	r3, #1
 8002508:	613b      	str	r3, [r7, #16]
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	2b02      	cmp	r3, #2
 800250e:	dde3      	ble.n	80024d8 <SOS_transmit+0x14>
	    }

		//three time units between characters
		//HAL_Delay(300*2);
		vTaskDelayUntil(&LastWakeTime, 300*2);
 8002510:	f44f 7116 	mov.w	r1, #600	; 0x258
 8002514:	4829      	ldr	r0, [pc, #164]	; (80025bc <SOS_transmit+0xf8>)
 8002516:	f7fe f9df 	bl	80008d8 <xTaskDelayUntil>

		//Sending 'O'
		for (int i=0; i<3; i++)
 800251a:	2300      	movs	r3, #0
 800251c:	60fb      	str	r3, [r7, #12]
 800251e:	e018      	b.n	8002552 <SOS_transmit+0x8e>
			{
			  //light up the LED for a DASH
			  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
			  //Write 1 to bit 14 of GPIOB ODR (Output data register)
			  GPIOB->ODR |= (1 << 14);
 8002520:	4b25      	ldr	r3, [pc, #148]	; (80025b8 <SOS_transmit+0xf4>)
 8002522:	695b      	ldr	r3, [r3, #20]
 8002524:	4a24      	ldr	r2, [pc, #144]	; (80025b8 <SOS_transmit+0xf4>)
 8002526:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800252a:	6153      	str	r3, [r2, #20]
			  //HAL_Delay(300*4);
			  vTaskDelayUntil(&LastWakeTime, 300*4);
 800252c:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 8002530:	4822      	ldr	r0, [pc, #136]	; (80025bc <SOS_transmit+0xf8>)
 8002532:	f7fe f9d1 	bl	80008d8 <xTaskDelayUntil>
			  //turn off the LED for spacing
			  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
			  //Write 0 to bit 14 of GPIOB ODR (Output data register)
			  GPIOB->ODR &= ~(1 << 14);
 8002536:	4b20      	ldr	r3, [pc, #128]	; (80025b8 <SOS_transmit+0xf4>)
 8002538:	695b      	ldr	r3, [r3, #20]
 800253a:	4a1f      	ldr	r2, [pc, #124]	; (80025b8 <SOS_transmit+0xf4>)
 800253c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002540:	6153      	str	r3, [r2, #20]
			  //HAL_Delay(300);
			  vTaskDelayUntil(&LastWakeTime, 300);
 8002542:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8002546:	481d      	ldr	r0, [pc, #116]	; (80025bc <SOS_transmit+0xf8>)
 8002548:	f7fe f9c6 	bl	80008d8 <xTaskDelayUntil>
		for (int i=0; i<3; i++)
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	3301      	adds	r3, #1
 8002550:	60fb      	str	r3, [r7, #12]
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2b02      	cmp	r3, #2
 8002556:	dde3      	ble.n	8002520 <SOS_transmit+0x5c>
		    }

		//three time units between characters
		 //HAL_Delay(300*2);
		vTaskDelayUntil(&LastWakeTime, 300*2);
 8002558:	f44f 7116 	mov.w	r1, #600	; 0x258
 800255c:	4817      	ldr	r0, [pc, #92]	; (80025bc <SOS_transmit+0xf8>)
 800255e:	f7fe f9bb 	bl	80008d8 <xTaskDelayUntil>
        //Sending 'S'
		for (int i=0; i<3; i++)
 8002562:	2300      	movs	r3, #0
 8002564:	60bb      	str	r3, [r7, #8]
 8002566:	e018      	b.n	800259a <SOS_transmit+0xd6>
			{
			  //light up the LED for a DOT
			  //Write 1 to bit 14 of GPIOB ODR (Output data register)
			  GPIOB->ODR |= (1 << 14);
 8002568:	4b13      	ldr	r3, [pc, #76]	; (80025b8 <SOS_transmit+0xf4>)
 800256a:	695b      	ldr	r3, [r3, #20]
 800256c:	4a12      	ldr	r2, [pc, #72]	; (80025b8 <SOS_transmit+0xf4>)
 800256e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002572:	6153      	str	r3, [r2, #20]
			  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
			  //HAL_Delay(300);
			  vTaskDelayUntil(&LastWakeTime, 300);
 8002574:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8002578:	4810      	ldr	r0, [pc, #64]	; (80025bc <SOS_transmit+0xf8>)
 800257a:	f7fe f9ad 	bl	80008d8 <xTaskDelayUntil>
			  //turn off the LED for spacing
			  //Write 0 to bit 14 of GPIOB ODR (Output data register)
			  GPIOB->ODR &= ~(1 << 14);
 800257e:	4b0e      	ldr	r3, [pc, #56]	; (80025b8 <SOS_transmit+0xf4>)
 8002580:	695b      	ldr	r3, [r3, #20]
 8002582:	4a0d      	ldr	r2, [pc, #52]	; (80025b8 <SOS_transmit+0xf4>)
 8002584:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002588:	6153      	str	r3, [r2, #20]
			  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
			  //HAL_Delay(300);
			  vTaskDelayUntil(&LastWakeTime, 300);
 800258a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800258e:	480b      	ldr	r0, [pc, #44]	; (80025bc <SOS_transmit+0xf8>)
 8002590:	f7fe f9a2 	bl	80008d8 <xTaskDelayUntil>
		for (int i=0; i<3; i++)
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	3301      	adds	r3, #1
 8002598:	60bb      	str	r3, [r7, #8]
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	2b02      	cmp	r3, #2
 800259e:	dde3      	ble.n	8002568 <SOS_transmit+0xa4>
		    }

		//seven time units between words
		 //HAL_Delay(300*6);
		vTaskDelayUntil(&LastWakeTime, 300*6);
 80025a0:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 80025a4:	4805      	ldr	r0, [pc, #20]	; (80025bc <SOS_transmit+0xf8>)
 80025a6:	f7fe f997 	bl	80008d8 <xTaskDelayUntil>
		for (int j=0 ; j<3 ; j++) //To transmit SOS 3 times
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	3301      	adds	r3, #1
 80025ae:	617b      	str	r3, [r7, #20]
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	dd8d      	ble.n	80024d2 <SOS_transmit+0xe>
 80025b6:	e789      	b.n	80024cc <SOS_transmit+0x8>
 80025b8:	48000400 	.word	0x48000400
 80025bc:	20000d3c 	.word	0x20000d3c

080025c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a04      	ldr	r2, [pc, #16]	; (80025e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d101      	bne.n	80025d6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80025d2:	f000 fc9f 	bl	8002f14 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80025d6:	bf00      	nop
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40001000 	.word	0x40001000

080025e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025e8:	b672      	cpsid	i
}
 80025ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025ec:	e7fe      	b.n	80025ec <Error_Handler+0x8>
	...

080025f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025f6:	4b0f      	ldr	r3, [pc, #60]	; (8002634 <HAL_MspInit+0x44>)
 80025f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025fa:	4a0e      	ldr	r2, [pc, #56]	; (8002634 <HAL_MspInit+0x44>)
 80025fc:	f043 0301 	orr.w	r3, r3, #1
 8002600:	6613      	str	r3, [r2, #96]	; 0x60
 8002602:	4b0c      	ldr	r3, [pc, #48]	; (8002634 <HAL_MspInit+0x44>)
 8002604:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	607b      	str	r3, [r7, #4]
 800260c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800260e:	4b09      	ldr	r3, [pc, #36]	; (8002634 <HAL_MspInit+0x44>)
 8002610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002612:	4a08      	ldr	r2, [pc, #32]	; (8002634 <HAL_MspInit+0x44>)
 8002614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002618:	6593      	str	r3, [r2, #88]	; 0x58
 800261a:	4b06      	ldr	r3, [pc, #24]	; (8002634 <HAL_MspInit+0x44>)
 800261c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800261e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002622:	603b      	str	r3, [r7, #0]
 8002624:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002626:	bf00      	nop
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40021000 	.word	0x40021000

08002638 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b08a      	sub	sp, #40	; 0x28
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002640:	f107 0314 	add.w	r3, r7, #20
 8002644:	2200      	movs	r2, #0
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	605a      	str	r2, [r3, #4]
 800264a:	609a      	str	r2, [r3, #8]
 800264c:	60da      	str	r2, [r3, #12]
 800264e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a15      	ldr	r2, [pc, #84]	; (80026ac <HAL_ADC_MspInit+0x74>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d123      	bne.n	80026a2 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800265a:	4b15      	ldr	r3, [pc, #84]	; (80026b0 <HAL_ADC_MspInit+0x78>)
 800265c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800265e:	4a14      	ldr	r2, [pc, #80]	; (80026b0 <HAL_ADC_MspInit+0x78>)
 8002660:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002664:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002666:	4b12      	ldr	r3, [pc, #72]	; (80026b0 <HAL_ADC_MspInit+0x78>)
 8002668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800266a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800266e:	613b      	str	r3, [r7, #16]
 8002670:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002672:	4b0f      	ldr	r3, [pc, #60]	; (80026b0 <HAL_ADC_MspInit+0x78>)
 8002674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002676:	4a0e      	ldr	r2, [pc, #56]	; (80026b0 <HAL_ADC_MspInit+0x78>)
 8002678:	f043 0304 	orr.w	r3, r3, #4
 800267c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800267e:	4b0c      	ldr	r3, [pc, #48]	; (80026b0 <HAL_ADC_MspInit+0x78>)
 8002680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002682:	f003 0304 	and.w	r3, r3, #4
 8002686:	60fb      	str	r3, [r7, #12]
 8002688:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 800268a:	233f      	movs	r3, #63	; 0x3f
 800268c:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800268e:	230b      	movs	r3, #11
 8002690:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002692:	2300      	movs	r3, #0
 8002694:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002696:	f107 0314 	add.w	r3, r7, #20
 800269a:	4619      	mov	r1, r3
 800269c:	4805      	ldr	r0, [pc, #20]	; (80026b4 <HAL_ADC_MspInit+0x7c>)
 800269e:	f001 fd29 	bl	80040f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80026a2:	bf00      	nop
 80026a4:	3728      	adds	r7, #40	; 0x28
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	50040000 	.word	0x50040000
 80026b0:	40021000 	.word	0x40021000
 80026b4:	48000800 	.word	0x48000800

080026b8 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b0ae      	sub	sp, #184	; 0xb8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	609a      	str	r2, [r3, #8]
 80026cc:	60da      	str	r2, [r3, #12]
 80026ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026d0:	f107 0310 	add.w	r3, r7, #16
 80026d4:	2294      	movs	r2, #148	; 0x94
 80026d6:	2100      	movs	r1, #0
 80026d8:	4618      	mov	r0, r3
 80026da:	f005 fb99 	bl	8007e10 <memset>
  if(DFSDM1_Init == 0)
 80026de:	4b25      	ldr	r3, [pc, #148]	; (8002774 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d142      	bne.n	800276c <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80026e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026ea:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80026ec:	2300      	movs	r3, #0
 80026ee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026f2:	f107 0310 	add.w	r3, r7, #16
 80026f6:	4618      	mov	r0, r3
 80026f8:	f003 fca4 	bl	8006044 <HAL_RCCEx_PeriphCLKConfig>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8002702:	f7ff ff6f 	bl	80025e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8002706:	4b1c      	ldr	r3, [pc, #112]	; (8002778 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002708:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800270a:	4a1b      	ldr	r2, [pc, #108]	; (8002778 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800270c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002710:	6613      	str	r3, [r2, #96]	; 0x60
 8002712:	4b19      	ldr	r3, [pc, #100]	; (8002778 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002714:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002716:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800271a:	60fb      	str	r3, [r7, #12]
 800271c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800271e:	4b16      	ldr	r3, [pc, #88]	; (8002778 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002722:	4a15      	ldr	r2, [pc, #84]	; (8002778 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8002724:	f043 0310 	orr.w	r3, r3, #16
 8002728:	64d3      	str	r3, [r2, #76]	; 0x4c
 800272a:	4b13      	ldr	r3, [pc, #76]	; (8002778 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800272c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800272e:	f003 0310 	and.w	r3, r3, #16
 8002732:	60bb      	str	r3, [r7, #8]
 8002734:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8002736:	f44f 7320 	mov.w	r3, #640	; 0x280
 800273a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800273e:	2302      	movs	r3, #2
 8002740:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002744:	2300      	movs	r3, #0
 8002746:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800274a:	2300      	movs	r3, #0
 800274c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8002750:	2306      	movs	r3, #6
 8002752:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002756:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800275a:	4619      	mov	r1, r3
 800275c:	4807      	ldr	r0, [pc, #28]	; (800277c <HAL_DFSDM_ChannelMspInit+0xc4>)
 800275e:	f001 fcc9 	bl	80040f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8002762:	4b04      	ldr	r3, [pc, #16]	; (8002774 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	3301      	adds	r3, #1
 8002768:	4a02      	ldr	r2, [pc, #8]	; (8002774 <HAL_DFSDM_ChannelMspInit+0xbc>)
 800276a:	6013      	str	r3, [r2, #0]
  }

}
 800276c:	bf00      	nop
 800276e:	37b8      	adds	r7, #184	; 0xb8
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	200011f0 	.word	0x200011f0
 8002778:	40021000 	.word	0x40021000
 800277c:	48001000 	.word	0x48001000

08002780 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b0b0      	sub	sp, #192	; 0xc0
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002788:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]
 8002790:	605a      	str	r2, [r3, #4]
 8002792:	609a      	str	r2, [r3, #8]
 8002794:	60da      	str	r2, [r3, #12]
 8002796:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002798:	f107 0318 	add.w	r3, r7, #24
 800279c:	2294      	movs	r2, #148	; 0x94
 800279e:	2100      	movs	r1, #0
 80027a0:	4618      	mov	r0, r3
 80027a2:	f005 fb35 	bl	8007e10 <memset>
  if(hi2c->Instance==I2C1)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a42      	ldr	r2, [pc, #264]	; (80028b4 <HAL_I2C_MspInit+0x134>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d13c      	bne.n	800282a <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80027b0:	2340      	movs	r3, #64	; 0x40
 80027b2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80027b4:	2300      	movs	r3, #0
 80027b6:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027b8:	f107 0318 	add.w	r3, r7, #24
 80027bc:	4618      	mov	r0, r3
 80027be:	f003 fc41 	bl	8006044 <HAL_RCCEx_PeriphCLKConfig>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80027c8:	f7ff ff0c 	bl	80025e4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027cc:	4b3a      	ldr	r3, [pc, #232]	; (80028b8 <HAL_I2C_MspInit+0x138>)
 80027ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027d0:	4a39      	ldr	r2, [pc, #228]	; (80028b8 <HAL_I2C_MspInit+0x138>)
 80027d2:	f043 0302 	orr.w	r3, r3, #2
 80027d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027d8:	4b37      	ldr	r3, [pc, #220]	; (80028b8 <HAL_I2C_MspInit+0x138>)
 80027da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027dc:	f003 0302 	and.w	r3, r3, #2
 80027e0:	617b      	str	r3, [r7, #20]
 80027e2:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80027e4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80027e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027ec:	2312      	movs	r3, #18
 80027ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027f2:	2301      	movs	r3, #1
 80027f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f8:	2303      	movs	r3, #3
 80027fa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80027fe:	2304      	movs	r3, #4
 8002800:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002804:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002808:	4619      	mov	r1, r3
 800280a:	482c      	ldr	r0, [pc, #176]	; (80028bc <HAL_I2C_MspInit+0x13c>)
 800280c:	f001 fc72 	bl	80040f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002810:	4b29      	ldr	r3, [pc, #164]	; (80028b8 <HAL_I2C_MspInit+0x138>)
 8002812:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002814:	4a28      	ldr	r2, [pc, #160]	; (80028b8 <HAL_I2C_MspInit+0x138>)
 8002816:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800281a:	6593      	str	r3, [r2, #88]	; 0x58
 800281c:	4b26      	ldr	r3, [pc, #152]	; (80028b8 <HAL_I2C_MspInit+0x138>)
 800281e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002820:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002824:	613b      	str	r3, [r7, #16]
 8002826:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002828:	e040      	b.n	80028ac <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a24      	ldr	r2, [pc, #144]	; (80028c0 <HAL_I2C_MspInit+0x140>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d13b      	bne.n	80028ac <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002834:	2380      	movs	r3, #128	; 0x80
 8002836:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002838:	2300      	movs	r3, #0
 800283a:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800283c:	f107 0318 	add.w	r3, r7, #24
 8002840:	4618      	mov	r0, r3
 8002842:	f003 fbff 	bl	8006044 <HAL_RCCEx_PeriphCLKConfig>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 800284c:	f7ff feca 	bl	80025e4 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002850:	4b19      	ldr	r3, [pc, #100]	; (80028b8 <HAL_I2C_MspInit+0x138>)
 8002852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002854:	4a18      	ldr	r2, [pc, #96]	; (80028b8 <HAL_I2C_MspInit+0x138>)
 8002856:	f043 0302 	orr.w	r3, r3, #2
 800285a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800285c:	4b16      	ldr	r3, [pc, #88]	; (80028b8 <HAL_I2C_MspInit+0x138>)
 800285e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002860:	f003 0302 	and.w	r3, r3, #2
 8002864:	60fb      	str	r3, [r7, #12]
 8002866:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8002868:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800286c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002870:	2312      	movs	r3, #18
 8002872:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002876:	2301      	movs	r3, #1
 8002878:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800287c:	2303      	movs	r3, #3
 800287e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002882:	2304      	movs	r3, #4
 8002884:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002888:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800288c:	4619      	mov	r1, r3
 800288e:	480b      	ldr	r0, [pc, #44]	; (80028bc <HAL_I2C_MspInit+0x13c>)
 8002890:	f001 fc30 	bl	80040f4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002894:	4b08      	ldr	r3, [pc, #32]	; (80028b8 <HAL_I2C_MspInit+0x138>)
 8002896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002898:	4a07      	ldr	r2, [pc, #28]	; (80028b8 <HAL_I2C_MspInit+0x138>)
 800289a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800289e:	6593      	str	r3, [r2, #88]	; 0x58
 80028a0:	4b05      	ldr	r3, [pc, #20]	; (80028b8 <HAL_I2C_MspInit+0x138>)
 80028a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028a8:	60bb      	str	r3, [r7, #8]
 80028aa:	68bb      	ldr	r3, [r7, #8]
}
 80028ac:	bf00      	nop
 80028ae:	37c0      	adds	r7, #192	; 0xc0
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40005400 	.word	0x40005400
 80028b8:	40021000 	.word	0x40021000
 80028bc:	48000400 	.word	0x48000400
 80028c0:	40005800 	.word	0x40005800

080028c4 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b0b0      	sub	sp, #192	; 0xc0
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028cc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	605a      	str	r2, [r3, #4]
 80028d6:	609a      	str	r2, [r3, #8]
 80028d8:	60da      	str	r2, [r3, #12]
 80028da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028dc:	f107 0318 	add.w	r3, r7, #24
 80028e0:	2294      	movs	r2, #148	; 0x94
 80028e2:	2100      	movs	r1, #0
 80028e4:	4618      	mov	r0, r3
 80028e6:	f005 fa93 	bl	8007e10 <memset>
  if(hospi->Instance==OCTOSPI1)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a28      	ldr	r2, [pc, #160]	; (8002990 <HAL_OSPI_MspInit+0xcc>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d149      	bne.n	8002988 <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 80028f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028f8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 80028fa:	2300      	movs	r3, #0
 80028fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002900:	f107 0318 	add.w	r3, r7, #24
 8002904:	4618      	mov	r0, r3
 8002906:	f003 fb9d 	bl	8006044 <HAL_RCCEx_PeriphCLKConfig>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 8002910:	f7ff fe68 	bl	80025e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8002914:	4b1f      	ldr	r3, [pc, #124]	; (8002994 <HAL_OSPI_MspInit+0xd0>)
 8002916:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002918:	4a1e      	ldr	r2, [pc, #120]	; (8002994 <HAL_OSPI_MspInit+0xd0>)
 800291a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800291e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002920:	4b1c      	ldr	r3, [pc, #112]	; (8002994 <HAL_OSPI_MspInit+0xd0>)
 8002922:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002924:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002928:	617b      	str	r3, [r7, #20]
 800292a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 800292c:	4b19      	ldr	r3, [pc, #100]	; (8002994 <HAL_OSPI_MspInit+0xd0>)
 800292e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002930:	4a18      	ldr	r2, [pc, #96]	; (8002994 <HAL_OSPI_MspInit+0xd0>)
 8002932:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002936:	6513      	str	r3, [r2, #80]	; 0x50
 8002938:	4b16      	ldr	r3, [pc, #88]	; (8002994 <HAL_OSPI_MspInit+0xd0>)
 800293a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800293c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002940:	613b      	str	r3, [r7, #16]
 8002942:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002944:	4b13      	ldr	r3, [pc, #76]	; (8002994 <HAL_OSPI_MspInit+0xd0>)
 8002946:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002948:	4a12      	ldr	r2, [pc, #72]	; (8002994 <HAL_OSPI_MspInit+0xd0>)
 800294a:	f043 0310 	orr.w	r3, r3, #16
 800294e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002950:	4b10      	ldr	r3, [pc, #64]	; (8002994 <HAL_OSPI_MspInit+0xd0>)
 8002952:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002954:	f003 0310 	and.w	r3, r3, #16
 8002958:	60fb      	str	r3, [r7, #12]
 800295a:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800295c:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8002960:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002964:	2302      	movs	r3, #2
 8002966:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296a:	2300      	movs	r3, #0
 800296c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002970:	2303      	movs	r3, #3
 8002972:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8002976:	230a      	movs	r3, #10
 8002978:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800297c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002980:	4619      	mov	r1, r3
 8002982:	4805      	ldr	r0, [pc, #20]	; (8002998 <HAL_OSPI_MspInit+0xd4>)
 8002984:	f001 fbb6 	bl	80040f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 8002988:	bf00      	nop
 800298a:	37c0      	adds	r7, #192	; 0xc0
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}
 8002990:	a0001000 	.word	0xa0001000
 8002994:	40021000 	.word	0x40021000
 8002998:	48001000 	.word	0x48001000

0800299c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b08c      	sub	sp, #48	; 0x30
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a4:	f107 031c 	add.w	r3, r7, #28
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	605a      	str	r2, [r3, #4]
 80029ae:	609a      	str	r2, [r3, #8]
 80029b0:	60da      	str	r2, [r3, #12]
 80029b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a2f      	ldr	r2, [pc, #188]	; (8002a78 <HAL_SPI_MspInit+0xdc>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d129      	bne.n	8002a12 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80029be:	4b2f      	ldr	r3, [pc, #188]	; (8002a7c <HAL_SPI_MspInit+0xe0>)
 80029c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029c2:	4a2e      	ldr	r2, [pc, #184]	; (8002a7c <HAL_SPI_MspInit+0xe0>)
 80029c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80029c8:	6613      	str	r3, [r2, #96]	; 0x60
 80029ca:	4b2c      	ldr	r3, [pc, #176]	; (8002a7c <HAL_SPI_MspInit+0xe0>)
 80029cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029d2:	61bb      	str	r3, [r7, #24]
 80029d4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d6:	4b29      	ldr	r3, [pc, #164]	; (8002a7c <HAL_SPI_MspInit+0xe0>)
 80029d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029da:	4a28      	ldr	r2, [pc, #160]	; (8002a7c <HAL_SPI_MspInit+0xe0>)
 80029dc:	f043 0301 	orr.w	r3, r3, #1
 80029e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029e2:	4b26      	ldr	r3, [pc, #152]	; (8002a7c <HAL_SPI_MspInit+0xe0>)
 80029e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	617b      	str	r3, [r7, #20]
 80029ec:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80029ee:	23e0      	movs	r3, #224	; 0xe0
 80029f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f2:	2302      	movs	r3, #2
 80029f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f6:	2300      	movs	r3, #0
 80029f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029fa:	2303      	movs	r3, #3
 80029fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80029fe:	2305      	movs	r3, #5
 8002a00:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a02:	f107 031c 	add.w	r3, r7, #28
 8002a06:	4619      	mov	r1, r3
 8002a08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a0c:	f001 fb72 	bl	80040f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002a10:	e02d      	b.n	8002a6e <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a1a      	ldr	r2, [pc, #104]	; (8002a80 <HAL_SPI_MspInit+0xe4>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d128      	bne.n	8002a6e <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002a1c:	4b17      	ldr	r3, [pc, #92]	; (8002a7c <HAL_SPI_MspInit+0xe0>)
 8002a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a20:	4a16      	ldr	r2, [pc, #88]	; (8002a7c <HAL_SPI_MspInit+0xe0>)
 8002a22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a26:	6593      	str	r3, [r2, #88]	; 0x58
 8002a28:	4b14      	ldr	r3, [pc, #80]	; (8002a7c <HAL_SPI_MspInit+0xe0>)
 8002a2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a30:	613b      	str	r3, [r7, #16]
 8002a32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a34:	4b11      	ldr	r3, [pc, #68]	; (8002a7c <HAL_SPI_MspInit+0xe0>)
 8002a36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a38:	4a10      	ldr	r2, [pc, #64]	; (8002a7c <HAL_SPI_MspInit+0xe0>)
 8002a3a:	f043 0304 	orr.w	r3, r3, #4
 8002a3e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a40:	4b0e      	ldr	r3, [pc, #56]	; (8002a7c <HAL_SPI_MspInit+0xe0>)
 8002a42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a44:	f003 0304 	and.w	r3, r3, #4
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8002a4c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002a50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a52:	2302      	movs	r3, #2
 8002a54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a56:	2300      	movs	r3, #0
 8002a58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002a5e:	2306      	movs	r3, #6
 8002a60:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a62:	f107 031c 	add.w	r3, r7, #28
 8002a66:	4619      	mov	r1, r3
 8002a68:	4806      	ldr	r0, [pc, #24]	; (8002a84 <HAL_SPI_MspInit+0xe8>)
 8002a6a:	f001 fb43 	bl	80040f4 <HAL_GPIO_Init>
}
 8002a6e:	bf00      	nop
 8002a70:	3730      	adds	r7, #48	; 0x30
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	40013000 	.word	0x40013000
 8002a7c:	40021000 	.word	0x40021000
 8002a80:	40003c00 	.word	0x40003c00
 8002a84:	48000800 	.word	0x48000800

08002a88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b0b4      	sub	sp, #208	; 0xd0
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a90:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	605a      	str	r2, [r3, #4]
 8002a9a:	609a      	str	r2, [r3, #8]
 8002a9c:	60da      	str	r2, [r3, #12]
 8002a9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002aa0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002aa4:	2294      	movs	r2, #148	; 0x94
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f005 f9b1 	bl	8007e10 <memset>
  if(huart->Instance==UART4)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a83      	ldr	r2, [pc, #524]	; (8002cc0 <HAL_UART_MspInit+0x238>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d13c      	bne.n	8002b32 <HAL_UART_MspInit+0xaa>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002ab8:	2308      	movs	r3, #8
 8002aba:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002abc:	2300      	movs	r3, #0
 8002abe:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ac0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f003 fabd 	bl	8006044 <HAL_RCCEx_PeriphCLKConfig>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d001      	beq.n	8002ad4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002ad0:	f7ff fd88 	bl	80025e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002ad4:	4b7b      	ldr	r3, [pc, #492]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002ad6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad8:	4a7a      	ldr	r2, [pc, #488]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002ada:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002ade:	6593      	str	r3, [r2, #88]	; 0x58
 8002ae0:	4b78      	ldr	r3, [pc, #480]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002ae2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8002aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aec:	4b75      	ldr	r3, [pc, #468]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002aee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002af0:	4a74      	ldr	r2, [pc, #464]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002af2:	f043 0301 	orr.w	r3, r3, #1
 8002af6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002af8:	4b72      	ldr	r3, [pc, #456]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002afa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002afc:	f003 0301 	and.w	r3, r3, #1
 8002b00:	623b      	str	r3, [r7, #32]
 8002b02:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8002b04:	2303      	movs	r3, #3
 8002b06:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b16:	2303      	movs	r3, #3
 8002b18:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002b1c:	2308      	movs	r3, #8
 8002b1e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b22:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002b26:	4619      	mov	r1, r3
 8002b28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b2c:	f001 fae2 	bl	80040f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002b30:	e0c2      	b.n	8002cb8 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART1)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a64      	ldr	r2, [pc, #400]	; (8002cc8 <HAL_UART_MspInit+0x240>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d13b      	bne.n	8002bb4 <HAL_UART_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002b40:	2300      	movs	r3, #0
 8002b42:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f003 fa7b 	bl	8006044 <HAL_RCCEx_PeriphCLKConfig>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d001      	beq.n	8002b58 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8002b54:	f7ff fd46 	bl	80025e4 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b58:	4b5a      	ldr	r3, [pc, #360]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002b5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b5c:	4a59      	ldr	r2, [pc, #356]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002b5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b62:	6613      	str	r3, [r2, #96]	; 0x60
 8002b64:	4b57      	ldr	r3, [pc, #348]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002b66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b6c:	61fb      	str	r3, [r7, #28]
 8002b6e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b70:	4b54      	ldr	r3, [pc, #336]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b74:	4a53      	ldr	r2, [pc, #332]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002b76:	f043 0302 	orr.w	r3, r3, #2
 8002b7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b7c:	4b51      	ldr	r3, [pc, #324]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	61bb      	str	r3, [r7, #24]
 8002b86:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8002b88:	23c0      	movs	r3, #192	; 0xc0
 8002b8a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b94:	2300      	movs	r3, #0
 8002b96:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ba0:	2307      	movs	r3, #7
 8002ba2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ba6:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002baa:	4619      	mov	r1, r3
 8002bac:	4847      	ldr	r0, [pc, #284]	; (8002ccc <HAL_UART_MspInit+0x244>)
 8002bae:	f001 faa1 	bl	80040f4 <HAL_GPIO_Init>
}
 8002bb2:	e081      	b.n	8002cb8 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART2)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a45      	ldr	r2, [pc, #276]	; (8002cd0 <HAL_UART_MspInit+0x248>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d13b      	bne.n	8002c36 <HAL_UART_MspInit+0x1ae>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bc6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f003 fa3a 	bl	8006044 <HAL_RCCEx_PeriphCLKConfig>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <HAL_UART_MspInit+0x152>
      Error_Handler();
 8002bd6:	f7ff fd05 	bl	80025e4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002bda:	4b3a      	ldr	r3, [pc, #232]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bde:	4a39      	ldr	r2, [pc, #228]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002be0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002be4:	6593      	str	r3, [r2, #88]	; 0x58
 8002be6:	4b37      	ldr	r3, [pc, #220]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bee:	617b      	str	r3, [r7, #20]
 8002bf0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bf2:	4b34      	ldr	r3, [pc, #208]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bf6:	4a33      	ldr	r2, [pc, #204]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002bf8:	f043 0308 	orr.w	r3, r3, #8
 8002bfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bfe:	4b31      	ldr	r3, [pc, #196]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c02:	f003 0308 	and.w	r3, r3, #8
 8002c06:	613b      	str	r3, [r7, #16]
 8002c08:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8002c0a:	2378      	movs	r3, #120	; 0x78
 8002c0c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c10:	2302      	movs	r3, #2
 8002c12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c16:	2300      	movs	r3, #0
 8002c18:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c22:	2307      	movs	r3, #7
 8002c24:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c28:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	4829      	ldr	r0, [pc, #164]	; (8002cd4 <HAL_UART_MspInit+0x24c>)
 8002c30:	f001 fa60 	bl	80040f4 <HAL_GPIO_Init>
}
 8002c34:	e040      	b.n	8002cb8 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART3)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a27      	ldr	r2, [pc, #156]	; (8002cd8 <HAL_UART_MspInit+0x250>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d13b      	bne.n	8002cb8 <HAL_UART_MspInit+0x230>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002c40:	2304      	movs	r3, #4
 8002c42:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002c44:	2300      	movs	r3, #0
 8002c46:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c48:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f003 f9f9 	bl	8006044 <HAL_RCCEx_PeriphCLKConfig>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <HAL_UART_MspInit+0x1d4>
      Error_Handler();
 8002c58:	f7ff fcc4 	bl	80025e4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002c5c:	4b19      	ldr	r3, [pc, #100]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002c5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c60:	4a18      	ldr	r2, [pc, #96]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002c62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c66:	6593      	str	r3, [r2, #88]	; 0x58
 8002c68:	4b16      	ldr	r3, [pc, #88]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002c6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c6c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c70:	60fb      	str	r3, [r7, #12]
 8002c72:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c74:	4b13      	ldr	r3, [pc, #76]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002c76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c78:	4a12      	ldr	r2, [pc, #72]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002c7a:	f043 0308 	orr.w	r3, r3, #8
 8002c7e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c80:	4b10      	ldr	r3, [pc, #64]	; (8002cc4 <HAL_UART_MspInit+0x23c>)
 8002c82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c84:	f003 0308 	and.w	r3, r3, #8
 8002c88:	60bb      	str	r3, [r7, #8]
 8002c8a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8002c8c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002c90:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c94:	2302      	movs	r3, #2
 8002c96:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002ca6:	2307      	movs	r3, #7
 8002ca8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cac:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	4808      	ldr	r0, [pc, #32]	; (8002cd4 <HAL_UART_MspInit+0x24c>)
 8002cb4:	f001 fa1e 	bl	80040f4 <HAL_GPIO_Init>
}
 8002cb8:	bf00      	nop
 8002cba:	37d0      	adds	r7, #208	; 0xd0
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40004c00 	.word	0x40004c00
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	40013800 	.word	0x40013800
 8002ccc:	48000400 	.word	0x48000400
 8002cd0:	40004400 	.word	0x40004400
 8002cd4:	48000c00 	.word	0x48000c00
 8002cd8:	40004800 	.word	0x40004800

08002cdc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b08e      	sub	sp, #56	; 0x38
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002cea:	4b34      	ldr	r3, [pc, #208]	; (8002dbc <HAL_InitTick+0xe0>)
 8002cec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cee:	4a33      	ldr	r2, [pc, #204]	; (8002dbc <HAL_InitTick+0xe0>)
 8002cf0:	f043 0310 	orr.w	r3, r3, #16
 8002cf4:	6593      	str	r3, [r2, #88]	; 0x58
 8002cf6:	4b31      	ldr	r3, [pc, #196]	; (8002dbc <HAL_InitTick+0xe0>)
 8002cf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cfa:	f003 0310 	and.w	r3, r3, #16
 8002cfe:	60fb      	str	r3, [r7, #12]
 8002d00:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002d02:	f107 0210 	add.w	r2, r7, #16
 8002d06:	f107 0314 	add.w	r3, r7, #20
 8002d0a:	4611      	mov	r1, r2
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f003 f8a7 	bl	8005e60 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002d12:	6a3b      	ldr	r3, [r7, #32]
 8002d14:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d103      	bne.n	8002d24 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002d1c:	f003 f874 	bl	8005e08 <HAL_RCC_GetPCLK1Freq>
 8002d20:	6378      	str	r0, [r7, #52]	; 0x34
 8002d22:	e004      	b.n	8002d2e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002d24:	f003 f870 	bl	8005e08 <HAL_RCC_GetPCLK1Freq>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	005b      	lsls	r3, r3, #1
 8002d2c:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002d2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d30:	4a23      	ldr	r2, [pc, #140]	; (8002dc0 <HAL_InitTick+0xe4>)
 8002d32:	fba2 2303 	umull	r2, r3, r2, r3
 8002d36:	0c9b      	lsrs	r3, r3, #18
 8002d38:	3b01      	subs	r3, #1
 8002d3a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002d3c:	4b21      	ldr	r3, [pc, #132]	; (8002dc4 <HAL_InitTick+0xe8>)
 8002d3e:	4a22      	ldr	r2, [pc, #136]	; (8002dc8 <HAL_InitTick+0xec>)
 8002d40:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002d42:	4b20      	ldr	r3, [pc, #128]	; (8002dc4 <HAL_InitTick+0xe8>)
 8002d44:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d48:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002d4a:	4a1e      	ldr	r2, [pc, #120]	; (8002dc4 <HAL_InitTick+0xe8>)
 8002d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d4e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002d50:	4b1c      	ldr	r3, [pc, #112]	; (8002dc4 <HAL_InitTick+0xe8>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d56:	4b1b      	ldr	r3, [pc, #108]	; (8002dc4 <HAL_InitTick+0xe8>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d5c:	4b19      	ldr	r3, [pc, #100]	; (8002dc4 <HAL_InitTick+0xe8>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002d62:	4818      	ldr	r0, [pc, #96]	; (8002dc4 <HAL_InitTick+0xe8>)
 8002d64:	f003 ff39 	bl	8006bda <HAL_TIM_Base_Init>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002d6e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d11b      	bne.n	8002dae <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002d76:	4813      	ldr	r0, [pc, #76]	; (8002dc4 <HAL_InitTick+0xe8>)
 8002d78:	f003 ff90 	bl	8006c9c <HAL_TIM_Base_Start_IT>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002d82:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d111      	bne.n	8002dae <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002d8a:	2036      	movs	r0, #54	; 0x36
 8002d8c:	f001 f898 	bl	8003ec0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b0f      	cmp	r3, #15
 8002d94:	d808      	bhi.n	8002da8 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002d96:	2200      	movs	r2, #0
 8002d98:	6879      	ldr	r1, [r7, #4]
 8002d9a:	2036      	movs	r0, #54	; 0x36
 8002d9c:	f001 f874 	bl	8003e88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002da0:	4a0a      	ldr	r2, [pc, #40]	; (8002dcc <HAL_InitTick+0xf0>)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6013      	str	r3, [r2, #0]
 8002da6:	e002      	b.n	8002dae <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002dae:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3738      	adds	r7, #56	; 0x38
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	40021000 	.word	0x40021000
 8002dc0:	431bde83 	.word	0x431bde83
 8002dc4:	200011f4 	.word	0x200011f4
 8002dc8:	40001000 	.word	0x40001000
 8002dcc:	2000000c 	.word	0x2000000c

08002dd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002dd4:	e7fe      	b.n	8002dd4 <NMI_Handler+0x4>

08002dd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dda:	e7fe      	b.n	8002dda <HardFault_Handler+0x4>

08002ddc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002de0:	e7fe      	b.n	8002de0 <MemManage_Handler+0x4>

08002de2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002de2:	b480      	push	{r7}
 8002de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002de6:	e7fe      	b.n	8002de6 <BusFault_Handler+0x4>

08002de8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dec:	e7fe      	b.n	8002dec <UsageFault_Handler+0x4>

08002dee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dee:	b480      	push	{r7}
 8002df0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002df2:	bf00      	nop
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8002e00:	2020      	movs	r0, #32
 8002e02:	f001 fb21 	bl	8004448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8002e06:	2040      	movs	r0, #64	; 0x40
 8002e08:	f001 fb1e 	bl	8004448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8002e0c:	2080      	movs	r0, #128	; 0x80
 8002e0e:	f001 fb1b 	bl	8004448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8002e12:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002e16:	f001 fb17 	bl	8004448 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 8002e22:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002e26:	f001 fb0f 	bl	8004448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8002e2a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002e2e:	f001 fb0b 	bl	8004448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 8002e32:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002e36:	f001 fb07 	bl	8004448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8002e3a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002e3e:	f001 fb03 	bl	8004448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8002e42:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002e46:	f001 faff 	bl	8004448 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8002e4a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002e4e:	f001 fafb 	bl	8004448 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e52:	bf00      	nop
 8002e54:	bd80      	pop	{r7, pc}
	...

08002e58 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002e5c:	4802      	ldr	r0, [pc, #8]	; (8002e68 <TIM6_DAC_IRQHandler+0x10>)
 8002e5e:	f003 ff8d 	bl	8006d7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002e62:	bf00      	nop
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	200011f4 	.word	0x200011f4

08002e6c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002e70:	4b06      	ldr	r3, [pc, #24]	; (8002e8c <SystemInit+0x20>)
 8002e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e76:	4a05      	ldr	r2, [pc, #20]	; (8002e8c <SystemInit+0x20>)
 8002e78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002e80:	bf00      	nop
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	e000ed00 	.word	0xe000ed00

08002e90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002e90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ec8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002e94:	f7ff ffea 	bl	8002e6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e98:	480c      	ldr	r0, [pc, #48]	; (8002ecc <LoopForever+0x6>)
  ldr r1, =_edata
 8002e9a:	490d      	ldr	r1, [pc, #52]	; (8002ed0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e9c:	4a0d      	ldr	r2, [pc, #52]	; (8002ed4 <LoopForever+0xe>)
  movs r3, #0
 8002e9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ea0:	e002      	b.n	8002ea8 <LoopCopyDataInit>

08002ea2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ea2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ea4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ea6:	3304      	adds	r3, #4

08002ea8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ea8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002eac:	d3f9      	bcc.n	8002ea2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002eae:	4a0a      	ldr	r2, [pc, #40]	; (8002ed8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002eb0:	4c0a      	ldr	r4, [pc, #40]	; (8002edc <LoopForever+0x16>)
  movs r3, #0
 8002eb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002eb4:	e001      	b.n	8002eba <LoopFillZerobss>

08002eb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002eb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002eb8:	3204      	adds	r2, #4

08002eba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002eba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ebc:	d3fb      	bcc.n	8002eb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ebe:	f004 ffaf 	bl	8007e20 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ec2:	f7fe fd6f 	bl	80019a4 <main>

08002ec6 <LoopForever>:

LoopForever:
    b LoopForever
 8002ec6:	e7fe      	b.n	8002ec6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002ec8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002ecc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ed0:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8002ed4:	08007f18 	.word	0x08007f18
  ldr r2, =_sbss
 8002ed8:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8002edc:	20001268 	.word	0x20001268

08002ee0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ee0:	e7fe      	b.n	8002ee0 <ADC1_IRQHandler>

08002ee2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b082      	sub	sp, #8
 8002ee6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002eec:	2003      	movs	r0, #3
 8002eee:	f000 ffc0 	bl	8003e72 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002ef2:	200f      	movs	r0, #15
 8002ef4:	f7ff fef2 	bl	8002cdc <HAL_InitTick>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d002      	beq.n	8002f04 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	71fb      	strb	r3, [r7, #7]
 8002f02:	e001      	b.n	8002f08 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002f04:	f7ff fb74 	bl	80025f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f08:	79fb      	ldrb	r3, [r7, #7]
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3708      	adds	r7, #8
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
	...

08002f14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f18:	4b06      	ldr	r3, [pc, #24]	; (8002f34 <HAL_IncTick+0x20>)
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	4b06      	ldr	r3, [pc, #24]	; (8002f38 <HAL_IncTick+0x24>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4413      	add	r3, r2
 8002f24:	4a04      	ldr	r2, [pc, #16]	; (8002f38 <HAL_IncTick+0x24>)
 8002f26:	6013      	str	r3, [r2, #0]
}
 8002f28:	bf00      	nop
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	20000010 	.word	0x20000010
 8002f38:	20001240 	.word	0x20001240

08002f3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002f40:	4b03      	ldr	r3, [pc, #12]	; (8002f50 <HAL_GetTick+0x14>)
 8002f42:	681b      	ldr	r3, [r3, #0]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	20001240 	.word	0x20001240

08002f54 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	431a      	orrs	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	609a      	str	r2, [r3, #8]
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr

08002f7a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	b083      	sub	sp, #12
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
 8002f82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	609a      	str	r2, [r3, #8]
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b087      	sub	sp, #28
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
 8002fc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	3360      	adds	r3, #96	; 0x60
 8002fce:	461a      	mov	r2, r3
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	4413      	add	r3, r2
 8002fd6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	4b08      	ldr	r3, [pc, #32]	; (8003000 <LL_ADC_SetOffset+0x44>)
 8002fde:	4013      	ands	r3, r2
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	4313      	orrs	r3, r2
 8002fec:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002ff4:	bf00      	nop
 8002ff6:	371c      	adds	r7, #28
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	03fff000 	.word	0x03fff000

08003004 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003004:	b480      	push	{r7}
 8003006:	b085      	sub	sp, #20
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	3360      	adds	r3, #96	; 0x60
 8003012:	461a      	mov	r2, r3
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	4413      	add	r3, r2
 800301a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003024:	4618      	mov	r0, r3
 8003026:	3714      	adds	r7, #20
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003030:	b480      	push	{r7}
 8003032:	b087      	sub	sp, #28
 8003034:	af00      	add	r7, sp, #0
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	3360      	adds	r3, #96	; 0x60
 8003040:	461a      	mov	r2, r3
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	431a      	orrs	r2, r3
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800305a:	bf00      	nop
 800305c:	371c      	adds	r7, #28
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr

08003066 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003066:	b480      	push	{r7}
 8003068:	b083      	sub	sp, #12
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
 800306e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	695b      	ldr	r3, [r3, #20]
 8003074:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	431a      	orrs	r2, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	615a      	str	r2, [r3, #20]
}
 8003080:	bf00      	nop
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800308c:	b480      	push	{r7}
 800308e:	b087      	sub	sp, #28
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	3330      	adds	r3, #48	; 0x30
 800309c:	461a      	mov	r2, r3
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	0a1b      	lsrs	r3, r3, #8
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	f003 030c 	and.w	r3, r3, #12
 80030a8:	4413      	add	r3, r2
 80030aa:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	f003 031f 	and.w	r3, r3, #31
 80030b6:	211f      	movs	r1, #31
 80030b8:	fa01 f303 	lsl.w	r3, r1, r3
 80030bc:	43db      	mvns	r3, r3
 80030be:	401a      	ands	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	0e9b      	lsrs	r3, r3, #26
 80030c4:	f003 011f 	and.w	r1, r3, #31
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	f003 031f 	and.w	r3, r3, #31
 80030ce:	fa01 f303 	lsl.w	r3, r1, r3
 80030d2:	431a      	orrs	r2, r3
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80030d8:	bf00      	nop
 80030da:	371c      	adds	r7, #28
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr

080030e4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b087      	sub	sp, #28
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	3314      	adds	r3, #20
 80030f4:	461a      	mov	r2, r3
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	0e5b      	lsrs	r3, r3, #25
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	f003 0304 	and.w	r3, r3, #4
 8003100:	4413      	add	r3, r2
 8003102:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	0d1b      	lsrs	r3, r3, #20
 800310c:	f003 031f 	and.w	r3, r3, #31
 8003110:	2107      	movs	r1, #7
 8003112:	fa01 f303 	lsl.w	r3, r1, r3
 8003116:	43db      	mvns	r3, r3
 8003118:	401a      	ands	r2, r3
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	0d1b      	lsrs	r3, r3, #20
 800311e:	f003 031f 	and.w	r3, r3, #31
 8003122:	6879      	ldr	r1, [r7, #4]
 8003124:	fa01 f303 	lsl.w	r3, r1, r3
 8003128:	431a      	orrs	r2, r3
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800312e:	bf00      	nop
 8003130:	371c      	adds	r7, #28
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
	...

0800313c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800313c:	b480      	push	{r7}
 800313e:	b085      	sub	sp, #20
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	60b9      	str	r1, [r7, #8]
 8003146:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003154:	43db      	mvns	r3, r3
 8003156:	401a      	ands	r2, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f003 0318 	and.w	r3, r3, #24
 800315e:	4908      	ldr	r1, [pc, #32]	; (8003180 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003160:	40d9      	lsrs	r1, r3
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	400b      	ands	r3, r1
 8003166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800316a:	431a      	orrs	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003172:	bf00      	nop
 8003174:	3714      	adds	r7, #20
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	0007ffff 	.word	0x0007ffff

08003184 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003194:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	6093      	str	r3, [r2, #8]
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80031bc:	d101      	bne.n	80031c2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80031be:	2301      	movs	r3, #1
 80031c0:	e000      	b.n	80031c4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80031e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80031e4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003208:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800320c:	d101      	bne.n	8003212 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800320e:	2301      	movs	r3, #1
 8003210:	e000      	b.n	8003214 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003212:	2300      	movs	r3, #0
}
 8003214:	4618      	mov	r0, r3
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f003 0301 	and.w	r3, r3, #1
 8003230:	2b01      	cmp	r3, #1
 8003232:	d101      	bne.n	8003238 <LL_ADC_IsEnabled+0x18>
 8003234:	2301      	movs	r3, #1
 8003236:	e000      	b.n	800323a <LL_ADC_IsEnabled+0x1a>
 8003238:	2300      	movs	r3, #0
}
 800323a:	4618      	mov	r0, r3
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr

08003246 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003246:	b480      	push	{r7}
 8003248:	b083      	sub	sp, #12
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f003 0304 	and.w	r3, r3, #4
 8003256:	2b04      	cmp	r3, #4
 8003258:	d101      	bne.n	800325e <LL_ADC_REG_IsConversionOngoing+0x18>
 800325a:	2301      	movs	r3, #1
 800325c:	e000      	b.n	8003260 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	f003 0308 	and.w	r3, r3, #8
 800327c:	2b08      	cmp	r3, #8
 800327e:	d101      	bne.n	8003284 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003280:	2301      	movs	r3, #1
 8003282:	e000      	b.n	8003286 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
	...

08003294 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b088      	sub	sp, #32
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800329c:	2300      	movs	r3, #0
 800329e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d101      	bne.n	80032ae <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e129      	b.n	8003502 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d109      	bne.n	80032d0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f7ff f9bb 	bl	8002638 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7ff ff67 	bl	80031a8 <LL_ADC_IsDeepPowerDownEnabled>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d004      	beq.n	80032ea <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7ff ff4d 	bl	8003184 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7ff ff82 	bl	80031f8 <LL_ADC_IsInternalRegulatorEnabled>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d115      	bne.n	8003326 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4618      	mov	r0, r3
 8003300:	f7ff ff66 	bl	80031d0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003304:	4b81      	ldr	r3, [pc, #516]	; (800350c <HAL_ADC_Init+0x278>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	099b      	lsrs	r3, r3, #6
 800330a:	4a81      	ldr	r2, [pc, #516]	; (8003510 <HAL_ADC_Init+0x27c>)
 800330c:	fba2 2303 	umull	r2, r3, r2, r3
 8003310:	099b      	lsrs	r3, r3, #6
 8003312:	3301      	adds	r3, #1
 8003314:	005b      	lsls	r3, r3, #1
 8003316:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003318:	e002      	b.n	8003320 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	3b01      	subs	r3, #1
 800331e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1f9      	bne.n	800331a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4618      	mov	r0, r3
 800332c:	f7ff ff64 	bl	80031f8 <LL_ADC_IsInternalRegulatorEnabled>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d10d      	bne.n	8003352 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800333a:	f043 0210 	orr.w	r2, r3, #16
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003346:	f043 0201 	orr.w	r2, r3, #1
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff ff75 	bl	8003246 <LL_ADC_REG_IsConversionOngoing>
 800335c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003362:	f003 0310 	and.w	r3, r3, #16
 8003366:	2b00      	cmp	r3, #0
 8003368:	f040 80c2 	bne.w	80034f0 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	2b00      	cmp	r3, #0
 8003370:	f040 80be 	bne.w	80034f0 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003378:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800337c:	f043 0202 	orr.w	r2, r3, #2
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4618      	mov	r0, r3
 800338a:	f7ff ff49 	bl	8003220 <LL_ADC_IsEnabled>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d10b      	bne.n	80033ac <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003394:	485f      	ldr	r0, [pc, #380]	; (8003514 <HAL_ADC_Init+0x280>)
 8003396:	f7ff ff43 	bl	8003220 <LL_ADC_IsEnabled>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d105      	bne.n	80033ac <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	4619      	mov	r1, r3
 80033a6:	485c      	ldr	r0, [pc, #368]	; (8003518 <HAL_ADC_Init+0x284>)
 80033a8:	f7ff fdd4 	bl	8002f54 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	7e5b      	ldrb	r3, [r3, #25]
 80033b0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033b6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80033bc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80033c2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033ca:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033cc:	4313      	orrs	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d106      	bne.n	80033e8 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033de:	3b01      	subs	r3, #1
 80033e0:	045b      	lsls	r3, r3, #17
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d009      	beq.n	8003404 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033fc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	4313      	orrs	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	68da      	ldr	r2, [r3, #12]
 800340a:	4b44      	ldr	r3, [pc, #272]	; (800351c <HAL_ADC_Init+0x288>)
 800340c:	4013      	ands	r3, r2
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	6812      	ldr	r2, [r2, #0]
 8003412:	69b9      	ldr	r1, [r7, #24]
 8003414:	430b      	orrs	r3, r1
 8003416:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff ff25 	bl	800326c <LL_ADC_INJ_IsConversionOngoing>
 8003422:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d140      	bne.n	80034ac <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d13d      	bne.n	80034ac <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	7e1b      	ldrb	r3, [r3, #24]
 8003438:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800343a:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003442:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003444:	4313      	orrs	r3, r2
 8003446:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003452:	f023 0306 	bic.w	r3, r3, #6
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	6812      	ldr	r2, [r2, #0]
 800345a:	69b9      	ldr	r1, [r7, #24]
 800345c:	430b      	orrs	r3, r1
 800345e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003466:	2b01      	cmp	r3, #1
 8003468:	d118      	bne.n	800349c <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	691b      	ldr	r3, [r3, #16]
 8003470:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003474:	f023 0304 	bic.w	r3, r3, #4
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003480:	4311      	orrs	r1, r2
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003486:	4311      	orrs	r1, r2
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800348c:	430a      	orrs	r2, r1
 800348e:	431a      	orrs	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f042 0201 	orr.w	r2, r2, #1
 8003498:	611a      	str	r2, [r3, #16]
 800349a:	e007      	b.n	80034ac <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	691a      	ldr	r2, [r3, #16]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f022 0201 	bic.w	r2, r2, #1
 80034aa:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	691b      	ldr	r3, [r3, #16]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d10c      	bne.n	80034ce <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ba:	f023 010f 	bic.w	r1, r3, #15
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	1e5a      	subs	r2, r3, #1
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	430a      	orrs	r2, r1
 80034ca:	631a      	str	r2, [r3, #48]	; 0x30
 80034cc:	e007      	b.n	80034de <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f022 020f 	bic.w	r2, r2, #15
 80034dc:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034e2:	f023 0303 	bic.w	r3, r3, #3
 80034e6:	f043 0201 	orr.w	r2, r3, #1
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	659a      	str	r2, [r3, #88]	; 0x58
 80034ee:	e007      	b.n	8003500 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034f4:	f043 0210 	orr.w	r2, r3, #16
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003500:	7ffb      	ldrb	r3, [r7, #31]
}
 8003502:	4618      	mov	r0, r3
 8003504:	3720      	adds	r7, #32
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	20000008 	.word	0x20000008
 8003510:	053e2d63 	.word	0x053e2d63
 8003514:	50040000 	.word	0x50040000
 8003518:	50040300 	.word	0x50040300
 800351c:	fff0c007 	.word	0xfff0c007

08003520 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b0b6      	sub	sp, #216	; 0xd8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800352a:	2300      	movs	r3, #0
 800352c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003530:	2300      	movs	r3, #0
 8003532:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800353a:	2b01      	cmp	r3, #1
 800353c:	d101      	bne.n	8003542 <HAL_ADC_ConfigChannel+0x22>
 800353e:	2302      	movs	r3, #2
 8003540:	e3d5      	b.n	8003cee <HAL_ADC_ConfigChannel+0x7ce>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4618      	mov	r0, r3
 8003550:	f7ff fe79 	bl	8003246 <LL_ADC_REG_IsConversionOngoing>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	f040 83ba 	bne.w	8003cd0 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	2b05      	cmp	r3, #5
 800356a:	d824      	bhi.n	80035b6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	3b02      	subs	r3, #2
 8003572:	2b03      	cmp	r3, #3
 8003574:	d81b      	bhi.n	80035ae <HAL_ADC_ConfigChannel+0x8e>
 8003576:	a201      	add	r2, pc, #4	; (adr r2, 800357c <HAL_ADC_ConfigChannel+0x5c>)
 8003578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800357c:	0800358d 	.word	0x0800358d
 8003580:	08003595 	.word	0x08003595
 8003584:	0800359d 	.word	0x0800359d
 8003588:	080035a5 	.word	0x080035a5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800358c:	230c      	movs	r3, #12
 800358e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003592:	e010      	b.n	80035b6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003594:	2312      	movs	r3, #18
 8003596:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800359a:	e00c      	b.n	80035b6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800359c:	2318      	movs	r3, #24
 800359e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80035a2:	e008      	b.n	80035b6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80035a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80035ac:	e003      	b.n	80035b6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80035ae:	2306      	movs	r3, #6
 80035b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80035b4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6818      	ldr	r0, [r3, #0]
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	461a      	mov	r2, r3
 80035c0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80035c4:	f7ff fd62 	bl	800308c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7ff fe3a 	bl	8003246 <LL_ADC_REG_IsConversionOngoing>
 80035d2:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4618      	mov	r0, r3
 80035dc:	f7ff fe46 	bl	800326c <LL_ADC_INJ_IsConversionOngoing>
 80035e0:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80035e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f040 81bf 	bne.w	800396c <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f040 81ba 	bne.w	800396c <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003600:	d10f      	bne.n	8003622 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6818      	ldr	r0, [r3, #0]
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2200      	movs	r2, #0
 800360c:	4619      	mov	r1, r3
 800360e:	f7ff fd69 	bl	80030e4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800361a:	4618      	mov	r0, r3
 800361c:	f7ff fd23 	bl	8003066 <LL_ADC_SetSamplingTimeCommonConfig>
 8003620:	e00e      	b.n	8003640 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6818      	ldr	r0, [r3, #0]
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	6819      	ldr	r1, [r3, #0]
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	461a      	mov	r2, r3
 8003630:	f7ff fd58 	bl	80030e4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2100      	movs	r1, #0
 800363a:	4618      	mov	r0, r3
 800363c:	f7ff fd13 	bl	8003066 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	695a      	ldr	r2, [r3, #20]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	08db      	lsrs	r3, r3, #3
 800364c:	f003 0303 	and.w	r3, r3, #3
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	fa02 f303 	lsl.w	r3, r2, r3
 8003656:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	2b04      	cmp	r3, #4
 8003660:	d00a      	beq.n	8003678 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6818      	ldr	r0, [r3, #0]
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	6919      	ldr	r1, [r3, #16]
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003672:	f7ff fca3 	bl	8002fbc <LL_ADC_SetOffset>
 8003676:	e179      	b.n	800396c <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2100      	movs	r1, #0
 800367e:	4618      	mov	r0, r3
 8003680:	f7ff fcc0 	bl	8003004 <LL_ADC_GetOffsetChannel>
 8003684:	4603      	mov	r3, r0
 8003686:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800368a:	2b00      	cmp	r3, #0
 800368c:	d10a      	bne.n	80036a4 <HAL_ADC_ConfigChannel+0x184>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	2100      	movs	r1, #0
 8003694:	4618      	mov	r0, r3
 8003696:	f7ff fcb5 	bl	8003004 <LL_ADC_GetOffsetChannel>
 800369a:	4603      	mov	r3, r0
 800369c:	0e9b      	lsrs	r3, r3, #26
 800369e:	f003 021f 	and.w	r2, r3, #31
 80036a2:	e01e      	b.n	80036e2 <HAL_ADC_ConfigChannel+0x1c2>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2100      	movs	r1, #0
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff fcaa 	bl	8003004 <LL_ADC_GetOffsetChannel>
 80036b0:	4603      	mov	r3, r0
 80036b2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80036ba:	fa93 f3a3 	rbit	r3, r3
 80036be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80036c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80036c6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80036ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80036d2:	2320      	movs	r3, #32
 80036d4:	e004      	b.n	80036e0 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80036d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80036da:	fab3 f383 	clz	r3, r3
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d105      	bne.n	80036fa <HAL_ADC_ConfigChannel+0x1da>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	0e9b      	lsrs	r3, r3, #26
 80036f4:	f003 031f 	and.w	r3, r3, #31
 80036f8:	e018      	b.n	800372c <HAL_ADC_ConfigChannel+0x20c>
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003702:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003706:	fa93 f3a3 	rbit	r3, r3
 800370a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 800370e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003712:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8003716:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d101      	bne.n	8003722 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 800371e:	2320      	movs	r3, #32
 8003720:	e004      	b.n	800372c <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8003722:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003726:	fab3 f383 	clz	r3, r3
 800372a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800372c:	429a      	cmp	r2, r3
 800372e:	d106      	bne.n	800373e <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2200      	movs	r2, #0
 8003736:	2100      	movs	r1, #0
 8003738:	4618      	mov	r0, r3
 800373a:	f7ff fc79 	bl	8003030 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2101      	movs	r1, #1
 8003744:	4618      	mov	r0, r3
 8003746:	f7ff fc5d 	bl	8003004 <LL_ADC_GetOffsetChannel>
 800374a:	4603      	mov	r3, r0
 800374c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003750:	2b00      	cmp	r3, #0
 8003752:	d10a      	bne.n	800376a <HAL_ADC_ConfigChannel+0x24a>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2101      	movs	r1, #1
 800375a:	4618      	mov	r0, r3
 800375c:	f7ff fc52 	bl	8003004 <LL_ADC_GetOffsetChannel>
 8003760:	4603      	mov	r3, r0
 8003762:	0e9b      	lsrs	r3, r3, #26
 8003764:	f003 021f 	and.w	r2, r3, #31
 8003768:	e01e      	b.n	80037a8 <HAL_ADC_ConfigChannel+0x288>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2101      	movs	r1, #1
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff fc47 	bl	8003004 <LL_ADC_GetOffsetChannel>
 8003776:	4603      	mov	r3, r0
 8003778:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800377c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003780:	fa93 f3a3 	rbit	r3, r3
 8003784:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8003788:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800378c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8003790:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003794:	2b00      	cmp	r3, #0
 8003796:	d101      	bne.n	800379c <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8003798:	2320      	movs	r3, #32
 800379a:	e004      	b.n	80037a6 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 800379c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80037a0:	fab3 f383 	clz	r3, r3
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d105      	bne.n	80037c0 <HAL_ADC_ConfigChannel+0x2a0>
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	0e9b      	lsrs	r3, r3, #26
 80037ba:	f003 031f 	and.w	r3, r3, #31
 80037be:	e018      	b.n	80037f2 <HAL_ADC_ConfigChannel+0x2d2>
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80037cc:	fa93 f3a3 	rbit	r3, r3
 80037d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 80037d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80037d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 80037dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80037e4:	2320      	movs	r3, #32
 80037e6:	e004      	b.n	80037f2 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80037e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80037ec:	fab3 f383 	clz	r3, r3
 80037f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d106      	bne.n	8003804 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2200      	movs	r2, #0
 80037fc:	2101      	movs	r1, #1
 80037fe:	4618      	mov	r0, r3
 8003800:	f7ff fc16 	bl	8003030 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2102      	movs	r1, #2
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff fbfa 	bl	8003004 <LL_ADC_GetOffsetChannel>
 8003810:	4603      	mov	r3, r0
 8003812:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003816:	2b00      	cmp	r3, #0
 8003818:	d10a      	bne.n	8003830 <HAL_ADC_ConfigChannel+0x310>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2102      	movs	r1, #2
 8003820:	4618      	mov	r0, r3
 8003822:	f7ff fbef 	bl	8003004 <LL_ADC_GetOffsetChannel>
 8003826:	4603      	mov	r3, r0
 8003828:	0e9b      	lsrs	r3, r3, #26
 800382a:	f003 021f 	and.w	r2, r3, #31
 800382e:	e01e      	b.n	800386e <HAL_ADC_ConfigChannel+0x34e>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2102      	movs	r1, #2
 8003836:	4618      	mov	r0, r3
 8003838:	f7ff fbe4 	bl	8003004 <LL_ADC_GetOffsetChannel>
 800383c:	4603      	mov	r3, r0
 800383e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003842:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003846:	fa93 f3a3 	rbit	r3, r3
 800384a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 800384e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003852:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8003856:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800385a:	2b00      	cmp	r3, #0
 800385c:	d101      	bne.n	8003862 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800385e:	2320      	movs	r3, #32
 8003860:	e004      	b.n	800386c <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8003862:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003866:	fab3 f383 	clz	r3, r3
 800386a:	b2db      	uxtb	r3, r3
 800386c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003876:	2b00      	cmp	r3, #0
 8003878:	d105      	bne.n	8003886 <HAL_ADC_ConfigChannel+0x366>
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	0e9b      	lsrs	r3, r3, #26
 8003880:	f003 031f 	and.w	r3, r3, #31
 8003884:	e014      	b.n	80038b0 <HAL_ADC_ConfigChannel+0x390>
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800388c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800388e:	fa93 f3a3 	rbit	r3, r3
 8003892:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8003894:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003896:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 800389a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d101      	bne.n	80038a6 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80038a2:	2320      	movs	r3, #32
 80038a4:	e004      	b.n	80038b0 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80038a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80038aa:	fab3 f383 	clz	r3, r3
 80038ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d106      	bne.n	80038c2 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2200      	movs	r2, #0
 80038ba:	2102      	movs	r1, #2
 80038bc:	4618      	mov	r0, r3
 80038be:	f7ff fbb7 	bl	8003030 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2103      	movs	r1, #3
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7ff fb9b 	bl	8003004 <LL_ADC_GetOffsetChannel>
 80038ce:	4603      	mov	r3, r0
 80038d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d10a      	bne.n	80038ee <HAL_ADC_ConfigChannel+0x3ce>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2103      	movs	r1, #3
 80038de:	4618      	mov	r0, r3
 80038e0:	f7ff fb90 	bl	8003004 <LL_ADC_GetOffsetChannel>
 80038e4:	4603      	mov	r3, r0
 80038e6:	0e9b      	lsrs	r3, r3, #26
 80038e8:	f003 021f 	and.w	r2, r3, #31
 80038ec:	e017      	b.n	800391e <HAL_ADC_ConfigChannel+0x3fe>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2103      	movs	r1, #3
 80038f4:	4618      	mov	r0, r3
 80038f6:	f7ff fb85 	bl	8003004 <LL_ADC_GetOffsetChannel>
 80038fa:	4603      	mov	r3, r0
 80038fc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003900:	fa93 f3a3 	rbit	r3, r3
 8003904:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003906:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003908:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 800390a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800390c:	2b00      	cmp	r3, #0
 800390e:	d101      	bne.n	8003914 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8003910:	2320      	movs	r3, #32
 8003912:	e003      	b.n	800391c <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8003914:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003916:	fab3 f383 	clz	r3, r3
 800391a:	b2db      	uxtb	r3, r3
 800391c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003926:	2b00      	cmp	r3, #0
 8003928:	d105      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x416>
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	0e9b      	lsrs	r3, r3, #26
 8003930:	f003 031f 	and.w	r3, r3, #31
 8003934:	e011      	b.n	800395a <HAL_ADC_ConfigChannel+0x43a>
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800393c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800393e:	fa93 f3a3 	rbit	r3, r3
 8003942:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8003944:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003946:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8003948:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800394a:	2b00      	cmp	r3, #0
 800394c:	d101      	bne.n	8003952 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800394e:	2320      	movs	r3, #32
 8003950:	e003      	b.n	800395a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8003952:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003954:	fab3 f383 	clz	r3, r3
 8003958:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800395a:	429a      	cmp	r2, r3
 800395c:	d106      	bne.n	800396c <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2200      	movs	r2, #0
 8003964:	2103      	movs	r1, #3
 8003966:	4618      	mov	r0, r3
 8003968:	f7ff fb62 	bl	8003030 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4618      	mov	r0, r3
 8003972:	f7ff fc55 	bl	8003220 <LL_ADC_IsEnabled>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	f040 813f 	bne.w	8003bfc <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6818      	ldr	r0, [r3, #0]
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	6819      	ldr	r1, [r3, #0]
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	461a      	mov	r2, r3
 800398c:	f7ff fbd6 	bl	800313c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	4a8e      	ldr	r2, [pc, #568]	; (8003bd0 <HAL_ADC_ConfigChannel+0x6b0>)
 8003996:	4293      	cmp	r3, r2
 8003998:	f040 8130 	bne.w	8003bfc <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d10b      	bne.n	80039c4 <HAL_ADC_ConfigChannel+0x4a4>
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	0e9b      	lsrs	r3, r3, #26
 80039b2:	3301      	adds	r3, #1
 80039b4:	f003 031f 	and.w	r3, r3, #31
 80039b8:	2b09      	cmp	r3, #9
 80039ba:	bf94      	ite	ls
 80039bc:	2301      	movls	r3, #1
 80039be:	2300      	movhi	r3, #0
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	e019      	b.n	80039f8 <HAL_ADC_ConfigChannel+0x4d8>
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039cc:	fa93 f3a3 	rbit	r3, r3
 80039d0:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80039d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039d4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80039d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d101      	bne.n	80039e0 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80039dc:	2320      	movs	r3, #32
 80039de:	e003      	b.n	80039e8 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80039e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039e2:	fab3 f383 	clz	r3, r3
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	3301      	adds	r3, #1
 80039ea:	f003 031f 	and.w	r3, r3, #31
 80039ee:	2b09      	cmp	r3, #9
 80039f0:	bf94      	ite	ls
 80039f2:	2301      	movls	r3, #1
 80039f4:	2300      	movhi	r3, #0
 80039f6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d079      	beq.n	8003af0 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d107      	bne.n	8003a18 <HAL_ADC_ConfigChannel+0x4f8>
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	0e9b      	lsrs	r3, r3, #26
 8003a0e:	3301      	adds	r3, #1
 8003a10:	069b      	lsls	r3, r3, #26
 8003a12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003a16:	e015      	b.n	8003a44 <HAL_ADC_ConfigChannel+0x524>
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a20:	fa93 f3a3 	rbit	r3, r3
 8003a24:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8003a26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a28:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8003a2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d101      	bne.n	8003a34 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8003a30:	2320      	movs	r3, #32
 8003a32:	e003      	b.n	8003a3c <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8003a34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a36:	fab3 f383 	clz	r3, r3
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	069b      	lsls	r3, r3, #26
 8003a40:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d109      	bne.n	8003a64 <HAL_ADC_ConfigChannel+0x544>
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	0e9b      	lsrs	r3, r3, #26
 8003a56:	3301      	adds	r3, #1
 8003a58:	f003 031f 	and.w	r3, r3, #31
 8003a5c:	2101      	movs	r1, #1
 8003a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a62:	e017      	b.n	8003a94 <HAL_ADC_ConfigChannel+0x574>
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a6c:	fa93 f3a3 	rbit	r3, r3
 8003a70:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003a72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a74:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8003a76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d101      	bne.n	8003a80 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003a7c:	2320      	movs	r3, #32
 8003a7e:	e003      	b.n	8003a88 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8003a80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a82:	fab3 f383 	clz	r3, r3
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	3301      	adds	r3, #1
 8003a8a:	f003 031f 	and.w	r3, r3, #31
 8003a8e:	2101      	movs	r1, #1
 8003a90:	fa01 f303 	lsl.w	r3, r1, r3
 8003a94:	ea42 0103 	orr.w	r1, r2, r3
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d10a      	bne.n	8003aba <HAL_ADC_ConfigChannel+0x59a>
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	0e9b      	lsrs	r3, r3, #26
 8003aaa:	3301      	adds	r3, #1
 8003aac:	f003 021f 	and.w	r2, r3, #31
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	005b      	lsls	r3, r3, #1
 8003ab4:	4413      	add	r3, r2
 8003ab6:	051b      	lsls	r3, r3, #20
 8003ab8:	e018      	b.n	8003aec <HAL_ADC_ConfigChannel+0x5cc>
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ac2:	fa93 f3a3 	rbit	r3, r3
 8003ac6:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aca:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8003ad2:	2320      	movs	r3, #32
 8003ad4:	e003      	b.n	8003ade <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8003ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ad8:	fab3 f383 	clz	r3, r3
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	3301      	adds	r3, #1
 8003ae0:	f003 021f 	and.w	r2, r3, #31
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	005b      	lsls	r3, r3, #1
 8003ae8:	4413      	add	r3, r2
 8003aea:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003aec:	430b      	orrs	r3, r1
 8003aee:	e080      	b.n	8003bf2 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d107      	bne.n	8003b0c <HAL_ADC_ConfigChannel+0x5ec>
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	0e9b      	lsrs	r3, r3, #26
 8003b02:	3301      	adds	r3, #1
 8003b04:	069b      	lsls	r3, r3, #26
 8003b06:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b0a:	e015      	b.n	8003b38 <HAL_ADC_ConfigChannel+0x618>
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b14:	fa93 f3a3 	rbit	r3, r3
 8003b18:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8003b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d101      	bne.n	8003b28 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8003b24:	2320      	movs	r3, #32
 8003b26:	e003      	b.n	8003b30 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8003b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b2a:	fab3 f383 	clz	r3, r3
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	3301      	adds	r3, #1
 8003b32:	069b      	lsls	r3, r3, #26
 8003b34:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d109      	bne.n	8003b58 <HAL_ADC_ConfigChannel+0x638>
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	0e9b      	lsrs	r3, r3, #26
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	f003 031f 	and.w	r3, r3, #31
 8003b50:	2101      	movs	r1, #1
 8003b52:	fa01 f303 	lsl.w	r3, r1, r3
 8003b56:	e017      	b.n	8003b88 <HAL_ADC_ConfigChannel+0x668>
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	fa93 f3a3 	rbit	r3, r3
 8003b64:	61bb      	str	r3, [r7, #24]
  return result;
 8003b66:	69bb      	ldr	r3, [r7, #24]
 8003b68:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003b6a:	6a3b      	ldr	r3, [r7, #32]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d101      	bne.n	8003b74 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003b70:	2320      	movs	r3, #32
 8003b72:	e003      	b.n	8003b7c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003b74:	6a3b      	ldr	r3, [r7, #32]
 8003b76:	fab3 f383 	clz	r3, r3
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	f003 031f 	and.w	r3, r3, #31
 8003b82:	2101      	movs	r1, #1
 8003b84:	fa01 f303 	lsl.w	r3, r1, r3
 8003b88:	ea42 0103 	orr.w	r1, r2, r3
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d10d      	bne.n	8003bb4 <HAL_ADC_ConfigChannel+0x694>
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	0e9b      	lsrs	r3, r3, #26
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	f003 021f 	and.w	r2, r3, #31
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	005b      	lsls	r3, r3, #1
 8003ba8:	4413      	add	r3, r2
 8003baa:	3b1e      	subs	r3, #30
 8003bac:	051b      	lsls	r3, r3, #20
 8003bae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003bb2:	e01d      	b.n	8003bf0 <HAL_ADC_ConfigChannel+0x6d0>
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	fa93 f3a3 	rbit	r3, r3
 8003bc0:	60fb      	str	r3, [r7, #12]
  return result;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d103      	bne.n	8003bd4 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003bcc:	2320      	movs	r3, #32
 8003bce:	e005      	b.n	8003bdc <HAL_ADC_ConfigChannel+0x6bc>
 8003bd0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	fab3 f383 	clz	r3, r3
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	3301      	adds	r3, #1
 8003bde:	f003 021f 	and.w	r2, r3, #31
 8003be2:	4613      	mov	r3, r2
 8003be4:	005b      	lsls	r3, r3, #1
 8003be6:	4413      	add	r3, r2
 8003be8:	3b1e      	subs	r3, #30
 8003bea:	051b      	lsls	r3, r3, #20
 8003bec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003bf0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003bf2:	683a      	ldr	r2, [r7, #0]
 8003bf4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	f7ff fa74 	bl	80030e4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	4b3d      	ldr	r3, [pc, #244]	; (8003cf8 <HAL_ADC_ConfigChannel+0x7d8>)
 8003c02:	4013      	ands	r3, r2
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d06c      	beq.n	8003ce2 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c08:	483c      	ldr	r0, [pc, #240]	; (8003cfc <HAL_ADC_ConfigChannel+0x7dc>)
 8003c0a:	f7ff f9c9 	bl	8002fa0 <LL_ADC_GetCommonPathInternalCh>
 8003c0e:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a3a      	ldr	r2, [pc, #232]	; (8003d00 <HAL_ADC_ConfigChannel+0x7e0>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d127      	bne.n	8003c6c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003c1c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003c20:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d121      	bne.n	8003c6c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a35      	ldr	r2, [pc, #212]	; (8003d04 <HAL_ADC_ConfigChannel+0x7e4>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d157      	bne.n	8003ce2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c32:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003c36:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	482f      	ldr	r0, [pc, #188]	; (8003cfc <HAL_ADC_ConfigChannel+0x7dc>)
 8003c3e:	f7ff f99c 	bl	8002f7a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c42:	4b31      	ldr	r3, [pc, #196]	; (8003d08 <HAL_ADC_ConfigChannel+0x7e8>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	099b      	lsrs	r3, r3, #6
 8003c48:	4a30      	ldr	r2, [pc, #192]	; (8003d0c <HAL_ADC_ConfigChannel+0x7ec>)
 8003c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c4e:	099b      	lsrs	r3, r3, #6
 8003c50:	1c5a      	adds	r2, r3, #1
 8003c52:	4613      	mov	r3, r2
 8003c54:	005b      	lsls	r3, r3, #1
 8003c56:	4413      	add	r3, r2
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003c5c:	e002      	b.n	8003c64 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	3b01      	subs	r3, #1
 8003c62:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d1f9      	bne.n	8003c5e <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c6a:	e03a      	b.n	8003ce2 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a27      	ldr	r2, [pc, #156]	; (8003d10 <HAL_ADC_ConfigChannel+0x7f0>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d113      	bne.n	8003c9e <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003c76:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003c7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10d      	bne.n	8003c9e <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a1f      	ldr	r2, [pc, #124]	; (8003d04 <HAL_ADC_ConfigChannel+0x7e4>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d12a      	bne.n	8003ce2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c8c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003c90:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c94:	4619      	mov	r1, r3
 8003c96:	4819      	ldr	r0, [pc, #100]	; (8003cfc <HAL_ADC_ConfigChannel+0x7dc>)
 8003c98:	f7ff f96f 	bl	8002f7a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003c9c:	e021      	b.n	8003ce2 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a1c      	ldr	r2, [pc, #112]	; (8003d14 <HAL_ADC_ConfigChannel+0x7f4>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d11c      	bne.n	8003ce2 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003ca8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003cac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d116      	bne.n	8003ce2 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a12      	ldr	r2, [pc, #72]	; (8003d04 <HAL_ADC_ConfigChannel+0x7e4>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d111      	bne.n	8003ce2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cbe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003cc2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	480c      	ldr	r0, [pc, #48]	; (8003cfc <HAL_ADC_ConfigChannel+0x7dc>)
 8003cca:	f7ff f956 	bl	8002f7a <LL_ADC_SetCommonPathInternalCh>
 8003cce:	e008      	b.n	8003ce2 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cd4:	f043 0220 	orr.w	r2, r3, #32
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003cea:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	37d8      	adds	r7, #216	; 0xd8
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	80080000 	.word	0x80080000
 8003cfc:	50040300 	.word	0x50040300
 8003d00:	c7520000 	.word	0xc7520000
 8003d04:	50040000 	.word	0x50040000
 8003d08:	20000008 	.word	0x20000008
 8003d0c:	053e2d63 	.word	0x053e2d63
 8003d10:	cb840000 	.word	0xcb840000
 8003d14:	80000001 	.word	0x80000001

08003d18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b085      	sub	sp, #20
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f003 0307 	and.w	r3, r3, #7
 8003d26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d28:	4b0c      	ldr	r3, [pc, #48]	; (8003d5c <__NVIC_SetPriorityGrouping+0x44>)
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d2e:	68ba      	ldr	r2, [r7, #8]
 8003d30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d34:	4013      	ands	r3, r2
 8003d36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d4a:	4a04      	ldr	r2, [pc, #16]	; (8003d5c <__NVIC_SetPriorityGrouping+0x44>)
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	60d3      	str	r3, [r2, #12]
}
 8003d50:	bf00      	nop
 8003d52:	3714      	adds	r7, #20
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr
 8003d5c:	e000ed00 	.word	0xe000ed00

08003d60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d64:	4b04      	ldr	r3, [pc, #16]	; (8003d78 <__NVIC_GetPriorityGrouping+0x18>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	0a1b      	lsrs	r3, r3, #8
 8003d6a:	f003 0307 	and.w	r3, r3, #7
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	e000ed00 	.word	0xe000ed00

08003d7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	4603      	mov	r3, r0
 8003d84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	db0b      	blt.n	8003da6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d8e:	79fb      	ldrb	r3, [r7, #7]
 8003d90:	f003 021f 	and.w	r2, r3, #31
 8003d94:	4907      	ldr	r1, [pc, #28]	; (8003db4 <__NVIC_EnableIRQ+0x38>)
 8003d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d9a:	095b      	lsrs	r3, r3, #5
 8003d9c:	2001      	movs	r0, #1
 8003d9e:	fa00 f202 	lsl.w	r2, r0, r2
 8003da2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003da6:	bf00      	nop
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	e000e100 	.word	0xe000e100

08003db8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	6039      	str	r1, [r7, #0]
 8003dc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	db0a      	blt.n	8003de2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	b2da      	uxtb	r2, r3
 8003dd0:	490c      	ldr	r1, [pc, #48]	; (8003e04 <__NVIC_SetPriority+0x4c>)
 8003dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd6:	0112      	lsls	r2, r2, #4
 8003dd8:	b2d2      	uxtb	r2, r2
 8003dda:	440b      	add	r3, r1
 8003ddc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003de0:	e00a      	b.n	8003df8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	b2da      	uxtb	r2, r3
 8003de6:	4908      	ldr	r1, [pc, #32]	; (8003e08 <__NVIC_SetPriority+0x50>)
 8003de8:	79fb      	ldrb	r3, [r7, #7]
 8003dea:	f003 030f 	and.w	r3, r3, #15
 8003dee:	3b04      	subs	r3, #4
 8003df0:	0112      	lsls	r2, r2, #4
 8003df2:	b2d2      	uxtb	r2, r2
 8003df4:	440b      	add	r3, r1
 8003df6:	761a      	strb	r2, [r3, #24]
}
 8003df8:	bf00      	nop
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr
 8003e04:	e000e100 	.word	0xe000e100
 8003e08:	e000ed00 	.word	0xe000ed00

08003e0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b089      	sub	sp, #36	; 0x24
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f003 0307 	and.w	r3, r3, #7
 8003e1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	f1c3 0307 	rsb	r3, r3, #7
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	bf28      	it	cs
 8003e2a:	2304      	movcs	r3, #4
 8003e2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	3304      	adds	r3, #4
 8003e32:	2b06      	cmp	r3, #6
 8003e34:	d902      	bls.n	8003e3c <NVIC_EncodePriority+0x30>
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	3b03      	subs	r3, #3
 8003e3a:	e000      	b.n	8003e3e <NVIC_EncodePriority+0x32>
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e40:	f04f 32ff 	mov.w	r2, #4294967295
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4a:	43da      	mvns	r2, r3
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	401a      	ands	r2, r3
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e54:	f04f 31ff 	mov.w	r1, #4294967295
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e5e:	43d9      	mvns	r1, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e64:	4313      	orrs	r3, r2
         );
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3724      	adds	r7, #36	; 0x24
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr

08003e72 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b082      	sub	sp, #8
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f7ff ff4c 	bl	8003d18 <__NVIC_SetPriorityGrouping>
}
 8003e80:	bf00      	nop
 8003e82:	3708      	adds	r7, #8
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b086      	sub	sp, #24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	4603      	mov	r3, r0
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
 8003e94:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003e96:	2300      	movs	r3, #0
 8003e98:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e9a:	f7ff ff61 	bl	8003d60 <__NVIC_GetPriorityGrouping>
 8003e9e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	68b9      	ldr	r1, [r7, #8]
 8003ea4:	6978      	ldr	r0, [r7, #20]
 8003ea6:	f7ff ffb1 	bl	8003e0c <NVIC_EncodePriority>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003eb0:	4611      	mov	r1, r2
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7ff ff80 	bl	8003db8 <__NVIC_SetPriority>
}
 8003eb8:	bf00      	nop
 8003eba:	3718      	adds	r7, #24
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7ff ff54 	bl	8003d7c <__NVIC_EnableIRQ>
}
 8003ed4:	bf00      	nop
 8003ed6:	3708      	adds	r7, #8
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d101      	bne.n	8003eee <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e0ac      	b.n	8004048 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f000 f8b2 	bl	800405c <DFSDM_GetChannelFromInstance>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	4a55      	ldr	r2, [pc, #340]	; (8004050 <HAL_DFSDM_ChannelInit+0x174>)
 8003efc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d001      	beq.n	8003f08 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e09f      	b.n	8004048 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f7fe fbd5 	bl	80026b8 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8003f0e:	4b51      	ldr	r3, [pc, #324]	; (8004054 <HAL_DFSDM_ChannelInit+0x178>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	3301      	adds	r3, #1
 8003f14:	4a4f      	ldr	r2, [pc, #316]	; (8004054 <HAL_DFSDM_ChannelInit+0x178>)
 8003f16:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8003f18:	4b4e      	ldr	r3, [pc, #312]	; (8004054 <HAL_DFSDM_ChannelInit+0x178>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d125      	bne.n	8003f6c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003f20:	4b4d      	ldr	r3, [pc, #308]	; (8004058 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a4c      	ldr	r2, [pc, #304]	; (8004058 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f26:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003f2a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003f2c:	4b4a      	ldr	r3, [pc, #296]	; (8004058 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	4948      	ldr	r1, [pc, #288]	; (8004058 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8003f3a:	4b47      	ldr	r3, [pc, #284]	; (8004058 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a46      	ldr	r2, [pc, #280]	; (8004058 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f40:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8003f44:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	791b      	ldrb	r3, [r3, #4]
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d108      	bne.n	8003f60 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003f4e:	4b42      	ldr	r3, [pc, #264]	; (8004058 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	3b01      	subs	r3, #1
 8003f58:	041b      	lsls	r3, r3, #16
 8003f5a:	493f      	ldr	r1, [pc, #252]	; (8004058 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003f60:	4b3d      	ldr	r3, [pc, #244]	; (8004058 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a3c      	ldr	r2, [pc, #240]	; (8004058 <HAL_DFSDM_ChannelInit+0x17c>)
 8003f66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003f6a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8003f7a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	6819      	ldr	r1, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003f8a:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003f90:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	430a      	orrs	r2, r1
 8003f98:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f022 020f 	bic.w	r2, r2, #15
 8003fa8:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	6819      	ldr	r1, [r3, #0]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003fb8:	431a      	orrs	r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	430a      	orrs	r2, r1
 8003fc0:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	689a      	ldr	r2, [r3, #8]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8003fd0:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	6899      	ldr	r1, [r3, #8]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fe0:	3b01      	subs	r3, #1
 8003fe2:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003fe4:	431a      	orrs	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	430a      	orrs	r2, r1
 8003fec:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	685a      	ldr	r2, [r3, #4]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f002 0207 	and.w	r2, r2, #7
 8003ffc:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	6859      	ldr	r1, [r3, #4]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004008:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800400e:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004010:	431a      	orrs	r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	430a      	orrs	r2, r1
 8004018:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004028:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2201      	movs	r2, #1
 800402e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4618      	mov	r0, r3
 8004038:	f000 f810 	bl	800405c <DFSDM_GetChannelFromInstance>
 800403c:	4602      	mov	r2, r0
 800403e:	4904      	ldr	r1, [pc, #16]	; (8004050 <HAL_DFSDM_ChannelInit+0x174>)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	3708      	adds	r7, #8
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}
 8004050:	20001248 	.word	0x20001248
 8004054:	20001244 	.word	0x20001244
 8004058:	40016000 	.word	0x40016000

0800405c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 800405c:	b480      	push	{r7}
 800405e:	b085      	sub	sp, #20
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	4a1c      	ldr	r2, [pc, #112]	; (80040d8 <DFSDM_GetChannelFromInstance+0x7c>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d102      	bne.n	8004072 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 800406c:	2300      	movs	r3, #0
 800406e:	60fb      	str	r3, [r7, #12]
 8004070:	e02b      	b.n	80040ca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4a19      	ldr	r2, [pc, #100]	; (80040dc <DFSDM_GetChannelFromInstance+0x80>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d102      	bne.n	8004080 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800407a:	2301      	movs	r3, #1
 800407c:	60fb      	str	r3, [r7, #12]
 800407e:	e024      	b.n	80040ca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	4a17      	ldr	r2, [pc, #92]	; (80040e0 <DFSDM_GetChannelFromInstance+0x84>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d102      	bne.n	800408e <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8004088:	2302      	movs	r3, #2
 800408a:	60fb      	str	r3, [r7, #12]
 800408c:	e01d      	b.n	80040ca <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a14      	ldr	r2, [pc, #80]	; (80040e4 <DFSDM_GetChannelFromInstance+0x88>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d102      	bne.n	800409c <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8004096:	2304      	movs	r3, #4
 8004098:	60fb      	str	r3, [r7, #12]
 800409a:	e016      	b.n	80040ca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	4a12      	ldr	r2, [pc, #72]	; (80040e8 <DFSDM_GetChannelFromInstance+0x8c>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d102      	bne.n	80040aa <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80040a4:	2305      	movs	r3, #5
 80040a6:	60fb      	str	r3, [r7, #12]
 80040a8:	e00f      	b.n	80040ca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a0f      	ldr	r2, [pc, #60]	; (80040ec <DFSDM_GetChannelFromInstance+0x90>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d102      	bne.n	80040b8 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80040b2:	2306      	movs	r3, #6
 80040b4:	60fb      	str	r3, [r7, #12]
 80040b6:	e008      	b.n	80040ca <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a0d      	ldr	r2, [pc, #52]	; (80040f0 <DFSDM_GetChannelFromInstance+0x94>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d102      	bne.n	80040c6 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80040c0:	2307      	movs	r3, #7
 80040c2:	60fb      	str	r3, [r7, #12]
 80040c4:	e001      	b.n	80040ca <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80040c6:	2303      	movs	r3, #3
 80040c8:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80040ca:	68fb      	ldr	r3, [r7, #12]
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3714      	adds	r7, #20
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr
 80040d8:	40016000 	.word	0x40016000
 80040dc:	40016020 	.word	0x40016020
 80040e0:	40016040 	.word	0x40016040
 80040e4:	40016080 	.word	0x40016080
 80040e8:	400160a0 	.word	0x400160a0
 80040ec:	400160c0 	.word	0x400160c0
 80040f0:	400160e0 	.word	0x400160e0

080040f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b087      	sub	sp, #28
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80040fe:	2300      	movs	r3, #0
 8004100:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004102:	e166      	b.n	80043d2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	2101      	movs	r1, #1
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	fa01 f303 	lsl.w	r3, r1, r3
 8004110:	4013      	ands	r3, r2
 8004112:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2b00      	cmp	r3, #0
 8004118:	f000 8158 	beq.w	80043cc <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f003 0303 	and.w	r3, r3, #3
 8004124:	2b01      	cmp	r3, #1
 8004126:	d005      	beq.n	8004134 <HAL_GPIO_Init+0x40>
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f003 0303 	and.w	r3, r3, #3
 8004130:	2b02      	cmp	r3, #2
 8004132:	d130      	bne.n	8004196 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	005b      	lsls	r3, r3, #1
 800413e:	2203      	movs	r2, #3
 8004140:	fa02 f303 	lsl.w	r3, r2, r3
 8004144:	43db      	mvns	r3, r3
 8004146:	693a      	ldr	r2, [r7, #16]
 8004148:	4013      	ands	r3, r2
 800414a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	68da      	ldr	r2, [r3, #12]
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	005b      	lsls	r3, r3, #1
 8004154:	fa02 f303 	lsl.w	r3, r2, r3
 8004158:	693a      	ldr	r2, [r7, #16]
 800415a:	4313      	orrs	r3, r2
 800415c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	693a      	ldr	r2, [r7, #16]
 8004162:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800416a:	2201      	movs	r2, #1
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	fa02 f303 	lsl.w	r3, r2, r3
 8004172:	43db      	mvns	r3, r3
 8004174:	693a      	ldr	r2, [r7, #16]
 8004176:	4013      	ands	r3, r2
 8004178:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	091b      	lsrs	r3, r3, #4
 8004180:	f003 0201 	and.w	r2, r3, #1
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	fa02 f303 	lsl.w	r3, r2, r3
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	4313      	orrs	r3, r2
 800418e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f003 0303 	and.w	r3, r3, #3
 800419e:	2b03      	cmp	r3, #3
 80041a0:	d017      	beq.n	80041d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	005b      	lsls	r3, r3, #1
 80041ac:	2203      	movs	r2, #3
 80041ae:	fa02 f303 	lsl.w	r3, r2, r3
 80041b2:	43db      	mvns	r3, r3
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	4013      	ands	r3, r2
 80041b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	689a      	ldr	r2, [r3, #8]
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	005b      	lsls	r3, r3, #1
 80041c2:	fa02 f303 	lsl.w	r3, r2, r3
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	693a      	ldr	r2, [r7, #16]
 80041d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f003 0303 	and.w	r3, r3, #3
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d123      	bne.n	8004226 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	08da      	lsrs	r2, r3, #3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	3208      	adds	r2, #8
 80041e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	f003 0307 	and.w	r3, r3, #7
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	220f      	movs	r2, #15
 80041f6:	fa02 f303 	lsl.w	r3, r2, r3
 80041fa:	43db      	mvns	r3, r3
 80041fc:	693a      	ldr	r2, [r7, #16]
 80041fe:	4013      	ands	r3, r2
 8004200:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	691a      	ldr	r2, [r3, #16]
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	f003 0307 	and.w	r3, r3, #7
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	fa02 f303 	lsl.w	r3, r2, r3
 8004212:	693a      	ldr	r2, [r7, #16]
 8004214:	4313      	orrs	r3, r2
 8004216:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	08da      	lsrs	r2, r3, #3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	3208      	adds	r2, #8
 8004220:	6939      	ldr	r1, [r7, #16]
 8004222:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	005b      	lsls	r3, r3, #1
 8004230:	2203      	movs	r2, #3
 8004232:	fa02 f303 	lsl.w	r3, r2, r3
 8004236:	43db      	mvns	r3, r3
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	4013      	ands	r3, r2
 800423c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	f003 0203 	and.w	r2, r3, #3
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	005b      	lsls	r3, r3, #1
 800424a:	fa02 f303 	lsl.w	r3, r2, r3
 800424e:	693a      	ldr	r2, [r7, #16]
 8004250:	4313      	orrs	r3, r2
 8004252:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004262:	2b00      	cmp	r3, #0
 8004264:	f000 80b2 	beq.w	80043cc <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004268:	4b61      	ldr	r3, [pc, #388]	; (80043f0 <HAL_GPIO_Init+0x2fc>)
 800426a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800426c:	4a60      	ldr	r2, [pc, #384]	; (80043f0 <HAL_GPIO_Init+0x2fc>)
 800426e:	f043 0301 	orr.w	r3, r3, #1
 8004272:	6613      	str	r3, [r2, #96]	; 0x60
 8004274:	4b5e      	ldr	r3, [pc, #376]	; (80043f0 <HAL_GPIO_Init+0x2fc>)
 8004276:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	60bb      	str	r3, [r7, #8]
 800427e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004280:	4a5c      	ldr	r2, [pc, #368]	; (80043f4 <HAL_GPIO_Init+0x300>)
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	089b      	lsrs	r3, r3, #2
 8004286:	3302      	adds	r3, #2
 8004288:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800428c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	f003 0303 	and.w	r3, r3, #3
 8004294:	009b      	lsls	r3, r3, #2
 8004296:	220f      	movs	r2, #15
 8004298:	fa02 f303 	lsl.w	r3, r2, r3
 800429c:	43db      	mvns	r3, r3
 800429e:	693a      	ldr	r2, [r7, #16]
 80042a0:	4013      	ands	r3, r2
 80042a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80042aa:	d02b      	beq.n	8004304 <HAL_GPIO_Init+0x210>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a52      	ldr	r2, [pc, #328]	; (80043f8 <HAL_GPIO_Init+0x304>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d025      	beq.n	8004300 <HAL_GPIO_Init+0x20c>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	4a51      	ldr	r2, [pc, #324]	; (80043fc <HAL_GPIO_Init+0x308>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d01f      	beq.n	80042fc <HAL_GPIO_Init+0x208>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a50      	ldr	r2, [pc, #320]	; (8004400 <HAL_GPIO_Init+0x30c>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d019      	beq.n	80042f8 <HAL_GPIO_Init+0x204>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a4f      	ldr	r2, [pc, #316]	; (8004404 <HAL_GPIO_Init+0x310>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d013      	beq.n	80042f4 <HAL_GPIO_Init+0x200>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a4e      	ldr	r2, [pc, #312]	; (8004408 <HAL_GPIO_Init+0x314>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d00d      	beq.n	80042f0 <HAL_GPIO_Init+0x1fc>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a4d      	ldr	r2, [pc, #308]	; (800440c <HAL_GPIO_Init+0x318>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d007      	beq.n	80042ec <HAL_GPIO_Init+0x1f8>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a4c      	ldr	r2, [pc, #304]	; (8004410 <HAL_GPIO_Init+0x31c>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d101      	bne.n	80042e8 <HAL_GPIO_Init+0x1f4>
 80042e4:	2307      	movs	r3, #7
 80042e6:	e00e      	b.n	8004306 <HAL_GPIO_Init+0x212>
 80042e8:	2308      	movs	r3, #8
 80042ea:	e00c      	b.n	8004306 <HAL_GPIO_Init+0x212>
 80042ec:	2306      	movs	r3, #6
 80042ee:	e00a      	b.n	8004306 <HAL_GPIO_Init+0x212>
 80042f0:	2305      	movs	r3, #5
 80042f2:	e008      	b.n	8004306 <HAL_GPIO_Init+0x212>
 80042f4:	2304      	movs	r3, #4
 80042f6:	e006      	b.n	8004306 <HAL_GPIO_Init+0x212>
 80042f8:	2303      	movs	r3, #3
 80042fa:	e004      	b.n	8004306 <HAL_GPIO_Init+0x212>
 80042fc:	2302      	movs	r3, #2
 80042fe:	e002      	b.n	8004306 <HAL_GPIO_Init+0x212>
 8004300:	2301      	movs	r3, #1
 8004302:	e000      	b.n	8004306 <HAL_GPIO_Init+0x212>
 8004304:	2300      	movs	r3, #0
 8004306:	697a      	ldr	r2, [r7, #20]
 8004308:	f002 0203 	and.w	r2, r2, #3
 800430c:	0092      	lsls	r2, r2, #2
 800430e:	4093      	lsls	r3, r2
 8004310:	693a      	ldr	r2, [r7, #16]
 8004312:	4313      	orrs	r3, r2
 8004314:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004316:	4937      	ldr	r1, [pc, #220]	; (80043f4 <HAL_GPIO_Init+0x300>)
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	089b      	lsrs	r3, r3, #2
 800431c:	3302      	adds	r3, #2
 800431e:	693a      	ldr	r2, [r7, #16]
 8004320:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004324:	4b3b      	ldr	r3, [pc, #236]	; (8004414 <HAL_GPIO_Init+0x320>)
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	43db      	mvns	r3, r3
 800432e:	693a      	ldr	r2, [r7, #16]
 8004330:	4013      	ands	r3, r2
 8004332:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d003      	beq.n	8004348 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004340:	693a      	ldr	r2, [r7, #16]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	4313      	orrs	r3, r2
 8004346:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004348:	4a32      	ldr	r2, [pc, #200]	; (8004414 <HAL_GPIO_Init+0x320>)
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800434e:	4b31      	ldr	r3, [pc, #196]	; (8004414 <HAL_GPIO_Init+0x320>)
 8004350:	68db      	ldr	r3, [r3, #12]
 8004352:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	43db      	mvns	r3, r3
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	4013      	ands	r3, r2
 800435c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d003      	beq.n	8004372 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800436a:	693a      	ldr	r2, [r7, #16]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	4313      	orrs	r3, r2
 8004370:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004372:	4a28      	ldr	r2, [pc, #160]	; (8004414 <HAL_GPIO_Init+0x320>)
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004378:	4b26      	ldr	r3, [pc, #152]	; (8004414 <HAL_GPIO_Init+0x320>)
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	43db      	mvns	r3, r3
 8004382:	693a      	ldr	r2, [r7, #16]
 8004384:	4013      	ands	r3, r2
 8004386:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d003      	beq.n	800439c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004394:	693a      	ldr	r2, [r7, #16]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	4313      	orrs	r3, r2
 800439a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800439c:	4a1d      	ldr	r2, [pc, #116]	; (8004414 <HAL_GPIO_Init+0x320>)
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80043a2:	4b1c      	ldr	r3, [pc, #112]	; (8004414 <HAL_GPIO_Init+0x320>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	43db      	mvns	r3, r3
 80043ac:	693a      	ldr	r2, [r7, #16]
 80043ae:	4013      	ands	r3, r2
 80043b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d003      	beq.n	80043c6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80043be:	693a      	ldr	r2, [r7, #16]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	4313      	orrs	r3, r2
 80043c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80043c6:	4a13      	ldr	r2, [pc, #76]	; (8004414 <HAL_GPIO_Init+0x320>)
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	3301      	adds	r3, #1
 80043d0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	fa22 f303 	lsr.w	r3, r2, r3
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f47f ae91 	bne.w	8004104 <HAL_GPIO_Init+0x10>
  }
}
 80043e2:	bf00      	nop
 80043e4:	bf00      	nop
 80043e6:	371c      	adds	r7, #28
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr
 80043f0:	40021000 	.word	0x40021000
 80043f4:	40010000 	.word	0x40010000
 80043f8:	48000400 	.word	0x48000400
 80043fc:	48000800 	.word	0x48000800
 8004400:	48000c00 	.word	0x48000c00
 8004404:	48001000 	.word	0x48001000
 8004408:	48001400 	.word	0x48001400
 800440c:	48001800 	.word	0x48001800
 8004410:	48001c00 	.word	0x48001c00
 8004414:	40010400 	.word	0x40010400

08004418 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	460b      	mov	r3, r1
 8004422:	807b      	strh	r3, [r7, #2]
 8004424:	4613      	mov	r3, r2
 8004426:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004428:	787b      	ldrb	r3, [r7, #1]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d003      	beq.n	8004436 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800442e:	887a      	ldrh	r2, [r7, #2]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004434:	e002      	b.n	800443c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004436:	887a      	ldrh	r2, [r7, #2]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800443c:	bf00      	nop
 800443e:	370c      	adds	r7, #12
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr

08004448 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b082      	sub	sp, #8
 800444c:	af00      	add	r7, sp, #0
 800444e:	4603      	mov	r3, r0
 8004450:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004452:	4b08      	ldr	r3, [pc, #32]	; (8004474 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004454:	695a      	ldr	r2, [r3, #20]
 8004456:	88fb      	ldrh	r3, [r7, #6]
 8004458:	4013      	ands	r3, r2
 800445a:	2b00      	cmp	r3, #0
 800445c:	d006      	beq.n	800446c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800445e:	4a05      	ldr	r2, [pc, #20]	; (8004474 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004460:	88fb      	ldrh	r3, [r7, #6]
 8004462:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004464:	88fb      	ldrh	r3, [r7, #6]
 8004466:	4618      	mov	r0, r3
 8004468:	f7fe f820 	bl	80024ac <HAL_GPIO_EXTI_Callback>
  }
}
 800446c:	bf00      	nop
 800446e:	3708      	adds	r7, #8
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	40010400 	.word	0x40010400

08004478 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d101      	bne.n	800448a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e08d      	b.n	80045a6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004490:	b2db      	uxtb	r3, r3
 8004492:	2b00      	cmp	r3, #0
 8004494:	d106      	bne.n	80044a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f7fe f96e 	bl	8002780 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2224      	movs	r2, #36	; 0x24
 80044a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f022 0201 	bic.w	r2, r2, #1
 80044ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	685a      	ldr	r2, [r3, #4]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80044c8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	689a      	ldr	r2, [r3, #8]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80044d8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d107      	bne.n	80044f2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	689a      	ldr	r2, [r3, #8]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044ee:	609a      	str	r2, [r3, #8]
 80044f0:	e006      	b.n	8004500 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	689a      	ldr	r2, [r3, #8]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80044fe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	2b02      	cmp	r3, #2
 8004506:	d108      	bne.n	800451a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	685a      	ldr	r2, [r3, #4]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004516:	605a      	str	r2, [r3, #4]
 8004518:	e007      	b.n	800452a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	685a      	ldr	r2, [r3, #4]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004528:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	6812      	ldr	r2, [r2, #0]
 8004534:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004538:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800453c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68da      	ldr	r2, [r3, #12]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800454c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	691a      	ldr	r2, [r3, #16]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	430a      	orrs	r2, r1
 8004566:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	69d9      	ldr	r1, [r3, #28]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a1a      	ldr	r2, [r3, #32]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	430a      	orrs	r2, r1
 8004576:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f042 0201 	orr.w	r2, r2, #1
 8004586:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2220      	movs	r2, #32
 8004592:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80045a4:	2300      	movs	r3, #0
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3708      	adds	r7, #8
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}

080045ae <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80045ae:	b480      	push	{r7}
 80045b0:	b083      	sub	sp, #12
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	6078      	str	r0, [r7, #4]
 80045b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	2b20      	cmp	r3, #32
 80045c2:	d138      	bne.n	8004636 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d101      	bne.n	80045d2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80045ce:	2302      	movs	r3, #2
 80045d0:	e032      	b.n	8004638 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2201      	movs	r2, #1
 80045d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2224      	movs	r2, #36	; 0x24
 80045de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f022 0201 	bic.w	r2, r2, #1
 80045f0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004600:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	6819      	ldr	r1, [r3, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	683a      	ldr	r2, [r7, #0]
 800460e:	430a      	orrs	r2, r1
 8004610:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f042 0201 	orr.w	r2, r2, #1
 8004620:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2220      	movs	r2, #32
 8004626:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004632:	2300      	movs	r3, #0
 8004634:	e000      	b.n	8004638 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004636:	2302      	movs	r3, #2
  }
}
 8004638:	4618      	mov	r0, r3
 800463a:	370c      	adds	r7, #12
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr

08004644 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004654:	b2db      	uxtb	r3, r3
 8004656:	2b20      	cmp	r3, #32
 8004658:	d139      	bne.n	80046ce <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004660:	2b01      	cmp	r3, #1
 8004662:	d101      	bne.n	8004668 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004664:	2302      	movs	r3, #2
 8004666:	e033      	b.n	80046d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2224      	movs	r2, #36	; 0x24
 8004674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f022 0201 	bic.w	r2, r2, #1
 8004686:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004696:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	021b      	lsls	r3, r3, #8
 800469c:	68fa      	ldr	r2, [r7, #12]
 800469e:	4313      	orrs	r3, r2
 80046a0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f042 0201 	orr.w	r2, r2, #1
 80046b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2220      	movs	r2, #32
 80046be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80046ca:	2300      	movs	r3, #0
 80046cc:	e000      	b.n	80046d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80046ce:	2302      	movs	r3, #2
  }
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3714      	adds	r7, #20
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr

080046dc <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b086      	sub	sp, #24
 80046e0:	af02      	add	r7, sp, #8
 80046e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046e4:	2300      	movs	r3, #0
 80046e6:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80046e8:	f7fe fc28 	bl	8002f3c <HAL_GetTick>
 80046ec:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d102      	bne.n	80046fa <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	73fb      	strb	r3, [r7, #15]
 80046f8:	e092      	b.n	8004820 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004704:	2b00      	cmp	r3, #0
 8004706:	f040 808b 	bne.w	8004820 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f7fe f8da 	bl	80028c4 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8004710:	f241 3188 	movw	r1, #5000	; 0x1388
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 f88b 	bl	8004830 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	689a      	ldr	r2, [r3, #8]
 8004720:	4b42      	ldr	r3, [pc, #264]	; (800482c <HAL_OSPI_Init+0x150>)
 8004722:	4013      	ands	r3, r2
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	68d1      	ldr	r1, [r2, #12]
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6912      	ldr	r2, [r2, #16]
 800472c:	3a01      	subs	r2, #1
 800472e:	0412      	lsls	r2, r2, #16
 8004730:	4311      	orrs	r1, r2
 8004732:	687a      	ldr	r2, [r7, #4]
 8004734:	6952      	ldr	r2, [r2, #20]
 8004736:	3a01      	subs	r2, #1
 8004738:	0212      	lsls	r2, r2, #8
 800473a:	4311      	orrs	r1, r2
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004740:	4311      	orrs	r1, r2
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	69d2      	ldr	r2, [r2, #28]
 8004746:	4311      	orrs	r1, r2
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	6812      	ldr	r2, [r2, #0]
 800474c:	430b      	orrs	r3, r1
 800474e:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	0412      	lsls	r2, r2, #16
 800475a:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	3b01      	subs	r3, #1
 800476c:	021a      	lsls	r2, r3, #8
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	430a      	orrs	r2, r1
 8004774:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800477a:	9300      	str	r3, [sp, #0]
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	2200      	movs	r2, #0
 8004780:	2120      	movs	r1, #32
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f000 fb98 	bl	8004eb8 <OSPI_WaitFlagStateUntilTimeout>
 8004788:	4603      	mov	r3, r0
 800478a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800478c:	7bfb      	ldrb	r3, [r7, #15]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d146      	bne.n	8004820 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6a1b      	ldr	r3, [r3, #32]
 80047a0:	1e5a      	subs	r2, r3, #1
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	430a      	orrs	r2, r1
 80047a8:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	689a      	ldr	r2, [r3, #8]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	430a      	orrs	r2, r1
 80047be:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80047c8:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047d4:	431a      	orrs	r2, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	430a      	orrs	r2, r1
 80047dc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f042 0201 	orr.w	r2, r2, #1
 80047ee:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d107      	bne.n	8004808 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	689a      	ldr	r2, [r3, #8]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f042 0202 	orr.w	r2, r2, #2
 8004806:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004810:	d103      	bne.n	800481a <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	645a      	str	r2, [r3, #68]	; 0x44
 8004818:	e002      	b.n	8004820 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2202      	movs	r2, #2
 800481e:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8004820:	7bfb      	ldrb	r3, [r7, #15]
}
 8004822:	4618      	mov	r0, r3
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	f8e0f8f4 	.word	0xf8e0f8f4

08004830 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	683a      	ldr	r2, [r7, #0]
 800483e:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	370c      	adds	r7, #12
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr
	...

08004850 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b092      	sub	sp, #72	; 0x48
 8004854:	af00      	add	r7, sp, #0
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800485c:	2300      	movs	r3, #0
 800485e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8004862:	2300      	movs	r3, #0
 8004864:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a08      	ldr	r2, [pc, #32]	; (8004890 <HAL_OSPIM_Config+0x40>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d105      	bne.n	800487e <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8004872:	2300      	movs	r3, #0
 8004874:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 1U;
 8004876:	2301      	movs	r3, #1
 8004878:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 800487c:	e004      	b.n	8004888 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 800487e:	2301      	movs	r3, #1
 8004880:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 0U;
 8004882:	2300      	movs	r3, #0
 8004884:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004888:	2300      	movs	r3, #0
 800488a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800488e:	e01f      	b.n	80048d0 <HAL_OSPIM_Config+0x80>
 8004890:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8004894:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004898:	3301      	adds	r3, #1
 800489a:	b2d8      	uxtb	r0, r3
 800489c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80048a0:	f107 0114 	add.w	r1, r7, #20
 80048a4:	4613      	mov	r3, r2
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	4413      	add	r3, r2
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	440b      	add	r3, r1
 80048ae:	4619      	mov	r1, r3
 80048b0:	f000 fb3a 	bl	8004f28 <OSPIM_GetConfig>
 80048b4:	4603      	mov	r3, r0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d005      	beq.n	80048c6 <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2208      	movs	r2, #8
 80048c4:	649a      	str	r2, [r3, #72]	; 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80048c6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80048ca:	3301      	adds	r3, #1
 80048cc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80048d0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d9dd      	bls.n	8004894 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 80048d8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80048dc:	2b00      	cmp	r3, #0
 80048de:	f040 82de 	bne.w	8004e9e <HAL_OSPIM_Config+0x64e>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 80048e2:	4bc6      	ldr	r3, [pc, #792]	; (8004bfc <HAL_OSPIM_Config+0x3ac>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00b      	beq.n	8004906 <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80048ee:	4bc3      	ldr	r3, [pc, #780]	; (8004bfc <HAL_OSPIM_Config+0x3ac>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4ac2      	ldr	r2, [pc, #776]	; (8004bfc <HAL_OSPIM_Config+0x3ac>)
 80048f4:	f023 0301 	bic.w	r3, r3, #1
 80048f8:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 80048fa:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80048fe:	f043 0301 	orr.w	r3, r3, #1
 8004902:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8004906:	4bbe      	ldr	r3, [pc, #760]	; (8004c00 <HAL_OSPIM_Config+0x3b0>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 0301 	and.w	r3, r3, #1
 800490e:	2b00      	cmp	r3, #0
 8004910:	d00b      	beq.n	800492a <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004912:	4bbb      	ldr	r3, [pc, #748]	; (8004c00 <HAL_OSPIM_Config+0x3b0>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4aba      	ldr	r2, [pc, #744]	; (8004c00 <HAL_OSPIM_Config+0x3b0>)
 8004918:	f023 0301 	bic.w	r3, r3, #1
 800491c:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800491e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004922:	f043 0302 	orr.w	r3, r3, #2
 8004926:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800492a:	49b6      	ldr	r1, [pc, #728]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 800492c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800492e:	4613      	mov	r3, r2
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	4413      	add	r3, r2
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	3348      	adds	r3, #72	; 0x48
 8004938:	443b      	add	r3, r7
 800493a:	3b2c      	subs	r3, #44	; 0x2c
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	3b01      	subs	r3, #1
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	440b      	add	r3, r1
 8004944:	6859      	ldr	r1, [r3, #4]
 8004946:	48af      	ldr	r0, [pc, #700]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 8004948:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800494a:	4613      	mov	r3, r2
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	4413      	add	r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	3348      	adds	r3, #72	; 0x48
 8004954:	443b      	add	r3, r7
 8004956:	3b2c      	subs	r3, #44	; 0x2c
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	3b01      	subs	r3, #1
 800495c:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8004960:	009b      	lsls	r3, r3, #2
 8004962:	4403      	add	r3, r0
 8004964:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 8004966:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004968:	4613      	mov	r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	4413      	add	r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	3348      	adds	r3, #72	; 0x48
 8004972:	443b      	add	r3, r7
 8004974:	3b34      	subs	r3, #52	; 0x34
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2b00      	cmp	r3, #0
 800497a:	f000 80a1 	beq.w	8004ac0 <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800497e:	49a1      	ldr	r1, [pc, #644]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 8004980:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004982:	4613      	mov	r3, r2
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	4413      	add	r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	3348      	adds	r3, #72	; 0x48
 800498c:	443b      	add	r3, r7
 800498e:	3b34      	subs	r3, #52	; 0x34
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	3b01      	subs	r3, #1
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	440b      	add	r3, r1
 8004998:	6859      	ldr	r1, [r3, #4]
 800499a:	489a      	ldr	r0, [pc, #616]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 800499c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800499e:	4613      	mov	r3, r2
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	4413      	add	r3, r2
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	3348      	adds	r3, #72	; 0x48
 80049a8:	443b      	add	r3, r7
 80049aa:	3b34      	subs	r3, #52	; 0x34
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	3b01      	subs	r3, #1
 80049b0:	f021 0201 	bic.w	r2, r1, #1
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	4403      	add	r3, r0
 80049b8:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 80049ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80049bc:	4613      	mov	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	4413      	add	r3, r2
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	3348      	adds	r3, #72	; 0x48
 80049c6:	443b      	add	r3, r7
 80049c8:	3b30      	subs	r3, #48	; 0x30
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d01d      	beq.n	8004a0c <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 80049d0:	498c      	ldr	r1, [pc, #560]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 80049d2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80049d4:	4613      	mov	r3, r2
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	4413      	add	r3, r2
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	3348      	adds	r3, #72	; 0x48
 80049de:	443b      	add	r3, r7
 80049e0:	3b30      	subs	r3, #48	; 0x30
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	3b01      	subs	r3, #1
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	440b      	add	r3, r1
 80049ea:	6859      	ldr	r1, [r3, #4]
 80049ec:	4885      	ldr	r0, [pc, #532]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 80049ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80049f0:	4613      	mov	r3, r2
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	4413      	add	r3, r2
 80049f6:	009b      	lsls	r3, r3, #2
 80049f8:	3348      	adds	r3, #72	; 0x48
 80049fa:	443b      	add	r3, r7
 80049fc:	3b30      	subs	r3, #48	; 0x30
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	3b01      	subs	r3, #1
 8004a02:	f021 0210 	bic.w	r2, r1, #16
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	4403      	add	r3, r0
 8004a0a:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004a0c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a0e:	4613      	mov	r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	4413      	add	r3, r2
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	3348      	adds	r3, #72	; 0x48
 8004a18:	443b      	add	r3, r7
 8004a1a:	3b28      	subs	r3, #40	; 0x28
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d021      	beq.n	8004a66 <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8004a22:	4978      	ldr	r1, [pc, #480]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 8004a24:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a26:	4613      	mov	r3, r2
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	4413      	add	r3, r2
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	3348      	adds	r3, #72	; 0x48
 8004a30:	443b      	add	r3, r7
 8004a32:	3b28      	subs	r3, #40	; 0x28
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	3b01      	subs	r3, #1
 8004a38:	f003 0301 	and.w	r3, r3, #1
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	440b      	add	r3, r1
 8004a40:	6859      	ldr	r1, [r3, #4]
 8004a42:	4870      	ldr	r0, [pc, #448]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 8004a44:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a46:	4613      	mov	r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	4413      	add	r3, r2
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	3348      	adds	r3, #72	; 0x48
 8004a50:	443b      	add	r3, r7
 8004a52:	3b28      	subs	r3, #40	; 0x28
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	3b01      	subs	r3, #1
 8004a58:	f003 0301 	and.w	r3, r3, #1
 8004a5c:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	4403      	add	r3, r0
 8004a64:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004a66:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a68:	4613      	mov	r3, r2
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	4413      	add	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	3348      	adds	r3, #72	; 0x48
 8004a72:	443b      	add	r3, r7
 8004a74:	3b24      	subs	r3, #36	; 0x24
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d021      	beq.n	8004ac0 <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8004a7c:	4961      	ldr	r1, [pc, #388]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 8004a7e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a80:	4613      	mov	r3, r2
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	4413      	add	r3, r2
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	3348      	adds	r3, #72	; 0x48
 8004a8a:	443b      	add	r3, r7
 8004a8c:	3b24      	subs	r3, #36	; 0x24
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	3b01      	subs	r3, #1
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	440b      	add	r3, r1
 8004a9a:	6859      	ldr	r1, [r3, #4]
 8004a9c:	4859      	ldr	r0, [pc, #356]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 8004a9e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	4413      	add	r3, r2
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	3348      	adds	r3, #72	; 0x48
 8004aaa:	443b      	add	r3, r7
 8004aac:	3b24      	subs	r3, #36	; 0x24
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	f003 0301 	and.w	r3, r3, #1
 8004ab6:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	4403      	add	r3, r0
 8004abe:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	6819      	ldr	r1, [r3, #0]
 8004ac4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004ac8:	4613      	mov	r3, r2
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	4413      	add	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	3348      	adds	r3, #72	; 0x48
 8004ad2:	443b      	add	r3, r7
 8004ad4:	3b34      	subs	r3, #52	; 0x34
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4299      	cmp	r1, r3
 8004ada:	d038      	beq.n	8004b4e <HAL_OSPIM_Config+0x2fe>
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	6859      	ldr	r1, [r3, #4]
 8004ae0:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	4413      	add	r3, r2
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	3348      	adds	r3, #72	; 0x48
 8004aee:	443b      	add	r3, r7
 8004af0:	3b30      	subs	r3, #48	; 0x30
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4299      	cmp	r1, r3
 8004af6:	d02a      	beq.n	8004b4e <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	6899      	ldr	r1, [r3, #8]
 8004afc:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004b00:	4613      	mov	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	4413      	add	r3, r2
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	3348      	adds	r3, #72	; 0x48
 8004b0a:	443b      	add	r3, r7
 8004b0c:	3b2c      	subs	r3, #44	; 0x2c
 8004b0e:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8004b10:	4299      	cmp	r1, r3
 8004b12:	d01c      	beq.n	8004b4e <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	68d9      	ldr	r1, [r3, #12]
 8004b18:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	009b      	lsls	r3, r3, #2
 8004b20:	4413      	add	r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	3348      	adds	r3, #72	; 0x48
 8004b26:	443b      	add	r3, r7
 8004b28:	3b28      	subs	r3, #40	; 0x28
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4299      	cmp	r1, r3
 8004b2e:	d00e      	beq.n	8004b4e <HAL_OSPIM_Config+0x2fe>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	6919      	ldr	r1, [r3, #16]
 8004b34:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004b38:	4613      	mov	r3, r2
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	4413      	add	r3, r2
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	3348      	adds	r3, #72	; 0x48
 8004b42:	443b      	add	r3, r7
 8004b44:	3b24      	subs	r3, #36	; 0x24
 8004b46:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004b48:	4299      	cmp	r1, r3
 8004b4a:	f040 80d3 	bne.w	8004cf4 <HAL_OSPIM_Config+0x4a4>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004b4e:	492d      	ldr	r1, [pc, #180]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 8004b50:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004b54:	4613      	mov	r3, r2
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	4413      	add	r3, r2
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	3348      	adds	r3, #72	; 0x48
 8004b5e:	443b      	add	r3, r7
 8004b60:	3b34      	subs	r3, #52	; 0x34
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	3b01      	subs	r3, #1
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	440b      	add	r3, r1
 8004b6a:	6859      	ldr	r1, [r3, #4]
 8004b6c:	4825      	ldr	r0, [pc, #148]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 8004b6e:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004b72:	4613      	mov	r3, r2
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	4413      	add	r3, r2
 8004b78:	009b      	lsls	r3, r3, #2
 8004b7a:	3348      	adds	r3, #72	; 0x48
 8004b7c:	443b      	add	r3, r7
 8004b7e:	3b34      	subs	r3, #52	; 0x34
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	3b01      	subs	r3, #1
 8004b84:	f021 0201 	bic.w	r2, r1, #1
 8004b88:	009b      	lsls	r3, r3, #2
 8004b8a:	4403      	add	r3, r0
 8004b8c:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8004b8e:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004b92:	4613      	mov	r3, r2
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	4413      	add	r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	3348      	adds	r3, #72	; 0x48
 8004b9c:	443b      	add	r3, r7
 8004b9e:	3b30      	subs	r3, #48	; 0x30
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d01f      	beq.n	8004be6 <HAL_OSPIM_Config+0x396>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004ba6:	4917      	ldr	r1, [pc, #92]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 8004ba8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004bac:	4613      	mov	r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	4413      	add	r3, r2
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	3348      	adds	r3, #72	; 0x48
 8004bb6:	443b      	add	r3, r7
 8004bb8:	3b30      	subs	r3, #48	; 0x30
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	440b      	add	r3, r1
 8004bc2:	6859      	ldr	r1, [r3, #4]
 8004bc4:	480f      	ldr	r0, [pc, #60]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 8004bc6:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004bca:	4613      	mov	r3, r2
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	4413      	add	r3, r2
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	3348      	adds	r3, #72	; 0x48
 8004bd4:	443b      	add	r3, r7
 8004bd6:	3b30      	subs	r3, #48	; 0x30
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	f021 0210 	bic.w	r2, r1, #16
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	4403      	add	r3, r0
 8004be4:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004be6:	4907      	ldr	r1, [pc, #28]	; (8004c04 <HAL_OSPIM_Config+0x3b4>)
 8004be8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004bec:	4613      	mov	r3, r2
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	4413      	add	r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	3348      	adds	r3, #72	; 0x48
 8004bf6:	443b      	add	r3, r7
 8004bf8:	3b2c      	subs	r3, #44	; 0x2c
 8004bfa:	e005      	b.n	8004c08 <HAL_OSPIM_Config+0x3b8>
 8004bfc:	a0001000 	.word	0xa0001000
 8004c00:	a0001400 	.word	0xa0001400
 8004c04:	50061c00 	.word	0x50061c00
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	3b01      	subs	r3, #1
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	440b      	add	r3, r1
 8004c10:	6859      	ldr	r1, [r3, #4]
 8004c12:	48a6      	ldr	r0, [pc, #664]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004c14:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004c18:	4613      	mov	r3, r2
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	4413      	add	r3, r2
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	3348      	adds	r3, #72	; 0x48
 8004c22:	443b      	add	r3, r7
 8004c24:	3b2c      	subs	r3, #44	; 0x2c
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	4403      	add	r3, r0
 8004c32:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004c34:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004c38:	4613      	mov	r3, r2
 8004c3a:	009b      	lsls	r3, r3, #2
 8004c3c:	4413      	add	r3, r2
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	3348      	adds	r3, #72	; 0x48
 8004c42:	443b      	add	r3, r7
 8004c44:	3b28      	subs	r3, #40	; 0x28
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d023      	beq.n	8004c94 <HAL_OSPIM_Config+0x444>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004c4c:	4997      	ldr	r1, [pc, #604]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004c4e:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004c52:	4613      	mov	r3, r2
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	4413      	add	r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	3348      	adds	r3, #72	; 0x48
 8004c5c:	443b      	add	r3, r7
 8004c5e:	3b28      	subs	r3, #40	; 0x28
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	3b01      	subs	r3, #1
 8004c64:	f003 0301 	and.w	r3, r3, #1
 8004c68:	009b      	lsls	r3, r3, #2
 8004c6a:	440b      	add	r3, r1
 8004c6c:	6859      	ldr	r1, [r3, #4]
 8004c6e:	488f      	ldr	r0, [pc, #572]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004c70:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004c74:	4613      	mov	r3, r2
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	4413      	add	r3, r2
 8004c7a:	009b      	lsls	r3, r3, #2
 8004c7c:	3348      	adds	r3, #72	; 0x48
 8004c7e:	443b      	add	r3, r7
 8004c80:	3b28      	subs	r3, #40	; 0x28
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	3b01      	subs	r3, #1
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	4403      	add	r3, r0
 8004c92:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004c94:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004c98:	4613      	mov	r3, r2
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	4413      	add	r3, r2
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	3348      	adds	r3, #72	; 0x48
 8004ca2:	443b      	add	r3, r7
 8004ca4:	3b24      	subs	r3, #36	; 0x24
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d023      	beq.n	8004cf4 <HAL_OSPIM_Config+0x4a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004cac:	497f      	ldr	r1, [pc, #508]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004cae:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004cb2:	4613      	mov	r3, r2
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	4413      	add	r3, r2
 8004cb8:	009b      	lsls	r3, r3, #2
 8004cba:	3348      	adds	r3, #72	; 0x48
 8004cbc:	443b      	add	r3, r7
 8004cbe:	3b24      	subs	r3, #36	; 0x24
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	3b01      	subs	r3, #1
 8004cc4:	f003 0301 	and.w	r3, r3, #1
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	440b      	add	r3, r1
 8004ccc:	6859      	ldr	r1, [r3, #4]
 8004cce:	4877      	ldr	r0, [pc, #476]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004cd0:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	4413      	add	r3, r2
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	3348      	adds	r3, #72	; 0x48
 8004cde:	443b      	add	r3, r7
 8004ce0:	3b24      	subs	r3, #36	; 0x24
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	3b01      	subs	r3, #1
 8004ce6:	f003 0301 	and.w	r3, r3, #1
 8004cea:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	4403      	add	r3, r0
 8004cf2:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8004cf4:	4a6d      	ldr	r2, [pc, #436]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	009b      	lsls	r3, r3, #2
 8004cfe:	4413      	add	r3, r2
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d08:	025b      	lsls	r3, r3, #9
 8004d0a:	431a      	orrs	r2, r3
 8004d0c:	4967      	ldr	r1, [pc, #412]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	3b01      	subs	r3, #1
 8004d14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d18:	009b      	lsls	r3, r3, #2
 8004d1a:	440b      	add	r3, r1
 8004d1c:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8004d1e:	4a63      	ldr	r2, [pc, #396]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	3b01      	subs	r3, #1
 8004d26:	009b      	lsls	r3, r3, #2
 8004d28:	4413      	add	r3, r2
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	f023 0203 	bic.w	r2, r3, #3
 8004d30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d32:	005b      	lsls	r3, r3, #1
 8004d34:	431a      	orrs	r2, r3
 8004d36:	495d      	ldr	r1, [pc, #372]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	f042 0201 	orr.w	r2, r2, #1
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	440b      	add	r3, r1
 8004d46:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d014      	beq.n	8004d7a <HAL_OSPIM_Config+0x52a>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8004d50:	4a56      	ldr	r2, [pc, #344]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	3b01      	subs	r3, #1
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	4413      	add	r3, r2
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004d62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d64:	015b      	lsls	r3, r3, #5
 8004d66:	431a      	orrs	r2, r3
 8004d68:	4950      	ldr	r1, [pc, #320]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	f042 0210 	orr.w	r2, r2, #16
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	440b      	add	r3, r1
 8004d78:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d019      	beq.n	8004dba <HAL_OSPIM_Config+0x56a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004d86:	4a49      	ldr	r2, [pc, #292]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	4413      	add	r3, r2
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004d9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d9e:	049b      	lsls	r3, r3, #18
 8004da0:	431a      	orrs	r2, r3
 8004da2:	4942      	ldr	r1, [pc, #264]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	68db      	ldr	r3, [r3, #12]
 8004da8:	3b01      	subs	r3, #1
 8004daa:	f003 0301 	and.w	r3, r3, #1
 8004dae:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	440b      	add	r3, r1
 8004db6:	605a      	str	r2, [r3, #4]
 8004db8:	e01c      	b.n	8004df4 <HAL_OSPIM_Config+0x5a4>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d018      	beq.n	8004df4 <HAL_OSPIM_Config+0x5a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004dc2:	4a3a      	ldr	r2, [pc, #232]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	3b01      	subs	r3, #1
 8004dca:	f003 0301 	and.w	r3, r3, #1
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	4413      	add	r3, r2
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004dd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dda:	069b      	lsls	r3, r3, #26
 8004ddc:	431a      	orrs	r2, r3
 8004dde:	4933      	ldr	r1, [pc, #204]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	3b01      	subs	r3, #1
 8004de6:	f003 0301 	and.w	r3, r3, #1
 8004dea:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	440b      	add	r3, r1
 8004df2:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d019      	beq.n	8004e34 <HAL_OSPIM_Config+0x5e4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004e00:	4a2a      	ldr	r2, [pc, #168]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	3b01      	subs	r3, #1
 8004e08:	f003 0301 	and.w	r3, r3, #1
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	4413      	add	r3, r2
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004e16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e18:	049b      	lsls	r3, r3, #18
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	4923      	ldr	r1, [pc, #140]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	691b      	ldr	r3, [r3, #16]
 8004e22:	3b01      	subs	r3, #1
 8004e24:	f003 0301 	and.w	r3, r3, #1
 8004e28:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	440b      	add	r3, r1
 8004e30:	605a      	str	r2, [r3, #4]
 8004e32:	e01c      	b.n	8004e6e <HAL_OSPIM_Config+0x61e>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	691b      	ldr	r3, [r3, #16]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d018      	beq.n	8004e6e <HAL_OSPIM_Config+0x61e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004e3c:	4a1b      	ldr	r2, [pc, #108]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	691b      	ldr	r3, [r3, #16]
 8004e42:	3b01      	subs	r3, #1
 8004e44:	f003 0301 	and.w	r3, r3, #1
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	4413      	add	r3, r2
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004e52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e54:	069b      	lsls	r3, r3, #26
 8004e56:	431a      	orrs	r2, r3
 8004e58:	4914      	ldr	r1, [pc, #80]	; (8004eac <HAL_OSPIM_Config+0x65c>)
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	691b      	ldr	r3, [r3, #16]
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	f003 0301 	and.w	r3, r3, #1
 8004e64:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	440b      	add	r3, r1
 8004e6c:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8004e6e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004e72:	f003 0301 	and.w	r3, r3, #1
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d005      	beq.n	8004e86 <HAL_OSPIM_Config+0x636>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004e7a:	4b0d      	ldr	r3, [pc, #52]	; (8004eb0 <HAL_OSPIM_Config+0x660>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a0c      	ldr	r2, [pc, #48]	; (8004eb0 <HAL_OSPIM_Config+0x660>)
 8004e80:	f043 0301 	orr.w	r3, r3, #1
 8004e84:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8004e86:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d005      	beq.n	8004e9e <HAL_OSPIM_Config+0x64e>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004e92:	4b08      	ldr	r3, [pc, #32]	; (8004eb4 <HAL_OSPIM_Config+0x664>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a07      	ldr	r2, [pc, #28]	; (8004eb4 <HAL_OSPIM_Config+0x664>)
 8004e98:	f043 0301 	orr.w	r3, r3, #1
 8004e9c:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8004e9e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3748      	adds	r7, #72	; 0x48
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	50061c00 	.word	0x50061c00
 8004eb0:	a0001000 	.word	0xa0001000
 8004eb4:	a0001400 	.word	0xa0001400

08004eb8 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	603b      	str	r3, [r7, #0]
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004ec8:	e01a      	b.n	8004f00 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed0:	d016      	beq.n	8004f00 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ed2:	f7fe f833 	bl	8002f3c <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	69ba      	ldr	r2, [r7, #24]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d302      	bcc.n	8004ee8 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d10b      	bne.n	8004f00 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004eee:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ef4:	f043 0201 	orr.w	r2, r3, #1
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e00e      	b.n	8004f1e <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	6a1a      	ldr	r2, [r3, #32]
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	4013      	ands	r3, r2
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	bf14      	ite	ne
 8004f0e:	2301      	movne	r3, #1
 8004f10:	2300      	moveq	r3, #0
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	461a      	mov	r2, r3
 8004f16:	79fb      	ldrb	r3, [r7, #7]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d1d6      	bne.n	8004eca <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3710      	adds	r7, #16
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}
	...

08004f28 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b087      	sub	sp, #28
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	4603      	mov	r3, r0
 8004f30:	6039      	str	r1, [r7, #0]
 8004f32:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8004f34:	2300      	movs	r3, #0
 8004f36:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8004f3c:	79fb      	ldrb	r3, [r7, #7]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d005      	beq.n	8004f4e <OSPIM_GetConfig+0x26>
 8004f42:	79fb      	ldrb	r3, [r7, #7]
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	d802      	bhi.n	8004f4e <OSPIM_GetConfig+0x26>
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d102      	bne.n	8004f54 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	75fb      	strb	r3, [r7, #23]
 8004f52:	e08e      	b.n	8005072 <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	2200      	movs	r2, #0
 8004f58:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	2200      	movs	r2, #0
 8004f64:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8004f72:	79fb      	ldrb	r3, [r7, #7]
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d101      	bne.n	8004f7c <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8004f78:	4b41      	ldr	r3, [pc, #260]	; (8005080 <OSPIM_GetConfig+0x158>)
 8004f7a:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	60fb      	str	r3, [r7, #12]
 8004f80:	e074      	b.n	800506c <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 8004f82:	4a40      	ldr	r2, [pc, #256]	; (8005084 <OSPIM_GetConfig+0x15c>)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	4413      	add	r3, r2
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	f003 0301 	and.w	r3, r3, #1
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d00a      	beq.n	8004fae <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8004f98:	68ba      	ldr	r2, [r7, #8]
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	4053      	eors	r3, r2
 8004f9e:	f003 0302 	and.w	r3, r3, #2
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d103      	bne.n	8004fae <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	1c5a      	adds	r2, r3, #1
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	f003 0310 	and.w	r3, r3, #16
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d00a      	beq.n	8004fce <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8004fb8:	68ba      	ldr	r2, [r7, #8]
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	4053      	eors	r3, r2
 8004fbe:	f003 0320 	and.w	r3, r3, #32
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d103      	bne.n	8004fce <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	1c5a      	adds	r2, r3, #1
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d00a      	beq.n	8004fee <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8004fd8:	68ba      	ldr	r2, [r7, #8]
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	4053      	eors	r3, r2
 8004fde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d103      	bne.n	8004fee <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	1c5a      	adds	r2, r3, #1
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d018      	beq.n	800502a <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8004ff8:	68ba      	ldr	r2, [r7, #8]
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	4053      	eors	r3, r2
 8004ffe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d111      	bne.n	800502a <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800500c:	2b00      	cmp	r3, #0
 800500e:	d106      	bne.n	800501e <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	3301      	adds	r3, #1
 8005014:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	60da      	str	r2, [r3, #12]
 800501c:	e005      	b.n	800502a <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	3301      	adds	r3, #1
 8005022:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d018      	beq.n	8005066 <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8005034:	68ba      	ldr	r2, [r7, #8]
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	4053      	eors	r3, r2
 800503a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d111      	bne.n	8005066 <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005048:	2b00      	cmp	r3, #0
 800504a:	d106      	bne.n	800505a <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	3301      	adds	r3, #1
 8005050:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	611a      	str	r2, [r3, #16]
 8005058:	e005      	b.n	8005066 <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	3301      	adds	r3, #1
 800505e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	3301      	adds	r3, #1
 800506a:	60fb      	str	r3, [r7, #12]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d987      	bls.n	8004f82 <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 8005072:	7dfb      	ldrb	r3, [r7, #23]
}
 8005074:	4618      	mov	r0, r3
 8005076:	371c      	adds	r7, #28
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr
 8005080:	04040222 	.word	0x04040222
 8005084:	50061c00 	.word	0x50061c00

08005088 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005088:	b480      	push	{r7}
 800508a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800508c:	4b05      	ldr	r3, [pc, #20]	; (80050a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a04      	ldr	r2, [pc, #16]	; (80050a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005092:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005096:	6013      	str	r3, [r2, #0]
}
 8005098:	bf00      	nop
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr
 80050a2:	bf00      	nop
 80050a4:	40007000 	.word	0x40007000

080050a8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80050a8:	b480      	push	{r7}
 80050aa:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80050ac:	4b0d      	ldr	r3, [pc, #52]	; (80050e4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80050b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050b8:	d102      	bne.n	80050c0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80050ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050be:	e00b      	b.n	80050d8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80050c0:	4b08      	ldr	r3, [pc, #32]	; (80050e4 <HAL_PWREx_GetVoltageRange+0x3c>)
 80050c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050ce:	d102      	bne.n	80050d6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80050d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80050d4:	e000      	b.n	80050d8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80050d6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80050d8:	4618      	mov	r0, r3
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	40007000 	.word	0x40007000

080050e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b085      	sub	sp, #20
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d141      	bne.n	800517a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80050f6:	4b4b      	ldr	r3, [pc, #300]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80050fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005102:	d131      	bne.n	8005168 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005104:	4b47      	ldr	r3, [pc, #284]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005106:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800510a:	4a46      	ldr	r2, [pc, #280]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800510c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005110:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005114:	4b43      	ldr	r3, [pc, #268]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800511c:	4a41      	ldr	r2, [pc, #260]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800511e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005122:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005124:	4b40      	ldr	r3, [pc, #256]	; (8005228 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2232      	movs	r2, #50	; 0x32
 800512a:	fb02 f303 	mul.w	r3, r2, r3
 800512e:	4a3f      	ldr	r2, [pc, #252]	; (800522c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005130:	fba2 2303 	umull	r2, r3, r2, r3
 8005134:	0c9b      	lsrs	r3, r3, #18
 8005136:	3301      	adds	r3, #1
 8005138:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800513a:	e002      	b.n	8005142 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	3b01      	subs	r3, #1
 8005140:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005142:	4b38      	ldr	r3, [pc, #224]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800514a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800514e:	d102      	bne.n	8005156 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d1f2      	bne.n	800513c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005156:	4b33      	ldr	r3, [pc, #204]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005158:	695b      	ldr	r3, [r3, #20]
 800515a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800515e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005162:	d158      	bne.n	8005216 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	e057      	b.n	8005218 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005168:	4b2e      	ldr	r3, [pc, #184]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800516a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800516e:	4a2d      	ldr	r2, [pc, #180]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005170:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005174:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005178:	e04d      	b.n	8005216 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005180:	d141      	bne.n	8005206 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005182:	4b28      	ldr	r3, [pc, #160]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800518a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800518e:	d131      	bne.n	80051f4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005190:	4b24      	ldr	r3, [pc, #144]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005192:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005196:	4a23      	ldr	r2, [pc, #140]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005198:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800519c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80051a0:	4b20      	ldr	r3, [pc, #128]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80051a8:	4a1e      	ldr	r2, [pc, #120]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80051ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80051b0:	4b1d      	ldr	r3, [pc, #116]	; (8005228 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	2232      	movs	r2, #50	; 0x32
 80051b6:	fb02 f303 	mul.w	r3, r2, r3
 80051ba:	4a1c      	ldr	r2, [pc, #112]	; (800522c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80051bc:	fba2 2303 	umull	r2, r3, r2, r3
 80051c0:	0c9b      	lsrs	r3, r3, #18
 80051c2:	3301      	adds	r3, #1
 80051c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051c6:	e002      	b.n	80051ce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	3b01      	subs	r3, #1
 80051cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051ce:	4b15      	ldr	r3, [pc, #84]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051d0:	695b      	ldr	r3, [r3, #20]
 80051d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051da:	d102      	bne.n	80051e2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1f2      	bne.n	80051c8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80051e2:	4b10      	ldr	r3, [pc, #64]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051ee:	d112      	bne.n	8005216 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80051f0:	2303      	movs	r3, #3
 80051f2:	e011      	b.n	8005218 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80051f4:	4b0b      	ldr	r3, [pc, #44]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051fa:	4a0a      	ldr	r2, [pc, #40]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80051fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005200:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005204:	e007      	b.n	8005216 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005206:	4b07      	ldr	r3, [pc, #28]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800520e:	4a05      	ldr	r2, [pc, #20]	; (8005224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005210:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005214:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005216:	2300      	movs	r3, #0
}
 8005218:	4618      	mov	r0, r3
 800521a:	3714      	adds	r7, #20
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr
 8005224:	40007000 	.word	0x40007000
 8005228:	20000008 	.word	0x20000008
 800522c:	431bde83 	.word	0x431bde83

08005230 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b088      	sub	sp, #32
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d102      	bne.n	8005244 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	f000 bc08 	b.w	8005a54 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005244:	4b96      	ldr	r3, [pc, #600]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f003 030c 	and.w	r3, r3, #12
 800524c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800524e:	4b94      	ldr	r3, [pc, #592]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	f003 0303 	and.w	r3, r3, #3
 8005256:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0310 	and.w	r3, r3, #16
 8005260:	2b00      	cmp	r3, #0
 8005262:	f000 80e4 	beq.w	800542e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d007      	beq.n	800527c <HAL_RCC_OscConfig+0x4c>
 800526c:	69bb      	ldr	r3, [r7, #24]
 800526e:	2b0c      	cmp	r3, #12
 8005270:	f040 808b 	bne.w	800538a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	2b01      	cmp	r3, #1
 8005278:	f040 8087 	bne.w	800538a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800527c:	4b88      	ldr	r3, [pc, #544]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0302 	and.w	r3, r3, #2
 8005284:	2b00      	cmp	r3, #0
 8005286:	d005      	beq.n	8005294 <HAL_RCC_OscConfig+0x64>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	699b      	ldr	r3, [r3, #24]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d101      	bne.n	8005294 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e3df      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6a1a      	ldr	r2, [r3, #32]
 8005298:	4b81      	ldr	r3, [pc, #516]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0308 	and.w	r3, r3, #8
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d004      	beq.n	80052ae <HAL_RCC_OscConfig+0x7e>
 80052a4:	4b7e      	ldr	r3, [pc, #504]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052ac:	e005      	b.n	80052ba <HAL_RCC_OscConfig+0x8a>
 80052ae:	4b7c      	ldr	r3, [pc, #496]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80052b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052b4:	091b      	lsrs	r3, r3, #4
 80052b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d223      	bcs.n	8005306 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a1b      	ldr	r3, [r3, #32]
 80052c2:	4618      	mov	r0, r3
 80052c4:	f000 fdfe 	bl	8005ec4 <RCC_SetFlashLatencyFromMSIRange>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d001      	beq.n	80052d2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e3c0      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80052d2:	4b73      	ldr	r3, [pc, #460]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a72      	ldr	r2, [pc, #456]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80052d8:	f043 0308 	orr.w	r3, r3, #8
 80052dc:	6013      	str	r3, [r2, #0]
 80052de:	4b70      	ldr	r3, [pc, #448]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	496d      	ldr	r1, [pc, #436]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80052ec:	4313      	orrs	r3, r2
 80052ee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80052f0:	4b6b      	ldr	r3, [pc, #428]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	69db      	ldr	r3, [r3, #28]
 80052fc:	021b      	lsls	r3, r3, #8
 80052fe:	4968      	ldr	r1, [pc, #416]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005300:	4313      	orrs	r3, r2
 8005302:	604b      	str	r3, [r1, #4]
 8005304:	e025      	b.n	8005352 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005306:	4b66      	ldr	r3, [pc, #408]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a65      	ldr	r2, [pc, #404]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 800530c:	f043 0308 	orr.w	r3, r3, #8
 8005310:	6013      	str	r3, [r2, #0]
 8005312:	4b63      	ldr	r3, [pc, #396]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	4960      	ldr	r1, [pc, #384]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005320:	4313      	orrs	r3, r2
 8005322:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005324:	4b5e      	ldr	r3, [pc, #376]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	69db      	ldr	r3, [r3, #28]
 8005330:	021b      	lsls	r3, r3, #8
 8005332:	495b      	ldr	r1, [pc, #364]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005334:	4313      	orrs	r3, r2
 8005336:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005338:	69bb      	ldr	r3, [r7, #24]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d109      	bne.n	8005352 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a1b      	ldr	r3, [r3, #32]
 8005342:	4618      	mov	r0, r3
 8005344:	f000 fdbe 	bl	8005ec4 <RCC_SetFlashLatencyFromMSIRange>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d001      	beq.n	8005352 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e380      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005352:	f000 fcc1 	bl	8005cd8 <HAL_RCC_GetSysClockFreq>
 8005356:	4602      	mov	r2, r0
 8005358:	4b51      	ldr	r3, [pc, #324]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	091b      	lsrs	r3, r3, #4
 800535e:	f003 030f 	and.w	r3, r3, #15
 8005362:	4950      	ldr	r1, [pc, #320]	; (80054a4 <HAL_RCC_OscConfig+0x274>)
 8005364:	5ccb      	ldrb	r3, [r1, r3]
 8005366:	f003 031f 	and.w	r3, r3, #31
 800536a:	fa22 f303 	lsr.w	r3, r2, r3
 800536e:	4a4e      	ldr	r2, [pc, #312]	; (80054a8 <HAL_RCC_OscConfig+0x278>)
 8005370:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005372:	4b4e      	ldr	r3, [pc, #312]	; (80054ac <HAL_RCC_OscConfig+0x27c>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4618      	mov	r0, r3
 8005378:	f7fd fcb0 	bl	8002cdc <HAL_InitTick>
 800537c:	4603      	mov	r3, r0
 800537e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005380:	7bfb      	ldrb	r3, [r7, #15]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d052      	beq.n	800542c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005386:	7bfb      	ldrb	r3, [r7, #15]
 8005388:	e364      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d032      	beq.n	80053f8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005392:	4b43      	ldr	r3, [pc, #268]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a42      	ldr	r2, [pc, #264]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005398:	f043 0301 	orr.w	r3, r3, #1
 800539c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800539e:	f7fd fdcd 	bl	8002f3c <HAL_GetTick>
 80053a2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80053a4:	e008      	b.n	80053b8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80053a6:	f7fd fdc9 	bl	8002f3c <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	2b02      	cmp	r3, #2
 80053b2:	d901      	bls.n	80053b8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	e34d      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80053b8:	4b39      	ldr	r3, [pc, #228]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0302 	and.w	r3, r3, #2
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d0f0      	beq.n	80053a6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80053c4:	4b36      	ldr	r3, [pc, #216]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a35      	ldr	r2, [pc, #212]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80053ca:	f043 0308 	orr.w	r3, r3, #8
 80053ce:	6013      	str	r3, [r2, #0]
 80053d0:	4b33      	ldr	r3, [pc, #204]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a1b      	ldr	r3, [r3, #32]
 80053dc:	4930      	ldr	r1, [pc, #192]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80053de:	4313      	orrs	r3, r2
 80053e0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80053e2:	4b2f      	ldr	r3, [pc, #188]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	69db      	ldr	r3, [r3, #28]
 80053ee:	021b      	lsls	r3, r3, #8
 80053f0:	492b      	ldr	r1, [pc, #172]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	604b      	str	r3, [r1, #4]
 80053f6:	e01a      	b.n	800542e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80053f8:	4b29      	ldr	r3, [pc, #164]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a28      	ldr	r2, [pc, #160]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 80053fe:	f023 0301 	bic.w	r3, r3, #1
 8005402:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005404:	f7fd fd9a 	bl	8002f3c <HAL_GetTick>
 8005408:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800540a:	e008      	b.n	800541e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800540c:	f7fd fd96 	bl	8002f3c <HAL_GetTick>
 8005410:	4602      	mov	r2, r0
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	2b02      	cmp	r3, #2
 8005418:	d901      	bls.n	800541e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	e31a      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800541e:	4b20      	ldr	r3, [pc, #128]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0302 	and.w	r3, r3, #2
 8005426:	2b00      	cmp	r3, #0
 8005428:	d1f0      	bne.n	800540c <HAL_RCC_OscConfig+0x1dc>
 800542a:	e000      	b.n	800542e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800542c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	d073      	beq.n	8005522 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	2b08      	cmp	r3, #8
 800543e:	d005      	beq.n	800544c <HAL_RCC_OscConfig+0x21c>
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	2b0c      	cmp	r3, #12
 8005444:	d10e      	bne.n	8005464 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	2b03      	cmp	r3, #3
 800544a:	d10b      	bne.n	8005464 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800544c:	4b14      	ldr	r3, [pc, #80]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005454:	2b00      	cmp	r3, #0
 8005456:	d063      	beq.n	8005520 <HAL_RCC_OscConfig+0x2f0>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d15f      	bne.n	8005520 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	e2f7      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800546c:	d106      	bne.n	800547c <HAL_RCC_OscConfig+0x24c>
 800546e:	4b0c      	ldr	r3, [pc, #48]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a0b      	ldr	r2, [pc, #44]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005474:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005478:	6013      	str	r3, [r2, #0]
 800547a:	e025      	b.n	80054c8 <HAL_RCC_OscConfig+0x298>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005484:	d114      	bne.n	80054b0 <HAL_RCC_OscConfig+0x280>
 8005486:	4b06      	ldr	r3, [pc, #24]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a05      	ldr	r2, [pc, #20]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 800548c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005490:	6013      	str	r3, [r2, #0]
 8005492:	4b03      	ldr	r3, [pc, #12]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a02      	ldr	r2, [pc, #8]	; (80054a0 <HAL_RCC_OscConfig+0x270>)
 8005498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800549c:	6013      	str	r3, [r2, #0]
 800549e:	e013      	b.n	80054c8 <HAL_RCC_OscConfig+0x298>
 80054a0:	40021000 	.word	0x40021000
 80054a4:	08007e98 	.word	0x08007e98
 80054a8:	20000008 	.word	0x20000008
 80054ac:	2000000c 	.word	0x2000000c
 80054b0:	4ba0      	ldr	r3, [pc, #640]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a9f      	ldr	r2, [pc, #636]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 80054b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054ba:	6013      	str	r3, [r2, #0]
 80054bc:	4b9d      	ldr	r3, [pc, #628]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a9c      	ldr	r2, [pc, #624]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 80054c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d013      	beq.n	80054f8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054d0:	f7fd fd34 	bl	8002f3c <HAL_GetTick>
 80054d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054d6:	e008      	b.n	80054ea <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054d8:	f7fd fd30 	bl	8002f3c <HAL_GetTick>
 80054dc:	4602      	mov	r2, r0
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	1ad3      	subs	r3, r2, r3
 80054e2:	2b64      	cmp	r3, #100	; 0x64
 80054e4:	d901      	bls.n	80054ea <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80054e6:	2303      	movs	r3, #3
 80054e8:	e2b4      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054ea:	4b92      	ldr	r3, [pc, #584]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d0f0      	beq.n	80054d8 <HAL_RCC_OscConfig+0x2a8>
 80054f6:	e014      	b.n	8005522 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054f8:	f7fd fd20 	bl	8002f3c <HAL_GetTick>
 80054fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054fe:	e008      	b.n	8005512 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005500:	f7fd fd1c 	bl	8002f3c <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	2b64      	cmp	r3, #100	; 0x64
 800550c:	d901      	bls.n	8005512 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e2a0      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005512:	4b88      	ldr	r3, [pc, #544]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800551a:	2b00      	cmp	r3, #0
 800551c:	d1f0      	bne.n	8005500 <HAL_RCC_OscConfig+0x2d0>
 800551e:	e000      	b.n	8005522 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005520:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f003 0302 	and.w	r3, r3, #2
 800552a:	2b00      	cmp	r3, #0
 800552c:	d060      	beq.n	80055f0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800552e:	69bb      	ldr	r3, [r7, #24]
 8005530:	2b04      	cmp	r3, #4
 8005532:	d005      	beq.n	8005540 <HAL_RCC_OscConfig+0x310>
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	2b0c      	cmp	r3, #12
 8005538:	d119      	bne.n	800556e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	2b02      	cmp	r3, #2
 800553e:	d116      	bne.n	800556e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005540:	4b7c      	ldr	r3, [pc, #496]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005548:	2b00      	cmp	r3, #0
 800554a:	d005      	beq.n	8005558 <HAL_RCC_OscConfig+0x328>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d101      	bne.n	8005558 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e27d      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005558:	4b76      	ldr	r3, [pc, #472]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	691b      	ldr	r3, [r3, #16]
 8005564:	061b      	lsls	r3, r3, #24
 8005566:	4973      	ldr	r1, [pc, #460]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 8005568:	4313      	orrs	r3, r2
 800556a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800556c:	e040      	b.n	80055f0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d023      	beq.n	80055be <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005576:	4b6f      	ldr	r3, [pc, #444]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a6e      	ldr	r2, [pc, #440]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 800557c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005580:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005582:	f7fd fcdb 	bl	8002f3c <HAL_GetTick>
 8005586:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005588:	e008      	b.n	800559c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800558a:	f7fd fcd7 	bl	8002f3c <HAL_GetTick>
 800558e:	4602      	mov	r2, r0
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	1ad3      	subs	r3, r2, r3
 8005594:	2b02      	cmp	r3, #2
 8005596:	d901      	bls.n	800559c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e25b      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800559c:	4b65      	ldr	r3, [pc, #404]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d0f0      	beq.n	800558a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055a8:	4b62      	ldr	r3, [pc, #392]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	691b      	ldr	r3, [r3, #16]
 80055b4:	061b      	lsls	r3, r3, #24
 80055b6:	495f      	ldr	r1, [pc, #380]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 80055b8:	4313      	orrs	r3, r2
 80055ba:	604b      	str	r3, [r1, #4]
 80055bc:	e018      	b.n	80055f0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055be:	4b5d      	ldr	r3, [pc, #372]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a5c      	ldr	r2, [pc, #368]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 80055c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ca:	f7fd fcb7 	bl	8002f3c <HAL_GetTick>
 80055ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055d0:	e008      	b.n	80055e4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055d2:	f7fd fcb3 	bl	8002f3c <HAL_GetTick>
 80055d6:	4602      	mov	r2, r0
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	1ad3      	subs	r3, r2, r3
 80055dc:	2b02      	cmp	r3, #2
 80055de:	d901      	bls.n	80055e4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80055e0:	2303      	movs	r3, #3
 80055e2:	e237      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055e4:	4b53      	ldr	r3, [pc, #332]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1f0      	bne.n	80055d2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0308 	and.w	r3, r3, #8
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d03c      	beq.n	8005676 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	695b      	ldr	r3, [r3, #20]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d01c      	beq.n	800563e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005604:	4b4b      	ldr	r3, [pc, #300]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 8005606:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800560a:	4a4a      	ldr	r2, [pc, #296]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 800560c:	f043 0301 	orr.w	r3, r3, #1
 8005610:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005614:	f7fd fc92 	bl	8002f3c <HAL_GetTick>
 8005618:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800561a:	e008      	b.n	800562e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800561c:	f7fd fc8e 	bl	8002f3c <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	2b02      	cmp	r3, #2
 8005628:	d901      	bls.n	800562e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e212      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800562e:	4b41      	ldr	r3, [pc, #260]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 8005630:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005634:	f003 0302 	and.w	r3, r3, #2
 8005638:	2b00      	cmp	r3, #0
 800563a:	d0ef      	beq.n	800561c <HAL_RCC_OscConfig+0x3ec>
 800563c:	e01b      	b.n	8005676 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800563e:	4b3d      	ldr	r3, [pc, #244]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 8005640:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005644:	4a3b      	ldr	r2, [pc, #236]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 8005646:	f023 0301 	bic.w	r3, r3, #1
 800564a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800564e:	f7fd fc75 	bl	8002f3c <HAL_GetTick>
 8005652:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005654:	e008      	b.n	8005668 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005656:	f7fd fc71 	bl	8002f3c <HAL_GetTick>
 800565a:	4602      	mov	r2, r0
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	2b02      	cmp	r3, #2
 8005662:	d901      	bls.n	8005668 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005664:	2303      	movs	r3, #3
 8005666:	e1f5      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005668:	4b32      	ldr	r3, [pc, #200]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 800566a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800566e:	f003 0302 	and.w	r3, r3, #2
 8005672:	2b00      	cmp	r3, #0
 8005674:	d1ef      	bne.n	8005656 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0304 	and.w	r3, r3, #4
 800567e:	2b00      	cmp	r3, #0
 8005680:	f000 80a6 	beq.w	80057d0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005684:	2300      	movs	r3, #0
 8005686:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005688:	4b2a      	ldr	r3, [pc, #168]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 800568a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800568c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d10d      	bne.n	80056b0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005694:	4b27      	ldr	r3, [pc, #156]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 8005696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005698:	4a26      	ldr	r2, [pc, #152]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 800569a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800569e:	6593      	str	r3, [r2, #88]	; 0x58
 80056a0:	4b24      	ldr	r3, [pc, #144]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 80056a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056a8:	60bb      	str	r3, [r7, #8]
 80056aa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056ac:	2301      	movs	r3, #1
 80056ae:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056b0:	4b21      	ldr	r3, [pc, #132]	; (8005738 <HAL_RCC_OscConfig+0x508>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d118      	bne.n	80056ee <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056bc:	4b1e      	ldr	r3, [pc, #120]	; (8005738 <HAL_RCC_OscConfig+0x508>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a1d      	ldr	r2, [pc, #116]	; (8005738 <HAL_RCC_OscConfig+0x508>)
 80056c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056c6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056c8:	f7fd fc38 	bl	8002f3c <HAL_GetTick>
 80056cc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056ce:	e008      	b.n	80056e2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056d0:	f7fd fc34 	bl	8002f3c <HAL_GetTick>
 80056d4:	4602      	mov	r2, r0
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d901      	bls.n	80056e2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e1b8      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056e2:	4b15      	ldr	r3, [pc, #84]	; (8005738 <HAL_RCC_OscConfig+0x508>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d0f0      	beq.n	80056d0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d108      	bne.n	8005708 <HAL_RCC_OscConfig+0x4d8>
 80056f6:	4b0f      	ldr	r3, [pc, #60]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 80056f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056fc:	4a0d      	ldr	r2, [pc, #52]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 80056fe:	f043 0301 	orr.w	r3, r3, #1
 8005702:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005706:	e029      	b.n	800575c <HAL_RCC_OscConfig+0x52c>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	2b05      	cmp	r3, #5
 800570e:	d115      	bne.n	800573c <HAL_RCC_OscConfig+0x50c>
 8005710:	4b08      	ldr	r3, [pc, #32]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 8005712:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005716:	4a07      	ldr	r2, [pc, #28]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 8005718:	f043 0304 	orr.w	r3, r3, #4
 800571c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005720:	4b04      	ldr	r3, [pc, #16]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 8005722:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005726:	4a03      	ldr	r2, [pc, #12]	; (8005734 <HAL_RCC_OscConfig+0x504>)
 8005728:	f043 0301 	orr.w	r3, r3, #1
 800572c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005730:	e014      	b.n	800575c <HAL_RCC_OscConfig+0x52c>
 8005732:	bf00      	nop
 8005734:	40021000 	.word	0x40021000
 8005738:	40007000 	.word	0x40007000
 800573c:	4b9d      	ldr	r3, [pc, #628]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 800573e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005742:	4a9c      	ldr	r2, [pc, #624]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 8005744:	f023 0301 	bic.w	r3, r3, #1
 8005748:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800574c:	4b99      	ldr	r3, [pc, #612]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 800574e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005752:	4a98      	ldr	r2, [pc, #608]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 8005754:	f023 0304 	bic.w	r3, r3, #4
 8005758:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d016      	beq.n	8005792 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005764:	f7fd fbea 	bl	8002f3c <HAL_GetTick>
 8005768:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800576a:	e00a      	b.n	8005782 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800576c:	f7fd fbe6 	bl	8002f3c <HAL_GetTick>
 8005770:	4602      	mov	r2, r0
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	1ad3      	subs	r3, r2, r3
 8005776:	f241 3288 	movw	r2, #5000	; 0x1388
 800577a:	4293      	cmp	r3, r2
 800577c:	d901      	bls.n	8005782 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e168      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005782:	4b8c      	ldr	r3, [pc, #560]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 8005784:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005788:	f003 0302 	and.w	r3, r3, #2
 800578c:	2b00      	cmp	r3, #0
 800578e:	d0ed      	beq.n	800576c <HAL_RCC_OscConfig+0x53c>
 8005790:	e015      	b.n	80057be <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005792:	f7fd fbd3 	bl	8002f3c <HAL_GetTick>
 8005796:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005798:	e00a      	b.n	80057b0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800579a:	f7fd fbcf 	bl	8002f3c <HAL_GetTick>
 800579e:	4602      	mov	r2, r0
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d901      	bls.n	80057b0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80057ac:	2303      	movs	r3, #3
 80057ae:	e151      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80057b0:	4b80      	ldr	r3, [pc, #512]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 80057b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057b6:	f003 0302 	and.w	r3, r3, #2
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1ed      	bne.n	800579a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057be:	7ffb      	ldrb	r3, [r7, #31]
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d105      	bne.n	80057d0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057c4:	4b7b      	ldr	r3, [pc, #492]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 80057c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057c8:	4a7a      	ldr	r2, [pc, #488]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 80057ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057ce:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0320 	and.w	r3, r3, #32
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d03c      	beq.n	8005856 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d01c      	beq.n	800581e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80057e4:	4b73      	ldr	r3, [pc, #460]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 80057e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80057ea:	4a72      	ldr	r2, [pc, #456]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 80057ec:	f043 0301 	orr.w	r3, r3, #1
 80057f0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057f4:	f7fd fba2 	bl	8002f3c <HAL_GetTick>
 80057f8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80057fa:	e008      	b.n	800580e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80057fc:	f7fd fb9e 	bl	8002f3c <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	2b02      	cmp	r3, #2
 8005808:	d901      	bls.n	800580e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	e122      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800580e:	4b69      	ldr	r3, [pc, #420]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 8005810:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005814:	f003 0302 	and.w	r3, r3, #2
 8005818:	2b00      	cmp	r3, #0
 800581a:	d0ef      	beq.n	80057fc <HAL_RCC_OscConfig+0x5cc>
 800581c:	e01b      	b.n	8005856 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800581e:	4b65      	ldr	r3, [pc, #404]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 8005820:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005824:	4a63      	ldr	r2, [pc, #396]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 8005826:	f023 0301 	bic.w	r3, r3, #1
 800582a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800582e:	f7fd fb85 	bl	8002f3c <HAL_GetTick>
 8005832:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005834:	e008      	b.n	8005848 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005836:	f7fd fb81 	bl	8002f3c <HAL_GetTick>
 800583a:	4602      	mov	r2, r0
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	1ad3      	subs	r3, r2, r3
 8005840:	2b02      	cmp	r3, #2
 8005842:	d901      	bls.n	8005848 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005844:	2303      	movs	r3, #3
 8005846:	e105      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005848:	4b5a      	ldr	r3, [pc, #360]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 800584a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800584e:	f003 0302 	and.w	r3, r3, #2
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1ef      	bne.n	8005836 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800585a:	2b00      	cmp	r3, #0
 800585c:	f000 80f9 	beq.w	8005a52 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005864:	2b02      	cmp	r3, #2
 8005866:	f040 80cf 	bne.w	8005a08 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800586a:	4b52      	ldr	r3, [pc, #328]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 800586c:	68db      	ldr	r3, [r3, #12]
 800586e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	f003 0203 	and.w	r2, r3, #3
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800587a:	429a      	cmp	r2, r3
 800587c:	d12c      	bne.n	80058d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005888:	3b01      	subs	r3, #1
 800588a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800588c:	429a      	cmp	r2, r3
 800588e:	d123      	bne.n	80058d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800589a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800589c:	429a      	cmp	r2, r3
 800589e:	d11b      	bne.n	80058d8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058aa:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d113      	bne.n	80058d8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ba:	085b      	lsrs	r3, r3, #1
 80058bc:	3b01      	subs	r3, #1
 80058be:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d109      	bne.n	80058d8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ce:	085b      	lsrs	r3, r3, #1
 80058d0:	3b01      	subs	r3, #1
 80058d2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d071      	beq.n	80059bc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	2b0c      	cmp	r3, #12
 80058dc:	d068      	beq.n	80059b0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80058de:	4b35      	ldr	r3, [pc, #212]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d105      	bne.n	80058f6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80058ea:	4b32      	ldr	r3, [pc, #200]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e0ac      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80058fa:	4b2e      	ldr	r3, [pc, #184]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a2d      	ldr	r2, [pc, #180]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 8005900:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005904:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005906:	f7fd fb19 	bl	8002f3c <HAL_GetTick>
 800590a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800590c:	e008      	b.n	8005920 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800590e:	f7fd fb15 	bl	8002f3c <HAL_GetTick>
 8005912:	4602      	mov	r2, r0
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	1ad3      	subs	r3, r2, r3
 8005918:	2b02      	cmp	r3, #2
 800591a:	d901      	bls.n	8005920 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800591c:	2303      	movs	r3, #3
 800591e:	e099      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005920:	4b24      	ldr	r3, [pc, #144]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005928:	2b00      	cmp	r3, #0
 800592a:	d1f0      	bne.n	800590e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800592c:	4b21      	ldr	r3, [pc, #132]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 800592e:	68da      	ldr	r2, [r3, #12]
 8005930:	4b21      	ldr	r3, [pc, #132]	; (80059b8 <HAL_RCC_OscConfig+0x788>)
 8005932:	4013      	ands	r3, r2
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800593c:	3a01      	subs	r2, #1
 800593e:	0112      	lsls	r2, r2, #4
 8005940:	4311      	orrs	r1, r2
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005946:	0212      	lsls	r2, r2, #8
 8005948:	4311      	orrs	r1, r2
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800594e:	0852      	lsrs	r2, r2, #1
 8005950:	3a01      	subs	r2, #1
 8005952:	0552      	lsls	r2, r2, #21
 8005954:	4311      	orrs	r1, r2
 8005956:	687a      	ldr	r2, [r7, #4]
 8005958:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800595a:	0852      	lsrs	r2, r2, #1
 800595c:	3a01      	subs	r2, #1
 800595e:	0652      	lsls	r2, r2, #25
 8005960:	4311      	orrs	r1, r2
 8005962:	687a      	ldr	r2, [r7, #4]
 8005964:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005966:	06d2      	lsls	r2, r2, #27
 8005968:	430a      	orrs	r2, r1
 800596a:	4912      	ldr	r1, [pc, #72]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 800596c:	4313      	orrs	r3, r2
 800596e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005970:	4b10      	ldr	r3, [pc, #64]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a0f      	ldr	r2, [pc, #60]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 8005976:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800597a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800597c:	4b0d      	ldr	r3, [pc, #52]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	4a0c      	ldr	r2, [pc, #48]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 8005982:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005986:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005988:	f7fd fad8 	bl	8002f3c <HAL_GetTick>
 800598c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800598e:	e008      	b.n	80059a2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005990:	f7fd fad4 	bl	8002f3c <HAL_GetTick>
 8005994:	4602      	mov	r2, r0
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	1ad3      	subs	r3, r2, r3
 800599a:	2b02      	cmp	r3, #2
 800599c:	d901      	bls.n	80059a2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800599e:	2303      	movs	r3, #3
 80059a0:	e058      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059a2:	4b04      	ldr	r3, [pc, #16]	; (80059b4 <HAL_RCC_OscConfig+0x784>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d0f0      	beq.n	8005990 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80059ae:	e050      	b.n	8005a52 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e04f      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
 80059b4:	40021000 	.word	0x40021000
 80059b8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059bc:	4b27      	ldr	r3, [pc, #156]	; (8005a5c <HAL_RCC_OscConfig+0x82c>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d144      	bne.n	8005a52 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80059c8:	4b24      	ldr	r3, [pc, #144]	; (8005a5c <HAL_RCC_OscConfig+0x82c>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a23      	ldr	r2, [pc, #140]	; (8005a5c <HAL_RCC_OscConfig+0x82c>)
 80059ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059d2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80059d4:	4b21      	ldr	r3, [pc, #132]	; (8005a5c <HAL_RCC_OscConfig+0x82c>)
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	4a20      	ldr	r2, [pc, #128]	; (8005a5c <HAL_RCC_OscConfig+0x82c>)
 80059da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059de:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80059e0:	f7fd faac 	bl	8002f3c <HAL_GetTick>
 80059e4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059e6:	e008      	b.n	80059fa <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059e8:	f7fd faa8 	bl	8002f3c <HAL_GetTick>
 80059ec:	4602      	mov	r2, r0
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	1ad3      	subs	r3, r2, r3
 80059f2:	2b02      	cmp	r3, #2
 80059f4:	d901      	bls.n	80059fa <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80059f6:	2303      	movs	r3, #3
 80059f8:	e02c      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059fa:	4b18      	ldr	r3, [pc, #96]	; (8005a5c <HAL_RCC_OscConfig+0x82c>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d0f0      	beq.n	80059e8 <HAL_RCC_OscConfig+0x7b8>
 8005a06:	e024      	b.n	8005a52 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	2b0c      	cmp	r3, #12
 8005a0c:	d01f      	beq.n	8005a4e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a0e:	4b13      	ldr	r3, [pc, #76]	; (8005a5c <HAL_RCC_OscConfig+0x82c>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a12      	ldr	r2, [pc, #72]	; (8005a5c <HAL_RCC_OscConfig+0x82c>)
 8005a14:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a1a:	f7fd fa8f 	bl	8002f3c <HAL_GetTick>
 8005a1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a20:	e008      	b.n	8005a34 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a22:	f7fd fa8b 	bl	8002f3c <HAL_GetTick>
 8005a26:	4602      	mov	r2, r0
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	1ad3      	subs	r3, r2, r3
 8005a2c:	2b02      	cmp	r3, #2
 8005a2e:	d901      	bls.n	8005a34 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005a30:	2303      	movs	r3, #3
 8005a32:	e00f      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a34:	4b09      	ldr	r3, [pc, #36]	; (8005a5c <HAL_RCC_OscConfig+0x82c>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d1f0      	bne.n	8005a22 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005a40:	4b06      	ldr	r3, [pc, #24]	; (8005a5c <HAL_RCC_OscConfig+0x82c>)
 8005a42:	68da      	ldr	r2, [r3, #12]
 8005a44:	4905      	ldr	r1, [pc, #20]	; (8005a5c <HAL_RCC_OscConfig+0x82c>)
 8005a46:	4b06      	ldr	r3, [pc, #24]	; (8005a60 <HAL_RCC_OscConfig+0x830>)
 8005a48:	4013      	ands	r3, r2
 8005a4a:	60cb      	str	r3, [r1, #12]
 8005a4c:	e001      	b.n	8005a52 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e000      	b.n	8005a54 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005a52:	2300      	movs	r3, #0
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3720      	adds	r7, #32
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}
 8005a5c:	40021000 	.word	0x40021000
 8005a60:	feeefffc 	.word	0xfeeefffc

08005a64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b086      	sub	sp, #24
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d101      	bne.n	8005a7c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e11d      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a7c:	4b90      	ldr	r3, [pc, #576]	; (8005cc0 <HAL_RCC_ClockConfig+0x25c>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 030f 	and.w	r3, r3, #15
 8005a84:	683a      	ldr	r2, [r7, #0]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d910      	bls.n	8005aac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a8a:	4b8d      	ldr	r3, [pc, #564]	; (8005cc0 <HAL_RCC_ClockConfig+0x25c>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f023 020f 	bic.w	r2, r3, #15
 8005a92:	498b      	ldr	r1, [pc, #556]	; (8005cc0 <HAL_RCC_ClockConfig+0x25c>)
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a9a:	4b89      	ldr	r3, [pc, #548]	; (8005cc0 <HAL_RCC_ClockConfig+0x25c>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 030f 	and.w	r3, r3, #15
 8005aa2:	683a      	ldr	r2, [r7, #0]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d001      	beq.n	8005aac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e105      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0302 	and.w	r3, r3, #2
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d010      	beq.n	8005ada <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	689a      	ldr	r2, [r3, #8]
 8005abc:	4b81      	ldr	r3, [pc, #516]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d908      	bls.n	8005ada <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ac8:	4b7e      	ldr	r3, [pc, #504]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	497b      	ldr	r1, [pc, #492]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0301 	and.w	r3, r3, #1
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d079      	beq.n	8005bda <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	2b03      	cmp	r3, #3
 8005aec:	d11e      	bne.n	8005b2c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005aee:	4b75      	ldr	r3, [pc, #468]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d101      	bne.n	8005afe <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e0dc      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005afe:	f000 fa3b 	bl	8005f78 <RCC_GetSysClockFreqFromPLLSource>
 8005b02:	4603      	mov	r3, r0
 8005b04:	4a70      	ldr	r2, [pc, #448]	; (8005cc8 <HAL_RCC_ClockConfig+0x264>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d946      	bls.n	8005b98 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005b0a:	4b6e      	ldr	r3, [pc, #440]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d140      	bne.n	8005b98 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005b16:	4b6b      	ldr	r3, [pc, #428]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b1e:	4a69      	ldr	r2, [pc, #420]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005b20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b24:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005b26:	2380      	movs	r3, #128	; 0x80
 8005b28:	617b      	str	r3, [r7, #20]
 8005b2a:	e035      	b.n	8005b98 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	2b02      	cmp	r3, #2
 8005b32:	d107      	bne.n	8005b44 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b34:	4b63      	ldr	r3, [pc, #396]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d115      	bne.n	8005b6c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e0b9      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d107      	bne.n	8005b5c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005b4c:	4b5d      	ldr	r3, [pc, #372]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0302 	and.w	r3, r3, #2
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d109      	bne.n	8005b6c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	e0ad      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b5c:	4b59      	ldr	r3, [pc, #356]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d101      	bne.n	8005b6c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e0a5      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005b6c:	f000 f8b4 	bl	8005cd8 <HAL_RCC_GetSysClockFreq>
 8005b70:	4603      	mov	r3, r0
 8005b72:	4a55      	ldr	r2, [pc, #340]	; (8005cc8 <HAL_RCC_ClockConfig+0x264>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d90f      	bls.n	8005b98 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005b78:	4b52      	ldr	r3, [pc, #328]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d109      	bne.n	8005b98 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005b84:	4b4f      	ldr	r3, [pc, #316]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b8c:	4a4d      	ldr	r2, [pc, #308]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005b8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b92:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005b94:	2380      	movs	r3, #128	; 0x80
 8005b96:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005b98:	4b4a      	ldr	r3, [pc, #296]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	f023 0203 	bic.w	r2, r3, #3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	4947      	ldr	r1, [pc, #284]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005baa:	f7fd f9c7 	bl	8002f3c <HAL_GetTick>
 8005bae:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bb0:	e00a      	b.n	8005bc8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bb2:	f7fd f9c3 	bl	8002f3c <HAL_GetTick>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d901      	bls.n	8005bc8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	e077      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bc8:	4b3e      	ldr	r3, [pc, #248]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f003 020c 	and.w	r2, r3, #12
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d1eb      	bne.n	8005bb2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	2b80      	cmp	r3, #128	; 0x80
 8005bde:	d105      	bne.n	8005bec <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005be0:	4b38      	ldr	r3, [pc, #224]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	4a37      	ldr	r2, [pc, #220]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005be6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bea:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d010      	beq.n	8005c1a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	689a      	ldr	r2, [r3, #8]
 8005bfc:	4b31      	ldr	r3, [pc, #196]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d208      	bcs.n	8005c1a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c08:	4b2e      	ldr	r3, [pc, #184]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	492b      	ldr	r1, [pc, #172]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005c16:	4313      	orrs	r3, r2
 8005c18:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005c1a:	4b29      	ldr	r3, [pc, #164]	; (8005cc0 <HAL_RCC_ClockConfig+0x25c>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 030f 	and.w	r3, r3, #15
 8005c22:	683a      	ldr	r2, [r7, #0]
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d210      	bcs.n	8005c4a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c28:	4b25      	ldr	r3, [pc, #148]	; (8005cc0 <HAL_RCC_ClockConfig+0x25c>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f023 020f 	bic.w	r2, r3, #15
 8005c30:	4923      	ldr	r1, [pc, #140]	; (8005cc0 <HAL_RCC_ClockConfig+0x25c>)
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c38:	4b21      	ldr	r3, [pc, #132]	; (8005cc0 <HAL_RCC_ClockConfig+0x25c>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 030f 	and.w	r3, r3, #15
 8005c40:	683a      	ldr	r2, [r7, #0]
 8005c42:	429a      	cmp	r2, r3
 8005c44:	d001      	beq.n	8005c4a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e036      	b.n	8005cb8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f003 0304 	and.w	r3, r3, #4
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d008      	beq.n	8005c68 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c56:	4b1b      	ldr	r3, [pc, #108]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	4918      	ldr	r1, [pc, #96]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005c64:	4313      	orrs	r3, r2
 8005c66:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 0308 	and.w	r3, r3, #8
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d009      	beq.n	8005c88 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c74:	4b13      	ldr	r3, [pc, #76]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	00db      	lsls	r3, r3, #3
 8005c82:	4910      	ldr	r1, [pc, #64]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005c84:	4313      	orrs	r3, r2
 8005c86:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005c88:	f000 f826 	bl	8005cd8 <HAL_RCC_GetSysClockFreq>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	4b0d      	ldr	r3, [pc, #52]	; (8005cc4 <HAL_RCC_ClockConfig+0x260>)
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	091b      	lsrs	r3, r3, #4
 8005c94:	f003 030f 	and.w	r3, r3, #15
 8005c98:	490c      	ldr	r1, [pc, #48]	; (8005ccc <HAL_RCC_ClockConfig+0x268>)
 8005c9a:	5ccb      	ldrb	r3, [r1, r3]
 8005c9c:	f003 031f 	and.w	r3, r3, #31
 8005ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ca4:	4a0a      	ldr	r2, [pc, #40]	; (8005cd0 <HAL_RCC_ClockConfig+0x26c>)
 8005ca6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005ca8:	4b0a      	ldr	r3, [pc, #40]	; (8005cd4 <HAL_RCC_ClockConfig+0x270>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7fd f815 	bl	8002cdc <HAL_InitTick>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	73fb      	strb	r3, [r7, #15]

  return status;
 8005cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3718      	adds	r7, #24
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}
 8005cc0:	40022000 	.word	0x40022000
 8005cc4:	40021000 	.word	0x40021000
 8005cc8:	04c4b400 	.word	0x04c4b400
 8005ccc:	08007e98 	.word	0x08007e98
 8005cd0:	20000008 	.word	0x20000008
 8005cd4:	2000000c 	.word	0x2000000c

08005cd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b089      	sub	sp, #36	; 0x24
 8005cdc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	61fb      	str	r3, [r7, #28]
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ce6:	4b3e      	ldr	r3, [pc, #248]	; (8005de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f003 030c 	and.w	r3, r3, #12
 8005cee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005cf0:	4b3b      	ldr	r3, [pc, #236]	; (8005de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cf2:	68db      	ldr	r3, [r3, #12]
 8005cf4:	f003 0303 	and.w	r3, r3, #3
 8005cf8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d005      	beq.n	8005d0c <HAL_RCC_GetSysClockFreq+0x34>
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	2b0c      	cmp	r3, #12
 8005d04:	d121      	bne.n	8005d4a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d11e      	bne.n	8005d4a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005d0c:	4b34      	ldr	r3, [pc, #208]	; (8005de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0308 	and.w	r3, r3, #8
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d107      	bne.n	8005d28 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005d18:	4b31      	ldr	r3, [pc, #196]	; (8005de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d1e:	0a1b      	lsrs	r3, r3, #8
 8005d20:	f003 030f 	and.w	r3, r3, #15
 8005d24:	61fb      	str	r3, [r7, #28]
 8005d26:	e005      	b.n	8005d34 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005d28:	4b2d      	ldr	r3, [pc, #180]	; (8005de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	091b      	lsrs	r3, r3, #4
 8005d2e:	f003 030f 	and.w	r3, r3, #15
 8005d32:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005d34:	4a2b      	ldr	r2, [pc, #172]	; (8005de4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d3c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10d      	bne.n	8005d60 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005d44:	69fb      	ldr	r3, [r7, #28]
 8005d46:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005d48:	e00a      	b.n	8005d60 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	2b04      	cmp	r3, #4
 8005d4e:	d102      	bne.n	8005d56 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005d50:	4b25      	ldr	r3, [pc, #148]	; (8005de8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005d52:	61bb      	str	r3, [r7, #24]
 8005d54:	e004      	b.n	8005d60 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	2b08      	cmp	r3, #8
 8005d5a:	d101      	bne.n	8005d60 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005d5c:	4b23      	ldr	r3, [pc, #140]	; (8005dec <HAL_RCC_GetSysClockFreq+0x114>)
 8005d5e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	2b0c      	cmp	r3, #12
 8005d64:	d134      	bne.n	8005dd0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005d66:	4b1e      	ldr	r3, [pc, #120]	; (8005de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	f003 0303 	and.w	r3, r3, #3
 8005d6e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d003      	beq.n	8005d7e <HAL_RCC_GetSysClockFreq+0xa6>
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	2b03      	cmp	r3, #3
 8005d7a:	d003      	beq.n	8005d84 <HAL_RCC_GetSysClockFreq+0xac>
 8005d7c:	e005      	b.n	8005d8a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005d7e:	4b1a      	ldr	r3, [pc, #104]	; (8005de8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005d80:	617b      	str	r3, [r7, #20]
      break;
 8005d82:	e005      	b.n	8005d90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005d84:	4b19      	ldr	r3, [pc, #100]	; (8005dec <HAL_RCC_GetSysClockFreq+0x114>)
 8005d86:	617b      	str	r3, [r7, #20]
      break;
 8005d88:	e002      	b.n	8005d90 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005d8a:	69fb      	ldr	r3, [r7, #28]
 8005d8c:	617b      	str	r3, [r7, #20]
      break;
 8005d8e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d90:	4b13      	ldr	r3, [pc, #76]	; (8005de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d92:	68db      	ldr	r3, [r3, #12]
 8005d94:	091b      	lsrs	r3, r3, #4
 8005d96:	f003 030f 	and.w	r3, r3, #15
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005d9e:	4b10      	ldr	r3, [pc, #64]	; (8005de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	0a1b      	lsrs	r3, r3, #8
 8005da4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005da8:	697a      	ldr	r2, [r7, #20]
 8005daa:	fb03 f202 	mul.w	r2, r3, r2
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005db4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005db6:	4b0a      	ldr	r3, [pc, #40]	; (8005de0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	0e5b      	lsrs	r3, r3, #25
 8005dbc:	f003 0303 	and.w	r3, r3, #3
 8005dc0:	3301      	adds	r3, #1
 8005dc2:	005b      	lsls	r3, r3, #1
 8005dc4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005dd0:	69bb      	ldr	r3, [r7, #24]
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3724      	adds	r7, #36	; 0x24
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	40021000 	.word	0x40021000
 8005de4:	08007eb0 	.word	0x08007eb0
 8005de8:	00f42400 	.word	0x00f42400
 8005dec:	007a1200 	.word	0x007a1200

08005df0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005df0:	b480      	push	{r7}
 8005df2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005df4:	4b03      	ldr	r3, [pc, #12]	; (8005e04 <HAL_RCC_GetHCLKFreq+0x14>)
 8005df6:	681b      	ldr	r3, [r3, #0]
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e00:	4770      	bx	lr
 8005e02:	bf00      	nop
 8005e04:	20000008 	.word	0x20000008

08005e08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005e0c:	f7ff fff0 	bl	8005df0 <HAL_RCC_GetHCLKFreq>
 8005e10:	4602      	mov	r2, r0
 8005e12:	4b06      	ldr	r3, [pc, #24]	; (8005e2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	0a1b      	lsrs	r3, r3, #8
 8005e18:	f003 0307 	and.w	r3, r3, #7
 8005e1c:	4904      	ldr	r1, [pc, #16]	; (8005e30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005e1e:	5ccb      	ldrb	r3, [r1, r3]
 8005e20:	f003 031f 	and.w	r3, r3, #31
 8005e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	40021000 	.word	0x40021000
 8005e30:	08007ea8 	.word	0x08007ea8

08005e34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005e38:	f7ff ffda 	bl	8005df0 <HAL_RCC_GetHCLKFreq>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	4b06      	ldr	r3, [pc, #24]	; (8005e58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	0adb      	lsrs	r3, r3, #11
 8005e44:	f003 0307 	and.w	r3, r3, #7
 8005e48:	4904      	ldr	r1, [pc, #16]	; (8005e5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005e4a:	5ccb      	ldrb	r3, [r1, r3]
 8005e4c:	f003 031f 	and.w	r3, r3, #31
 8005e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	40021000 	.word	0x40021000
 8005e5c:	08007ea8 	.word	0x08007ea8

08005e60 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	220f      	movs	r2, #15
 8005e6e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005e70:	4b12      	ldr	r3, [pc, #72]	; (8005ebc <HAL_RCC_GetClockConfig+0x5c>)
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	f003 0203 	and.w	r2, r3, #3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005e7c:	4b0f      	ldr	r3, [pc, #60]	; (8005ebc <HAL_RCC_GetClockConfig+0x5c>)
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005e88:	4b0c      	ldr	r3, [pc, #48]	; (8005ebc <HAL_RCC_GetClockConfig+0x5c>)
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005e94:	4b09      	ldr	r3, [pc, #36]	; (8005ebc <HAL_RCC_GetClockConfig+0x5c>)
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	08db      	lsrs	r3, r3, #3
 8005e9a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005ea2:	4b07      	ldr	r3, [pc, #28]	; (8005ec0 <HAL_RCC_GetClockConfig+0x60>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 020f 	and.w	r2, r3, #15
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	601a      	str	r2, [r3, #0]
}
 8005eae:	bf00      	nop
 8005eb0:	370c      	adds	r7, #12
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr
 8005eba:	bf00      	nop
 8005ebc:	40021000 	.word	0x40021000
 8005ec0:	40022000 	.word	0x40022000

08005ec4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b086      	sub	sp, #24
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005ecc:	2300      	movs	r3, #0
 8005ece:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005ed0:	4b27      	ldr	r3, [pc, #156]	; (8005f70 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005ed2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ed4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d003      	beq.n	8005ee4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005edc:	f7ff f8e4 	bl	80050a8 <HAL_PWREx_GetVoltageRange>
 8005ee0:	6178      	str	r0, [r7, #20]
 8005ee2:	e014      	b.n	8005f0e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005ee4:	4b22      	ldr	r3, [pc, #136]	; (8005f70 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005ee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ee8:	4a21      	ldr	r2, [pc, #132]	; (8005f70 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005eea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005eee:	6593      	str	r3, [r2, #88]	; 0x58
 8005ef0:	4b1f      	ldr	r3, [pc, #124]	; (8005f70 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ef4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ef8:	60fb      	str	r3, [r7, #12]
 8005efa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005efc:	f7ff f8d4 	bl	80050a8 <HAL_PWREx_GetVoltageRange>
 8005f00:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005f02:	4b1b      	ldr	r3, [pc, #108]	; (8005f70 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f06:	4a1a      	ldr	r2, [pc, #104]	; (8005f70 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005f08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f0c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f14:	d10b      	bne.n	8005f2e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2b80      	cmp	r3, #128	; 0x80
 8005f1a:	d913      	bls.n	8005f44 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2ba0      	cmp	r3, #160	; 0xa0
 8005f20:	d902      	bls.n	8005f28 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005f22:	2302      	movs	r3, #2
 8005f24:	613b      	str	r3, [r7, #16]
 8005f26:	e00d      	b.n	8005f44 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005f28:	2301      	movs	r3, #1
 8005f2a:	613b      	str	r3, [r7, #16]
 8005f2c:	e00a      	b.n	8005f44 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2b7f      	cmp	r3, #127	; 0x7f
 8005f32:	d902      	bls.n	8005f3a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005f34:	2302      	movs	r3, #2
 8005f36:	613b      	str	r3, [r7, #16]
 8005f38:	e004      	b.n	8005f44 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2b70      	cmp	r3, #112	; 0x70
 8005f3e:	d101      	bne.n	8005f44 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005f40:	2301      	movs	r3, #1
 8005f42:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005f44:	4b0b      	ldr	r3, [pc, #44]	; (8005f74 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f023 020f 	bic.w	r2, r3, #15
 8005f4c:	4909      	ldr	r1, [pc, #36]	; (8005f74 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005f54:	4b07      	ldr	r3, [pc, #28]	; (8005f74 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 030f 	and.w	r3, r3, #15
 8005f5c:	693a      	ldr	r2, [r7, #16]
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d001      	beq.n	8005f66 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	e000      	b.n	8005f68 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3718      	adds	r7, #24
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	40021000 	.word	0x40021000
 8005f74:	40022000 	.word	0x40022000

08005f78 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b087      	sub	sp, #28
 8005f7c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005f7e:	4b2d      	ldr	r3, [pc, #180]	; (8006034 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	f003 0303 	and.w	r3, r3, #3
 8005f86:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2b03      	cmp	r3, #3
 8005f8c:	d00b      	beq.n	8005fa6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2b03      	cmp	r3, #3
 8005f92:	d825      	bhi.n	8005fe0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d008      	beq.n	8005fac <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2b02      	cmp	r3, #2
 8005f9e:	d11f      	bne.n	8005fe0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005fa0:	4b25      	ldr	r3, [pc, #148]	; (8006038 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005fa2:	613b      	str	r3, [r7, #16]
    break;
 8005fa4:	e01f      	b.n	8005fe6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005fa6:	4b25      	ldr	r3, [pc, #148]	; (800603c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005fa8:	613b      	str	r3, [r7, #16]
    break;
 8005faa:	e01c      	b.n	8005fe6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005fac:	4b21      	ldr	r3, [pc, #132]	; (8006034 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0308 	and.w	r3, r3, #8
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d107      	bne.n	8005fc8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005fb8:	4b1e      	ldr	r3, [pc, #120]	; (8006034 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fbe:	0a1b      	lsrs	r3, r3, #8
 8005fc0:	f003 030f 	and.w	r3, r3, #15
 8005fc4:	617b      	str	r3, [r7, #20]
 8005fc6:	e005      	b.n	8005fd4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005fc8:	4b1a      	ldr	r3, [pc, #104]	; (8006034 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	091b      	lsrs	r3, r3, #4
 8005fce:	f003 030f 	and.w	r3, r3, #15
 8005fd2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005fd4:	4a1a      	ldr	r2, [pc, #104]	; (8006040 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fdc:	613b      	str	r3, [r7, #16]
    break;
 8005fde:	e002      	b.n	8005fe6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	613b      	str	r3, [r7, #16]
    break;
 8005fe4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005fe6:	4b13      	ldr	r3, [pc, #76]	; (8006034 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	091b      	lsrs	r3, r3, #4
 8005fec:	f003 030f 	and.w	r3, r3, #15
 8005ff0:	3301      	adds	r3, #1
 8005ff2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005ff4:	4b0f      	ldr	r3, [pc, #60]	; (8006034 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	0a1b      	lsrs	r3, r3, #8
 8005ffa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ffe:	693a      	ldr	r2, [r7, #16]
 8006000:	fb03 f202 	mul.w	r2, r3, r2
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	fbb2 f3f3 	udiv	r3, r2, r3
 800600a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800600c:	4b09      	ldr	r3, [pc, #36]	; (8006034 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	0e5b      	lsrs	r3, r3, #25
 8006012:	f003 0303 	and.w	r3, r3, #3
 8006016:	3301      	adds	r3, #1
 8006018:	005b      	lsls	r3, r3, #1
 800601a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800601c:	693a      	ldr	r2, [r7, #16]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	fbb2 f3f3 	udiv	r3, r2, r3
 8006024:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006026:	683b      	ldr	r3, [r7, #0]
}
 8006028:	4618      	mov	r0, r3
 800602a:	371c      	adds	r7, #28
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr
 8006034:	40021000 	.word	0x40021000
 8006038:	00f42400 	.word	0x00f42400
 800603c:	007a1200 	.word	0x007a1200
 8006040:	08007eb0 	.word	0x08007eb0

08006044 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b086      	sub	sp, #24
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800604c:	2300      	movs	r3, #0
 800604e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006050:	2300      	movs	r3, #0
 8006052:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800605c:	2b00      	cmp	r3, #0
 800605e:	d040      	beq.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006064:	2b80      	cmp	r3, #128	; 0x80
 8006066:	d02a      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006068:	2b80      	cmp	r3, #128	; 0x80
 800606a:	d825      	bhi.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800606c:	2b60      	cmp	r3, #96	; 0x60
 800606e:	d026      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006070:	2b60      	cmp	r3, #96	; 0x60
 8006072:	d821      	bhi.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006074:	2b40      	cmp	r3, #64	; 0x40
 8006076:	d006      	beq.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006078:	2b40      	cmp	r3, #64	; 0x40
 800607a:	d81d      	bhi.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800607c:	2b00      	cmp	r3, #0
 800607e:	d009      	beq.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006080:	2b20      	cmp	r3, #32
 8006082:	d010      	beq.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006084:	e018      	b.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006086:	4b89      	ldr	r3, [pc, #548]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	4a88      	ldr	r2, [pc, #544]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800608c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006090:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006092:	e015      	b.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	3304      	adds	r3, #4
 8006098:	2100      	movs	r1, #0
 800609a:	4618      	mov	r0, r3
 800609c:	f000 fb12 	bl	80066c4 <RCCEx_PLLSAI1_Config>
 80060a0:	4603      	mov	r3, r0
 80060a2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80060a4:	e00c      	b.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	3320      	adds	r3, #32
 80060aa:	2100      	movs	r1, #0
 80060ac:	4618      	mov	r0, r3
 80060ae:	f000 fbfd 	bl	80068ac <RCCEx_PLLSAI2_Config>
 80060b2:	4603      	mov	r3, r0
 80060b4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80060b6:	e003      	b.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	74fb      	strb	r3, [r7, #19]
      break;
 80060bc:	e000      	b.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80060be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80060c0:	7cfb      	ldrb	r3, [r7, #19]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d10b      	bne.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80060c6:	4b79      	ldr	r3, [pc, #484]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80060cc:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060d4:	4975      	ldr	r1, [pc, #468]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80060dc:	e001      	b.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060de:	7cfb      	ldrb	r3, [r7, #19]
 80060e0:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d047      	beq.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060f6:	d030      	beq.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x116>
 80060f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060fc:	d82a      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80060fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006102:	d02a      	beq.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006104:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006108:	d824      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800610a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800610e:	d008      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006110:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006114:	d81e      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00a      	beq.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800611a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800611e:	d010      	beq.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006120:	e018      	b.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006122:	4b62      	ldr	r3, [pc, #392]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	4a61      	ldr	r2, [pc, #388]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006128:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800612c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800612e:	e015      	b.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	3304      	adds	r3, #4
 8006134:	2100      	movs	r1, #0
 8006136:	4618      	mov	r0, r3
 8006138:	f000 fac4 	bl	80066c4 <RCCEx_PLLSAI1_Config>
 800613c:	4603      	mov	r3, r0
 800613e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006140:	e00c      	b.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	3320      	adds	r3, #32
 8006146:	2100      	movs	r1, #0
 8006148:	4618      	mov	r0, r3
 800614a:	f000 fbaf 	bl	80068ac <RCCEx_PLLSAI2_Config>
 800614e:	4603      	mov	r3, r0
 8006150:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006152:	e003      	b.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	74fb      	strb	r3, [r7, #19]
      break;
 8006158:	e000      	b.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800615a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800615c:	7cfb      	ldrb	r3, [r7, #19]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d10b      	bne.n	800617a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006162:	4b52      	ldr	r3, [pc, #328]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006164:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006168:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006170:	494e      	ldr	r1, [pc, #312]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006172:	4313      	orrs	r3, r2
 8006174:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8006178:	e001      	b.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800617a:	7cfb      	ldrb	r3, [r7, #19]
 800617c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006186:	2b00      	cmp	r3, #0
 8006188:	f000 809f 	beq.w	80062ca <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800618c:	2300      	movs	r3, #0
 800618e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006190:	4b46      	ldr	r3, [pc, #280]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006192:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006194:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006198:	2b00      	cmp	r3, #0
 800619a:	d101      	bne.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800619c:	2301      	movs	r3, #1
 800619e:	e000      	b.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80061a0:	2300      	movs	r3, #0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d00d      	beq.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061a6:	4b41      	ldr	r3, [pc, #260]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80061a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061aa:	4a40      	ldr	r2, [pc, #256]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80061ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061b0:	6593      	str	r3, [r2, #88]	; 0x58
 80061b2:	4b3e      	ldr	r3, [pc, #248]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80061b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061ba:	60bb      	str	r3, [r7, #8]
 80061bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061be:	2301      	movs	r3, #1
 80061c0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80061c2:	4b3b      	ldr	r3, [pc, #236]	; (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a3a      	ldr	r2, [pc, #232]	; (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80061c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80061ce:	f7fc feb5 	bl	8002f3c <HAL_GetTick>
 80061d2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80061d4:	e009      	b.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061d6:	f7fc feb1 	bl	8002f3c <HAL_GetTick>
 80061da:	4602      	mov	r2, r0
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	d902      	bls.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80061e4:	2303      	movs	r3, #3
 80061e6:	74fb      	strb	r3, [r7, #19]
        break;
 80061e8:	e005      	b.n	80061f6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80061ea:	4b31      	ldr	r3, [pc, #196]	; (80062b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d0ef      	beq.n	80061d6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80061f6:	7cfb      	ldrb	r3, [r7, #19]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d15b      	bne.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80061fc:	4b2b      	ldr	r3, [pc, #172]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80061fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006202:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006206:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d01f      	beq.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006214:	697a      	ldr	r2, [r7, #20]
 8006216:	429a      	cmp	r2, r3
 8006218:	d019      	beq.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800621a:	4b24      	ldr	r3, [pc, #144]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800621c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006220:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006224:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006226:	4b21      	ldr	r3, [pc, #132]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006228:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800622c:	4a1f      	ldr	r2, [pc, #124]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800622e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006232:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006236:	4b1d      	ldr	r3, [pc, #116]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006238:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800623c:	4a1b      	ldr	r2, [pc, #108]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800623e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006242:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006246:	4a19      	ldr	r2, [pc, #100]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	f003 0301 	and.w	r3, r3, #1
 8006254:	2b00      	cmp	r3, #0
 8006256:	d016      	beq.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006258:	f7fc fe70 	bl	8002f3c <HAL_GetTick>
 800625c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800625e:	e00b      	b.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006260:	f7fc fe6c 	bl	8002f3c <HAL_GetTick>
 8006264:	4602      	mov	r2, r0
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	1ad3      	subs	r3, r2, r3
 800626a:	f241 3288 	movw	r2, #5000	; 0x1388
 800626e:	4293      	cmp	r3, r2
 8006270:	d902      	bls.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006272:	2303      	movs	r3, #3
 8006274:	74fb      	strb	r3, [r7, #19]
            break;
 8006276:	e006      	b.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006278:	4b0c      	ldr	r3, [pc, #48]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800627a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800627e:	f003 0302 	and.w	r3, r3, #2
 8006282:	2b00      	cmp	r3, #0
 8006284:	d0ec      	beq.n	8006260 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006286:	7cfb      	ldrb	r3, [r7, #19]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d10c      	bne.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800628c:	4b07      	ldr	r3, [pc, #28]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800628e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006292:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800629c:	4903      	ldr	r1, [pc, #12]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800629e:	4313      	orrs	r3, r2
 80062a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80062a4:	e008      	b.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80062a6:	7cfb      	ldrb	r3, [r7, #19]
 80062a8:	74bb      	strb	r3, [r7, #18]
 80062aa:	e005      	b.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80062ac:	40021000 	.word	0x40021000
 80062b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062b4:	7cfb      	ldrb	r3, [r7, #19]
 80062b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80062b8:	7c7b      	ldrb	r3, [r7, #17]
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d105      	bne.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062be:	4ba0      	ldr	r3, [pc, #640]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062c2:	4a9f      	ldr	r2, [pc, #636]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062c8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0301 	and.w	r3, r3, #1
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d00a      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80062d6:	4b9a      	ldr	r3, [pc, #616]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062dc:	f023 0203 	bic.w	r2, r3, #3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062e4:	4996      	ldr	r1, [pc, #600]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062e6:	4313      	orrs	r3, r2
 80062e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0302 	and.w	r3, r3, #2
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00a      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80062f8:	4b91      	ldr	r3, [pc, #580]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062fe:	f023 020c 	bic.w	r2, r3, #12
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006306:	498e      	ldr	r1, [pc, #568]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006308:	4313      	orrs	r3, r2
 800630a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 0304 	and.w	r3, r3, #4
 8006316:	2b00      	cmp	r3, #0
 8006318:	d00a      	beq.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800631a:	4b89      	ldr	r3, [pc, #548]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800631c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006320:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006328:	4985      	ldr	r1, [pc, #532]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800632a:	4313      	orrs	r3, r2
 800632c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 0308 	and.w	r3, r3, #8
 8006338:	2b00      	cmp	r3, #0
 800633a:	d00a      	beq.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800633c:	4b80      	ldr	r3, [pc, #512]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800633e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006342:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800634a:	497d      	ldr	r1, [pc, #500]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800634c:	4313      	orrs	r3, r2
 800634e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0310 	and.w	r3, r3, #16
 800635a:	2b00      	cmp	r3, #0
 800635c:	d00a      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800635e:	4b78      	ldr	r3, [pc, #480]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006360:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006364:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800636c:	4974      	ldr	r1, [pc, #464]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800636e:	4313      	orrs	r3, r2
 8006370:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 0320 	and.w	r3, r3, #32
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00a      	beq.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006380:	4b6f      	ldr	r3, [pc, #444]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006382:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006386:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800638e:	496c      	ldr	r1, [pc, #432]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006390:	4313      	orrs	r3, r2
 8006392:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d00a      	beq.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80063a2:	4b67      	ldr	r3, [pc, #412]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80063b0:	4963      	ldr	r1, [pc, #396]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063b2:	4313      	orrs	r3, r2
 80063b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d00a      	beq.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80063c4:	4b5e      	ldr	r3, [pc, #376]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80063d2:	495b      	ldr	r1, [pc, #364]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063d4:	4313      	orrs	r3, r2
 80063d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00a      	beq.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80063e6:	4b56      	ldr	r3, [pc, #344]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063f4:	4952      	ldr	r1, [pc, #328]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063f6:	4313      	orrs	r3, r2
 80063f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006404:	2b00      	cmp	r3, #0
 8006406:	d00a      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006408:	4b4d      	ldr	r3, [pc, #308]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800640a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800640e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006416:	494a      	ldr	r1, [pc, #296]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006418:	4313      	orrs	r3, r2
 800641a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00a      	beq.n	8006440 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800642a:	4b45      	ldr	r3, [pc, #276]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800642c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006430:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006438:	4941      	ldr	r1, [pc, #260]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800643a:	4313      	orrs	r3, r2
 800643c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006448:	2b00      	cmp	r3, #0
 800644a:	d00a      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800644c:	4b3c      	ldr	r3, [pc, #240]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800644e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006452:	f023 0203 	bic.w	r2, r3, #3
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800645a:	4939      	ldr	r1, [pc, #228]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800645c:	4313      	orrs	r3, r2
 800645e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800646a:	2b00      	cmp	r3, #0
 800646c:	d028      	beq.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800646e:	4b34      	ldr	r3, [pc, #208]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006474:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800647c:	4930      	ldr	r1, [pc, #192]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800647e:	4313      	orrs	r3, r2
 8006480:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006488:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800648c:	d106      	bne.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800648e:	4b2c      	ldr	r3, [pc, #176]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	4a2b      	ldr	r2, [pc, #172]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006494:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006498:	60d3      	str	r3, [r2, #12]
 800649a:	e011      	b.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80064a4:	d10c      	bne.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	3304      	adds	r3, #4
 80064aa:	2101      	movs	r1, #1
 80064ac:	4618      	mov	r0, r3
 80064ae:	f000 f909 	bl	80066c4 <RCCEx_PLLSAI1_Config>
 80064b2:	4603      	mov	r3, r0
 80064b4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80064b6:	7cfb      	ldrb	r3, [r7, #19]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d001      	beq.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80064bc:	7cfb      	ldrb	r3, [r7, #19]
 80064be:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d04d      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80064d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80064d4:	d108      	bne.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80064d6:	4b1a      	ldr	r3, [pc, #104]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80064dc:	4a18      	ldr	r2, [pc, #96]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80064e2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80064e6:	e012      	b.n	800650e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80064e8:	4b15      	ldr	r3, [pc, #84]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80064ee:	4a14      	ldr	r2, [pc, #80]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80064f4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80064f8:	4b11      	ldr	r3, [pc, #68]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064fe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006506:	490e      	ldr	r1, [pc, #56]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006508:	4313      	orrs	r3, r2
 800650a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006512:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006516:	d106      	bne.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006518:	4b09      	ldr	r3, [pc, #36]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	4a08      	ldr	r2, [pc, #32]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800651e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006522:	60d3      	str	r3, [r2, #12]
 8006524:	e020      	b.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800652a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800652e:	d109      	bne.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006530:	4b03      	ldr	r3, [pc, #12]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	4a02      	ldr	r2, [pc, #8]	; (8006540 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006536:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800653a:	60d3      	str	r3, [r2, #12]
 800653c:	e014      	b.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800653e:	bf00      	nop
 8006540:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006548:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800654c:	d10c      	bne.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	3304      	adds	r3, #4
 8006552:	2101      	movs	r1, #1
 8006554:	4618      	mov	r0, r3
 8006556:	f000 f8b5 	bl	80066c4 <RCCEx_PLLSAI1_Config>
 800655a:	4603      	mov	r3, r0
 800655c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800655e:	7cfb      	ldrb	r3, [r7, #19]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d001      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006564:	7cfb      	ldrb	r3, [r7, #19]
 8006566:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006570:	2b00      	cmp	r3, #0
 8006572:	d028      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006574:	4b4a      	ldr	r3, [pc, #296]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800657a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006582:	4947      	ldr	r1, [pc, #284]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006584:	4313      	orrs	r3, r2
 8006586:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800658e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006592:	d106      	bne.n	80065a2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006594:	4b42      	ldr	r3, [pc, #264]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	4a41      	ldr	r2, [pc, #260]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800659a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800659e:	60d3      	str	r3, [r2, #12]
 80065a0:	e011      	b.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80065a6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80065aa:	d10c      	bne.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	3304      	adds	r3, #4
 80065b0:	2101      	movs	r1, #1
 80065b2:	4618      	mov	r0, r3
 80065b4:	f000 f886 	bl	80066c4 <RCCEx_PLLSAI1_Config>
 80065b8:	4603      	mov	r3, r0
 80065ba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80065bc:	7cfb      	ldrb	r3, [r7, #19]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d001      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80065c2:	7cfb      	ldrb	r3, [r7, #19]
 80065c4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d01e      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80065d2:	4b33      	ldr	r3, [pc, #204]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80065d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065d8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80065e2:	492f      	ldr	r1, [pc, #188]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80065e4:	4313      	orrs	r3, r2
 80065e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80065f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80065f4:	d10c      	bne.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	3304      	adds	r3, #4
 80065fa:	2102      	movs	r1, #2
 80065fc:	4618      	mov	r0, r3
 80065fe:	f000 f861 	bl	80066c4 <RCCEx_PLLSAI1_Config>
 8006602:	4603      	mov	r3, r0
 8006604:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006606:	7cfb      	ldrb	r3, [r7, #19]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d001      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800660c:	7cfb      	ldrb	r3, [r7, #19]
 800660e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00b      	beq.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800661c:	4b20      	ldr	r3, [pc, #128]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800661e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006622:	f023 0204 	bic.w	r2, r3, #4
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800662c:	491c      	ldr	r1, [pc, #112]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800662e:	4313      	orrs	r3, r2
 8006630:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800663c:	2b00      	cmp	r3, #0
 800663e:	d00b      	beq.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006640:	4b17      	ldr	r3, [pc, #92]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006642:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006646:	f023 0218 	bic.w	r2, r3, #24
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006650:	4913      	ldr	r1, [pc, #76]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006652:	4313      	orrs	r3, r2
 8006654:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006660:	2b00      	cmp	r3, #0
 8006662:	d017      	beq.n	8006694 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006664:	4b0e      	ldr	r3, [pc, #56]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006666:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800666a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006674:	490a      	ldr	r1, [pc, #40]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006676:	4313      	orrs	r3, r2
 8006678:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006682:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006686:	d105      	bne.n	8006694 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006688:	4b05      	ldr	r3, [pc, #20]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	4a04      	ldr	r2, [pc, #16]	; (80066a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800668e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006692:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006694:	7cbb      	ldrb	r3, [r7, #18]
}
 8006696:	4618      	mov	r0, r3
 8006698:	3718      	adds	r7, #24
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	40021000 	.word	0x40021000

080066a4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80066a4:	b480      	push	{r7}
 80066a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80066a8:	4b05      	ldr	r3, [pc, #20]	; (80066c0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a04      	ldr	r2, [pc, #16]	; (80066c0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80066ae:	f043 0304 	orr.w	r3, r3, #4
 80066b2:	6013      	str	r3, [r2, #0]
}
 80066b4:	bf00      	nop
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr
 80066be:	bf00      	nop
 80066c0:	40021000 	.word	0x40021000

080066c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80066ce:	2300      	movs	r3, #0
 80066d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80066d2:	4b72      	ldr	r3, [pc, #456]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 80066d4:	68db      	ldr	r3, [r3, #12]
 80066d6:	f003 0303 	and.w	r3, r3, #3
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00e      	beq.n	80066fc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80066de:	4b6f      	ldr	r3, [pc, #444]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	f003 0203 	and.w	r2, r3, #3
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d103      	bne.n	80066f6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
       ||
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d142      	bne.n	800677c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	73fb      	strb	r3, [r7, #15]
 80066fa:	e03f      	b.n	800677c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2b03      	cmp	r3, #3
 8006702:	d018      	beq.n	8006736 <RCCEx_PLLSAI1_Config+0x72>
 8006704:	2b03      	cmp	r3, #3
 8006706:	d825      	bhi.n	8006754 <RCCEx_PLLSAI1_Config+0x90>
 8006708:	2b01      	cmp	r3, #1
 800670a:	d002      	beq.n	8006712 <RCCEx_PLLSAI1_Config+0x4e>
 800670c:	2b02      	cmp	r3, #2
 800670e:	d009      	beq.n	8006724 <RCCEx_PLLSAI1_Config+0x60>
 8006710:	e020      	b.n	8006754 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006712:	4b62      	ldr	r3, [pc, #392]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f003 0302 	and.w	r3, r3, #2
 800671a:	2b00      	cmp	r3, #0
 800671c:	d11d      	bne.n	800675a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006722:	e01a      	b.n	800675a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006724:	4b5d      	ldr	r3, [pc, #372]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800672c:	2b00      	cmp	r3, #0
 800672e:	d116      	bne.n	800675e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006734:	e013      	b.n	800675e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006736:	4b59      	ldr	r3, [pc, #356]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800673e:	2b00      	cmp	r3, #0
 8006740:	d10f      	bne.n	8006762 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006742:	4b56      	ldr	r3, [pc, #344]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800674a:	2b00      	cmp	r3, #0
 800674c:	d109      	bne.n	8006762 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006752:	e006      	b.n	8006762 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	73fb      	strb	r3, [r7, #15]
      break;
 8006758:	e004      	b.n	8006764 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800675a:	bf00      	nop
 800675c:	e002      	b.n	8006764 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800675e:	bf00      	nop
 8006760:	e000      	b.n	8006764 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006762:	bf00      	nop
    }

    if(status == HAL_OK)
 8006764:	7bfb      	ldrb	r3, [r7, #15]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d108      	bne.n	800677c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800676a:	4b4c      	ldr	r3, [pc, #304]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	f023 0203 	bic.w	r2, r3, #3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4949      	ldr	r1, [pc, #292]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006778:	4313      	orrs	r3, r2
 800677a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800677c:	7bfb      	ldrb	r3, [r7, #15]
 800677e:	2b00      	cmp	r3, #0
 8006780:	f040 8086 	bne.w	8006890 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006784:	4b45      	ldr	r3, [pc, #276]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a44      	ldr	r2, [pc, #272]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 800678a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800678e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006790:	f7fc fbd4 	bl	8002f3c <HAL_GetTick>
 8006794:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006796:	e009      	b.n	80067ac <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006798:	f7fc fbd0 	bl	8002f3c <HAL_GetTick>
 800679c:	4602      	mov	r2, r0
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	1ad3      	subs	r3, r2, r3
 80067a2:	2b02      	cmp	r3, #2
 80067a4:	d902      	bls.n	80067ac <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80067a6:	2303      	movs	r3, #3
 80067a8:	73fb      	strb	r3, [r7, #15]
        break;
 80067aa:	e005      	b.n	80067b8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80067ac:	4b3b      	ldr	r3, [pc, #236]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d1ef      	bne.n	8006798 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80067b8:	7bfb      	ldrb	r3, [r7, #15]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d168      	bne.n	8006890 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d113      	bne.n	80067ec <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80067c4:	4b35      	ldr	r3, [pc, #212]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 80067c6:	691a      	ldr	r2, [r3, #16]
 80067c8:	4b35      	ldr	r3, [pc, #212]	; (80068a0 <RCCEx_PLLSAI1_Config+0x1dc>)
 80067ca:	4013      	ands	r3, r2
 80067cc:	687a      	ldr	r2, [r7, #4]
 80067ce:	6892      	ldr	r2, [r2, #8]
 80067d0:	0211      	lsls	r1, r2, #8
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	68d2      	ldr	r2, [r2, #12]
 80067d6:	06d2      	lsls	r2, r2, #27
 80067d8:	4311      	orrs	r1, r2
 80067da:	687a      	ldr	r2, [r7, #4]
 80067dc:	6852      	ldr	r2, [r2, #4]
 80067de:	3a01      	subs	r2, #1
 80067e0:	0112      	lsls	r2, r2, #4
 80067e2:	430a      	orrs	r2, r1
 80067e4:	492d      	ldr	r1, [pc, #180]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 80067e6:	4313      	orrs	r3, r2
 80067e8:	610b      	str	r3, [r1, #16]
 80067ea:	e02d      	b.n	8006848 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d115      	bne.n	800681e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80067f2:	4b2a      	ldr	r3, [pc, #168]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 80067f4:	691a      	ldr	r2, [r3, #16]
 80067f6:	4b2b      	ldr	r3, [pc, #172]	; (80068a4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80067f8:	4013      	ands	r3, r2
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	6892      	ldr	r2, [r2, #8]
 80067fe:	0211      	lsls	r1, r2, #8
 8006800:	687a      	ldr	r2, [r7, #4]
 8006802:	6912      	ldr	r2, [r2, #16]
 8006804:	0852      	lsrs	r2, r2, #1
 8006806:	3a01      	subs	r2, #1
 8006808:	0552      	lsls	r2, r2, #21
 800680a:	4311      	orrs	r1, r2
 800680c:	687a      	ldr	r2, [r7, #4]
 800680e:	6852      	ldr	r2, [r2, #4]
 8006810:	3a01      	subs	r2, #1
 8006812:	0112      	lsls	r2, r2, #4
 8006814:	430a      	orrs	r2, r1
 8006816:	4921      	ldr	r1, [pc, #132]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006818:	4313      	orrs	r3, r2
 800681a:	610b      	str	r3, [r1, #16]
 800681c:	e014      	b.n	8006848 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800681e:	4b1f      	ldr	r3, [pc, #124]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006820:	691a      	ldr	r2, [r3, #16]
 8006822:	4b21      	ldr	r3, [pc, #132]	; (80068a8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006824:	4013      	ands	r3, r2
 8006826:	687a      	ldr	r2, [r7, #4]
 8006828:	6892      	ldr	r2, [r2, #8]
 800682a:	0211      	lsls	r1, r2, #8
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	6952      	ldr	r2, [r2, #20]
 8006830:	0852      	lsrs	r2, r2, #1
 8006832:	3a01      	subs	r2, #1
 8006834:	0652      	lsls	r2, r2, #25
 8006836:	4311      	orrs	r1, r2
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	6852      	ldr	r2, [r2, #4]
 800683c:	3a01      	subs	r2, #1
 800683e:	0112      	lsls	r2, r2, #4
 8006840:	430a      	orrs	r2, r1
 8006842:	4916      	ldr	r1, [pc, #88]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006844:	4313      	orrs	r3, r2
 8006846:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006848:	4b14      	ldr	r3, [pc, #80]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a13      	ldr	r2, [pc, #76]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 800684e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006852:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006854:	f7fc fb72 	bl	8002f3c <HAL_GetTick>
 8006858:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800685a:	e009      	b.n	8006870 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800685c:	f7fc fb6e 	bl	8002f3c <HAL_GetTick>
 8006860:	4602      	mov	r2, r0
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	1ad3      	subs	r3, r2, r3
 8006866:	2b02      	cmp	r3, #2
 8006868:	d902      	bls.n	8006870 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800686a:	2303      	movs	r3, #3
 800686c:	73fb      	strb	r3, [r7, #15]
          break;
 800686e:	e005      	b.n	800687c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006870:	4b0a      	ldr	r3, [pc, #40]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006878:	2b00      	cmp	r3, #0
 800687a:	d0ef      	beq.n	800685c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800687c:	7bfb      	ldrb	r3, [r7, #15]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d106      	bne.n	8006890 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006882:	4b06      	ldr	r3, [pc, #24]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006884:	691a      	ldr	r2, [r3, #16]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	699b      	ldr	r3, [r3, #24]
 800688a:	4904      	ldr	r1, [pc, #16]	; (800689c <RCCEx_PLLSAI1_Config+0x1d8>)
 800688c:	4313      	orrs	r3, r2
 800688e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006890:	7bfb      	ldrb	r3, [r7, #15]
}
 8006892:	4618      	mov	r0, r3
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	40021000 	.word	0x40021000
 80068a0:	07ff800f 	.word	0x07ff800f
 80068a4:	ff9f800f 	.word	0xff9f800f
 80068a8:	f9ff800f 	.word	0xf9ff800f

080068ac <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b084      	sub	sp, #16
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80068b6:	2300      	movs	r3, #0
 80068b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80068ba:	4b72      	ldr	r3, [pc, #456]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068bc:	68db      	ldr	r3, [r3, #12]
 80068be:	f003 0303 	and.w	r3, r3, #3
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d00e      	beq.n	80068e4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80068c6:	4b6f      	ldr	r3, [pc, #444]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	f003 0203 	and.w	r2, r3, #3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d103      	bne.n	80068de <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
       ||
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d142      	bne.n	8006964 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	73fb      	strb	r3, [r7, #15]
 80068e2:	e03f      	b.n	8006964 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2b03      	cmp	r3, #3
 80068ea:	d018      	beq.n	800691e <RCCEx_PLLSAI2_Config+0x72>
 80068ec:	2b03      	cmp	r3, #3
 80068ee:	d825      	bhi.n	800693c <RCCEx_PLLSAI2_Config+0x90>
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d002      	beq.n	80068fa <RCCEx_PLLSAI2_Config+0x4e>
 80068f4:	2b02      	cmp	r3, #2
 80068f6:	d009      	beq.n	800690c <RCCEx_PLLSAI2_Config+0x60>
 80068f8:	e020      	b.n	800693c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80068fa:	4b62      	ldr	r3, [pc, #392]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 0302 	and.w	r3, r3, #2
 8006902:	2b00      	cmp	r3, #0
 8006904:	d11d      	bne.n	8006942 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800690a:	e01a      	b.n	8006942 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800690c:	4b5d      	ldr	r3, [pc, #372]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006914:	2b00      	cmp	r3, #0
 8006916:	d116      	bne.n	8006946 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800691c:	e013      	b.n	8006946 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800691e:	4b59      	ldr	r3, [pc, #356]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006926:	2b00      	cmp	r3, #0
 8006928:	d10f      	bne.n	800694a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800692a:	4b56      	ldr	r3, [pc, #344]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006932:	2b00      	cmp	r3, #0
 8006934:	d109      	bne.n	800694a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800693a:	e006      	b.n	800694a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800693c:	2301      	movs	r3, #1
 800693e:	73fb      	strb	r3, [r7, #15]
      break;
 8006940:	e004      	b.n	800694c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006942:	bf00      	nop
 8006944:	e002      	b.n	800694c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006946:	bf00      	nop
 8006948:	e000      	b.n	800694c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800694a:	bf00      	nop
    }

    if(status == HAL_OK)
 800694c:	7bfb      	ldrb	r3, [r7, #15]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d108      	bne.n	8006964 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006952:	4b4c      	ldr	r3, [pc, #304]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006954:	68db      	ldr	r3, [r3, #12]
 8006956:	f023 0203 	bic.w	r2, r3, #3
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4949      	ldr	r1, [pc, #292]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006960:	4313      	orrs	r3, r2
 8006962:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006964:	7bfb      	ldrb	r3, [r7, #15]
 8006966:	2b00      	cmp	r3, #0
 8006968:	f040 8086 	bne.w	8006a78 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800696c:	4b45      	ldr	r3, [pc, #276]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a44      	ldr	r2, [pc, #272]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006972:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006976:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006978:	f7fc fae0 	bl	8002f3c <HAL_GetTick>
 800697c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800697e:	e009      	b.n	8006994 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006980:	f7fc fadc 	bl	8002f3c <HAL_GetTick>
 8006984:	4602      	mov	r2, r0
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	1ad3      	subs	r3, r2, r3
 800698a:	2b02      	cmp	r3, #2
 800698c:	d902      	bls.n	8006994 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800698e:	2303      	movs	r3, #3
 8006990:	73fb      	strb	r3, [r7, #15]
        break;
 8006992:	e005      	b.n	80069a0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006994:	4b3b      	ldr	r3, [pc, #236]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800699c:	2b00      	cmp	r3, #0
 800699e:	d1ef      	bne.n	8006980 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80069a0:	7bfb      	ldrb	r3, [r7, #15]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d168      	bne.n	8006a78 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d113      	bne.n	80069d4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80069ac:	4b35      	ldr	r3, [pc, #212]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 80069ae:	695a      	ldr	r2, [r3, #20]
 80069b0:	4b35      	ldr	r3, [pc, #212]	; (8006a88 <RCCEx_PLLSAI2_Config+0x1dc>)
 80069b2:	4013      	ands	r3, r2
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	6892      	ldr	r2, [r2, #8]
 80069b8:	0211      	lsls	r1, r2, #8
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	68d2      	ldr	r2, [r2, #12]
 80069be:	06d2      	lsls	r2, r2, #27
 80069c0:	4311      	orrs	r1, r2
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	6852      	ldr	r2, [r2, #4]
 80069c6:	3a01      	subs	r2, #1
 80069c8:	0112      	lsls	r2, r2, #4
 80069ca:	430a      	orrs	r2, r1
 80069cc:	492d      	ldr	r1, [pc, #180]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 80069ce:	4313      	orrs	r3, r2
 80069d0:	614b      	str	r3, [r1, #20]
 80069d2:	e02d      	b.n	8006a30 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d115      	bne.n	8006a06 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80069da:	4b2a      	ldr	r3, [pc, #168]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 80069dc:	695a      	ldr	r2, [r3, #20]
 80069de:	4b2b      	ldr	r3, [pc, #172]	; (8006a8c <RCCEx_PLLSAI2_Config+0x1e0>)
 80069e0:	4013      	ands	r3, r2
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	6892      	ldr	r2, [r2, #8]
 80069e6:	0211      	lsls	r1, r2, #8
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	6912      	ldr	r2, [r2, #16]
 80069ec:	0852      	lsrs	r2, r2, #1
 80069ee:	3a01      	subs	r2, #1
 80069f0:	0552      	lsls	r2, r2, #21
 80069f2:	4311      	orrs	r1, r2
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	6852      	ldr	r2, [r2, #4]
 80069f8:	3a01      	subs	r2, #1
 80069fa:	0112      	lsls	r2, r2, #4
 80069fc:	430a      	orrs	r2, r1
 80069fe:	4921      	ldr	r1, [pc, #132]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a00:	4313      	orrs	r3, r2
 8006a02:	614b      	str	r3, [r1, #20]
 8006a04:	e014      	b.n	8006a30 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006a06:	4b1f      	ldr	r3, [pc, #124]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a08:	695a      	ldr	r2, [r3, #20]
 8006a0a:	4b21      	ldr	r3, [pc, #132]	; (8006a90 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	6892      	ldr	r2, [r2, #8]
 8006a12:	0211      	lsls	r1, r2, #8
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	6952      	ldr	r2, [r2, #20]
 8006a18:	0852      	lsrs	r2, r2, #1
 8006a1a:	3a01      	subs	r2, #1
 8006a1c:	0652      	lsls	r2, r2, #25
 8006a1e:	4311      	orrs	r1, r2
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	6852      	ldr	r2, [r2, #4]
 8006a24:	3a01      	subs	r2, #1
 8006a26:	0112      	lsls	r2, r2, #4
 8006a28:	430a      	orrs	r2, r1
 8006a2a:	4916      	ldr	r1, [pc, #88]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006a30:	4b14      	ldr	r3, [pc, #80]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a13      	ldr	r2, [pc, #76]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a3a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a3c:	f7fc fa7e 	bl	8002f3c <HAL_GetTick>
 8006a40:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006a42:	e009      	b.n	8006a58 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006a44:	f7fc fa7a 	bl	8002f3c <HAL_GetTick>
 8006a48:	4602      	mov	r2, r0
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	1ad3      	subs	r3, r2, r3
 8006a4e:	2b02      	cmp	r3, #2
 8006a50:	d902      	bls.n	8006a58 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006a52:	2303      	movs	r3, #3
 8006a54:	73fb      	strb	r3, [r7, #15]
          break;
 8006a56:	e005      	b.n	8006a64 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006a58:	4b0a      	ldr	r3, [pc, #40]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d0ef      	beq.n	8006a44 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006a64:	7bfb      	ldrb	r3, [r7, #15]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d106      	bne.n	8006a78 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006a6a:	4b06      	ldr	r3, [pc, #24]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a6c:	695a      	ldr	r2, [r3, #20]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	699b      	ldr	r3, [r3, #24]
 8006a72:	4904      	ldr	r1, [pc, #16]	; (8006a84 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a74:	4313      	orrs	r3, r2
 8006a76:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3710      	adds	r7, #16
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
 8006a82:	bf00      	nop
 8006a84:	40021000 	.word	0x40021000
 8006a88:	07ff800f 	.word	0x07ff800f
 8006a8c:	ff9f800f 	.word	0xff9f800f
 8006a90:	f9ff800f 	.word	0xf9ff800f

08006a94 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d101      	bne.n	8006aa6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e095      	b.n	8006bd2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d108      	bne.n	8006ac0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ab6:	d009      	beq.n	8006acc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	61da      	str	r2, [r3, #28]
 8006abe:	e005      	b.n	8006acc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006ad8:	b2db      	uxtb	r3, r3
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d106      	bne.n	8006aec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f7fb ff58 	bl	800299c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2202      	movs	r2, #2
 8006af0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b02:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006b0c:	d902      	bls.n	8006b14 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	60fb      	str	r3, [r7, #12]
 8006b12:	e002      	b.n	8006b1a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006b14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b18:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006b22:	d007      	beq.n	8006b34 <HAL_SPI_Init+0xa0>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	68db      	ldr	r3, [r3, #12]
 8006b28:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006b2c:	d002      	beq.n	8006b34 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2200      	movs	r2, #0
 8006b32:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006b44:	431a      	orrs	r2, r3
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	691b      	ldr	r3, [r3, #16]
 8006b4a:	f003 0302 	and.w	r3, r3, #2
 8006b4e:	431a      	orrs	r2, r3
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	695b      	ldr	r3, [r3, #20]
 8006b54:	f003 0301 	and.w	r3, r3, #1
 8006b58:	431a      	orrs	r2, r3
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	699b      	ldr	r3, [r3, #24]
 8006b5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b62:	431a      	orrs	r2, r3
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	69db      	ldr	r3, [r3, #28]
 8006b68:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b6c:	431a      	orrs	r2, r3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6a1b      	ldr	r3, [r3, #32]
 8006b72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b76:	ea42 0103 	orr.w	r1, r2, r3
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b7e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	430a      	orrs	r2, r1
 8006b88:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	699b      	ldr	r3, [r3, #24]
 8006b8e:	0c1b      	lsrs	r3, r3, #16
 8006b90:	f003 0204 	and.w	r2, r3, #4
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b98:	f003 0310 	and.w	r3, r3, #16
 8006b9c:	431a      	orrs	r2, r3
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ba2:	f003 0308 	and.w	r3, r3, #8
 8006ba6:	431a      	orrs	r2, r3
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006bb0:	ea42 0103 	orr.w	r1, r2, r3
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	430a      	orrs	r2, r1
 8006bc0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3710      	adds	r7, #16
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}

08006bda <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006bda:	b580      	push	{r7, lr}
 8006bdc:	b082      	sub	sp, #8
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d101      	bne.n	8006bec <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	e049      	b.n	8006c80 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d106      	bne.n	8006c06 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f000 f841 	bl	8006c88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2202      	movs	r2, #2
 8006c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	3304      	adds	r3, #4
 8006c16:	4619      	mov	r1, r3
 8006c18:	4610      	mov	r0, r2
 8006c1a:	f000 f9d9 	bl	8006fd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2201      	movs	r2, #1
 8006c22:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2201      	movs	r2, #1
 8006c2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2201      	movs	r2, #1
 8006c32:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2201      	movs	r2, #1
 8006c42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2201      	movs	r2, #1
 8006c4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2201      	movs	r2, #1
 8006c52:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2201      	movs	r2, #1
 8006c62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2201      	movs	r2, #1
 8006c6a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2201      	movs	r2, #1
 8006c72:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2201      	movs	r2, #1
 8006c7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c7e:	2300      	movs	r3, #0
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3708      	adds	r7, #8
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006c90:	bf00      	nop
 8006c92:	370c      	adds	r7, #12
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	2b01      	cmp	r3, #1
 8006cae:	d001      	beq.n	8006cb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	e04f      	b.n	8006d54 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2202      	movs	r2, #2
 8006cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68da      	ldr	r2, [r3, #12]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f042 0201 	orr.w	r2, r2, #1
 8006cca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a23      	ldr	r2, [pc, #140]	; (8006d60 <HAL_TIM_Base_Start_IT+0xc4>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d01d      	beq.n	8006d12 <HAL_TIM_Base_Start_IT+0x76>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cde:	d018      	beq.n	8006d12 <HAL_TIM_Base_Start_IT+0x76>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a1f      	ldr	r2, [pc, #124]	; (8006d64 <HAL_TIM_Base_Start_IT+0xc8>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d013      	beq.n	8006d12 <HAL_TIM_Base_Start_IT+0x76>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a1e      	ldr	r2, [pc, #120]	; (8006d68 <HAL_TIM_Base_Start_IT+0xcc>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d00e      	beq.n	8006d12 <HAL_TIM_Base_Start_IT+0x76>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a1c      	ldr	r2, [pc, #112]	; (8006d6c <HAL_TIM_Base_Start_IT+0xd0>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d009      	beq.n	8006d12 <HAL_TIM_Base_Start_IT+0x76>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a1b      	ldr	r2, [pc, #108]	; (8006d70 <HAL_TIM_Base_Start_IT+0xd4>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d004      	beq.n	8006d12 <HAL_TIM_Base_Start_IT+0x76>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a19      	ldr	r2, [pc, #100]	; (8006d74 <HAL_TIM_Base_Start_IT+0xd8>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d115      	bne.n	8006d3e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	689a      	ldr	r2, [r3, #8]
 8006d18:	4b17      	ldr	r3, [pc, #92]	; (8006d78 <HAL_TIM_Base_Start_IT+0xdc>)
 8006d1a:	4013      	ands	r3, r2
 8006d1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2b06      	cmp	r3, #6
 8006d22:	d015      	beq.n	8006d50 <HAL_TIM_Base_Start_IT+0xb4>
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d2a:	d011      	beq.n	8006d50 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f042 0201 	orr.w	r2, r2, #1
 8006d3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d3c:	e008      	b.n	8006d50 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f042 0201 	orr.w	r2, r2, #1
 8006d4c:	601a      	str	r2, [r3, #0]
 8006d4e:	e000      	b.n	8006d52 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d50:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d52:	2300      	movs	r3, #0
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3714      	adds	r7, #20
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr
 8006d60:	40012c00 	.word	0x40012c00
 8006d64:	40000400 	.word	0x40000400
 8006d68:	40000800 	.word	0x40000800
 8006d6c:	40000c00 	.word	0x40000c00
 8006d70:	40013400 	.word	0x40013400
 8006d74:	40014000 	.word	0x40014000
 8006d78:	00010007 	.word	0x00010007

08006d7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	68db      	ldr	r3, [r3, #12]
 8006d8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	691b      	ldr	r3, [r3, #16]
 8006d92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	f003 0302 	and.w	r3, r3, #2
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d020      	beq.n	8006de0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	f003 0302 	and.w	r3, r3, #2
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d01b      	beq.n	8006de0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f06f 0202 	mvn.w	r2, #2
 8006db0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2201      	movs	r2, #1
 8006db6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	699b      	ldr	r3, [r3, #24]
 8006dbe:	f003 0303 	and.w	r3, r3, #3
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d003      	beq.n	8006dce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f000 f8e4 	bl	8006f94 <HAL_TIM_IC_CaptureCallback>
 8006dcc:	e005      	b.n	8006dda <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 f8d6 	bl	8006f80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f000 f8e7 	bl	8006fa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	f003 0304 	and.w	r3, r3, #4
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d020      	beq.n	8006e2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	f003 0304 	and.w	r3, r3, #4
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d01b      	beq.n	8006e2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f06f 0204 	mvn.w	r2, #4
 8006dfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2202      	movs	r2, #2
 8006e02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	699b      	ldr	r3, [r3, #24]
 8006e0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d003      	beq.n	8006e1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f000 f8be 	bl	8006f94 <HAL_TIM_IC_CaptureCallback>
 8006e18:	e005      	b.n	8006e26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f000 f8b0 	bl	8006f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 f8c1 	bl	8006fa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	f003 0308 	and.w	r3, r3, #8
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d020      	beq.n	8006e78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f003 0308 	and.w	r3, r3, #8
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d01b      	beq.n	8006e78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f06f 0208 	mvn.w	r2, #8
 8006e48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2204      	movs	r2, #4
 8006e4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	69db      	ldr	r3, [r3, #28]
 8006e56:	f003 0303 	and.w	r3, r3, #3
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d003      	beq.n	8006e66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 f898 	bl	8006f94 <HAL_TIM_IC_CaptureCallback>
 8006e64:	e005      	b.n	8006e72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 f88a 	bl	8006f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f000 f89b 	bl	8006fa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	f003 0310 	and.w	r3, r3, #16
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d020      	beq.n	8006ec4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	f003 0310 	and.w	r3, r3, #16
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d01b      	beq.n	8006ec4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f06f 0210 	mvn.w	r2, #16
 8006e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2208      	movs	r2, #8
 8006e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	69db      	ldr	r3, [r3, #28]
 8006ea2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d003      	beq.n	8006eb2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 f872 	bl	8006f94 <HAL_TIM_IC_CaptureCallback>
 8006eb0:	e005      	b.n	8006ebe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 f864 	bl	8006f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 f875 	bl	8006fa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	f003 0301 	and.w	r3, r3, #1
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d00c      	beq.n	8006ee8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f003 0301 	and.w	r3, r3, #1
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d007      	beq.n	8006ee8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f06f 0201 	mvn.w	r2, #1
 8006ee0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f7fb fb6c 	bl	80025c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d00c      	beq.n	8006f0c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d007      	beq.n	8006f0c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 f906 	bl	8007118 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d00c      	beq.n	8006f30 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d007      	beq.n	8006f30 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f000 f8fe 	bl	800712c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d00c      	beq.n	8006f54 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d007      	beq.n	8006f54 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f4e:	6878      	ldr	r0, [r7, #4]
 8006f50:	f000 f834 	bl	8006fbc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	f003 0320 	and.w	r3, r3, #32
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d00c      	beq.n	8006f78 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f003 0320 	and.w	r3, r3, #32
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d007      	beq.n	8006f78 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f06f 0220 	mvn.w	r2, #32
 8006f70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f000 f8c6 	bl	8007104 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f78:	bf00      	nop
 8006f7a:	3710      	adds	r7, #16
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}

08006f80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b083      	sub	sp, #12
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f88:	bf00      	nop
 8006f8a:	370c      	adds	r7, #12
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f92:	4770      	bx	lr

08006f94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b083      	sub	sp, #12
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f9c:	bf00      	nop
 8006f9e:	370c      	adds	r7, #12
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr

08006fa8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fa8:	b480      	push	{r7}
 8006faa:	b083      	sub	sp, #12
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fb0:	bf00      	nop
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr

08006fbc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006fc4:	bf00      	nop
 8006fc6:	370c      	adds	r7, #12
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr

08006fd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	4a40      	ldr	r2, [pc, #256]	; (80070e4 <TIM_Base_SetConfig+0x114>)
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d013      	beq.n	8007010 <TIM_Base_SetConfig+0x40>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fee:	d00f      	beq.n	8007010 <TIM_Base_SetConfig+0x40>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	4a3d      	ldr	r2, [pc, #244]	; (80070e8 <TIM_Base_SetConfig+0x118>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d00b      	beq.n	8007010 <TIM_Base_SetConfig+0x40>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	4a3c      	ldr	r2, [pc, #240]	; (80070ec <TIM_Base_SetConfig+0x11c>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d007      	beq.n	8007010 <TIM_Base_SetConfig+0x40>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	4a3b      	ldr	r2, [pc, #236]	; (80070f0 <TIM_Base_SetConfig+0x120>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d003      	beq.n	8007010 <TIM_Base_SetConfig+0x40>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	4a3a      	ldr	r2, [pc, #232]	; (80070f4 <TIM_Base_SetConfig+0x124>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d108      	bne.n	8007022 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007016:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	68fa      	ldr	r2, [r7, #12]
 800701e:	4313      	orrs	r3, r2
 8007020:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a2f      	ldr	r2, [pc, #188]	; (80070e4 <TIM_Base_SetConfig+0x114>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d01f      	beq.n	800706a <TIM_Base_SetConfig+0x9a>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007030:	d01b      	beq.n	800706a <TIM_Base_SetConfig+0x9a>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a2c      	ldr	r2, [pc, #176]	; (80070e8 <TIM_Base_SetConfig+0x118>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d017      	beq.n	800706a <TIM_Base_SetConfig+0x9a>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a2b      	ldr	r2, [pc, #172]	; (80070ec <TIM_Base_SetConfig+0x11c>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d013      	beq.n	800706a <TIM_Base_SetConfig+0x9a>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a2a      	ldr	r2, [pc, #168]	; (80070f0 <TIM_Base_SetConfig+0x120>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d00f      	beq.n	800706a <TIM_Base_SetConfig+0x9a>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a29      	ldr	r2, [pc, #164]	; (80070f4 <TIM_Base_SetConfig+0x124>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d00b      	beq.n	800706a <TIM_Base_SetConfig+0x9a>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4a28      	ldr	r2, [pc, #160]	; (80070f8 <TIM_Base_SetConfig+0x128>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d007      	beq.n	800706a <TIM_Base_SetConfig+0x9a>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a27      	ldr	r2, [pc, #156]	; (80070fc <TIM_Base_SetConfig+0x12c>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d003      	beq.n	800706a <TIM_Base_SetConfig+0x9a>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	4a26      	ldr	r2, [pc, #152]	; (8007100 <TIM_Base_SetConfig+0x130>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d108      	bne.n	800707c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007070:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	68fa      	ldr	r2, [r7, #12]
 8007078:	4313      	orrs	r3, r2
 800707a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	695b      	ldr	r3, [r3, #20]
 8007086:	4313      	orrs	r3, r2
 8007088:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	68fa      	ldr	r2, [r7, #12]
 800708e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	689a      	ldr	r2, [r3, #8]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	681a      	ldr	r2, [r3, #0]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4a10      	ldr	r2, [pc, #64]	; (80070e4 <TIM_Base_SetConfig+0x114>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d00f      	beq.n	80070c8 <TIM_Base_SetConfig+0xf8>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4a12      	ldr	r2, [pc, #72]	; (80070f4 <TIM_Base_SetConfig+0x124>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d00b      	beq.n	80070c8 <TIM_Base_SetConfig+0xf8>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	4a11      	ldr	r2, [pc, #68]	; (80070f8 <TIM_Base_SetConfig+0x128>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d007      	beq.n	80070c8 <TIM_Base_SetConfig+0xf8>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4a10      	ldr	r2, [pc, #64]	; (80070fc <TIM_Base_SetConfig+0x12c>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d003      	beq.n	80070c8 <TIM_Base_SetConfig+0xf8>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	4a0f      	ldr	r2, [pc, #60]	; (8007100 <TIM_Base_SetConfig+0x130>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d103      	bne.n	80070d0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	691a      	ldr	r2, [r3, #16]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2201      	movs	r2, #1
 80070d4:	615a      	str	r2, [r3, #20]
}
 80070d6:	bf00      	nop
 80070d8:	3714      	adds	r7, #20
 80070da:	46bd      	mov	sp, r7
 80070dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e0:	4770      	bx	lr
 80070e2:	bf00      	nop
 80070e4:	40012c00 	.word	0x40012c00
 80070e8:	40000400 	.word	0x40000400
 80070ec:	40000800 	.word	0x40000800
 80070f0:	40000c00 	.word	0x40000c00
 80070f4:	40013400 	.word	0x40013400
 80070f8:	40014000 	.word	0x40014000
 80070fc:	40014400 	.word	0x40014400
 8007100:	40014800 	.word	0x40014800

08007104 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800710c:	bf00      	nop
 800710e:	370c      	adds	r7, #12
 8007110:	46bd      	mov	sp, r7
 8007112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007116:	4770      	bx	lr

08007118 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007118:	b480      	push	{r7}
 800711a:	b083      	sub	sp, #12
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007120:	bf00      	nop
 8007122:	370c      	adds	r7, #12
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800712c:	b480      	push	{r7}
 800712e:	b083      	sub	sp, #12
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007134:	bf00      	nop
 8007136:	370c      	adds	r7, #12
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr

08007140 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d101      	bne.n	8007152 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e042      	b.n	80071d8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007158:	2b00      	cmp	r3, #0
 800715a:	d106      	bne.n	800716a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2200      	movs	r2, #0
 8007160:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f7fb fc8f 	bl	8002a88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2224      	movs	r2, #36	; 0x24
 800716e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f022 0201 	bic.w	r2, r2, #1
 8007180:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007186:	2b00      	cmp	r3, #0
 8007188:	d002      	beq.n	8007190 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 fb24 	bl	80077d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f000 f825 	bl	80071e0 <UART_SetConfig>
 8007196:	4603      	mov	r3, r0
 8007198:	2b01      	cmp	r3, #1
 800719a:	d101      	bne.n	80071a0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	e01b      	b.n	80071d8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	685a      	ldr	r2, [r3, #4]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80071ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	689a      	ldr	r2, [r3, #8]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80071be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	681a      	ldr	r2, [r3, #0]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f042 0201 	orr.w	r2, r2, #1
 80071ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 fba3 	bl	800791c <UART_CheckIdleState>
 80071d6:	4603      	mov	r3, r0
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3708      	adds	r7, #8
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}

080071e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071e4:	b08c      	sub	sp, #48	; 0x30
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80071ea:	2300      	movs	r3, #0
 80071ec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	689a      	ldr	r2, [r3, #8]
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	691b      	ldr	r3, [r3, #16]
 80071f8:	431a      	orrs	r2, r3
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	695b      	ldr	r3, [r3, #20]
 80071fe:	431a      	orrs	r2, r3
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	69db      	ldr	r3, [r3, #28]
 8007204:	4313      	orrs	r3, r2
 8007206:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	4baa      	ldr	r3, [pc, #680]	; (80074b8 <UART_SetConfig+0x2d8>)
 8007210:	4013      	ands	r3, r2
 8007212:	697a      	ldr	r2, [r7, #20]
 8007214:	6812      	ldr	r2, [r2, #0]
 8007216:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007218:	430b      	orrs	r3, r1
 800721a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	68da      	ldr	r2, [r3, #12]
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	430a      	orrs	r2, r1
 8007230:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	699b      	ldr	r3, [r3, #24]
 8007236:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a9f      	ldr	r2, [pc, #636]	; (80074bc <UART_SetConfig+0x2dc>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d004      	beq.n	800724c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	6a1b      	ldr	r3, [r3, #32]
 8007246:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007248:	4313      	orrs	r3, r2
 800724a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007256:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800725a:	697a      	ldr	r2, [r7, #20]
 800725c:	6812      	ldr	r2, [r2, #0]
 800725e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007260:	430b      	orrs	r3, r1
 8007262:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800726a:	f023 010f 	bic.w	r1, r3, #15
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	430a      	orrs	r2, r1
 8007278:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a90      	ldr	r2, [pc, #576]	; (80074c0 <UART_SetConfig+0x2e0>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d125      	bne.n	80072d0 <UART_SetConfig+0xf0>
 8007284:	4b8f      	ldr	r3, [pc, #572]	; (80074c4 <UART_SetConfig+0x2e4>)
 8007286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800728a:	f003 0303 	and.w	r3, r3, #3
 800728e:	2b03      	cmp	r3, #3
 8007290:	d81a      	bhi.n	80072c8 <UART_SetConfig+0xe8>
 8007292:	a201      	add	r2, pc, #4	; (adr r2, 8007298 <UART_SetConfig+0xb8>)
 8007294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007298:	080072a9 	.word	0x080072a9
 800729c:	080072b9 	.word	0x080072b9
 80072a0:	080072b1 	.word	0x080072b1
 80072a4:	080072c1 	.word	0x080072c1
 80072a8:	2301      	movs	r3, #1
 80072aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072ae:	e116      	b.n	80074de <UART_SetConfig+0x2fe>
 80072b0:	2302      	movs	r3, #2
 80072b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072b6:	e112      	b.n	80074de <UART_SetConfig+0x2fe>
 80072b8:	2304      	movs	r3, #4
 80072ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072be:	e10e      	b.n	80074de <UART_SetConfig+0x2fe>
 80072c0:	2308      	movs	r3, #8
 80072c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072c6:	e10a      	b.n	80074de <UART_SetConfig+0x2fe>
 80072c8:	2310      	movs	r3, #16
 80072ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80072ce:	e106      	b.n	80074de <UART_SetConfig+0x2fe>
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a7c      	ldr	r2, [pc, #496]	; (80074c8 <UART_SetConfig+0x2e8>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d138      	bne.n	800734c <UART_SetConfig+0x16c>
 80072da:	4b7a      	ldr	r3, [pc, #488]	; (80074c4 <UART_SetConfig+0x2e4>)
 80072dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072e0:	f003 030c 	and.w	r3, r3, #12
 80072e4:	2b0c      	cmp	r3, #12
 80072e6:	d82d      	bhi.n	8007344 <UART_SetConfig+0x164>
 80072e8:	a201      	add	r2, pc, #4	; (adr r2, 80072f0 <UART_SetConfig+0x110>)
 80072ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ee:	bf00      	nop
 80072f0:	08007325 	.word	0x08007325
 80072f4:	08007345 	.word	0x08007345
 80072f8:	08007345 	.word	0x08007345
 80072fc:	08007345 	.word	0x08007345
 8007300:	08007335 	.word	0x08007335
 8007304:	08007345 	.word	0x08007345
 8007308:	08007345 	.word	0x08007345
 800730c:	08007345 	.word	0x08007345
 8007310:	0800732d 	.word	0x0800732d
 8007314:	08007345 	.word	0x08007345
 8007318:	08007345 	.word	0x08007345
 800731c:	08007345 	.word	0x08007345
 8007320:	0800733d 	.word	0x0800733d
 8007324:	2300      	movs	r3, #0
 8007326:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800732a:	e0d8      	b.n	80074de <UART_SetConfig+0x2fe>
 800732c:	2302      	movs	r3, #2
 800732e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007332:	e0d4      	b.n	80074de <UART_SetConfig+0x2fe>
 8007334:	2304      	movs	r3, #4
 8007336:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800733a:	e0d0      	b.n	80074de <UART_SetConfig+0x2fe>
 800733c:	2308      	movs	r3, #8
 800733e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007342:	e0cc      	b.n	80074de <UART_SetConfig+0x2fe>
 8007344:	2310      	movs	r3, #16
 8007346:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800734a:	e0c8      	b.n	80074de <UART_SetConfig+0x2fe>
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a5e      	ldr	r2, [pc, #376]	; (80074cc <UART_SetConfig+0x2ec>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d125      	bne.n	80073a2 <UART_SetConfig+0x1c2>
 8007356:	4b5b      	ldr	r3, [pc, #364]	; (80074c4 <UART_SetConfig+0x2e4>)
 8007358:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800735c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007360:	2b30      	cmp	r3, #48	; 0x30
 8007362:	d016      	beq.n	8007392 <UART_SetConfig+0x1b2>
 8007364:	2b30      	cmp	r3, #48	; 0x30
 8007366:	d818      	bhi.n	800739a <UART_SetConfig+0x1ba>
 8007368:	2b20      	cmp	r3, #32
 800736a:	d00a      	beq.n	8007382 <UART_SetConfig+0x1a2>
 800736c:	2b20      	cmp	r3, #32
 800736e:	d814      	bhi.n	800739a <UART_SetConfig+0x1ba>
 8007370:	2b00      	cmp	r3, #0
 8007372:	d002      	beq.n	800737a <UART_SetConfig+0x19a>
 8007374:	2b10      	cmp	r3, #16
 8007376:	d008      	beq.n	800738a <UART_SetConfig+0x1aa>
 8007378:	e00f      	b.n	800739a <UART_SetConfig+0x1ba>
 800737a:	2300      	movs	r3, #0
 800737c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007380:	e0ad      	b.n	80074de <UART_SetConfig+0x2fe>
 8007382:	2302      	movs	r3, #2
 8007384:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007388:	e0a9      	b.n	80074de <UART_SetConfig+0x2fe>
 800738a:	2304      	movs	r3, #4
 800738c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007390:	e0a5      	b.n	80074de <UART_SetConfig+0x2fe>
 8007392:	2308      	movs	r3, #8
 8007394:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007398:	e0a1      	b.n	80074de <UART_SetConfig+0x2fe>
 800739a:	2310      	movs	r3, #16
 800739c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073a0:	e09d      	b.n	80074de <UART_SetConfig+0x2fe>
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a4a      	ldr	r2, [pc, #296]	; (80074d0 <UART_SetConfig+0x2f0>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d125      	bne.n	80073f8 <UART_SetConfig+0x218>
 80073ac:	4b45      	ldr	r3, [pc, #276]	; (80074c4 <UART_SetConfig+0x2e4>)
 80073ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073b2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80073b6:	2bc0      	cmp	r3, #192	; 0xc0
 80073b8:	d016      	beq.n	80073e8 <UART_SetConfig+0x208>
 80073ba:	2bc0      	cmp	r3, #192	; 0xc0
 80073bc:	d818      	bhi.n	80073f0 <UART_SetConfig+0x210>
 80073be:	2b80      	cmp	r3, #128	; 0x80
 80073c0:	d00a      	beq.n	80073d8 <UART_SetConfig+0x1f8>
 80073c2:	2b80      	cmp	r3, #128	; 0x80
 80073c4:	d814      	bhi.n	80073f0 <UART_SetConfig+0x210>
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d002      	beq.n	80073d0 <UART_SetConfig+0x1f0>
 80073ca:	2b40      	cmp	r3, #64	; 0x40
 80073cc:	d008      	beq.n	80073e0 <UART_SetConfig+0x200>
 80073ce:	e00f      	b.n	80073f0 <UART_SetConfig+0x210>
 80073d0:	2300      	movs	r3, #0
 80073d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073d6:	e082      	b.n	80074de <UART_SetConfig+0x2fe>
 80073d8:	2302      	movs	r3, #2
 80073da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073de:	e07e      	b.n	80074de <UART_SetConfig+0x2fe>
 80073e0:	2304      	movs	r3, #4
 80073e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073e6:	e07a      	b.n	80074de <UART_SetConfig+0x2fe>
 80073e8:	2308      	movs	r3, #8
 80073ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073ee:	e076      	b.n	80074de <UART_SetConfig+0x2fe>
 80073f0:	2310      	movs	r3, #16
 80073f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073f6:	e072      	b.n	80074de <UART_SetConfig+0x2fe>
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a35      	ldr	r2, [pc, #212]	; (80074d4 <UART_SetConfig+0x2f4>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d12a      	bne.n	8007458 <UART_SetConfig+0x278>
 8007402:	4b30      	ldr	r3, [pc, #192]	; (80074c4 <UART_SetConfig+0x2e4>)
 8007404:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007408:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800740c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007410:	d01a      	beq.n	8007448 <UART_SetConfig+0x268>
 8007412:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007416:	d81b      	bhi.n	8007450 <UART_SetConfig+0x270>
 8007418:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800741c:	d00c      	beq.n	8007438 <UART_SetConfig+0x258>
 800741e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007422:	d815      	bhi.n	8007450 <UART_SetConfig+0x270>
 8007424:	2b00      	cmp	r3, #0
 8007426:	d003      	beq.n	8007430 <UART_SetConfig+0x250>
 8007428:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800742c:	d008      	beq.n	8007440 <UART_SetConfig+0x260>
 800742e:	e00f      	b.n	8007450 <UART_SetConfig+0x270>
 8007430:	2300      	movs	r3, #0
 8007432:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007436:	e052      	b.n	80074de <UART_SetConfig+0x2fe>
 8007438:	2302      	movs	r3, #2
 800743a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800743e:	e04e      	b.n	80074de <UART_SetConfig+0x2fe>
 8007440:	2304      	movs	r3, #4
 8007442:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007446:	e04a      	b.n	80074de <UART_SetConfig+0x2fe>
 8007448:	2308      	movs	r3, #8
 800744a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800744e:	e046      	b.n	80074de <UART_SetConfig+0x2fe>
 8007450:	2310      	movs	r3, #16
 8007452:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007456:	e042      	b.n	80074de <UART_SetConfig+0x2fe>
 8007458:	697b      	ldr	r3, [r7, #20]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a17      	ldr	r2, [pc, #92]	; (80074bc <UART_SetConfig+0x2dc>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d13a      	bne.n	80074d8 <UART_SetConfig+0x2f8>
 8007462:	4b18      	ldr	r3, [pc, #96]	; (80074c4 <UART_SetConfig+0x2e4>)
 8007464:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007468:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800746c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007470:	d01a      	beq.n	80074a8 <UART_SetConfig+0x2c8>
 8007472:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007476:	d81b      	bhi.n	80074b0 <UART_SetConfig+0x2d0>
 8007478:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800747c:	d00c      	beq.n	8007498 <UART_SetConfig+0x2b8>
 800747e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007482:	d815      	bhi.n	80074b0 <UART_SetConfig+0x2d0>
 8007484:	2b00      	cmp	r3, #0
 8007486:	d003      	beq.n	8007490 <UART_SetConfig+0x2b0>
 8007488:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800748c:	d008      	beq.n	80074a0 <UART_SetConfig+0x2c0>
 800748e:	e00f      	b.n	80074b0 <UART_SetConfig+0x2d0>
 8007490:	2300      	movs	r3, #0
 8007492:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007496:	e022      	b.n	80074de <UART_SetConfig+0x2fe>
 8007498:	2302      	movs	r3, #2
 800749a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800749e:	e01e      	b.n	80074de <UART_SetConfig+0x2fe>
 80074a0:	2304      	movs	r3, #4
 80074a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074a6:	e01a      	b.n	80074de <UART_SetConfig+0x2fe>
 80074a8:	2308      	movs	r3, #8
 80074aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074ae:	e016      	b.n	80074de <UART_SetConfig+0x2fe>
 80074b0:	2310      	movs	r3, #16
 80074b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80074b6:	e012      	b.n	80074de <UART_SetConfig+0x2fe>
 80074b8:	cfff69f3 	.word	0xcfff69f3
 80074bc:	40008000 	.word	0x40008000
 80074c0:	40013800 	.word	0x40013800
 80074c4:	40021000 	.word	0x40021000
 80074c8:	40004400 	.word	0x40004400
 80074cc:	40004800 	.word	0x40004800
 80074d0:	40004c00 	.word	0x40004c00
 80074d4:	40005000 	.word	0x40005000
 80074d8:	2310      	movs	r3, #16
 80074da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4aae      	ldr	r2, [pc, #696]	; (800779c <UART_SetConfig+0x5bc>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	f040 8097 	bne.w	8007618 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80074ea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80074ee:	2b08      	cmp	r3, #8
 80074f0:	d823      	bhi.n	800753a <UART_SetConfig+0x35a>
 80074f2:	a201      	add	r2, pc, #4	; (adr r2, 80074f8 <UART_SetConfig+0x318>)
 80074f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f8:	0800751d 	.word	0x0800751d
 80074fc:	0800753b 	.word	0x0800753b
 8007500:	08007525 	.word	0x08007525
 8007504:	0800753b 	.word	0x0800753b
 8007508:	0800752b 	.word	0x0800752b
 800750c:	0800753b 	.word	0x0800753b
 8007510:	0800753b 	.word	0x0800753b
 8007514:	0800753b 	.word	0x0800753b
 8007518:	08007533 	.word	0x08007533
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800751c:	f7fe fc74 	bl	8005e08 <HAL_RCC_GetPCLK1Freq>
 8007520:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007522:	e010      	b.n	8007546 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007524:	4b9e      	ldr	r3, [pc, #632]	; (80077a0 <UART_SetConfig+0x5c0>)
 8007526:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007528:	e00d      	b.n	8007546 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800752a:	f7fe fbd5 	bl	8005cd8 <HAL_RCC_GetSysClockFreq>
 800752e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007530:	e009      	b.n	8007546 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007532:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007536:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007538:	e005      	b.n	8007546 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800753a:	2300      	movs	r3, #0
 800753c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007544:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007548:	2b00      	cmp	r3, #0
 800754a:	f000 8130 	beq.w	80077ae <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007552:	4a94      	ldr	r2, [pc, #592]	; (80077a4 <UART_SetConfig+0x5c4>)
 8007554:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007558:	461a      	mov	r2, r3
 800755a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800755c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007560:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	685a      	ldr	r2, [r3, #4]
 8007566:	4613      	mov	r3, r2
 8007568:	005b      	lsls	r3, r3, #1
 800756a:	4413      	add	r3, r2
 800756c:	69ba      	ldr	r2, [r7, #24]
 800756e:	429a      	cmp	r2, r3
 8007570:	d305      	bcc.n	800757e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007572:	697b      	ldr	r3, [r7, #20]
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007578:	69ba      	ldr	r2, [r7, #24]
 800757a:	429a      	cmp	r2, r3
 800757c:	d903      	bls.n	8007586 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007584:	e113      	b.n	80077ae <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007588:	2200      	movs	r2, #0
 800758a:	60bb      	str	r3, [r7, #8]
 800758c:	60fa      	str	r2, [r7, #12]
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007592:	4a84      	ldr	r2, [pc, #528]	; (80077a4 <UART_SetConfig+0x5c4>)
 8007594:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007598:	b29b      	uxth	r3, r3
 800759a:	2200      	movs	r2, #0
 800759c:	603b      	str	r3, [r7, #0]
 800759e:	607a      	str	r2, [r7, #4]
 80075a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075a4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80075a8:	f7f8 fe2a 	bl	8000200 <__aeabi_uldivmod>
 80075ac:	4602      	mov	r2, r0
 80075ae:	460b      	mov	r3, r1
 80075b0:	4610      	mov	r0, r2
 80075b2:	4619      	mov	r1, r3
 80075b4:	f04f 0200 	mov.w	r2, #0
 80075b8:	f04f 0300 	mov.w	r3, #0
 80075bc:	020b      	lsls	r3, r1, #8
 80075be:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80075c2:	0202      	lsls	r2, r0, #8
 80075c4:	6979      	ldr	r1, [r7, #20]
 80075c6:	6849      	ldr	r1, [r1, #4]
 80075c8:	0849      	lsrs	r1, r1, #1
 80075ca:	2000      	movs	r0, #0
 80075cc:	460c      	mov	r4, r1
 80075ce:	4605      	mov	r5, r0
 80075d0:	eb12 0804 	adds.w	r8, r2, r4
 80075d4:	eb43 0905 	adc.w	r9, r3, r5
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	2200      	movs	r2, #0
 80075de:	469a      	mov	sl, r3
 80075e0:	4693      	mov	fp, r2
 80075e2:	4652      	mov	r2, sl
 80075e4:	465b      	mov	r3, fp
 80075e6:	4640      	mov	r0, r8
 80075e8:	4649      	mov	r1, r9
 80075ea:	f7f8 fe09 	bl	8000200 <__aeabi_uldivmod>
 80075ee:	4602      	mov	r2, r0
 80075f0:	460b      	mov	r3, r1
 80075f2:	4613      	mov	r3, r2
 80075f4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80075f6:	6a3b      	ldr	r3, [r7, #32]
 80075f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80075fc:	d308      	bcc.n	8007610 <UART_SetConfig+0x430>
 80075fe:	6a3b      	ldr	r3, [r7, #32]
 8007600:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007604:	d204      	bcs.n	8007610 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	6a3a      	ldr	r2, [r7, #32]
 800760c:	60da      	str	r2, [r3, #12]
 800760e:	e0ce      	b.n	80077ae <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007616:	e0ca      	b.n	80077ae <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	69db      	ldr	r3, [r3, #28]
 800761c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007620:	d166      	bne.n	80076f0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007622:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007626:	2b08      	cmp	r3, #8
 8007628:	d827      	bhi.n	800767a <UART_SetConfig+0x49a>
 800762a:	a201      	add	r2, pc, #4	; (adr r2, 8007630 <UART_SetConfig+0x450>)
 800762c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007630:	08007655 	.word	0x08007655
 8007634:	0800765d 	.word	0x0800765d
 8007638:	08007665 	.word	0x08007665
 800763c:	0800767b 	.word	0x0800767b
 8007640:	0800766b 	.word	0x0800766b
 8007644:	0800767b 	.word	0x0800767b
 8007648:	0800767b 	.word	0x0800767b
 800764c:	0800767b 	.word	0x0800767b
 8007650:	08007673 	.word	0x08007673
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007654:	f7fe fbd8 	bl	8005e08 <HAL_RCC_GetPCLK1Freq>
 8007658:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800765a:	e014      	b.n	8007686 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800765c:	f7fe fbea 	bl	8005e34 <HAL_RCC_GetPCLK2Freq>
 8007660:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007662:	e010      	b.n	8007686 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007664:	4b4e      	ldr	r3, [pc, #312]	; (80077a0 <UART_SetConfig+0x5c0>)
 8007666:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007668:	e00d      	b.n	8007686 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800766a:	f7fe fb35 	bl	8005cd8 <HAL_RCC_GetSysClockFreq>
 800766e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007670:	e009      	b.n	8007686 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007672:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007676:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007678:	e005      	b.n	8007686 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800767a:	2300      	movs	r3, #0
 800767c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007684:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007688:	2b00      	cmp	r3, #0
 800768a:	f000 8090 	beq.w	80077ae <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007692:	4a44      	ldr	r2, [pc, #272]	; (80077a4 <UART_SetConfig+0x5c4>)
 8007694:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007698:	461a      	mov	r2, r3
 800769a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800769c:	fbb3 f3f2 	udiv	r3, r3, r2
 80076a0:	005a      	lsls	r2, r3, #1
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	085b      	lsrs	r3, r3, #1
 80076a8:	441a      	add	r2, r3
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80076b2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076b4:	6a3b      	ldr	r3, [r7, #32]
 80076b6:	2b0f      	cmp	r3, #15
 80076b8:	d916      	bls.n	80076e8 <UART_SetConfig+0x508>
 80076ba:	6a3b      	ldr	r3, [r7, #32]
 80076bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076c0:	d212      	bcs.n	80076e8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80076c2:	6a3b      	ldr	r3, [r7, #32]
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	f023 030f 	bic.w	r3, r3, #15
 80076ca:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80076cc:	6a3b      	ldr	r3, [r7, #32]
 80076ce:	085b      	lsrs	r3, r3, #1
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	f003 0307 	and.w	r3, r3, #7
 80076d6:	b29a      	uxth	r2, r3
 80076d8:	8bfb      	ldrh	r3, [r7, #30]
 80076da:	4313      	orrs	r3, r2
 80076dc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	8bfa      	ldrh	r2, [r7, #30]
 80076e4:	60da      	str	r2, [r3, #12]
 80076e6:	e062      	b.n	80077ae <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80076ee:	e05e      	b.n	80077ae <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80076f0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80076f4:	2b08      	cmp	r3, #8
 80076f6:	d828      	bhi.n	800774a <UART_SetConfig+0x56a>
 80076f8:	a201      	add	r2, pc, #4	; (adr r2, 8007700 <UART_SetConfig+0x520>)
 80076fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076fe:	bf00      	nop
 8007700:	08007725 	.word	0x08007725
 8007704:	0800772d 	.word	0x0800772d
 8007708:	08007735 	.word	0x08007735
 800770c:	0800774b 	.word	0x0800774b
 8007710:	0800773b 	.word	0x0800773b
 8007714:	0800774b 	.word	0x0800774b
 8007718:	0800774b 	.word	0x0800774b
 800771c:	0800774b 	.word	0x0800774b
 8007720:	08007743 	.word	0x08007743
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007724:	f7fe fb70 	bl	8005e08 <HAL_RCC_GetPCLK1Freq>
 8007728:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800772a:	e014      	b.n	8007756 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800772c:	f7fe fb82 	bl	8005e34 <HAL_RCC_GetPCLK2Freq>
 8007730:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007732:	e010      	b.n	8007756 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007734:	4b1a      	ldr	r3, [pc, #104]	; (80077a0 <UART_SetConfig+0x5c0>)
 8007736:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007738:	e00d      	b.n	8007756 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800773a:	f7fe facd 	bl	8005cd8 <HAL_RCC_GetSysClockFreq>
 800773e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007740:	e009      	b.n	8007756 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007742:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007746:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007748:	e005      	b.n	8007756 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800774a:	2300      	movs	r3, #0
 800774c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007754:	bf00      	nop
    }

    if (pclk != 0U)
 8007756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007758:	2b00      	cmp	r3, #0
 800775a:	d028      	beq.n	80077ae <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007760:	4a10      	ldr	r2, [pc, #64]	; (80077a4 <UART_SetConfig+0x5c4>)
 8007762:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007766:	461a      	mov	r2, r3
 8007768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800776a:	fbb3 f2f2 	udiv	r2, r3, r2
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	085b      	lsrs	r3, r3, #1
 8007774:	441a      	add	r2, r3
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	fbb2 f3f3 	udiv	r3, r2, r3
 800777e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007780:	6a3b      	ldr	r3, [r7, #32]
 8007782:	2b0f      	cmp	r3, #15
 8007784:	d910      	bls.n	80077a8 <UART_SetConfig+0x5c8>
 8007786:	6a3b      	ldr	r3, [r7, #32]
 8007788:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800778c:	d20c      	bcs.n	80077a8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800778e:	6a3b      	ldr	r3, [r7, #32]
 8007790:	b29a      	uxth	r2, r3
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	60da      	str	r2, [r3, #12]
 8007798:	e009      	b.n	80077ae <UART_SetConfig+0x5ce>
 800779a:	bf00      	nop
 800779c:	40008000 	.word	0x40008000
 80077a0:	00f42400 	.word	0x00f42400
 80077a4:	08007ee0 	.word	0x08007ee0
      }
      else
      {
        ret = HAL_ERROR;
 80077a8:	2301      	movs	r3, #1
 80077aa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	2201      	movs	r2, #1
 80077b2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	2201      	movs	r2, #1
 80077ba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	2200      	movs	r2, #0
 80077c2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	2200      	movs	r2, #0
 80077c8:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80077ca:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3730      	adds	r7, #48	; 0x30
 80077d2:	46bd      	mov	sp, r7
 80077d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080077d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077e4:	f003 0308 	and.w	r3, r3, #8
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d00a      	beq.n	8007802 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	430a      	orrs	r2, r1
 8007800:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007806:	f003 0301 	and.w	r3, r3, #1
 800780a:	2b00      	cmp	r3, #0
 800780c:	d00a      	beq.n	8007824 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	430a      	orrs	r2, r1
 8007822:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007828:	f003 0302 	and.w	r3, r3, #2
 800782c:	2b00      	cmp	r3, #0
 800782e:	d00a      	beq.n	8007846 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	430a      	orrs	r2, r1
 8007844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800784a:	f003 0304 	and.w	r3, r3, #4
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00a      	beq.n	8007868 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	430a      	orrs	r2, r1
 8007866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800786c:	f003 0310 	and.w	r3, r3, #16
 8007870:	2b00      	cmp	r3, #0
 8007872:	d00a      	beq.n	800788a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	430a      	orrs	r2, r1
 8007888:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800788e:	f003 0320 	and.w	r3, r3, #32
 8007892:	2b00      	cmp	r3, #0
 8007894:	d00a      	beq.n	80078ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	689b      	ldr	r3, [r3, #8]
 800789c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	430a      	orrs	r2, r1
 80078aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d01a      	beq.n	80078ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	430a      	orrs	r2, r1
 80078cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078d6:	d10a      	bne.n	80078ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	430a      	orrs	r2, r1
 80078ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d00a      	beq.n	8007910 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	430a      	orrs	r2, r1
 800790e:	605a      	str	r2, [r3, #4]
  }
}
 8007910:	bf00      	nop
 8007912:	370c      	adds	r7, #12
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b098      	sub	sp, #96	; 0x60
 8007920:	af02      	add	r7, sp, #8
 8007922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800792c:	f7fb fb06 	bl	8002f3c <HAL_GetTick>
 8007930:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f003 0308 	and.w	r3, r3, #8
 800793c:	2b08      	cmp	r3, #8
 800793e:	d12f      	bne.n	80079a0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007940:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007944:	9300      	str	r3, [sp, #0]
 8007946:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007948:	2200      	movs	r2, #0
 800794a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 f88e 	bl	8007a70 <UART_WaitOnFlagUntilTimeout>
 8007954:	4603      	mov	r3, r0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d022      	beq.n	80079a0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007962:	e853 3f00 	ldrex	r3, [r3]
 8007966:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800796a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800796e:	653b      	str	r3, [r7, #80]	; 0x50
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	461a      	mov	r2, r3
 8007976:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007978:	647b      	str	r3, [r7, #68]	; 0x44
 800797a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800797e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007980:	e841 2300 	strex	r3, r2, [r1]
 8007984:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007986:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007988:	2b00      	cmp	r3, #0
 800798a:	d1e6      	bne.n	800795a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2220      	movs	r2, #32
 8007990:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2200      	movs	r2, #0
 8007998:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800799c:	2303      	movs	r3, #3
 800799e:	e063      	b.n	8007a68 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f003 0304 	and.w	r3, r3, #4
 80079aa:	2b04      	cmp	r3, #4
 80079ac:	d149      	bne.n	8007a42 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079ae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80079b2:	9300      	str	r3, [sp, #0]
 80079b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80079b6:	2200      	movs	r2, #0
 80079b8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f000 f857 	bl	8007a70 <UART_WaitOnFlagUntilTimeout>
 80079c2:	4603      	mov	r3, r0
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d03c      	beq.n	8007a42 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d0:	e853 3f00 	ldrex	r3, [r3]
 80079d4:	623b      	str	r3, [r7, #32]
   return(result);
 80079d6:	6a3b      	ldr	r3, [r7, #32]
 80079d8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80079dc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	461a      	mov	r2, r3
 80079e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079e6:	633b      	str	r3, [r7, #48]	; 0x30
 80079e8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079ee:	e841 2300 	strex	r3, r2, [r1]
 80079f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80079f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d1e6      	bne.n	80079c8 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	3308      	adds	r3, #8
 8007a00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	e853 3f00 	ldrex	r3, [r3]
 8007a08:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f023 0301 	bic.w	r3, r3, #1
 8007a10:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	3308      	adds	r3, #8
 8007a18:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007a1a:	61fa      	str	r2, [r7, #28]
 8007a1c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a1e:	69b9      	ldr	r1, [r7, #24]
 8007a20:	69fa      	ldr	r2, [r7, #28]
 8007a22:	e841 2300 	strex	r3, r2, [r1]
 8007a26:	617b      	str	r3, [r7, #20]
   return(result);
 8007a28:	697b      	ldr	r3, [r7, #20]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d1e5      	bne.n	80079fa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2220      	movs	r2, #32
 8007a32:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a3e:	2303      	movs	r3, #3
 8007a40:	e012      	b.n	8007a68 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2220      	movs	r2, #32
 8007a46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2220      	movs	r2, #32
 8007a4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2200      	movs	r2, #0
 8007a56:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2200      	movs	r2, #0
 8007a62:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007a66:	2300      	movs	r3, #0
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	3758      	adds	r7, #88	; 0x58
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	60f8      	str	r0, [r7, #12]
 8007a78:	60b9      	str	r1, [r7, #8]
 8007a7a:	603b      	str	r3, [r7, #0]
 8007a7c:	4613      	mov	r3, r2
 8007a7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a80:	e049      	b.n	8007b16 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a82:	69bb      	ldr	r3, [r7, #24]
 8007a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a88:	d045      	beq.n	8007b16 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a8a:	f7fb fa57 	bl	8002f3c <HAL_GetTick>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	1ad3      	subs	r3, r2, r3
 8007a94:	69ba      	ldr	r2, [r7, #24]
 8007a96:	429a      	cmp	r2, r3
 8007a98:	d302      	bcc.n	8007aa0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d101      	bne.n	8007aa4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007aa0:	2303      	movs	r3, #3
 8007aa2:	e048      	b.n	8007b36 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f003 0304 	and.w	r3, r3, #4
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d031      	beq.n	8007b16 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	69db      	ldr	r3, [r3, #28]
 8007ab8:	f003 0308 	and.w	r3, r3, #8
 8007abc:	2b08      	cmp	r3, #8
 8007abe:	d110      	bne.n	8007ae2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	2208      	movs	r2, #8
 8007ac6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ac8:	68f8      	ldr	r0, [r7, #12]
 8007aca:	f000 f838 	bl	8007b3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2208      	movs	r2, #8
 8007ad2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e029      	b.n	8007b36 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	69db      	ldr	r3, [r3, #28]
 8007ae8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007aec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007af0:	d111      	bne.n	8007b16 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007afa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007afc:	68f8      	ldr	r0, [r7, #12]
 8007afe:	f000 f81e 	bl	8007b3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2220      	movs	r2, #32
 8007b06:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8007b12:	2303      	movs	r3, #3
 8007b14:	e00f      	b.n	8007b36 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	69da      	ldr	r2, [r3, #28]
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	4013      	ands	r3, r2
 8007b20:	68ba      	ldr	r2, [r7, #8]
 8007b22:	429a      	cmp	r2, r3
 8007b24:	bf0c      	ite	eq
 8007b26:	2301      	moveq	r3, #1
 8007b28:	2300      	movne	r3, #0
 8007b2a:	b2db      	uxtb	r3, r3
 8007b2c:	461a      	mov	r2, r3
 8007b2e:	79fb      	ldrb	r3, [r7, #7]
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d0a6      	beq.n	8007a82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b34:	2300      	movs	r3, #0
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3710      	adds	r7, #16
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}

08007b3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b3e:	b480      	push	{r7}
 8007b40:	b095      	sub	sp, #84	; 0x54
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b4e:	e853 3f00 	ldrex	r3, [r3]
 8007b52:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b56:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	461a      	mov	r2, r3
 8007b62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b64:	643b      	str	r3, [r7, #64]	; 0x40
 8007b66:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b68:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007b6a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007b6c:	e841 2300 	strex	r3, r2, [r1]
 8007b70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d1e6      	bne.n	8007b46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	3308      	adds	r3, #8
 8007b7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b80:	6a3b      	ldr	r3, [r7, #32]
 8007b82:	e853 3f00 	ldrex	r3, [r3]
 8007b86:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b88:	69fb      	ldr	r3, [r7, #28]
 8007b8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b8e:	f023 0301 	bic.w	r3, r3, #1
 8007b92:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	3308      	adds	r3, #8
 8007b9a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b9c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007b9e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007ba2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ba4:	e841 2300 	strex	r3, r2, [r1]
 8007ba8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d1e3      	bne.n	8007b78 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bb4:	2b01      	cmp	r3, #1
 8007bb6:	d118      	bne.n	8007bea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	e853 3f00 	ldrex	r3, [r3]
 8007bc4:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	f023 0310 	bic.w	r3, r3, #16
 8007bcc:	647b      	str	r3, [r7, #68]	; 0x44
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	461a      	mov	r2, r3
 8007bd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007bd6:	61bb      	str	r3, [r7, #24]
 8007bd8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bda:	6979      	ldr	r1, [r7, #20]
 8007bdc:	69ba      	ldr	r2, [r7, #24]
 8007bde:	e841 2300 	strex	r3, r2, [r1]
 8007be2:	613b      	str	r3, [r7, #16]
   return(result);
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d1e6      	bne.n	8007bb8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2220      	movs	r2, #32
 8007bee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007bfe:	bf00      	nop
 8007c00:	3754      	adds	r7, #84	; 0x54
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr

08007c0a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007c0a:	b480      	push	{r7}
 8007c0c:	b085      	sub	sp, #20
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007c18:	2b01      	cmp	r3, #1
 8007c1a:	d101      	bne.n	8007c20 <HAL_UARTEx_DisableFifoMode+0x16>
 8007c1c:	2302      	movs	r3, #2
 8007c1e:	e027      	b.n	8007c70 <HAL_UARTEx_DisableFifoMode+0x66>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2201      	movs	r2, #1
 8007c24:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2224      	movs	r2, #36	; 0x24
 8007c2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f022 0201 	bic.w	r2, r2, #1
 8007c46:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007c4e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	68fa      	ldr	r2, [r7, #12]
 8007c5c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2220      	movs	r2, #32
 8007c62:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007c6e:	2300      	movs	r3, #0
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3714      	adds	r7, #20
 8007c74:	46bd      	mov	sp, r7
 8007c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7a:	4770      	bx	lr

08007c7c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b084      	sub	sp, #16
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
 8007c84:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d101      	bne.n	8007c94 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007c90:	2302      	movs	r3, #2
 8007c92:	e02d      	b.n	8007cf0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2201      	movs	r2, #1
 8007c98:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2224      	movs	r2, #36	; 0x24
 8007ca0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	681a      	ldr	r2, [r3, #0]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f022 0201 	bic.w	r2, r2, #1
 8007cba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	683a      	ldr	r2, [r7, #0]
 8007ccc:	430a      	orrs	r2, r1
 8007cce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f000 f84f 	bl	8007d74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	68fa      	ldr	r2, [r7, #12]
 8007cdc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2220      	movs	r2, #32
 8007ce2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3710      	adds	r7, #16
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b084      	sub	sp, #16
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007d08:	2b01      	cmp	r3, #1
 8007d0a:	d101      	bne.n	8007d10 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007d0c:	2302      	movs	r3, #2
 8007d0e:	e02d      	b.n	8007d6c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2201      	movs	r2, #1
 8007d14:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2224      	movs	r2, #36	; 0x24
 8007d1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	681a      	ldr	r2, [r3, #0]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f022 0201 	bic.w	r2, r2, #1
 8007d36:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	689b      	ldr	r3, [r3, #8]
 8007d3e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	683a      	ldr	r2, [r7, #0]
 8007d48:	430a      	orrs	r2, r1
 8007d4a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f000 f811 	bl	8007d74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	68fa      	ldr	r2, [r7, #12]
 8007d58:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2220      	movs	r2, #32
 8007d5e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8007d6a:	2300      	movs	r3, #0
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3710      	adds	r7, #16
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b085      	sub	sp, #20
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d108      	bne.n	8007d96 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2201      	movs	r2, #1
 8007d88:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007d94:	e031      	b.n	8007dfa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007d96:	2308      	movs	r3, #8
 8007d98:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007d9a:	2308      	movs	r3, #8
 8007d9c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	0e5b      	lsrs	r3, r3, #25
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	f003 0307 	and.w	r3, r3, #7
 8007dac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	0f5b      	lsrs	r3, r3, #29
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	f003 0307 	and.w	r3, r3, #7
 8007dbc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dbe:	7bbb      	ldrb	r3, [r7, #14]
 8007dc0:	7b3a      	ldrb	r2, [r7, #12]
 8007dc2:	4911      	ldr	r1, [pc, #68]	; (8007e08 <UARTEx_SetNbDataToProcess+0x94>)
 8007dc4:	5c8a      	ldrb	r2, [r1, r2]
 8007dc6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007dca:	7b3a      	ldrb	r2, [r7, #12]
 8007dcc:	490f      	ldr	r1, [pc, #60]	; (8007e0c <UARTEx_SetNbDataToProcess+0x98>)
 8007dce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dd0:	fb93 f3f2 	sdiv	r3, r3, r2
 8007dd4:	b29a      	uxth	r2, r3
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ddc:	7bfb      	ldrb	r3, [r7, #15]
 8007dde:	7b7a      	ldrb	r2, [r7, #13]
 8007de0:	4909      	ldr	r1, [pc, #36]	; (8007e08 <UARTEx_SetNbDataToProcess+0x94>)
 8007de2:	5c8a      	ldrb	r2, [r1, r2]
 8007de4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007de8:	7b7a      	ldrb	r2, [r7, #13]
 8007dea:	4908      	ldr	r1, [pc, #32]	; (8007e0c <UARTEx_SetNbDataToProcess+0x98>)
 8007dec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007dee:	fb93 f3f2 	sdiv	r3, r3, r2
 8007df2:	b29a      	uxth	r2, r3
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007dfa:	bf00      	nop
 8007dfc:	3714      	adds	r7, #20
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e04:	4770      	bx	lr
 8007e06:	bf00      	nop
 8007e08:	08007ef8 	.word	0x08007ef8
 8007e0c:	08007f00 	.word	0x08007f00

08007e10 <memset>:
 8007e10:	4402      	add	r2, r0
 8007e12:	4603      	mov	r3, r0
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d100      	bne.n	8007e1a <memset+0xa>
 8007e18:	4770      	bx	lr
 8007e1a:	f803 1b01 	strb.w	r1, [r3], #1
 8007e1e:	e7f9      	b.n	8007e14 <memset+0x4>

08007e20 <__libc_init_array>:
 8007e20:	b570      	push	{r4, r5, r6, lr}
 8007e22:	4d0d      	ldr	r5, [pc, #52]	; (8007e58 <__libc_init_array+0x38>)
 8007e24:	4c0d      	ldr	r4, [pc, #52]	; (8007e5c <__libc_init_array+0x3c>)
 8007e26:	1b64      	subs	r4, r4, r5
 8007e28:	10a4      	asrs	r4, r4, #2
 8007e2a:	2600      	movs	r6, #0
 8007e2c:	42a6      	cmp	r6, r4
 8007e2e:	d109      	bne.n	8007e44 <__libc_init_array+0x24>
 8007e30:	4d0b      	ldr	r5, [pc, #44]	; (8007e60 <__libc_init_array+0x40>)
 8007e32:	4c0c      	ldr	r4, [pc, #48]	; (8007e64 <__libc_init_array+0x44>)
 8007e34:	f000 f818 	bl	8007e68 <_init>
 8007e38:	1b64      	subs	r4, r4, r5
 8007e3a:	10a4      	asrs	r4, r4, #2
 8007e3c:	2600      	movs	r6, #0
 8007e3e:	42a6      	cmp	r6, r4
 8007e40:	d105      	bne.n	8007e4e <__libc_init_array+0x2e>
 8007e42:	bd70      	pop	{r4, r5, r6, pc}
 8007e44:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e48:	4798      	blx	r3
 8007e4a:	3601      	adds	r6, #1
 8007e4c:	e7ee      	b.n	8007e2c <__libc_init_array+0xc>
 8007e4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e52:	4798      	blx	r3
 8007e54:	3601      	adds	r6, #1
 8007e56:	e7f2      	b.n	8007e3e <__libc_init_array+0x1e>
 8007e58:	08007f10 	.word	0x08007f10
 8007e5c:	08007f10 	.word	0x08007f10
 8007e60:	08007f10 	.word	0x08007f10
 8007e64:	08007f14 	.word	0x08007f14

08007e68 <_init>:
 8007e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6a:	bf00      	nop
 8007e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e6e:	bc08      	pop	{r3}
 8007e70:	469e      	mov	lr, r3
 8007e72:	4770      	bx	lr

08007e74 <_fini>:
 8007e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e76:	bf00      	nop
 8007e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e7a:	bc08      	pop	{r3}
 8007e7c:	469e      	mov	lr, r3
 8007e7e:	4770      	bx	lr
