<stg><name>dog_func</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="3">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="4">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="5">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="5" to="6">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="6" to="7">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %line_buffer_delay_outs_V_addr_1 = getelementptr [3 x i8]* %line_buffer_delay_outs_V, i64 0, i64 1

]]></node>
<StgValue><ssdm name="line_buffer_delay_outs_V_addr_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:15  %line_buffer_delay_outs_V_load_1 = load i8* %line_buffer_delay_outs_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="line_buffer_delay_outs_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:2  %line_buffer_delays_2_rp_V_rea = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %line_buffer_delays_2_rp_V_read)

]]></node>
<StgValue><ssdm name="line_buffer_delays_2_rp_V_rea"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:5  %line_buffer_delays_2_wp_V_rea = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %line_buffer_delays_2_wp_V_read)

]]></node>
<StgValue><ssdm name="line_buffer_delays_2_wp_V_rea"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %line_buffer_delay_outs_V_addr = getelementptr [3 x i8]* %line_buffer_delay_outs_V, i64 0, i64 0

]]></node>
<StgValue><ssdm name="line_buffer_delay_outs_V_addr"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:15  %line_buffer_delay_outs_V_load_1 = load i8* %line_buffer_delay_outs_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="line_buffer_delay_outs_V_load_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %line_buffer_delay_outs_V_addr_2 = getelementptr [3 x i8]* %line_buffer_delay_outs_V, i64 0, i64 2

]]></node>
<StgValue><ssdm name="line_buffer_delay_outs_V_addr_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:17  %line_buffer_delay_outs_V_load_2 = load i8* %line_buffer_delay_outs_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="line_buffer_delay_outs_V_load_2"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="28" op_0_bw="28" op_1_bw="10" op_2_bw="10" op_3_bw="8" op_4_bw="3" op_5_bw="8">
<![CDATA[
.preheader.preheader:20  %tmp_s = call fastcc { i8, i10, i10 } @dog_func.1(i10 %line_buffer_delays_2_wp_V_rea, i10 %line_buffer_delays_2_rp_V_rea, [3072 x i8]* %line_buffer_delays_buffer_V, i3 2, i8 %line_buffer_delay_outs_V_load_1)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:27  %line_buffer_delay_outs_V_load_3 = load i8* %line_buffer_delay_outs_V_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_delay_outs_V_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:13  %line_buffer_delay_outs_V_load = load i8* %line_buffer_delay_outs_V_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_delay_outs_V_load"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:17  %line_buffer_delay_outs_V_load_2 = load i8* %line_buffer_delay_outs_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="line_buffer_delay_outs_V_load_2"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="28" op_0_bw="28" op_1_bw="10" op_2_bw="10" op_3_bw="8" op_4_bw="3" op_5_bw="8">
<![CDATA[
.preheader.preheader:20  %tmp_s = call fastcc { i8, i10, i10 } @dog_func.1(i10 %line_buffer_delays_2_wp_V_rea, i10 %line_buffer_delays_2_rp_V_rea, [3072 x i8]* %line_buffer_delays_buffer_V, i3 2, i8 %line_buffer_delay_outs_V_load_1)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="28">
<![CDATA[
.preheader.preheader:21  %call_ret5 = extractvalue { i8, i10, i10 } %tmp_s, 0

]]></node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="10" op_0_bw="28">
<![CDATA[
.preheader.preheader:22  %line_buffer_delays_2_wp_V_wri = extractvalue { i8, i10, i10 } %tmp_s, 1

]]></node>
<StgValue><ssdm name="line_buffer_delays_2_wp_V_wri"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="10" op_0_bw="28">
<![CDATA[
.preheader.preheader:23  %line_buffer_delays_2_rp_V_wri = extractvalue { i8, i10, i10 } %tmp_s, 2

]]></node>
<StgValue><ssdm name="line_buffer_delays_2_rp_V_wri"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
.preheader.preheader:24  store i8 %call_ret5, i8* %line_buffer_delay_outs_V_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:27  %line_buffer_delay_outs_V_load_3 = load i8* %line_buffer_delay_outs_V_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_delay_outs_V_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:3  %line_buffer_delays_1_rp_V_rea = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %line_buffer_delays_1_rp_V_read)

]]></node>
<StgValue><ssdm name="line_buffer_delays_1_rp_V_rea"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:6  %line_buffer_delays_1_wp_V_rea = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %line_buffer_delays_1_wp_V_read)

]]></node>
<StgValue><ssdm name="line_buffer_delays_1_wp_V_rea"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="2">
<![CDATA[
.preheader.preheader:13  %line_buffer_delay_outs_V_load = load i8* %line_buffer_delay_outs_V_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_delay_outs_V_load"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="28" op_0_bw="28" op_1_bw="10" op_2_bw="10" op_3_bw="8" op_4_bw="3" op_5_bw="8">
<![CDATA[
.preheader.preheader:28  %tmp_2 = call fastcc { i8, i10, i10 } @dog_func.1(i10 %line_buffer_delays_1_wp_V_rea, i10 %line_buffer_delays_1_rp_V_rea, [3072 x i8]* %line_buffer_delays_buffer_V, i3 1, i8 %line_buffer_delay_outs_V_load_3)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="28" op_0_bw="28" op_1_bw="10" op_2_bw="10" op_3_bw="8" op_4_bw="3" op_5_bw="8">
<![CDATA[
.preheader.preheader:28  %tmp_2 = call fastcc { i8, i10, i10 } @dog_func.1(i10 %line_buffer_delays_1_wp_V_rea, i10 %line_buffer_delays_1_rp_V_rea, [3072 x i8]* %line_buffer_delays_buffer_V, i3 1, i8 %line_buffer_delay_outs_V_load_3)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="28">
<![CDATA[
.preheader.preheader:29  %call_ret5_1 = extractvalue { i8, i10, i10 } %tmp_2, 0

]]></node>
<StgValue><ssdm name="call_ret5_1"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="10" op_0_bw="28">
<![CDATA[
.preheader.preheader:30  %line_buffer_delays_1_wp_V_wri = extractvalue { i8, i10, i10 } %tmp_2, 1

]]></node>
<StgValue><ssdm name="line_buffer_delays_1_wp_V_wri"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="10" op_0_bw="28">
<![CDATA[
.preheader.preheader:31  %line_buffer_delays_1_rp_V_wri = extractvalue { i8, i10, i10 } %tmp_2, 2

]]></node>
<StgValue><ssdm name="line_buffer_delays_1_rp_V_wri"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
.preheader.preheader:32  store i8 %call_ret5_1, i8* %line_buffer_delay_outs_V_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1  %in_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %in_V)

]]></node>
<StgValue><ssdm name="in_V_read"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:4  %line_buffer_delays_0_rp_V_rea = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %line_buffer_delays_0_rp_V_read)

]]></node>
<StgValue><ssdm name="line_buffer_delays_0_rp_V_rea"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:7  %line_buffer_delays_0_wp_V_rea = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %line_buffer_delays_0_wp_V_read)

]]></node>
<StgValue><ssdm name="line_buffer_delays_0_wp_V_rea"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="28" op_0_bw="28" op_1_bw="10" op_2_bw="10" op_3_bw="8" op_4_bw="3" op_5_bw="8">
<![CDATA[
.preheader.preheader:34  %tmp_4 = call fastcc { i8, i10, i10 } @dog_func.1(i10 %line_buffer_delays_0_wp_V_rea, i10 %line_buffer_delays_0_rp_V_rea, [3072 x i8]* %line_buffer_delays_buffer_V, i3 0, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecMemCore([3072 x i8]* %line_buffer_delays_buffer_V, [1 x i8]* @p_str2072, [12 x i8]* @p_str2074, [1 x i8]* @p_str2072, i32 -1, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i8 %in_V, [7 x i8]* @p_str2071, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [7 x i8]* @p_str2071, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2073, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2072) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader.preheader:18  %out_data_V_write_assign = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %line_buffer_delay_outs_V_load_2, i8 %line_buffer_delay_outs_V_load_1, i8 %line_buffer_delay_outs_V_load)

]]></node>
<StgValue><ssdm name="out_data_V_write_assign"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:19  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2075)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:25  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2075, i32 %tmp_1)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:26  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2075)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:33  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2075, i32 %tmp_3)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="28" op_0_bw="28" op_1_bw="10" op_2_bw="10" op_3_bw="8" op_4_bw="3" op_5_bw="8">
<![CDATA[
.preheader.preheader:34  %tmp_4 = call fastcc { i8, i10, i10 } @dog_func.1(i10 %line_buffer_delays_0_wp_V_rea, i10 %line_buffer_delays_0_rp_V_rea, [3072 x i8]* %line_buffer_delays_buffer_V, i3 0, i8 %in_V_read)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="28">
<![CDATA[
.preheader.preheader:35  %call_ret = extractvalue { i8, i10, i10 } %tmp_4, 0

]]></node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="10" op_0_bw="28">
<![CDATA[
.preheader.preheader:36  %line_buffer_delays_0_wp_V_wri = extractvalue { i8, i10, i10 } %tmp_4, 1

]]></node>
<StgValue><ssdm name="line_buffer_delays_0_wp_V_wri"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="10" op_0_bw="28">
<![CDATA[
.preheader.preheader:37  %line_buffer_delays_0_rp_V_wri = extractvalue { i8, i10, i10 } %tmp_4, 2

]]></node>
<StgValue><ssdm name="line_buffer_delays_0_rp_V_wri"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
.preheader.preheader:38  store i8 %call_ret, i8* %line_buffer_delay_outs_V_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="84" op_0_bw="84" op_1_bw="10">
<![CDATA[
.preheader.preheader:39  %mrv = insertvalue { i10, i10, i10, i10, i10, i10, i24 } undef, i10 %line_buffer_delays_0_wp_V_wri, 0

]]></node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="84" op_0_bw="84" op_1_bw="10">
<![CDATA[
.preheader.preheader:40  %mrv_s = insertvalue { i10, i10, i10, i10, i10, i10, i24 } %mrv, i10 %line_buffer_delays_1_wp_V_wri, 1

]]></node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="84" op_0_bw="84" op_1_bw="10">
<![CDATA[
.preheader.preheader:41  %mrv_1 = insertvalue { i10, i10, i10, i10, i10, i10, i24 } %mrv_s, i10 %line_buffer_delays_2_wp_V_wri, 2

]]></node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="84" op_0_bw="84" op_1_bw="10">
<![CDATA[
.preheader.preheader:42  %mrv_2 = insertvalue { i10, i10, i10, i10, i10, i10, i24 } %mrv_1, i10 %line_buffer_delays_0_rp_V_wri, 3

]]></node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="84" op_0_bw="84" op_1_bw="10">
<![CDATA[
.preheader.preheader:43  %mrv_3 = insertvalue { i10, i10, i10, i10, i10, i10, i24 } %mrv_2, i10 %line_buffer_delays_1_rp_V_wri, 4

]]></node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="84" op_0_bw="84" op_1_bw="10">
<![CDATA[
.preheader.preheader:44  %mrv_4 = insertvalue { i10, i10, i10, i10, i10, i10, i24 } %mrv_3, i10 %line_buffer_delays_2_rp_V_wri, 5

]]></node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="84" op_0_bw="84" op_1_bw="24">
<![CDATA[
.preheader.preheader:45  %mrv_6 = insertvalue { i10, i10, i10, i10, i10, i10, i24 } %mrv_4, i24 %out_data_V_write_assign, 6

]]></node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="84">
<![CDATA[
.preheader.preheader:46  ret { i10, i10, i10, i10, i10, i10, i24 } %mrv_6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
