#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x562a7c29b3f0 .scope module, "tb_display" "tb_display" 2 3;
 .timescale -9 -11;
P_0x562a7c29d410 .param/l "SIZE" 0 2 5, +C4<00000000000000000000000000000100>;
v0x562a7c2d9d10_0 .var "clk", 0 0;
v0x562a7c2d9dd0 .array "data", 3 0, 7 0;
v0x562a7c2d9f40_0 .var "data_all", 31 0;
v0x562a7c2da040_0 .var/i "i", 31 0;
v0x562a7c2da100_0 .var "ram", 10 0;
v0x562a7c2da260_0 .var "rst_n", 0 0;
v0x562a7c2d9dd0_0 .array/port v0x562a7c2d9dd0, 0;
v0x562a7c2d9dd0_1 .array/port v0x562a7c2d9dd0, 1;
v0x562a7c2d9dd0_2 .array/port v0x562a7c2d9dd0, 2;
v0x562a7c2d9dd0_3 .array/port v0x562a7c2d9dd0, 3;
E_0x562a7c28a7a0 .event edge, v0x562a7c2d9dd0_0, v0x562a7c2d9dd0_1, v0x562a7c2d9dd0_2, v0x562a7c2d9dd0_3;
S_0x562a7c29b5d0 .scope module, "m_display" "display" 2 24, 3 9 0, S_0x562a7c29b3f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 11 "i_comm";
    .port_info 3 /INPUT 32 "i_data";
    .port_info 4 /OUTPUT 8 "o_data";
    .port_info 5 /OUTPUT 1 "o_E";
    .port_info 6 /OUTPUT 1 "o_RS";
    .port_info 7 /OUTPUT 1 "o_RW";
P_0x562a7c29b7b0 .param/l "SIZE" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x562a7c2daa70 .functor BUFZ 8, v0x562a7c2d8c70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x562a7c2dad10 .functor BUFZ 1, v0x562a7c2d9d10_0, C4<0>, C4<0>, C4<0>;
v0x562a7c2d8e50 .array "byte", 3 0;
v0x562a7c2d8e50_0 .net v0x562a7c2d8e50 0, 7 0, L_0x562a7c2da300; 1 drivers
v0x562a7c2d8e50_1 .net v0x562a7c2d8e50 1, 7 0, L_0x562a7c2da460; 1 drivers
v0x562a7c2d8e50_2 .net v0x562a7c2d8e50 2, 7 0, L_0x562a7c2da550; 1 drivers
v0x562a7c2d8e50_3 .net v0x562a7c2d8e50 3, 7 0, L_0x562a7c2da640; 1 drivers
v0x562a7c2d8ff0_0 .net "command", 10 0, v0x562a7c2d6ef0_0;  1 drivers
v0x562a7c2d90c0 .array "data", 3 0;
v0x562a7c2d90c0_0 .net v0x562a7c2d90c0 0, 7 0, v0x562a7c2acbd0_0; 1 drivers
v0x562a7c2d90c0_1 .net v0x562a7c2d90c0 1, 7 0, v0x562a7c2d4f60_0; 1 drivers
v0x562a7c2d90c0_2 .net v0x562a7c2d90c0 2, 7 0, v0x562a7c2d5900_0; 1 drivers
v0x562a7c2d90c0_3 .net v0x562a7c2d90c0 3, 7 0, v0x562a7c2d6240_0; 1 drivers
v0x562a7c2d92e0_0 .var "en", 3 0;
v0x562a7c2d9380_0 .net "i_clk", 0 0, v0x562a7c2d9d10_0;  1 drivers
v0x562a7c2d9470_0 .net "i_comm", 10 0, v0x562a7c2da100_0;  1 drivers
v0x562a7c2d9510_0 .net "i_data", 31 0, v0x562a7c2d9f40_0;  1 drivers
v0x562a7c2d95b0_0 .net "i_rst_n", 0 0, v0x562a7c2da260_0;  1 drivers
v0x562a7c2d9650_0 .var/i "j", 31 0;
v0x562a7c2d96f0_0 .net "mux", 7 0, L_0x562a7c2daa70;  1 drivers
v0x562a7c2d9790_0 .net "o_E", 0 0, L_0x562a7c2dad10;  1 drivers
v0x562a7c2d9830_0 .net "o_RS", 0 0, v0x562a7c2d7c00_0;  1 drivers
v0x562a7c2d98d0_0 .net "o_RW", 0 0, v0x562a7c2d8300_0;  1 drivers
v0x562a7c2d99a0_0 .net "o_data", 7 0, v0x562a7c2d7570_0;  1 drivers
v0x562a7c2d9a70_0 .net "o_decoder", 3 0, L_0x562a7c2da710;  1 drivers
v0x562a7c2d9b40 .array "o_mux", 1 0;
v0x562a7c2d9b40_0 .net v0x562a7c2d9b40 0, 7 0, v0x562a7c2d8c70_0; 1 drivers
o0x7faf0475bca8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x562a7c2d9b40_1 .net v0x562a7c2d9b40 1, 7 0, o0x7faf0475bca8; 0 drivers
E_0x562a7c2869e0 .event edge, v0x562a7c2d6ef0_0, v0x562a7c2d67c0_0;
L_0x562a7c2da300 .part v0x562a7c2d9f40_0, 0, 8;
L_0x562a7c2da460 .part v0x562a7c2d9f40_0, 8, 8;
L_0x562a7c2da550 .part v0x562a7c2d9f40_0, 16, 8;
L_0x562a7c2da640 .part v0x562a7c2d9f40_0, 24, 8;
L_0x562a7c2da850 .part v0x562a7c2d6ef0_0, 0, 2;
L_0x562a7c2da990 .part v0x562a7c2d6ef0_0, 0, 8;
L_0x562a7c2dab80 .part v0x562a7c2d6ef0_0, 8, 1;
L_0x562a7c2dac20 .part v0x562a7c2d6ef0_0, 9, 1;
S_0x562a7c289770 .scope generate, "genblk1[0]" "genblk1[0]" 3 49, 3 49 0, S_0x562a7c29b5d0;
 .timescale -9 -11;
P_0x562a7c289950 .param/l "i" 0 3 49, +C4<00>;
S_0x562a7c2899f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 49, 3 49 0, S_0x562a7c29b5d0;
 .timescale -9 -11;
P_0x562a7c2ac1b0 .param/l "i" 0 3 49, +C4<01>;
S_0x562a7c286e60 .scope generate, "genblk1[2]" "genblk1[2]" 3 49, 3 49 0, S_0x562a7c29b5d0;
 .timescale -9 -11;
P_0x562a7c287040 .param/l "i" 0 3 49, +C4<010>;
S_0x562a7c2870e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 49, 3 49 0, S_0x562a7c29b5d0;
 .timescale -9 -11;
P_0x562a7c2a6170 .param/l "i" 0 3 49, +C4<011>;
S_0x562a7c25dcf0 .scope generate, "genblk2[0]" "genblk2[0]" 3 68, 3 68 0, S_0x562a7c29b5d0;
 .timescale -9 -11;
P_0x562a7c25df20 .param/l "i" 0 3 68, +C4<00>;
S_0x562a7c25dfc0 .scope module, "m_reg_data" "register" 3 70, 4 1 0, S_0x562a7c25dcf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "i_D";
    .port_info 3 /OUTPUT 8 "o_Q";
P_0x562a7c289bd0 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000001000>;
v0x562a7c2ae710_0 .net "i_D", 7 0, L_0x562a7c2da300;  alias, 1 drivers
v0x562a7c2ad900_0 .net "i_clk", 0 0, v0x562a7c2d9d10_0;  alias, 1 drivers
v0x562a7c2ad9d0_0 .net "i_rst_n", 0 0, v0x562a7c2da260_0;  alias, 1 drivers
v0x562a7c2acbd0_0 .var "o_Q", 7 0;
E_0x562a7c28a280/0 .event negedge, v0x562a7c2ad9d0_0;
E_0x562a7c28a280/1 .event posedge, v0x562a7c2ad900_0;
E_0x562a7c28a280 .event/or E_0x562a7c28a280/0, E_0x562a7c28a280/1;
S_0x562a7c2d4920 .scope generate, "genblk2[1]" "genblk2[1]" 3 68, 3 68 0, S_0x562a7c29b5d0;
 .timescale -9 -11;
P_0x562a7c2d4b20 .param/l "i" 0 3 68, +C4<01>;
S_0x562a7c2d4c00 .scope module, "m_reg_data" "register" 3 70, 4 1 0, S_0x562a7c2d4920;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "i_D";
    .port_info 3 /OUTPUT 8 "o_Q";
P_0x562a7c2d4de0 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000001000>;
v0x562a7c2acca0_0 .net "i_D", 7 0, L_0x562a7c2da460;  alias, 1 drivers
v0x562a7c2abea0_0 .net "i_clk", 0 0, v0x562a7c2d9d10_0;  alias, 1 drivers
v0x562a7c2abf70_0 .net "i_rst_n", 0 0, v0x562a7c2da260_0;  alias, 1 drivers
v0x562a7c2d4f60_0 .var "o_Q", 7 0;
S_0x562a7c2d5070 .scope generate, "genblk2[2]" "genblk2[2]" 3 68, 3 68 0, S_0x562a7c29b5d0;
 .timescale -9 -11;
P_0x562a7c2d5270 .param/l "i" 0 3 68, +C4<010>;
S_0x562a7c2d5350 .scope module, "m_reg_data" "register" 3 70, 4 1 0, S_0x562a7c2d5070;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "i_D";
    .port_info 3 /OUTPUT 8 "o_Q";
P_0x562a7c2d5530 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000001000>;
v0x562a7c2d5600_0 .net "i_D", 7 0, L_0x562a7c2da550;  alias, 1 drivers
v0x562a7c2d5700_0 .net "i_clk", 0 0, v0x562a7c2d9d10_0;  alias, 1 drivers
v0x562a7c2d5810_0 .net "i_rst_n", 0 0, v0x562a7c2da260_0;  alias, 1 drivers
v0x562a7c2d5900_0 .var "o_Q", 7 0;
S_0x562a7c2d5a20 .scope generate, "genblk2[3]" "genblk2[3]" 3 68, 3 68 0, S_0x562a7c29b5d0;
 .timescale -9 -11;
P_0x562a7c2d5c20 .param/l "i" 0 3 68, +C4<011>;
S_0x562a7c2d5d00 .scope module, "m_reg_data" "register" 3 70, 4 1 0, S_0x562a7c2d5a20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "i_D";
    .port_info 3 /OUTPUT 8 "o_Q";
P_0x562a7c2d5ee0 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000001000>;
v0x562a7c2d5fb0_0 .net "i_D", 7 0, L_0x562a7c2da640;  alias, 1 drivers
v0x562a7c2d60b0_0 .net "i_clk", 0 0, v0x562a7c2d9d10_0;  alias, 1 drivers
v0x562a7c2d6170_0 .net "i_rst_n", 0 0, v0x562a7c2da260_0;  alias, 1 drivers
v0x562a7c2d6240_0 .var "o_Q", 7 0;
S_0x562a7c2d6390 .scope module, "m_decoder" "decoder" 3 84, 5 2 0, S_0x562a7c29b5d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "i_A";
    .port_info 1 /OUTPUT 4 "o_P";
P_0x562a7c25ded0 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000000100>;
L_0x7faf04712018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x562a7c2d65e0_0 .net/2s *"_ivl_0", 3 0, L_0x7faf04712018;  1 drivers
v0x562a7c2d66e0_0 .net "i_A", 1 0, L_0x562a7c2da850;  1 drivers
v0x562a7c2d67c0_0 .net "o_P", 3 0, L_0x562a7c2da710;  alias, 1 drivers
L_0x562a7c2da710 .shift/l 4, L_0x7faf04712018, L_0x562a7c2da850;
S_0x562a7c2d6910 .scope module, "m_reg_comm" "register" 3 62, 4 1 0, S_0x562a7c29b5d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 11 "i_D";
    .port_info 3 /OUTPUT 11 "o_Q";
P_0x562a7c2d6af0 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000001011>;
v0x562a7c2d6bf0_0 .net "i_D", 10 0, v0x562a7c2da100_0;  alias, 1 drivers
v0x562a7c2d6cd0_0 .net "i_clk", 0 0, v0x562a7c2d9d10_0;  alias, 1 drivers
v0x562a7c2d6d90_0 .net "i_rst_n", 0 0, v0x562a7c2da260_0;  alias, 1 drivers
v0x562a7c2d6ef0_0 .var "o_Q", 10 0;
S_0x562a7c2d7040 .scope module, "m_reg_o_data" "register" 3 138, 4 1 0, S_0x562a7c29b5d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "i_D";
    .port_info 3 /OUTPUT 8 "o_Q";
P_0x562a7c2d57c0 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000001000>;
v0x562a7c2d72e0_0 .net "i_D", 7 0, L_0x562a7c2daa70;  alias, 1 drivers
v0x562a7c2d73e0_0 .net "i_clk", 0 0, v0x562a7c2d9d10_0;  alias, 1 drivers
v0x562a7c2d74a0_0 .net "i_rst_n", 0 0, v0x562a7c2da260_0;  alias, 1 drivers
v0x562a7c2d7570_0 .var "o_Q", 7 0;
S_0x562a7c2d76c0 .scope module, "m_reg_o_rs" "register" 3 143, 4 1 0, S_0x562a7c29b5d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_D";
    .port_info 3 /OUTPUT 1 "o_Q";
P_0x562a7c2d78a0 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000000001>;
v0x562a7c2d7970_0 .net "i_D", 0 0, L_0x562a7c2dab80;  1 drivers
v0x562a7c2d7a70_0 .net "i_clk", 0 0, v0x562a7c2d9d10_0;  alias, 1 drivers
v0x562a7c2d7b30_0 .net "i_rst_n", 0 0, v0x562a7c2da260_0;  alias, 1 drivers
v0x562a7c2d7c00_0 .var "o_Q", 0 0;
S_0x562a7c2d7d50 .scope module, "m_reg_o_rw" "register" 3 148, 4 1 0, S_0x562a7c29b5d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_D";
    .port_info 3 /OUTPUT 1 "o_Q";
P_0x562a7c2d7f30 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000000001>;
v0x562a7c2d8070_0 .net "i_D", 0 0, L_0x562a7c2dac20;  1 drivers
v0x562a7c2d8170_0 .net "i_clk", 0 0, v0x562a7c2d9d10_0;  alias, 1 drivers
v0x562a7c2d8230_0 .net "i_rst_n", 0 0, v0x562a7c2da260_0;  alias, 1 drivers
v0x562a7c2d8300_0 .var "o_Q", 0 0;
S_0x562a7c2d8450 .scope module, "mux0" "mux4in1" 3 109, 6 1 0, S_0x562a7c29b5d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 4 "i_en";
    .port_info 1 /INPUT 8 "i_D0";
    .port_info 2 /INPUT 8 "i_D1";
    .port_info 3 /INPUT 8 "i_D2";
    .port_info 4 /INPUT 8 "i_D3";
    .port_info 5 /OUTPUT 8 "o_Q";
P_0x562a7c2d8630 .param/l "WIDHT" 0 6 1, +C4<00000000000000000000000000001000>;
v0x562a7c2d87c0_0 .net "i_D0", 7 0, L_0x562a7c2da990;  1 drivers
v0x562a7c2d88c0_0 .net "i_D1", 7 0, v0x562a7c2d4f60_0;  alias, 1 drivers
v0x562a7c2d89b0_0 .net "i_D2", 7 0, v0x562a7c2d5900_0;  alias, 1 drivers
v0x562a7c2d8ab0_0 .net "i_D3", 7 0, v0x562a7c2d6240_0;  alias, 1 drivers
v0x562a7c2d8b80_0 .net "i_en", 3 0, v0x562a7c2d92e0_0;  1 drivers
v0x562a7c2d8c70_0 .var "o_Q", 7 0;
E_0x562a7c2b73f0/0 .event edge, v0x562a7c2d87c0_0, v0x562a7c2d8b80_0, v0x562a7c2d4f60_0, v0x562a7c2d5900_0;
E_0x562a7c2b73f0/1 .event edge, v0x562a7c2d6240_0;
E_0x562a7c2b73f0 .event/or E_0x562a7c2b73f0/0, E_0x562a7c2b73f0/1;
    .scope S_0x562a7c25dfc0;
T_0 ;
    %wait E_0x562a7c28a280;
    %load/vec4 v0x562a7c2ad9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562a7c2acbd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562a7c2ae710_0;
    %assign/vec4 v0x562a7c2acbd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562a7c2d4c00;
T_1 ;
    %wait E_0x562a7c28a280;
    %load/vec4 v0x562a7c2abf70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562a7c2d4f60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x562a7c2acca0_0;
    %assign/vec4 v0x562a7c2d4f60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x562a7c2d5350;
T_2 ;
    %wait E_0x562a7c28a280;
    %load/vec4 v0x562a7c2d5810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562a7c2d5900_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x562a7c2d5600_0;
    %assign/vec4 v0x562a7c2d5900_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562a7c2d5d00;
T_3 ;
    %wait E_0x562a7c28a280;
    %load/vec4 v0x562a7c2d6170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562a7c2d6240_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x562a7c2d5fb0_0;
    %assign/vec4 v0x562a7c2d6240_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562a7c2d6910;
T_4 ;
    %wait E_0x562a7c28a280;
    %load/vec4 v0x562a7c2d6d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x562a7c2d6ef0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x562a7c2d6bf0_0;
    %assign/vec4 v0x562a7c2d6ef0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562a7c2d8450;
T_5 ;
    %wait E_0x562a7c2b73f0;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %load/vec4 v0x562a7c2d8b80_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %load/vec4 v0x562a7c2d8b80_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %load/vec4 v0x562a7c2d8b80_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %load/vec4 v0x562a7c2d8b80_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x562a7c2d87c0_0;
    %assign/vec4 v0x562a7c2d8c70_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x562a7c2d88c0_0;
    %assign/vec4 v0x562a7c2d8c70_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x562a7c2d89b0_0;
    %assign/vec4 v0x562a7c2d8c70_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x562a7c2d8ab0_0;
    %assign/vec4 v0x562a7c2d8c70_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x562a7c2d7040;
T_6 ;
    %wait E_0x562a7c28a280;
    %load/vec4 v0x562a7c2d74a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562a7c2d7570_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x562a7c2d72e0_0;
    %assign/vec4 v0x562a7c2d7570_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x562a7c2d76c0;
T_7 ;
    %wait E_0x562a7c28a280;
    %load/vec4 v0x562a7c2d7b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562a7c2d7c00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x562a7c2d7970_0;
    %assign/vec4 v0x562a7c2d7c00_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562a7c2d7d50;
T_8 ;
    %wait E_0x562a7c28a280;
    %load/vec4 v0x562a7c2d8230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562a7c2d8300_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x562a7c2d8070_0;
    %assign/vec4 v0x562a7c2d8300_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x562a7c29b5d0;
T_9 ;
    %wait E_0x562a7c2869e0;
    %load/vec4 v0x562a7c2d8ff0_0;
    %parti/s 1, 10, 5;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x562a7c2d92e0_0, 4, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x562a7c2d9650_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x562a7c2d9650_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0x562a7c2d8ff0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x562a7c2d9a70_0;
    %load/vec4 v0x562a7c2d9650_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0x562a7c2d9650_0;
    %store/vec4 v0x562a7c2d92e0_0, 4, 1;
    %load/vec4 v0x562a7c2d9650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562a7c2d9650_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x562a7c29b3f0;
T_10 ;
    %wait E_0x562a7c28a7a0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x562a7c2d9dd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x562a7c2d9dd0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x562a7c2d9dd0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x562a7c2d9dd0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562a7c2d9f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a7c2da040_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x562a7c2da040_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x562a7c2da040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562a7c2da040_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x562a7c29b3f0;
T_11 ;
    %pushi/vec4 2032, 0, 11;
    %store/vec4 v0x562a7c2da100_0, 0, 11;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562a7c2d9dd0, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562a7c2d9dd0, 4, 0;
    %delay 6000, 0;
    %pushi/vec4 770, 0, 11;
    %store/vec4 v0x562a7c2da100_0, 0, 11;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562a7c2d9dd0, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562a7c2d9dd0, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x562a7c29b3f0;
T_12 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a7c2da260_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a7c2da260_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x562a7c29b3f0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a7c2d9d10_0, 0, 1;
T_13.0 ;
    %delay 2000, 0;
    %load/vec4 v0x562a7c2d9d10_0;
    %inv;
    %store/vec4 v0x562a7c2d9d10_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x562a7c29b3f0;
T_14 ;
    %vpi_call 2 58 "$dumpfile", "Debug/display.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_display.v";
    "display.v";
    "Components/register.v";
    "Components/decoder.v";
    "Components/mux4in1.v";
