#ifndef __CMUCAL_SFR_H__
#define __CMUCAL_SFR_H__

#include "../cmucal.h"

enum sfr_block_id {
	CMU_AUD = SFR_BLOCK_TYPE,
	CMU_TOP,
	CMU_CPUCL0,
	CMU_CPUCL1,
	CMU_MIF,
	CMU_MIF1,
	CMU_MIF2,
	CMU_MIF3,
	CMU_S2D,
	CMU_APM,
	CMU_BUS0,
	CMU_BUS1,
	CMU_CMGP,
	CMU_CORE,
	CMU_CPUCL2,
	CMU_G3D,
	CMU_VTS,
	CMU_CSIS,
	CMU_DNC,
	CMU_DNS,
	CMU_DPU,
	CMU_DSP,
	CMU_DSP1,
	CMU_G2D,
	CMU_HSI0,
	CMU_HSI1,
	CMU_HSI2,
	CMU_IPP,
	CMU_ITP,
	CMU_MCSC,
	CMU_MFC0,
	CMU_NPU,
	CMU_NPU1,
	CMU_PERIC0,
	CMU_PERIC1,
	CMU_PERIS,
	CMU_SSP,
	CMU_TNR,
	CMU_VRA,
	end_of_sfr_block,
	num_of_sfr_block = end_of_sfr_block - SFR_BLOCK_TYPE,
};

enum sfr_id {
	PLL_LOCKTIME_PLL_AUD0 = SFR_TYPE,
	PLL_CON3_PLL_AUD0,
	PLL_CON5_PLL_AUD0,
	PLL_LOCKTIME_PLL_AUD1,
	PLL_CON3_PLL_AUD1,
	PLL_CON5_PLL_AUD1,
	PLL_LOCKTIME_PLL_SHARED1,
	PLL_CON3_PLL_SHARED1,
	PLL_LOCKTIME_PLL_SHARED4,
	PLL_CON3_PLL_SHARED4,
	PLL_LOCKTIME_PLL_SHARED3,
	PLL_CON3_PLL_SHARED3,
	PLL_LOCKTIME_PLL_SHARED2,
	PLL_CON3_PLL_SHARED2,
	PLL_LOCKTIME_PLL_SHARED0,
	PLL_CON3_PLL_SHARED0,
	PLL_LOCKTIME_PLL_G3D,
	PLL_CON3_PLL_G3D,
	PLL_LOCKTIME_PLL_MMC,
	PLL_CON3_PLL_MMC,
	PLL_CON5_PLL_MMC,
	PLL_LOCKTIME_PLL_CPUCL0,
	PLL_CON3_PLL_CPUCL0,
	PLL_LOCKTIME_PLL_CPUCL1,
	PLL_CON3_PLL_CPUCL1,
	PLL_LOCKTIME_PLL_MIF,
	PLL_CON3_PLL_MIF,
	PLL_LOCKTIME_PLL_MIF_EXT,
	PLL_CON3_PLL_MIF_EXT,
	PLL_LOCKTIME_PLL_MIF1,
	PLL_CON3_PLL_MIF1,
	PLL_LOCKTIME_PLL_MIF2,
	PLL_CON3_PLL_MIF2,
	PLL_LOCKTIME_PLL_MIF3,
	PLL_CON3_PLL_MIF3,
	PLL_LOCKTIME_PLL_MIF_S2D,
	PLL_CON3_PLL_MIF_S2D,
	CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS,
	CLK_CON_MUX_MUX_CLK_APM_BUS,
	CLK_CON_MUX_MUX_CLKCMU_VTS_BUS,
	CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC,
	CLK_CON_MUX_MUX_CLK_APM_I3C_CP,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0,
	CLK_CON_MUX_MUX_CLK_AUD_CPU,
	CLK_CON_MUX_MUX_CLK_AUD_DSIF,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF4,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF5,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF6,
	CLK_CON_MUX_MUX_CLK_AUD_CNT,
	CLK_CON_MUX_MUX_BUS0_CMUREF,
	CLK_CON_MUX_MUX_BUS1_CMUREF,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP0,
	CLK_CON_MUX_MUX_CLK_USI_CMGP0,
	CLK_CON_MUX_MUX_CLK_USI_CMGP1,
	CLK_CON_MUX_MUX_CLK_USI_CMGP2,
	CLK_CON_MUX_MUX_CLK_USI_CMGP3,
	CLK_CON_MUX_MUX_CLK_CMGP_ADC,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP1,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP2,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP3,
	CLK_CON_MUX_MUX_CLK_CMGP_BUS,
	CLK_CON_MUX_MUX_CLK_DBGCORE_UART_CMGP,
	CLK_CON_MUX_MUX_CLKCMU_MFC0_MFC0,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD,
	CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D,
	CLK_CON_MUX_MUX_CLKCMU_DSP_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_IPP_BUS,
	CLK_CON_MUX_MUX_CLKCMU_ITP_BUS,
	CLK_CON_MUX_MUX_CLKCMU_AUD_CPU,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL,
	CLK_CON_MUX_MUX_CLKCMU_HPM,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_CARD,
	CLK_CON_MUX_MUX_CMU_CMUREF,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS,
	CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE,
	CLK_CON_MUX_MUX_CLKCMU_NPU_BUS,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_MFC0_WFD,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG,
	CLK_CON_MUX_CLKCMU_DPU_BUS,
	CLK_CON_MUX_MUX_CLKCMU_DPU_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF,
	CLK_CON_MUX_MUX_CLKCMU_VRA_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4,
	CLK_CON_MUX_MUX_CLKCMU_DPU,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST,
	CLK_CON_MUX_MUX_CLKCMU_VRA_STR,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_BUSP,
	CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS,
	CLK_CON_MUX_MUX_CLKCMU_BUS1_SSS,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS,
	CLK_CON_MUX_MUX_CLKCMU_DNC_BUS,
	CLK_CON_MUX_MUX_CLKCMU_TNR_BUS,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_BUS,
	CLK_CON_MUX_MUX_CLKCMU_DNS_BUS,
	CLK_CON_MUX_MUX_CLKCMU_DNC_BUSM,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_MEIP,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_GDC,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_OIS_MCU,
	CLK_CON_MUX_MUX_CLKCMU_SSP_BUS,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5,
	CLK_CON_MUX_MUX_CORE_CMUREF,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF,
	CLK_CON_MUX_MUX_CPUCL2_CMUREF,
	CLK_CON_MUX_MUX_CLK_G3D_BUSD,
	CLK_CON_MUX_MUX_MIF_CMUREF,
	CLK_CON_MUX_MUX_MIF1_CMUREF,
	CLK_CON_MUX_MUX_MIF2_CMUREF,
	CLK_CON_MUX_MUX_MIF3_CMUREF,
	CLK_CON_MUX_MUX_CLK_S2D_CORE,
	CLK_CON_MUX_MUX_CLK_VTS_BUS,
	CLK_CON_MUX_MUX_CLK_VTS_DMIC_IF,
	CLK_CON_MUX_MUX_CLK_VTS_DMIC_AUD,
	CLK_CON_MUX_MUX_CLK_VTS_SERIAL_LIF,
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER,
	PLL_CON1_MUX_CLKCMU_APM_BUS_USER,
	PLL_CON0_MUX_DLL_USER,
	PLL_CON1_MUX_DLL_USER,
	PLL_CON0_MUX_CLKMUX_APM_RCO_USER,
	PLL_CON1_MUX_CLKMUX_APM_RCO_USER,
	PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER,
	PLL_CON1_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER,
	PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_CP_USER,
	PLL_CON1_MUX_CLKMUX_APM_RCO_I3C_CP_USER,
	PLL_CON0_MUX_CLKCMU_AUD_CPU_USER,
	PLL_CON1_MUX_CLKCMU_AUD_CPU_USER,
	PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER,
	PLL_CON1_MUX_CLKCMU_BUS0_BUS_USER,
	PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER,
	PLL_CON1_MUX_CLKCMU_BUS1_BUS_USER,
	PLL_CON0_MUX_CLKCMU_BUS1_SSS_USER,
	PLL_CON1_MUX_CLKCMU_BUS1_SSS_USER,
	PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER,
	PLL_CON1_MUX_CLKCMU_CMGP_BUS_USER,
	PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER,
	PLL_CON1_MUX_CLKCMU_CMGP_RCO_USER,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER,
	PLL_CON1_MUX_CLKCMU_CORE_BUS_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_BUS_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_CPUCL2_BUSP_USER,
	PLL_CON1_MUX_CLKCMU_CPUCL2_BUSP_USER,
	PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER,
	PLL_CON1_MUX_CLKCMU_CSIS_BUS_USER,
	PLL_CON0_MUX_CLKCMU_CSIS_OIS_MCU_USER,
	PLL_CON1_MUX_CLKCMU_CSIS_OIS_MCU_USER,
	PLL_CON0_MUX_CLKCMU_DNC_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DNC_BUS_USER,
	PLL_CON0_MUX_CLKCMU_DNC_BUSM_USER,
	PLL_CON1_MUX_CLKCMU_DNC_BUSM_USER,
	PLL_CON0_MUX_CLKCMU_DNS_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DNS_BUS_USER,
	PLL_CON0_MUX_CLKCMU_DPU_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DPU_BUS_USER,
	PLL_CON0_MUX_CLKCMU_DSP_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DSP_BUS_USER,
	PLL_CON0_MUX_CLKCMU_DSP1_BUS_USER,
	PLL_CON1_MUX_CLKCMU_DSP1_BUS_USER,
	PLL_CON0_MUX_CLKCMU_G2D_G2D_USER,
	PLL_CON1_MUX_CLKCMU_G2D_G2D_USER,
	PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER,
	PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER,
	PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_USER,
	PLL_CON0_MUX_CLKCMU_G3D_BUS_USER,
	PLL_CON1_MUX_CLKCMU_G3D_BUS_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_BUS_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER,
	PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER,
	PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER,
	PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER,
	PLL_CON1_MUX_CLKCMU_HSI1_BUS_USER,
	PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER,
	PLL_CON1_MUX_CLKCMU_HSI1_MMC_CARD_USER,
	PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER,
	PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER,
	PLL_CON0_MUX_CLKCMU_HSI1_UFS_CARD_USER,
	PLL_CON1_MUX_CLKCMU_HSI1_UFS_CARD_USER,
	PLL_CON0_MUX_CLKCMU_HSI1_UFS_EMBD_USER,
	PLL_CON1_MUX_CLKCMU_HSI1_UFS_EMBD_USER,
	PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER,
	PLL_CON1_MUX_CLKCMU_HSI2_BUS_USER,
	PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER,
	PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER,
	PLL_CON0_MUX_CLKCMU_IPP_BUS_USER,
	PLL_CON1_MUX_CLKCMU_IPP_BUS_USER,
	PLL_CON0_MUX_CLKCMU_ITP_BUS_USER,
	PLL_CON1_MUX_CLKCMU_ITP_BUS_USER,
	PLL_CON0_MUX_CLKCMU_MCSC_BUS_USER,
	PLL_CON1_MUX_CLKCMU_MCSC_BUS_USER,
	PLL_CON0_MUX_CLKCMU_MCSC_MEIP_USER,
	PLL_CON1_MUX_CLKCMU_MCSC_MEIP_USER,
	PLL_CON0_MUX_CLKCMU_MCSC_GDC_USER,
	PLL_CON1_MUX_CLKCMU_MCSC_GDC_USER,
	PLL_CON0_MUX_CLKCMU_MFC0_MFC0_USER,
	PLL_CON1_MUX_CLKCMU_MFC0_MFC0_USER,
	PLL_CON0_MUX_CLKCMU_MFC0_WFD_USER,
	PLL_CON1_MUX_CLKCMU_MFC0_WFD_USER,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER,
	PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X,
	PLL_CON1_CLKMUX_MIF_DDRPHY2X,
	PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER,
	PLL_CON1_MUX_CLKCMU_MIF1_BUSP_USER,
	PLL_CON0_CLKMUX_MIF1_DDRPHY2X,
	PLL_CON1_CLKMUX_MIF1_DDRPHY2X,
	PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER,
	PLL_CON1_MUX_CLKCMU_MIF2_BUSP_USER,
	PLL_CON0_CLKMUX_MIF2_DDRPHY2X,
	PLL_CON1_CLKMUX_MIF2_DDRPHY2X,
	PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER,
	PLL_CON1_MUX_CLKCMU_MIF3_BUSP_USER,
	PLL_CON0_CLKMUX_MIF3_DDRPHY2X,
	PLL_CON1_CLKMUX_MIF3_DDRPHY2X,
	PLL_CON0_MUX_CLKCMU_NPU_BUS_USER,
	PLL_CON1_MUX_CLKCMU_NPU_BUS_USER,
	PLL_CON0_MUX_CLKCMU_NPU1_BUS_USER,
	PLL_CON1_MUX_CLKCMU_NPU1_BUS_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI00_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI01_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI02_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI03_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI04_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI05_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI_I2C_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG,
	PLL_CON1_MUX_CLKCMU_PERIC0_UART_DBG,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI13_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI13_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI15_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_UART_BT_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI_I2C_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI06_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI07_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI08_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI09_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI18_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI18_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI16_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI17_USI_USER,
	PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER,
	PLL_CON1_MUX_CLKCMU_PERIS_BUS_USER,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D,
	PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D,
	PLL_CON0_MUX_CLKCMU_SSP_BUS_USER,
	PLL_CON1_MUX_CLKCMU_SSP_BUS_USER,
	PLL_CON0_MUX_CLKCMU_TNR_BUS_USER,
	PLL_CON1_MUX_CLKCMU_TNR_BUS_USER,
	PLL_CON0_MUX_CLKCMU_VRA_BUS_USER,
	PLL_CON1_MUX_CLKCMU_VRA_BUS_USER,
	PLL_CON0_MUX_CLKCMU_VRA_STR_USER,
	PLL_CON1_MUX_CLKCMU_VRA_STR_USER,
	PLL_CON0_MUX_CLKCMU_VTS_BUS_USER,
	PLL_CON1_MUX_CLKCMU_VTS_BUS_USER,
	PLL_CON0_MUX_CLKCMU_VTS_RCO_USER,
	PLL_CON1_MUX_CLKCMU_VTS_RCO_USER,
	PLL_CON0_MUX_CLKCMU_VTS_AUD0_USER,
	PLL_CON1_MUX_CLKCMU_VTS_AUD0_USER,
	PLL_CON0_MUX_CLKCMU_VTS_AUD1_USER,
	PLL_CON1_MUX_CLKCMU_VTS_AUD1_USER,
	CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU,
	CLK_CON_MUX_MUX_CLK_PERIS_GIC,
	CLK_CON_DIV_CLKCMU_VTS_BUS,
	CLK_CON_DIV_DIV_CLK_APM_BUS,
	CLK_CON_DIV_CLKCMU_CMGP_BUS,
	CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC,
	CLK_CON_DIV_DIV_CLK_APM_I3C_CP,
	CLK_CON_DIV_DIV_CLK_AUD_PLL,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_AUD_DSIF,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK,
	CLK_CON_DIV_DIV_CLK_AUD_BUS,
	CLK_CON_DIV_DIV_CLK_AUD_BUSP,
	CLK_CON_DIV_DIV_CLK_AUD_CNT,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF4,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF5,
	CLK_CON_DIV_DIV_CLK_AUD_SCLK,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC1,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF6,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC0,
	CLK_CON_DIV_DIV_CLK_BUS0_BUSP,
	CLK_CON_DIV_DIV_CLK_BUS1_BUSP,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP0,
	CLK_CON_DIV_DIV_CLK_USI_CMGP1,
	CLK_CON_DIV_DIV_CLK_USI_CMGP0,
	CLK_CON_DIV_DIV_CLK_USI_CMGP2,
	CLK_CON_DIV_DIV_CLK_USI_CMGP3,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP1,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP2,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP3,
	CLK_CON_DIV_DIV_CLK_CMGP_BUS,
	CLK_CON_DIV_DIV_CLK_DBGCORE_UART_CMGP,
	CLK_CON_DIV_CLKCMU_APM_BUS,
	CLK_CON_DIV_PLL_SHARED0_DIV2,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH,
	CLK_CON_DIV_CLKCMU_PERIC0_BUS,
	CLK_CON_DIV_CLKCMU_PERIS_BUS,
	CLK_CON_DIV_CLKCMU_HSI2_BUS,
	CLK_CON_DIV_DIV_CLKCMU_DPU_BUS,
	CLK_CON_DIV_PLL_SHARED1_DIV2,
	CLK_CON_DIV_PLL_SHARED4_DIV4,
	CLK_CON_DIV_PLL_SHARED4_DIV3,
	CLK_CON_DIV_PLL_SHARED4_DIV2,
	CLK_CON_DIV_PLL_SHARED0_DIV4,
	CLK_CON_DIV_CLKCMU_MFC0_MFC0,
	CLK_CON_DIV_CLKCMU_G2D_G2D,
	CLK_CON_DIV_CLKCMU_HSI0_USB31DRD,
	CLK_CON_DIV_CLKCMU_HSI1_UFS_EMBD,
	CLK_CON_DIV_CLKCMU_DSP_BUS,
	CLK_CON_DIV_CLKCMU_PERIC1_BUS,
	CLK_CON_DIV_CLKCMU_BUS0_BUS,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_DIV_CLKCMU_CORE_BUS,
	CLK_CON_DIV_CLKCMU_IPP_BUS,
	CLK_CON_DIV_CLKCMU_ITP_BUS,
	CLK_CON_DIV_CLKCMU_AUD_CPU,
	CLK_CON_DIV_CLKCMU_G2D_MSCL,
	CLK_CON_DIV_CLKCMU_HPM,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS,
	CLK_CON_DIV_CLKCMU_CIS_CLK0,
	CLK_CON_DIV_CLKCMU_CIS_CLK1,
	CLK_CON_DIV_CLKCMU_CIS_CLK2,
	CLK_CON_DIV_CLKCMU_CIS_CLK3,
	CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD,
	CLK_CON_DIV_PLL_SHARED1_DIV4,
	CLK_CON_DIV_CLKCMU_HSI0_DPGTC,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF,
	CLK_CON_DIV_CLKCMU_NPU_BUS,
	CLK_CON_DIV_CLKCMU_MFC0_WFD,
	CLK_CON_DIV_CLKCMU_MIF_BUSP,
	CLK_CON_DIV_CLKCMU_PERIC0_IP,
	CLK_CON_DIV_CLKCMU_PERIC1_IP,
	CLK_CON_DIV_PLL_SHARED1_DIV3,
	CLK_CON_DIV_PLL_SHARED0_DIV3,
	CLK_CON_DIV_DIV_CLKCMU_DPU,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_DIV_CLKCMU_HSI0_BUS,
	CLK_CON_DIV_CLKCMU_VRA_BUS,
	CLK_CON_DIV_CLKCMU_CIS_CLK4,
	CLK_CON_DIV_CLKCMU_CMU_BOOST,
	CLK_CON_DIV_CLKCMU_VRA_STR,
	CLK_CON_DIV_CLKCMU_CPUCL2_BUSP,
	CLK_CON_DIV_CLKCMU_BUS1_BUS,
	CLK_CON_DIV_CLKCMU_BUS1_SSS,
	CLK_CON_DIV_CLKCMU_CSIS_BUS,
	CLK_CON_DIV_CLKCMU_DNC_BUS,
	CLK_CON_DIV_CLKCMU_TNR_BUS,
	CLK_CON_DIV_CLKCMU_MCSC_BUS,
	CLK_CON_DIV_PLL_SHARED2_DIV2,
	CLK_CON_DIV_CLKCMU_DNS_BUS,
	CLK_CON_DIV_CLKCMU_DNC_BUSM,
	CLK_CON_DIV_CLKCMU_HSI1_BUS,
	CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD,
	CLK_CON_DIV_CLKCMU_MCSC_MEIP,
	CLK_CON_DIV_CLKCMU_MCSC_GDC,
	CLK_CON_DIV_CLKCMU_CSIS_OIS_MCU,
	CLK_CON_DIV_CLKCMU_SSP_BUS,
	CLK_CON_DIV_CLKCMU_CIS_CLK5,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF,
	CLK_CON_DIV_DIV_CLK_CSIS_BUSP,
	CLK_CON_DIV_DIV_CLK_DNC_BUSP,
	CLK_CON_DIV_DIV_CLK_DNS_BUSP,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP,
	CLK_CON_DIV_DIV_CLK_DSP_BUSP,
	CLK_CON_DIV_DIV_CLK_DSP1_BUSP,
	CLK_CON_DIV_DIV_CLK_G2D_BUSP,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP,
	CLK_CON_DIV_DIV_CLK_IPP_BUSP,
	CLK_CON_DIV_DIV_CLK_ITP_BUSP,
	CLK_CON_DIV_DIV_CLK_MCSC_BUSP,
	CLK_CON_DIV_DIV_CLK_MFC0_BUSP,
	CLK_CON_DIV_DIV_CLK_NPU_BUSP,
	CLK_CON_DIV_DIV_CLK_NPU1_BUSP,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C,
	CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI18_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI,
	CLK_CON_DIV_DIV_CLK_SSP_BUSP,
	CLK_CON_DIV_DIV_CLK_TNR_BUSP,
	CLK_CON_DIV_DIV_CLK_VRA_BUSP,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2,
	CLK_CON_DIV_DIV_CLK_VTS_BUS,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_PAD,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_PAD,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIV2,
	CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU,
	CLK_CON_DIV_DIV_CLK_G3D_BUSD,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GATE_CLKCMU_VTS_BUS,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS,
	CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_AUD_DMIC1,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_AUD_DMIC0,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_MFC0_MFC0,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_EMBD,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD,
	CLK_CON_GAT_GATE_CLKCMU_DPU_BUS,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS,
	CLK_CON_GAT_GATE_CLKCMU_DSP_BUS,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS,
	CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS,
	CLK_CON_GAT_GATE_CLKCMU_IPP_BUS,
	CLK_CON_GAT_GATE_CLKCMU_ITP_BUS,
	CLK_CON_GAT_GATE_CLKCMU_AUD_CPU,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL,
	CLK_CON_GAT_GATE_CLKCMU_HPM,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_CARD,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC,
	CLK_CON_GAT_GATE_CLKCMU_NPU_BUS,
	CLK_CON_GAT_GATE_CLKCMU_MFC0_WFD,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDP_DEBUG,
	CLK_CON_GAT_GATE_CLKCMU_DPU,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS,
	CLK_CON_GAT_GATE_CLKCMU_VRA_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4,
	CLK_CON_GAT_GATE_CLKCMU_VRA_STR,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_BUSP,
	CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS,
	CLK_CON_GAT_GATE_CLKCMU_BUS1_SSS,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS,
	CLK_CON_GAT_GATE_CLKCMU_DNC_BUS,
	CLK_CON_GAT_GATE_CLKCMU_TNR_BUS,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_BUS,
	CLK_CON_GAT_GATE_CLKCMU_DNS_BUS,
	CLK_CON_GAT_GATE_CLKCMU_DNC_BUSM,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_MEIP,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_GDC,
	CLK_CON_GAT_CLKCMU_G3D_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS_MCU,
	CLK_CON_GAT_GATE_CLKCMU_SSP_BUS,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CPU,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CPU,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5,
	CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSPCNPUC_200_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPUCDSPC_533_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DSPCNPUC_800_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPUCDSPC_800_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_CLK_C2COM,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF0_IPPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF1_IPPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF4_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_NPU_SRAM0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_ABM_APB_DSP_DBG_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_NPU_SRAM1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_LOW,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF0_IPPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF1_IPPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF4_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF1_ITPMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF2_ITPMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MEIP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MEIP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_ITSC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_ITSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MEIP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MEIP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MEIP_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_MEIP_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_ITPMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_ITPMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_ITPMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF3_ITPMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMEIP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_MEIPMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_MEIPMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMEIP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MEIP_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_MCSC_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MEIP_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MEIP_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_SOC_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_SOC_MPACE_CLK,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT0_SETREG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT1_SETREG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AXI_D_NPU_SRAM1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AXI_D_NPU_SRAM0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_NPU1_UID_NPU1_CMU_NPU1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_P_NPU1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_SYSREG_NPU1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_P_NPU1_DONE_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK,
	CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
	CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_SS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_TNR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_TNR_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_TNR_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK,
	CLK_CON_GAT_CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_VRA_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_VRA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_VRA_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_VRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_STR_IPCLKPORT_I_STR_CLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_STR_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_VRA_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_AXI_STR_IPCLKPORT_ACLKM,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_STR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_STR_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_STR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_VRA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_STR_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_STR_IPCLKPORT_PCLKM,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK,
	CLK_CON_DIV_CLKCMU_HSI1_PCIE,
	CLK_CON_DIV_CLKCMU_OTP,
	CLK_CON_DIV_CLKCMU_HSI0_USBDP_DEBUG,
	CLK_CON_DIV_CLKCMU_HSI2_PCIE,
	CLK_CON_DIV_CLK_G3D_ADD_CH_CLK,
	CLK_CON_DIV_CLK_MIF_BUSD,
	CLK_CON_DIV_CLK_MIF1_BUSD,
	CLK_CON_DIV_CLK_MIF2_BUSD,
	CLK_CON_DIV_CLK_MIF3_BUSD,
	CLK_CON_DIV_CLK_MIF_BUSD_S2D,
	QCH_CON_APBIF_GPIO_ALIVE_QCH,
	QCH_CON_APBIF_PMU_ALIVE_QCH,
	QCH_CON_APBIF_RTC_QCH,
	QCH_CON_APBIF_TOP_RTC_QCH,
	QCH_CON_APM_CMU_APM_QCH,
	QCH_CON_DTZPC_APM_QCH,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE,
	QCH_CON_GREBEINTEGRATION_QCH_DBG,
	QCH_CON_I3C_APM_CP_QCH_P,
	DMYQCH_CON_I3C_APM_CP_QCH_S,
	QCH_CON_I3C_APM_PMIC_QCH_P,
	DMYQCH_CON_I3C_APM_PMIC_QCH_S,
	QCH_CON_INTMEM_QCH,
	QCH_CON_LHM_AXI_C_VTS_QCH,
	QCH_CON_LHM_AXI_P_APM_QCH,
	QCH_CON_LHS_AXI_C_CMGP_QCH,
	QCH_CON_LHS_AXI_D_APM_QCH,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH,
	QCH_CON_LHS_AXI_LP_VTS_QCH,
	QCH_CON_MAILBOX_APM_AP_QCH,
	QCH_CON_MAILBOX_APM_VTS_QCH,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH,
	QCH_CON_PEM_QCH,
	QCH_CON_PMU_INTR_GEN_QCH,
	QCH_CON_ROM_CRC32_HOST_QCH,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG,
	QCH_CON_SPEEDY_APM_QCH,
	QCH_CON_SPEEDY_SUB_APM_QCH,
	QCH_CON_SS_DBGCORE_QCH_GREBE,
	QCH_CON_SS_DBGCORE_QCH_DBG,
	QCH_CON_SYSREG_APM_QCH,
	QCH_CON_VGEN_LITE_APM_QCH,
	QCH_CON_WDT_APM_QCH,
	QCH_CON_ABOX_QCH_ACLK,
	QCH_CON_ABOX_QCH_BCLK_DSIF,
	QCH_CON_ABOX_QCH_BCLK0,
	QCH_CON_ABOX_QCH_BCLK1,
	QCH_CON_ABOX_QCH_BCLK2,
	QCH_CON_ABOX_QCH_BCLK3,
	DMYQCH_CON_ABOX_QCH_CPU,
	QCH_CON_ABOX_QCH_BCLK4,
	QCH_CON_ABOX_QCH_CNT,
	QCH_CON_ABOX_QCH_BCLK5,
	QCH_CON_ABOX_QCH_CCLK_ASB,
	QCH_CON_ABOX_QCH_SCLK,
	QCH_CON_ABOX_QCH_BCLK6,
	QCH_CON_AUD_CMU_AUD_QCH,
	QCH_CON_LHM_AXI_P_AUD_QCH,
	QCH_CON_LHS_AXI_D_AUD_QCH,
	QCH_CON_PPMU_AUD_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
	QCH_CON_SMMU_AUD_QCH_S1,
	QCH_CON_SMMU_AUD_QCH_S2,
	QCH_CON_SYSREG_AUD_QCH,
	QCH_CON_VGEN_LITE_AUD_QCH,
	QCH_CON_WDT_AUD_QCH,
	QCH_CON_BUS0_CMU_BUS0_QCH,
	QCH_CON_BUSIF_CMUTOPC_QCH,
	QCH_CON_CACHEAID_BUS0_QCH,
	DMYQCH_CON_CMU_BUS0_CMUREF_QCH,
	QCH_CON_D_TZPC_BUS0_QCH,
	QCH_CON_LHM_ACEL_D_HSI1_QCH,
	QCH_CON_LHM_AXI_D0_CSIS_QCH,
	QCH_CON_LHM_AXI_D0_MCSC_QCH,
	QCH_CON_LHM_AXI_D1_CSIS_QCH,
	QCH_CON_LHM_AXI_D1_MCSC_QCH,
	QCH_CON_LHM_AXI_D_AUD_QCH,
	QCH_CON_LHM_AXI_D_DNS_QCH,
	QCH_CON_LHM_AXI_D_IPP_QCH,
	QCH_CON_LHM_AXI_D_SSP_QCH,
	QCH_CON_LHM_AXI_D_TNR_QCH,
	QCH_CON_LHM_AXI_D_VRA_QCH,
	QCH_CON_LHS_AXI_P_AUD_QCH,
	QCH_CON_LHS_AXI_P_CSIS_QCH,
	QCH_CON_LHS_AXI_P_HSI1_QCH,
	QCH_CON_LHS_AXI_P_IPP_QCH,
	QCH_CON_LHS_AXI_P_ITP_QCH,
	QCH_CON_LHS_AXI_P_MCSC_QCH,
	QCH_CON_LHS_AXI_P_MIF0_QCH,
	QCH_CON_LHS_AXI_P_MIF1_QCH,
	QCH_CON_LHS_AXI_P_MIF2_QCH,
	QCH_CON_LHS_AXI_P_MIF3_QCH,
	QCH_CON_LHS_AXI_P_PERIC1_QCH,
	QCH_CON_LHS_AXI_P_PERIS_QCH,
	QCH_CON_LHS_AXI_P_SSP_QCH,
	QCH_CON_LHS_AXI_P_TNR_QCH,
	QCH_CON_LHS_AXI_P_VRA_QCH,
	QCH_CON_SYSREG_BUS0_QCH,
	QCH_CON_TREX_D0_BUS0_QCH,
	QCH_CON_TREX_D1_BUS0_QCH,
	QCH_CON_TREX_P_BUS0_QCH,
	QCH_CON_ADM_AHB_SSS_QCH,
	QCH_CON_BAAW_D_SSS_QCH,
	QCH_CON_BAAW_P_DNC_QCH,
	QCH_CON_BAAW_P_VTS_QCH,
	QCH_CON_BUS1_CMU_BUS1_QCH,
	QCH_CON_CACHEAID_BUS1_QCH,
	DMYQCH_CON_CMU_BUS1_CMUREF_QCH,
	QCH_CON_DIT_QCH,
	QCH_CON_D_TZPC_BUS1_QCH,
	QCH_CON_LHM_ACEL_D0_DNC_QCH,
	QCH_CON_LHM_ACEL_D0_G2D_QCH,
	QCH_CON_LHM_ACEL_D1_DNC_QCH,
	QCH_CON_LHM_ACEL_D1_G2D_QCH,
	QCH_CON_LHM_ACEL_D2_DNC_QCH,
	QCH_CON_LHM_ACEL_D2_G2D_QCH,
	QCH_CON_LHM_ACEL_D_HSI0_QCH,
	QCH_CON_LHM_ACEL_D_HSI2_QCH,
	QCH_CON_LHM_AXI_D0_DPU_QCH,
	QCH_CON_LHM_AXI_D0_MFC0_QCH,
	QCH_CON_LHM_AXI_D1_DPU_QCH,
	QCH_CON_LHM_AXI_D1_MFC0_QCH,
	QCH_CON_LHM_AXI_D2_DPU_QCH,
	QCH_CON_LHM_AXI_D_APM_QCH,
	QCH_CON_LHM_AXI_D_SSS_QCH,
	QCH_CON_LHM_AXI_D_VTS_QCH,
	QCH_CON_LHS_AXI_D_SSS_QCH,
	QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH,
	QCH_CON_LHS_AXI_P_DNC_QCH,
	QCH_CON_LHS_AXI_P_DPU_QCH,
	QCH_CON_LHS_AXI_P_G2D_QCH,
	QCH_CON_LHS_AXI_P_HSI0_QCH,
	QCH_CON_LHS_AXI_P_HSI2_QCH,
	QCH_CON_LHS_AXI_P_MFC0_QCH,
	QCH_CON_LHS_AXI_P_NPU0_QCH,
	QCH_CON_LHS_AXI_P_NPU1_QCH,
	QCH_CON_LHS_AXI_P_PERIC0_QCH,
	QCH_CON_LHS_AXI_P_VTS_QCH,
	QCH_CON_PDMA_QCH,
	QCH_CON_QE_PDMA_QCH,
	QCH_CON_QE_RTIC_QCH,
	QCH_CON_QE_SPDMA_QCH,
	QCH_CON_QE_SSS_QCH,
	QCH_CON_RTIC_QCH,
	QCH_CON_SBIC_QCH,
	QCH_CON_SPDMA_QCH,
	QCH_CON_SSS_QCH,
	QCH_CON_SYSMMU_S2_ACVPS_QCH,
	QCH_CON_SYSMMU_S2_DIT_QCH,
	QCH_CON_SYSMMU_S2_SBIC_QCH,
	QCH_CON_SYSREG_BUS1_QCH,
	QCH_CON_TREX_D0_BUS1_QCH,
	QCH_CON_TREX_D1_BUS1_QCH,
	QCH_CON_TREX_P_BUS1_QCH,
	QCH_CON_TREX_RB_BUS1_QCH,
	QCH_CON_VGEN_LITE_BUS1_QCH,
	QCH_CON_VGEN_PDMA_QCH,
	QCH_CON_ADC_CMGP_QCH_S0,
	QCH_CON_ADC_CMGP_QCH_S1,
	DMYQCH_CON_ADC_CMGP_QCH_OSC,
	QCH_CON_CMGP_CMU_CMGP_QCH,
	QCH_CON_DBGCORE_UART_CMGP_QCH,
	QCH_CON_D_TZPC_CMGP_QCH,
	QCH_CON_GPIO_CMGP_QCH,
	QCH_CON_I2C_CMGP0_QCH,
	QCH_CON_I2C_CMGP1_QCH,
	QCH_CON_I2C_CMGP2_QCH,
	QCH_CON_I2C_CMGP3_QCH,
	QCH_CON_LHM_AXI_C_CMGP_QCH,
	QCH_CON_SYSREG_CMGP_QCH,
	QCH_CON_SYSREG_CMGP2APM_QCH,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH,
	QCH_CON_USI_CMGP0_QCH,
	QCH_CON_USI_CMGP1_QCH,
	QCH_CON_USI_CMGP2_QCH,
	QCH_CON_USI_CMGP3_QCH,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5,
	DMYQCH_CON_OTP_QCH,
	QCH_CON_BDU_QCH,
	DMYQCH_CON_CCI_QCH,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH,
	QCH_CON_CORE_CMU_CORE_QCH,
	QCH_CON_D_TZPC_CORE_QCH,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH,
	QCH_CON_LHM_ACE_D0_G3D_QCH,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH,
	QCH_CON_LHM_ACE_D1_G3D_QCH,
	QCH_CON_LHM_ACE_D2_G3D_QCH,
	QCH_CON_LHM_ACE_D3_G3D_QCH,
	QCH_CON_LHM_AXI_G_CSSYS_QCH,
	QCH_CON_LHM_AXI_L_CORE_QCH,
	QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH,
	QCH_CON_LHS_ATB_T_BDU_QCH,
	QCH_CON_LHS_AXI_L_CORE_QCH,
	QCH_CON_LHS_AXI_P_APM_QCH,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH,
	QCH_CON_LHS_AXI_P_CPUCL2_QCH,
	QCH_CON_LHS_AXI_P_G3D_QCH,
	QCH_CON_PPCFW_G3D_QCH,
	QCH_CON_PPC_CPUCL0_0_QCH,
	QCH_CON_PPC_CPUCL0_1_QCH,
	QCH_CON_PPC_CPUCL2_0_QCH,
	QCH_CON_PPC_CPUCL2_1_QCH,
	QCH_CON_PPC_G3D0_QCH,
	QCH_CON_PPC_G3D1_QCH,
	QCH_CON_PPC_G3D2_QCH,
	QCH_CON_PPC_G3D3_QCH,
	QCH_CON_PPC_IRPS0_QCH,
	QCH_CON_PPC_IRPS1_QCH,
	QCH_CON_PPMU_CPUCL0_0_QCH,
	QCH_CON_PPMU_CPUCL0_1_QCH,
	QCH_CON_PPMU_CPUCL2_0_QCH,
	QCH_CON_PPMU_CPUCL2_1_QCH,
	QCH_CON_PPMU_G3D0_QCH,
	QCH_CON_PPMU_G3D1_QCH,
	QCH_CON_PPMU_G3D2_QCH,
	QCH_CON_PPMU_G3D3_QCH,
	QCH_CON_QE_G3D0_QCH,
	QCH_CON_QE_G3D1_QCH,
	QCH_CON_QE_G3D2_QCH,
	QCH_CON_QE_G3D3_QCH,
	QCH_CON_SYSMMU_G3D0_QCH,
	QCH_CON_SYSMMU_G3D1_QCH,
	QCH_CON_SYSMMU_G3D2_QCH,
	QCH_CON_SYSMMU_G3D3_QCH,
	QCH_CON_SYSREG_CORE_QCH,
	QCH_CON_TREX_D_CORE_QCH,
	QCH_CON_TREX_P0_CORE_QCH,
	QCH_CON_TREX_P1_CORE_QCH,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH,
	QCH_CON_BPS_CPUCL0_QCH,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH,
	QCH_CON_CPUCL0_QCH_SCLK,
	QCH_CON_CPUCL0_QCH_ATCLK,
	QCH_CON_CPUCL0_QCH_PDBGCLK,
	QCH_CON_CPUCL0_QCH_GIC,
	QCH_CON_CPUCL0_QCH_DBG_PD,
	QCH_CON_CPUCL0_QCH_PCLK,
	DMYQCH_CON_CPUCL0_QCH_PERIPHCLK,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH,
	QCH_CON_CSSYS_QCH,
	QCH_CON_D_TZPC_CPUCL0_QCH,
	QCH_CON_HPM_APBIF_CPUCL0_QCH,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T0_CLUSTER2_QCH,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T1_CLUSTER2_QCH,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T4_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T5_CLUSTER0_QCH,
	QCH_CON_LHM_ATB_T_BDU_QCH,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH,
	QCH_CON_LHM_AXI_G_INT_ETR_QCH,
	QCH_CON_LHM_AXI_G_INT_STM_QCH,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T4_CLUSTER0_QCH,
	QCH_CON_LHS_ATB_T5_CLUSTER0_QCH,
	QCH_CON_LHS_AXI_G_CSSYS_QCH,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH,
	QCH_CON_LHS_AXI_G_INT_ETR_QCH,
	QCH_CON_LHS_AXI_G_INT_STM_QCH,
	QCH_CON_SECJTAG_QCH,
	QCH_CON_SYSREG_CPUCL0_QCH,
	QCH_CON_TREX_CPUCL0_QCH,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH,
	DMYQCH_CON_CPUCL1_QCH_MID,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH,
	DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH,
	QCH_CON_D_TZPC_CPUCL2_QCH,
	QCH_CON_HPM_APBIF_CPUCL2_QCH,
	QCH_CON_LHM_AXI_P_CPUCL2_QCH,
	QCH_CON_SYSREG_CPUCL2_QCH,
	QCH_CON_CSIS_CMU_CSIS_QCH,
	QCH_CON_CSIS_PDP_QCH_C2_CSIS,
	QCH_CON_CSIS_PDP_QCH_CSIS0,
	QCH_CON_CSIS_PDP_QCH_CSIS1,
	QCH_CON_CSIS_PDP_QCH_CSIS2,
	QCH_CON_CSIS_PDP_QCH_CSIS3,
	QCH_CON_CSIS_PDP_QCH_CSIS4,
	QCH_CON_CSIS_PDP_QCH_CSIS_DMA,
	QCH_CON_CSIS_PDP_QCH_PDP_TOP,
	QCH_CON_CSIS_PDP_QCH_CSIS5,
	QCH_CON_D_TZPC_CSIS_QCH,
	QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH,
	QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH,
	QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH,
	QCH_CON_LHM_AST_VO_MCSCCSIS_QCH,
	QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH,
	QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH,
	QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH,
	QCH_CON_LHM_AXI_P_CSIS_QCH,
	QCH_CON_LHS_AST_OTF0_CSISIPP_QCH,
	QCH_CON_LHS_AST_OTF1_CSISIPP_QCH,
	QCH_CON_LHS_AST_OTF2_CSISIPP_QCH,
	QCH_CON_LHS_AST_VO_CSISIPP_QCH,
	QCH_CON_LHS_AXI_D0_CSIS_QCH,
	QCH_CON_LHS_AXI_D1_CSIS_QCH,
	QCH_CON_LHS_AXI_P_CSISPERIC1_QCH,
	QCH_CON_OIS_MCU_TOP_QCH_A,
	QCH_CON_OIS_MCU_TOP_QCH_H,
	QCH_CON_OIS_MCU_TOP_QCH_D,
	QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH,
	QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH,
	QCH_CON_PPMU_PDP_STAT_CSIS_QCH,
	QCH_CON_PPMU_STRP_CSIS_QCH,
	QCH_CON_PPMU_ZSL_CSIS_QCH,
	QCH_CON_QE_CSIS_DMA0_QCH,
	QCH_CON_QE_CSIS_DMA1_QCH,
	QCH_CON_QE_PDP_STAT_QCH,
	QCH_CON_QE_STRP_QCH,
	QCH_CON_QE_ZSL_QCH,
	QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2,
	QCH_CON_SYSREG_CSIS_QCH,
	QCH_CON_VGEN_LITE_CSIS_QCH,
	DMYQCH_CON_ADM_DAP_DNC_QCH,
	QCH_CON_DNC_CMU_DNC_QCH,
	QCH_CON_D_TZPC_DNC_QCH,
	QCH_CON_IP_DSPC_QCH,
	QCH_CON_IP_NPUC_QCH_ACLK,
	QCH_CON_IP_NPUC_QCH_PCLK,
	QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH,
	QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH,
	QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH,
	QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH,
	QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH,
	QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH,
	QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH,
	QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH,
	QCH_CON_LHM_AXI_D_DSPCNPUC_200_QCH,
	QCH_CON_LHM_AXI_D_NPUCDSPC_533_QCH,
	QCH_CON_LHM_AXI_P_DNC_QCH,
	QCH_CON_LHM_AXI_P_DSPC_800_QCH,
	QCH_CON_LHS_ACEL_D0_DNC_QCH,
	QCH_CON_LHS_ACEL_D1_DNC_QCH,
	QCH_CON_LHS_ACEL_D2_DNC_QCH,
	QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH,
	QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH,
	QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH,
	QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH,
	QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH,
	QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH,
	QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH,
	QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH,
	QCH_CON_LHS_AXI_D_DSPCNPUC_800_QCH,
	QCH_CON_LHS_AXI_D_NPUCDSPC_800_QCH,
	QCH_CON_LHS_AXI_P_DNCDSP0_QCH,
	QCH_CON_LHS_AXI_P_DNCDSP1_QCH,
	QCH_CON_LHS_AXI_P_DSPC_200_QCH,
	QCH_CON_PPMU_DNC0_QCH,
	QCH_CON_PPMU_DNC1_QCH,
	QCH_CON_PPMU_DNC2_QCH,
	QCH_CON_SYSMMU_DNC0_QCH_S1,
	QCH_CON_SYSMMU_DNC0_QCH_S2,
	QCH_CON_SYSMMU_DNC1_QCH_S1,
	QCH_CON_SYSMMU_DNC1_QCH_S2,
	QCH_CON_SYSMMU_DNC2_QCH_S1,
	QCH_CON_SYSMMU_DNC2_QCH_S2,
	QCH_CON_SYSREG_DNC_QCH,
	QCH_CON_VGEN_LITE_DNC_QCH,
	QCH_CON_DNS_QCH,
	QCH_CON_DNS_QCH_C2COM,
	QCH_CON_DNS_CMU_DNS_QCH,
	QCH_CON_D_TZPC_DNS_QCH,
	QCH_CON_LHM_AST_CTL_ITPDNS_QCH,
	QCH_CON_LHM_AST_OTF0_IPPDNS_QCH,
	QCH_CON_LHM_AST_OTF1_IPPDNS_QCH,
	QCH_CON_LHM_AST_OTF_ITPDNS_QCH,
	QCH_CON_LHM_AST_OTF_TNRDNS_QCH,
	QCH_CON_LHM_AST_VO_IPPDNS_QCH,
	QCH_CON_LHM_AXI_P_ITPDNS_QCH,
	QCH_CON_LHS_AST_CTL_DNSITP_QCH,
	QCH_CON_LHS_AST_OTF0_DNSITP_QCH,
	QCH_CON_LHS_AST_OTF1_DNSITP_QCH,
	QCH_CON_LHS_AST_OTF2_DNSITP_QCH,
	QCH_CON_LHS_AST_OTF3_DNSITP_QCH,
	QCH_CON_LHS_AST_OTF4_DNSITP_QCH,
	QCH_CON_LHS_AST_VO_DNSTNR_QCH,
	QCH_CON_LHS_AXI_D_DNS_QCH,
	QCH_CON_PPMU_DNS_QCH,
	QCH_CON_SYSMMU_DNS_QCH_S1,
	QCH_CON_SYSMMU_DNS_QCH_S2,
	QCH_CON_SYSREG_DNS_QCH,
	QCH_CON_VGEN_LITE_DNS_QCH,
	QCH_CON_DPU_QCH_DPU,
	QCH_CON_DPU_QCH_DPU_DMA,
	QCH_CON_DPU_QCH_DPU_DPP,
	QCH_CON_DPU_QCH_DPU_WB_MUX,
	QCH_CON_DPU_CMU_DPU_QCH,
	QCH_CON_D_TZPC_DPU_QCH,
	QCH_CON_LHM_AXI_P_DPU_QCH,
	QCH_CON_LHS_AXI_D0_DPU_QCH,
	QCH_CON_LHS_AXI_D1_DPU_QCH,
	QCH_CON_LHS_AXI_D2_DPU_QCH,
	QCH_CON_PPMU_DPUD0_QCH,
	QCH_CON_PPMU_DPUD1_QCH,
	QCH_CON_PPMU_DPUD2_QCH,
	QCH_CON_SYSMMU_DPUD0_QCH_S1,
	QCH_CON_SYSMMU_DPUD0_QCH_S2,
	QCH_CON_SYSMMU_DPUD1_QCH_S1,
	QCH_CON_SYSMMU_DPUD1_QCH_S2,
	QCH_CON_SYSMMU_DPUD2_QCH_S1,
	QCH_CON_SYSMMU_DPUD2_QCH_S2,
	QCH_CON_SYSREG_DPU_QCH,
	DMYQCH_CON_ABM_APB_DSP_DBG_QCH,
	QCH_CON_DSP_CMU_DSP_QCH,
	QCH_CON_D_TZPC_DSP_QCH,
	QCH_CON_IP_DSP_QCH,
	QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH,
	QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH,
	QCH_CON_LHM_AXI_D_NPU_SRAM0_QCH,
	QCH_CON_LHM_AXI_D_NPU_SRAM1_QCH,
	QCH_CON_LHM_AXI_P_DNCDSP_QCH,
	QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH,
	QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH,
	QCH_CON_SYSREG_DSP_QCH,
	QCH_CON_DSP1_CMU_DSP1_QCH,
	QCH_CON_ASTC_QCH,
	QCH_CON_D_TZPC_G2D_QCH,
	QCH_CON_G2D_QCH,
	QCH_CON_G2D_CMU_G2D_QCH,
	QCH_CON_JPEG_QCH,
	QCH_CON_JSQZ_QCH,
	QCH_CON_LHM_AXI_P_G2D_QCH,
	QCH_CON_LHS_ACEL_D0_G2D_QCH,
	QCH_CON_LHS_ACEL_D1_G2D_QCH,
	QCH_CON_LHS_ACEL_D2_G2D_QCH,
	QCH_CON_MSCL_QCH,
	QCH_CON_PPMU_D0_G2D_QCH,
	QCH_CON_PPMU_D1_G2D_QCH,
	QCH_CON_PPMU_D2_G2D_QCH,
	QCH_CON_QE_ASTC_QCH,
	QCH_CON_QE_JPEG_QCH,
	QCH_CON_QE_JSQZ_QCH,
	QCH_CON_QE_MSCL_QCH,
	QCH_CON_SYSMMU_D0_G2D_QCH_S1,
	QCH_CON_SYSMMU_D0_G2D_QCH_S2,
	QCH_CON_SYSMMU_D1_G2D_QCH_S1,
	QCH_CON_SYSMMU_D1_G2D_QCH_S2,
	QCH_CON_SYSMMU_D2_G2D_QCH_S1,
	QCH_CON_SYSMMU_D2_G2D_QCH_S2,
	QCH_CON_SYSREG_G2D_QCH,
	QCH_CON_VGEN_LITE_G2D_QCH,
	QCH_CON_ADD_APBIF_G3D_QCH,
	DMYQCH_CON_ADD_G3D_QCH,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D,
	QCH_CON_BUSIF_HPMG3D_QCH,
	QCH_CON_D_TZPC_G3D_QCH,
	QCH_CON_G3D_CMU_G3D_QCH,
	QCH_CON_GPU_QCH,
	QCH_CON_LHM_AXI_P_G3D_QCH,
	QCH_CON_LHM_AXI_P_INT_G3D_QCH,
	QCH_CON_LHS_AXI_P_INT_G3D_QCH,
	QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH,
	QCH_CON_SYSREG_G3D_QCH,
	QCH_CON_VGEN_LITE_G3D_QCH,
	QCH_CON_DP_LINK_QCH_PCLK,
	QCH_CON_DP_LINK_QCH_GTC_CLK,
	QCH_CON_D_TZPC_HSI0_QCH,
	QCH_CON_HSI0_CMU_HSI0_QCH,
	QCH_CON_LHM_AXI_P_HSI0_QCH,
	QCH_CON_LHS_ACEL_D_HSI0_QCH,
	QCH_CON_PPMU_HSI0_BUS1_QCH,
	QCH_CON_SYSMMU_USB_QCH,
	QCH_CON_SYSREG_HSI0_QCH,
	DMYQCH_CON_USB31DRD_QCH_REF,
	QCH_CON_USB31DRD_QCH_SLV_CTRL,
	QCH_CON_USB31DRD_QCH_SLV_LINK,
	QCH_CON_USB31DRD_QCH_APB,
	QCH_CON_USB31DRD_QCH_PCS,
	QCH_CON_VGEN_LITE_HSI0_QCH,
	QCH_CON_D_TZPC_HSI1_QCH,
	QCH_CON_GPIO_HSI1_QCH,
	QCH_CON_HSI1_CMU_HSI1_QCH,
	QCH_CON_LHM_AXI_P_HSI1_QCH,
	QCH_CON_LHS_ACEL_D_HSI1_QCH,
	QCH_CON_MMC_CARD_QCH,
	QCH_CON_PCIE_GEN2_QCH_MSTR,
	QCH_CON_PCIE_GEN2_QCH_PCS,
	QCH_CON_PCIE_GEN2_QCH_PHY,
	QCH_CON_PCIE_GEN2_QCH_DBI,
	QCH_CON_PCIE_GEN2_QCH_APB,
	DMYQCH_CON_PCIE_GEN2_QCH_REF,
	QCH_CON_PCIE_GEN4_0_QCH_APB,
	QCH_CON_PCIE_GEN4_0_QCH_DBI,
	QCH_CON_PCIE_GEN4_0_QCH_AXI,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB,
	DMYQCH_CON_PCIE_GEN4_0_QCH_REF,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB,
	QCH_CON_PCIE_IA_GEN2_QCH,
	QCH_CON_PCIE_IA_GEN4_0_QCH,
	QCH_CON_PPMU_HSI1_QCH,
	QCH_CON_SYSMMU_HSI1_QCH,
	QCH_CON_SYSREG_HSI1_QCH,
	QCH_CON_UFS_CARD_QCH,
	QCH_CON_UFS_CARD_QCH_FMP,
	QCH_CON_UFS_EMBD_QCH,
	QCH_CON_UFS_EMBD_QCH_FMP,
	QCH_CON_VGEN_LITE_HSI1_QCH,
	QCH_CON_D_TZPC_HSI2_QCH,
	QCH_CON_GPIO_HSI2_QCH,
	QCH_CON_HSI2_CMU_HSI2_QCH,
	QCH_CON_LHM_AXI_P_HSI2_QCH,
	QCH_CON_LHS_ACEL_D_HSI2_QCH,
	QCH_CON_PCIE_GEN4_1_QCH_DBI,
	QCH_CON_PCIE_GEN4_1_QCH_AXI,
	QCH_CON_PCIE_GEN4_1_QCH_APB,
	DMYQCH_CON_PCIE_GEN4_1_QCH_REF,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB,
	QCH_CON_PCIE_IA_GEN4_1_QCH,
	QCH_CON_PPMU_HSI2_QCH,
	QCH_CON_SYSMMU_HSI2_QCH,
	QCH_CON_SYSREG_HSI2_QCH,
	QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH,
	QCH_CON_D_TZPC_IPP_QCH,
	QCH_CON_IPP_CMU_IPP_QCH,
	QCH_CON_LHM_AST_OTF0_CSISIPP_QCH,
	QCH_CON_LHM_AST_OTF1_CSISIPP_QCH,
	QCH_CON_LHM_AST_OTF2_CSISIPP_QCH,
	QCH_CON_LHM_AST_VO_CSISIPP_QCH,
	QCH_CON_LHM_AXI_P_IPP_QCH,
	QCH_CON_LHS_AST_OTF0_IPPDNS_QCH,
	QCH_CON_LHS_AST_OTF1_IPPDNS_QCH,
	QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH,
	QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH,
	QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH,
	QCH_CON_LHS_AST_VO_IPPDNS_QCH,
	QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH,
	QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH,
	QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH,
	QCH_CON_LHS_AXI_D_IPP_QCH,
	QCH_CON_PPMU_IPP_QCH,
	QCH_CON_SIPU_IPP_QCH,
	QCH_CON_SIPU_IPP_QCH_C2,
	QCH_CON_SYSMMU_IPP_QCH_S1,
	QCH_CON_SYSMMU_IPP_QCH_S2,
	QCH_CON_SYSREG_IPP_QCH,
	QCH_CON_VGEN_LITE_IPP_QCH,
	QCH_CON_D_TZPC_ITP_QCH,
	QCH_CON_ITP_QCH,
	QCH_CON_ITP_CMU_ITP_QCH,
	QCH_CON_LHM_AST_CTL_DNSITP_QCH,
	QCH_CON_LHM_AST_OTF0_DNSITP_QCH,
	QCH_CON_LHM_AST_OTF1_DNSITP_QCH,
	QCH_CON_LHM_AST_OTF2_DNSITP_QCH,
	QCH_CON_LHM_AST_OTF3_DNSITP_QCH,
	QCH_CON_LHM_AST_OTF4_DNSITP_QCH,
	QCH_CON_LHM_AXI_P_ITP_QCH,
	QCH_CON_LHS_AST_CTL_ITPDNS_QCH,
	QCH_CON_LHS_AST_OTF0_ITPMCSC_QCH,
	QCH_CON_LHS_AST_OTF1_ITPMCSC_QCH,
	QCH_CON_LHS_AST_OTF2_ITPMCSC_QCH,
	QCH_CON_LHS_AST_OTF3_ITPMCSC_QCH,
	QCH_CON_LHS_AST_OTF_ITPDNS_QCH,
	QCH_CON_LHS_AXI_P_ITPDNS_QCH,
	QCH_CON_SYSREG_ITP_QCH,
	QCH_CON_C2AGENT_MCSC_QCH,
	QCH_CON_D_TZPC_MCSC_QCH,
	QCH_CON_GDC_QCH,
	QCH_CON_GDC_QCH_C2,
	QCH_CON_ITSC_QCH,
	QCH_CON_LHM_AST_INT_GDCMEIP_QCH,
	QCH_CON_LHM_AST_INT_MEIPMCSC_QCH,
	QCH_CON_LHM_AST_OTF0_ITPMCSC_QCH,
	QCH_CON_LHM_AST_OTF1_ITPMCSC_QCH,
	QCH_CON_LHM_AST_OTF2_ITPMCSC_QCH,
	QCH_CON_LHM_AST_OTF3_ITPMCSC_QCH,
	QCH_CON_LHM_AST_VO_TNRMCSC_QCH,
	QCH_CON_LHM_AXI_P_MCSC_QCH,
	QCH_CON_LHS_AST_INT_GDCMEIP_QCH,
	QCH_CON_LHS_AST_INT_MEIPMCSC_QCH,
	QCH_CON_LHS_AST_VO_MCSCCSIS_QCH,
	QCH_CON_LHS_AXI_D0_MCSC_QCH,
	QCH_CON_LHS_AXI_D1_MCSC_QCH,
	QCH_CON_MCSC_QCH,
	QCH_CON_MCSC_QCH_C2,
	QCH_CON_MCSC_CMU_MCSC_QCH,
	QCH_CON_MEIP_QCH,
	QCH_CON_MEIP_QCH_C2,
	QCH_CON_PPMU_GDC_QCH,
	QCH_CON_PPMU_ITSC_QCH,
	QCH_CON_PPMU_MCSC_QCH,
	QCH_CON_PPMU_MEIP_QCH,
	QCH_CON_QE_GDC_QCH,
	QCH_CON_QE_ITSC_QCH,
	QCH_CON_QE_MCSC_QCH,
	QCH_CON_QE_MEIP_QCH,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2,
	QCH_CON_SYSREG_MCSC_QCH,
	QCH_CON_VGEN_LITE_MCSC_QCH,
	QCH_CON_D_TZPC_MFC0_QCH,
	QCH_CON_LHM_AXI_P_MFC0_QCH,
	QCH_CON_LHS_AXI_D0_MFC0_QCH,
	QCH_CON_LHS_AXI_D1_MFC0_QCH,
	QCH_CON_LH_ATB_MFC0_QCH_MI,
	QCH_CON_LH_ATB_MFC0_QCH_SI,
	QCH_CON_MFC0_QCH,
	QCH_CON_MFC0_CMU_MFC0_QCH,
	QCH_CON_PPMU_MFC0D0_QCH,
	QCH_CON_PPMU_MFC0D1_QCH,
	QCH_CON_PPMU_WFD_QCH,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH,
	QCH_CON_SYSMMU_MFC0D0_QCH_S1,
	QCH_CON_SYSMMU_MFC0D0_QCH_S2,
	QCH_CON_SYSMMU_MFC0D1_QCH_S1,
	QCH_CON_SYSMMU_MFC0D1_QCH_S2,
	QCH_CON_SYSREG_MFC0_QCH,
	QCH_CON_VGEN_MFC0_QCH,
	QCH_CON_WFD_QCH,
	QCH_CON_APBBR_DDRPHY_QCH,
	QCH_CON_APBBR_DMC_QCH,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH,
	QCH_CON_DMC_QCH,
	QCH_CON_D_TZPC_MIF_QCH,
	QCH_CON_LHM_AXI_P_MIF_QCH,
	QCH_CON_MIF_CMU_MIF_QCH,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH,
	QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH,
	QCH_CON_SYSREG_MIF_QCH,
	QCH_CON_APBBR_DDRPHY1_QCH,
	QCH_CON_APBBR_DMC1_QCH,
	QCH_CON_APBBR_DMCTZ1_QCH,
	DMYQCH_CON_CMU_MIF1_CMUREF_QCH,
	QCH_CON_DMC1_QCH,
	QCH_CON_LHM_AXI_P_MIF1_QCH,
	QCH_CON_MIF1_CMU_MIF1_QCH,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH,
	QCH_CON_SYSREG_MIF1_QCH,
	QCH_CON_APBBR_DDRPHY2_QCH,
	QCH_CON_APBBR_DMC2_QCH,
	QCH_CON_APBBR_DMCTZ2_QCH,
	DMYQCH_CON_CMU_MIF2_CMUREF_QCH,
	QCH_CON_DMC2_QCH,
	QCH_CON_LHM_AXI_P_MIF2_QCH,
	QCH_CON_MIF2_CMU_MIF2_QCH,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH,
	QCH_CON_SYSREG_MIF2_QCH,
	QCH_CON_APBBR_DDRPHY3_QCH,
	QCH_CON_APBBR_DMC3_QCH,
	QCH_CON_APBBR_DMCTZ3_QCH,
	DMYQCH_CON_CMU_MIF3_CMUREF_QCH,
	QCH_CON_DMC3_QCH,
	QCH_CON_LHM_AXI_P_MIF3_QCH,
	QCH_CON_MIF3_CMU_MIF3_QCH,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH,
	QCH_CON_SYSREG_MIF3_QCH,
	QCH_CON_D_TZPC_NPU_QCH,
	QCH_CON_LHM_AST_D0_NPU_QCH,
	QCH_CON_LHM_AST_D10_NPU_QCH,
	QCH_CON_LHM_AST_D11_NPU_QCH,
	QCH_CON_LHM_AST_D12_NPU_QCH,
	QCH_CON_LHM_AST_D13_NPU_QCH,
	QCH_CON_LHM_AST_D14_NPU_QCH,
	QCH_CON_LHM_AST_D15_NPU_QCH,
	QCH_CON_LHM_AST_D1_NPU_QCH,
	QCH_CON_LHM_AST_D2_NPU_QCH,
	QCH_CON_LHM_AST_D3_NPU_QCH,
	QCH_CON_LHM_AST_D4_NPU_QCH,
	QCH_CON_LHM_AST_D5_NPU_QCH,
	QCH_CON_LHM_AST_D6_NPU_QCH,
	QCH_CON_LHM_AST_D7_NPU_QCH,
	QCH_CON_LHM_AST_D8_NPU_QCH,
	QCH_CON_LHM_AST_D9_NPU_QCH,
	QCH_CON_LHM_AST_D_NPU_UNIT0_SETREG_QCH,
	QCH_CON_LHM_AST_D_NPU_UNIT1_SETREG_QCH,
	QCH_CON_LHM_AXI_P_NPU_QCH,
	QCH_CON_LHS_AST_D0_NPU_QCH,
	QCH_CON_LHS_AST_D10_NPU_QCH,
	QCH_CON_LHS_AST_D11_NPU_QCH,
	QCH_CON_LHS_AST_D12_NPU_QCH,
	QCH_CON_LHS_AST_D13_NPU_QCH,
	QCH_CON_LHS_AST_D14_NPU_QCH,
	QCH_CON_LHS_AST_D15_NPU_QCH,
	QCH_CON_LHS_AST_D1_NPU_QCH,
	QCH_CON_LHS_AST_D2_NPU_QCH,
	QCH_CON_LHS_AST_D3_NPU_QCH,
	QCH_CON_LHS_AST_D4_NPU_QCH,
	QCH_CON_LHS_AST_D5_NPU_QCH,
	QCH_CON_LHS_AST_D6_NPU_QCH,
	QCH_CON_LHS_AST_D7_NPU_QCH,
	QCH_CON_LHS_AST_D8_NPU_QCH,
	QCH_CON_LHS_AST_D9_NPU_QCH,
	QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH,
	QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH,
	QCH_CON_LHS_AXI_D_NPU_SRAM0_QCH,
	QCH_CON_LHS_AXI_D_NPU_SRAM1_QCH,
	DMYQCH_CON_NPUD_UNIT0_QCH,
	DMYQCH_CON_NPUD_UNIT1_QCH,
	QCH_CON_NPU_CMU_NPU_QCH,
	QCH_CON_PPMU_UNIT0_QCH,
	QCH_CON_PPMU_UNIT1_QCH,
	QCH_CON_SYSREG_NPU_QCH,
	QCH_CON_LHM_AST_D_NPUD0_D1_0_QCH,
	QCH_CON_LHM_AST_D_NPUD0_D1_1_QCH,
	QCH_CON_LHM_AST_D_NPUD0_D1_2_QCH,
	QCH_CON_LHM_AST_D_NPUD0_D1_3_QCH,
	QCH_CON_LHM_AST_D_NPUD0_D1_4_QCH,
	QCH_CON_LHM_AST_D_NPUD0_D1_5_QCH,
	QCH_CON_LHM_AST_D_NPUD0_D1_6_QCH,
	QCH_CON_LHM_AST_D_NPUD0_D1_7_QCH,
	QCH_CON_LHM_AST_P_NPUD1_SETREG_QCH,
	QCH_CON_LHM_AXI_D_IDPSRAM1_QCH,
	QCH_CON_LHM_AXI_D_IDPSRAM3_QCH,
	QCH_CON_LHM_AXI_P_NPU1_QCH,
	QCH_CON_LHS_AST_D_NPUD1_D1_0_QCH,
	QCH_CON_LHS_AST_D_NPUD1_D1_1_QCH,
	QCH_CON_LHS_AST_D_NPUD1_D1_2_QCH,
	QCH_CON_LHS_AST_D_NPUD1_D1_3_QCH,
	QCH_CON_LHS_AST_D_NPUD1_D1_4_QCH,
	QCH_CON_LHS_AST_D_NPUD1_D1_5_QCH,
	QCH_CON_LHS_AST_D_NPUD1_D1_6_QCH,
	QCH_CON_LHS_AST_D_NPUD1_D1_7_QCH,
	QCH_CON_LHS_AST_P_NPU1_DONE_QCH,
	QCH_CON_NPU1_CMU_NPU1_QCH,
	QCH_CON_PPMU_NPU1_QCH,
	QCH_CON_SYSREG_NPU1_QCH,
	QCH_CON_D_TZPC_PERIC0_QCH,
	QCH_CON_GPIO_PERIC0_QCH,
	QCH_CON_LHM_AXI_P_PERIC0_QCH,
	QCH_CON_PERIC0_CMU_PERIC0_QCH,
	QCH_CON_PERIC0_TOP0_QCH_UART_DBG,
	QCH_CON_PERIC0_TOP0_QCH_USI00_USI,
	QCH_CON_PERIC0_TOP0_QCH_USI00_I2C,
	QCH_CON_PERIC0_TOP0_QCH_USI01_USI,
	QCH_CON_PERIC0_TOP0_QCH_USI01_I2C,
	QCH_CON_PERIC0_TOP0_QCH_USI02_USI,
	QCH_CON_PERIC0_TOP0_QCH_USI02_I2C,
	QCH_CON_PERIC0_TOP0_QCH_USI03_USI,
	QCH_CON_PERIC0_TOP0_QCH_USI03_I2C,
	QCH_CON_PERIC0_TOP0_QCH_USI04_USI,
	QCH_CON_PERIC0_TOP0_QCH_USI04_I2C,
	QCH_CON_PERIC0_TOP0_QCH_USI05_USI,
	QCH_CON_PERIC0_TOP1_QCH_USI05_I2C,
	QCH_CON_PERIC0_TOP1_QCH_USI13_USI,
	QCH_CON_PERIC0_TOP1_QCH_USI13_I2C,
	QCH_CON_PERIC0_TOP1_QCH_USI14_USI,
	QCH_CON_PERIC0_TOP1_QCH_USI14_I2C,
	QCH_CON_PERIC0_TOP1_QCH_USI15_USI,
	QCH_CON_PERIC0_TOP1_QCH_USI15_I2C,
	QCH_CON_PERIC0_TOP1_QCH_PWM,
	QCH_CON_SYSREG_PERIC0_QCH,
	QCH_CON_D_TZPC_PERIC1_QCH,
	QCH_CON_GPIO_PERIC1_QCH,
	QCH_CON_LHM_AXI_P_CSISPERIC1_QCH,
	QCH_CON_LHM_AXI_P_PERIC1_QCH,
	QCH_CON_PERIC1_CMU_PERIC1_QCH,
	QCH_CON_PERIC1_TOP0_QCH_UART_BT,
	QCH_CON_PERIC1_TOP0_QCH_USI06_USI,
	QCH_CON_PERIC1_TOP0_QCH_USI06_I2C,
	QCH_CON_PERIC1_TOP0_QCH_USI07_USI,
	QCH_CON_PERIC1_TOP0_QCH_USI07_I2C,
	QCH_CON_PERIC1_TOP0_QCH_USI08_USI,
	QCH_CON_PERIC1_TOP0_QCH_USI08_I2C,
	QCH_CON_PERIC1_TOP1_QCH_USI09_USI,
	QCH_CON_PERIC1_TOP1_QCH_USI09_I2C,
	QCH_CON_PERIC1_TOP1_QCH_USI10_USI,
	QCH_CON_PERIC1_TOP1_QCH_USI10_I2C,
	QCH_CON_PERIC1_TOP1_QCH_USI11_USI,
	QCH_CON_PERIC1_TOP1_QCH_USI11_I2C,
	QCH_CON_PERIC1_TOP1_QCH_USI16_USI,
	QCH_CON_PERIC1_TOP1_QCH_USI16_I2C,
	QCH_CON_PERIC1_TOP1_QCH_USI17_USI,
	QCH_CON_PERIC1_TOP1_QCH_USI17_I2C,
	QCH_CON_PERIC1_TOP1_QCH_USI12_USI,
	QCH_CON_PERIC1_TOP1_QCH_USI12_I2C,
	QCH_CON_PERIC1_TOP1_QCH_USI18_USI,
	QCH_CON_PERIC1_TOP1_QCH_USI18_I2C,
	QCH_CON_SYSREG_PERIC1_QCH,
	QCH_CON_USI16_I3C_QCH_P,
	DMYQCH_CON_USI16_I3C_QCH_S,
	QCH_CON_USI17_I3C_QCH_P,
	DMYQCH_CON_USI17_I3C_QCH_S,
	QCH_CON_D_TZPC_PERIS_QCH,
	QCH_CON_GIC_QCH,
	QCH_CON_LHM_AXI_P_PERIS_QCH,
	QCH_CON_MCT_QCH,
	QCH_CON_OTP_CON_BIRA_QCH,
	QCH_CON_OTP_CON_BISR_QCH,
	QCH_CON_OTP_CON_TOP_QCH,
	QCH_CON_PERIS_CMU_PERIS_QCH,
	QCH_CON_SYSREG_PERIS_QCH,
	QCH_CON_TMU_SUB_QCH,
	QCH_CON_TMU_TOP_QCH,
	QCH_CON_WDT_CLUSTER0_QCH,
	QCH_CON_WDT_CLUSTER2_QCH,
	DMYQCH_CON_BIS_S2D_QCH,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH,
	QCH_CON_S2D_CMU_S2D_QCH,
	QCH_CON_D_TZPC_SSP_QCH,
	QCH_CON_LHM_AXI_P_SSP_QCH,
	QCH_CON_SSP_CMU_SSP_QCH,
	DMYQCH_CON_SS_SSPCORE_QCH,
	QCH_CON_SYSREG_SSP_QCH,
	QCH_CON_D_TZPC_TNR_QCH,
	QCH_CON_LHM_AST_VO_DNSTNR_QCH,
	QCH_CON_LHM_AXI_P_TNR_QCH,
	QCH_CON_LHS_AST_OTF_TNRDNS_QCH,
	QCH_CON_LHS_AST_VO_TNRMCSC_QCH,
	QCH_CON_LHS_AXI_D_TNR_QCH,
	QCH_CON_PPMU_TNR_QCH,
	QCH_CON_SYSMMU_TNR_QCH_S1,
	QCH_CON_SYSMMU_TNR_QCH_S2,
	QCH_CON_SYSREG_TNR_QCH,
	QCH_CON_TNR_QCH,
	QCH_CON_TNR_CMU_TNR_QCH,
	QCH_CON_VGEN_LITE_TNR_QCH,
	QCH_CON_D_TZPC_VRA_QCH,
	QCH_CON_LHM_AXI_P_VRA_QCH,
	QCH_CON_LHS_AXI_D_VRA_QCH,
	QCH_CON_PPMU_STR_QCH,
	QCH_CON_PPMU_VRA_QCH,
	QCH_CON_QE_STR_QCH,
	QCH_CON_QE_VRA_QCH,
	QCH_CON_STR_QCH,
	QCH_CON_SYSMMU_VRA_QCH_S1,
	QCH_CON_SYSMMU_VRA_QCH_S2,
	QCH_CON_SYSREG_VRA_QCH,
	QCH_CON_VGEN_LITE_VRA_QCH,
	QCH_CON_VRA_QCH,
	QCH_CON_VRA_CMU_VRA_QCH,
	QCH_CON_BAAW_C_VTS_QCH,
	QCH_CON_BAAW_D_VTS_QCH,
	QCH_CON_CORTEXM4INTEGRATION_QCH_CPU,
	QCH_CON_DMIC_AHB0_QCH_PCLK,
	QCH_CON_DMIC_AHB1_QCH_PCLK,
	QCH_CON_DMIC_AHB2_QCH_PCLK,
	QCH_CON_DMIC_AHB3_QCH_PCLK,
	QCH_CON_DMIC_AHB4_QCH_PCLK,
	QCH_CON_DMIC_AHB5_QCH_PCLK,
	QCH_CON_DMIC_AUD0_QCH_PCLK,
	DMYQCH_CON_DMIC_AUD0_QCH_DMIC,
	QCH_CON_DMIC_AUD1_QCH_PCLK,
	DMYQCH_CON_DMIC_AUD1_QCH_DMIC,
	QCH_CON_DMIC_AUD2_QCH_PCLK,
	DMYQCH_CON_DMIC_AUD2_QCH_DMIC,
	QCH_CON_DMIC_IF0_QCH_PCLK,
	DMYQCH_CON_DMIC_IF0_QCH_DMIC,
	QCH_CON_DMIC_IF1_QCH_PCLK,
	DMYQCH_CON_DMIC_IF1_QCH_DMIC,
	QCH_CON_DMIC_IF2_QCH_PCLK,
	DMYQCH_CON_DMIC_IF2_QCH_DMIC,
	QCH_CON_D_TZPC_VTS_QCH,
	QCH_CON_GPIO_VTS_QCH,
	QCH_CON_HWACG_SYS_DMIC0_QCH,
	QCH_CON_HWACG_SYS_DMIC1_QCH,
	QCH_CON_HWACG_SYS_DMIC2_QCH,
	QCH_CON_HWACG_SYS_DMIC3_QCH,
	QCH_CON_HWACG_SYS_DMIC4_QCH,
	QCH_CON_HWACG_SYS_DMIC5_QCH,
	QCH_CON_HWACG_SYS_SERIAL_LIF_QCH,
	QCH_CON_LHM_AXI_LP_VTS_QCH,
	QCH_CON_LHM_AXI_P_VTS_QCH,
	QCH_CON_LHS_AXI_C_VTS_QCH,
	QCH_CON_LHS_AXI_D_VTS_QCH,
	QCH_CON_MAILBOX_ABOX_VTS_QCH,
	QCH_CON_MAILBOX_AP_VTS_QCH,
	QCH_CON_PDMA_VTS_QCH,
	QCH_CON_SERIAL_LIF_QCH_PCLK,
	DMYQCH_CON_SERIAL_LIF_QCH_LIF,
	DMYQCH_CON_SERIAL_LIF_QCH_AHB,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD0,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD1,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD2,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2,
	QCH_CON_SWEEPER_C_VTS_QCH,
	QCH_CON_SYSREG_VTS_QCH,
	QCH_CON_TIMER_QCH,
	QCH_CON_TIMER1_QCH,
	QCH_CON_TIMER2_QCH,
	QCH_CON_VGEN_LITE_QCH,
	QCH_CON_VTS_CMU_VTS_QCH,
	QCH_CON_WDT_VTS_QCH,
	APM_CMU_APM_CONTROLLER_OPTION,
	AUD_CMU_AUD_CONTROLLER_OPTION,
	BUS0_CMU_BUS0_CONTROLLER_OPTION,
	BUS1_CMU_BUS1_CONTROLLER_OPTION,
	CMGP_CMU_CMGP_CONTROLLER_OPTION,
	CMU_CMU_TOP_CONTROLLER_OPTION,
	CORE_CMU_CORE_CONTROLLER_OPTION,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION,
	CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION,
	CSIS_CMU_CSIS_CONTROLLER_OPTION,
	DNC_CMU_DNC_CONTROLLER_OPTION,
	DNS_CMU_DNS_CONTROLLER_OPTION,
	DPU_CMU_DPU_CONTROLLER_OPTION,
	DSP_CMU_DSP_CONTROLLER_OPTION,
	DSP1_CMU_DSP1_CONTROLLER_OPTION,
	G2D_CMU_G2D_CONTROLLER_OPTION,
	G3D_CMU_G3D_CONTROLLER_OPTION,
	G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION,
	HSI0_CMU_HSI0_CONTROLLER_OPTION,
	HSI1_CMU_HSI1_CONTROLLER_OPTION,
	HSI2_CMU_HSI2_CONTROLLER_OPTION,
	IPP_CMU_IPP_CONTROLLER_OPTION,
	ITP_CMU_ITP_CONTROLLER_OPTION,
	MCSC_CMU_MCSC_CONTROLLER_OPTION,
	MFC0_CMU_MFC0_CONTROLLER_OPTION,
	MIF_CMU_MIF_CONTROLLER_OPTION,
	MIF1_CMU_MIF1_CONTROLLER_OPTION,
	MIF2_CMU_MIF2_CONTROLLER_OPTION,
	MIF3_CMU_MIF3_CONTROLLER_OPTION,
	NPU_CMU_NPU_CONTROLLER_OPTION,
	NPU1_CMU_NPU1_CONTROLLER_OPTION,
	PERIC0_CMU_PERIC0_CONTROLLER_OPTION,
	PERIC1_CMU_PERIC1_CONTROLLER_OPTION,
	PERIS_CMU_PERIS_CONTROLLER_OPTION,
	S2D_CMU_S2D_CONTROLLER_OPTION,
	SSP_CMU_SSP_CONTROLLER_OPTION,
	TNR_CMU_TNR_CONTROLLER_OPTION,
	VRA_CMU_VRA_CONTROLLER_OPTION,
	VTS_CMU_VTS_CONTROLLER_OPTION,
	end_of_sfr,
	num_of_sfr = end_of_sfr - SFR_TYPE,
};

enum sfr_access_id {
	PLL_LOCKTIME_PLL_AUD0_PLL_LOCK_TIME = SFR_ACCESS_TYPE,
	PLL_CON3_PLL_AUD0_ENABLE,
	PLL_CON3_PLL_AUD0_STABLE,
	PLL_CON3_PLL_AUD0_DIV_P,
	PLL_CON3_PLL_AUD0_DIV_M,
	PLL_CON3_PLL_AUD0_DIV_S,
	PLL_CON5_PLL_AUD0_DIV_K,
	PLL_LOCKTIME_PLL_AUD1_PLL_LOCK_TIME,
	PLL_CON3_PLL_AUD1_ENABLE,
	PLL_CON3_PLL_AUD1_STABLE,
	PLL_CON3_PLL_AUD1_DIV_P,
	PLL_CON3_PLL_AUD1_DIV_M,
	PLL_CON3_PLL_AUD1_DIV_S,
	PLL_CON5_PLL_AUD1_DIV_K,
	PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED1_ENABLE,
	PLL_CON3_PLL_SHARED1_STABLE,
	PLL_CON3_PLL_SHARED1_DIV_P,
	PLL_CON3_PLL_SHARED1_DIV_M,
	PLL_CON3_PLL_SHARED1_DIV_S,
	PLL_LOCKTIME_PLL_SHARED4_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED4_ENABLE,
	PLL_CON3_PLL_SHARED4_STABLE,
	PLL_CON3_PLL_SHARED4_DIV_P,
	PLL_CON3_PLL_SHARED4_DIV_M,
	PLL_CON3_PLL_SHARED4_DIV_S,
	PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED3_ENABLE,
	PLL_CON3_PLL_SHARED3_STABLE,
	PLL_CON3_PLL_SHARED3_DIV_P,
	PLL_CON3_PLL_SHARED3_DIV_M,
	PLL_CON3_PLL_SHARED3_DIV_S,
	PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED2_ENABLE,
	PLL_CON3_PLL_SHARED2_STABLE,
	PLL_CON3_PLL_SHARED2_DIV_P,
	PLL_CON3_PLL_SHARED2_DIV_M,
	PLL_CON3_PLL_SHARED2_DIV_S,
	PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME,
	PLL_CON3_PLL_SHARED0_ENABLE,
	PLL_CON3_PLL_SHARED0_STABLE,
	PLL_CON3_PLL_SHARED0_DIV_P,
	PLL_CON3_PLL_SHARED0_DIV_M,
	PLL_CON3_PLL_SHARED0_DIV_S,
	PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME,
	PLL_CON3_PLL_G3D_ENABLE,
	PLL_CON3_PLL_G3D_STABLE,
	PLL_CON3_PLL_G3D_DIV_P,
	PLL_CON3_PLL_G3D_DIV_M,
	PLL_CON3_PLL_G3D_DIV_S,
	PLL_LOCKTIME_PLL_MMC_PLL_LOCK_TIME,
	PLL_CON3_PLL_MMC_ENABLE,
	PLL_CON3_PLL_MMC_STABLE,
	PLL_CON3_PLL_MMC_DIV_P,
	PLL_CON3_PLL_MMC_DIV_M,
	PLL_CON3_PLL_MMC_DIV_S,
	PLL_CON5_PLL_MMC_DIV_K,
	PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME,
	PLL_CON3_PLL_CPUCL0_ENABLE,
	PLL_CON3_PLL_CPUCL0_STABLE,
	PLL_CON3_PLL_CPUCL0_DIV_P,
	PLL_CON3_PLL_CPUCL0_DIV_M,
	PLL_CON3_PLL_CPUCL0_DIV_S,
	PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME,
	PLL_CON3_PLL_CPUCL1_ENABLE,
	PLL_CON3_PLL_CPUCL1_STABLE,
	PLL_CON3_PLL_CPUCL1_DIV_P,
	PLL_CON3_PLL_CPUCL1_DIV_M,
	PLL_CON3_PLL_CPUCL1_DIV_S,
	PLL_LOCKTIME_PLL_MIF_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_ENABLE,
	PLL_CON3_PLL_MIF_STABLE,
	PLL_CON3_PLL_MIF_DIV_P,
	PLL_CON3_PLL_MIF_DIV_M,
	PLL_CON3_PLL_MIF_DIV_S,
	PLL_LOCKTIME_PLL_MIF_EXT_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_EXT_ENABLE,
	PLL_CON3_PLL_MIF_EXT_STABLE,
	PLL_CON3_PLL_MIF_EXT_DIV_P,
	PLL_CON3_PLL_MIF_EXT_DIV_M,
	PLL_CON3_PLL_MIF_EXT_DIV_S,
	PLL_LOCKTIME_PLL_MIF1_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF1_ENABLE,
	PLL_CON3_PLL_MIF1_STABLE,
	PLL_CON3_PLL_MIF1_DIV_P,
	PLL_CON3_PLL_MIF1_DIV_M,
	PLL_CON3_PLL_MIF1_DIV_S,
	PLL_LOCKTIME_PLL_MIF2_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF2_ENABLE,
	PLL_CON3_PLL_MIF2_STABLE,
	PLL_CON3_PLL_MIF2_DIV_P,
	PLL_CON3_PLL_MIF2_DIV_M,
	PLL_CON3_PLL_MIF2_DIV_S,
	PLL_LOCKTIME_PLL_MIF3_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF3_ENABLE,
	PLL_CON3_PLL_MIF3_STABLE,
	PLL_CON3_PLL_MIF3_DIV_P,
	PLL_CON3_PLL_MIF3_DIV_M,
	PLL_CON3_PLL_MIF3_DIV_S,
	PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME,
	PLL_CON3_PLL_MIF_S2D_ENABLE,
	PLL_CON3_PLL_MIF_S2D_STABLE,
	PLL_CON3_PLL_MIF_S2D_DIV_P,
	PLL_CON3_PLL_MIF_S2D_DIV_M,
	PLL_CON3_PLL_MIF_S2D_DIV_S,
	CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_APM_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_APM_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_SELECT,
	CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_BUSY,
	CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_APM_I3C_CP_SELECT,
	CLK_CON_MUX_MUX_CLK_APM_I3C_CP_BUSY,
	CLK_CON_MUX_MUX_CLK_APM_I3C_CP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_DSIF_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_DSIF_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_DSIF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF4_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF4_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF5_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF5_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF6_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF6_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_AUD_CNT_SELECT,
	CLK_CON_MUX_MUX_CLK_AUD_CNT_BUSY,
	CLK_CON_MUX_MUX_CLK_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_BUS0_CMUREF_SELECT,
	CLK_CON_MUX_MUX_BUS0_CMUREF_BUSY,
	CLK_CON_MUX_MUX_BUS0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_BUS1_CMUREF_SELECT,
	CLK_CON_MUX_MUX_BUS1_CMUREF_BUSY,
	CLK_CON_MUX_MUX_BUS1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP0_SELECT,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP0_BUSY,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_USI_CMGP0_SELECT,
	CLK_CON_MUX_MUX_CLK_USI_CMGP0_BUSY,
	CLK_CON_MUX_MUX_CLK_USI_CMGP0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_USI_CMGP1_SELECT,
	CLK_CON_MUX_MUX_CLK_USI_CMGP1_BUSY,
	CLK_CON_MUX_MUX_CLK_USI_CMGP1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_USI_CMGP2_SELECT,
	CLK_CON_MUX_MUX_CLK_USI_CMGP2_BUSY,
	CLK_CON_MUX_MUX_CLK_USI_CMGP2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_USI_CMGP3_SELECT,
	CLK_CON_MUX_MUX_CLK_USI_CMGP3_BUSY,
	CLK_CON_MUX_MUX_CLK_USI_CMGP3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_ADC_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_ADC_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP1_SELECT,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP1_BUSY,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP2_SELECT,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP2_BUSY,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP3_SELECT,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP3_BUSY,
	CLK_CON_MUX_MUX_CLK_I2C_CMGP3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMGP_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_CMGP_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_DBGCORE_UART_CMGP_SELECT,
	CLK_CON_MUX_MUX_CLK_DBGCORE_UART_CMGP_BUSY,
	CLK_CON_MUX_MUX_CLK_DBGCORE_UART_CMGP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFC0_MFC0_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MFC0_MFC0_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFC0_MFC0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DSP_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DSP_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DSP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HPM_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HPM_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_CARD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_CARD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CMU_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CMU_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MFC0_WFD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MFC0_WFD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MFC0_WFD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_CLKCMU_DPU_BUS_SELECT,
	CLK_CON_MUX_CLKCMU_DPU_BUS_BUSY,
	CLK_CON_MUX_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_VRA_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_VRA_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_VRA_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DPU_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DPU_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_VRA_STR_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_VRA_STR_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_VRA_STR_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_BUSP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_BUSP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CPUCL2_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_BUS1_SSS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_BUS1_SSS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_BUS1_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_DNC_BUSM_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_DNC_BUSM_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_DNC_BUSM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_MEIP_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_MEIP_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_MEIP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_GDC_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_GDC_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_MCSC_GDC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_OIS_MCU_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_OIS_MCU_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CSIS_OIS_MCU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_SSP_BUS_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_SSP_BUS_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_SSP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_SELECT,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_BUSY,
	CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CORE_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CORE_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CORE_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_SELECT,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_BUSY,
	CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CPUCL2_CMUREF_SELECT,
	CLK_CON_MUX_MUX_CPUCL2_CMUREF_BUSY,
	CLK_CON_MUX_MUX_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_G3D_BUSD_SELECT,
	CLK_CON_MUX_MUX_CLK_G3D_BUSD_BUSY,
	CLK_CON_MUX_MUX_CLK_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_MIF_CMUREF_SELECT,
	CLK_CON_MUX_MUX_MIF_CMUREF_BUSY,
	CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_MIF1_CMUREF_SELECT,
	CLK_CON_MUX_MUX_MIF1_CMUREF_BUSY,
	CLK_CON_MUX_MUX_MIF1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_MIF2_CMUREF_SELECT,
	CLK_CON_MUX_MUX_MIF2_CMUREF_BUSY,
	CLK_CON_MUX_MUX_MIF2_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_MIF3_CMUREF_SELECT,
	CLK_CON_MUX_MUX_MIF3_CMUREF_BUSY,
	CLK_CON_MUX_MUX_MIF3_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY,
	CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_VTS_BUS_SELECT,
	CLK_CON_MUX_MUX_CLK_VTS_BUS_BUSY,
	CLK_CON_MUX_MUX_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_VTS_DMIC_IF_SELECT,
	CLK_CON_MUX_MUX_CLK_VTS_DMIC_IF_BUSY,
	CLK_CON_MUX_MUX_CLK_VTS_DMIC_IF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_VTS_DMIC_AUD_SELECT,
	CLK_CON_MUX_MUX_CLK_VTS_DMIC_AUD_BUSY,
	CLK_CON_MUX_MUX_CLK_VTS_DMIC_AUD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_VTS_SERIAL_LIF_SELECT,
	CLK_CON_MUX_MUX_CLK_VTS_SERIAL_LIF_BUSY,
	CLK_CON_MUX_MUX_CLK_VTS_SERIAL_LIF_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_APM_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_APM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_DLL_USER_MUX_SEL,
	PLL_CON0_MUX_DLL_USER_BUSY,
	PLL_CON1_MUX_DLL_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKMUX_APM_RCO_USER_MUX_SEL,
	PLL_CON0_MUX_CLKMUX_APM_RCO_USER_BUSY,
	PLL_CON1_MUX_CLKMUX_APM_RCO_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER_BUSY,
	PLL_CON1_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_CP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_CP_USER_BUSY,
	PLL_CON1_MUX_CLKMUX_APM_RCO_I3C_CP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_AUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_BUS0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_BUS1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_BUS1_SSS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_BUS1_SSS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_BUS1_SSS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CMGP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CMGP_RCO_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CPUCL2_BUSP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CPUCL2_BUSP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CPUCL2_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CSIS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_CSIS_OIS_MCU_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_CSIS_OIS_MCU_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_CSIS_OIS_MCU_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DNC_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DNC_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DNC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DNC_BUSM_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DNC_BUSM_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DNC_BUSM_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DNS_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DNS_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DNS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DSP_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DSP_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DSP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_DSP1_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_DSP1_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_DSP1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G2D_G2D_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_G3D_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI1_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI1_UFS_CARD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI1_UFS_CARD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI1_UFS_CARD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI1_UFS_EMBD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI1_UFS_EMBD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI1_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_IPP_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_IPP_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_IPP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_ITP_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_ITP_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_ITP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MCSC_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MCSC_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MCSC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MCSC_MEIP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MCSC_MEIP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MCSC_MEIP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MCSC_GDC_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MCSC_GDC_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MCSC_GDC_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MFC0_MFC0_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MFC0_MFC0_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MFC0_MFC0_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MFC0_WFD_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MFC0_WFD_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MFC0_WFD_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL,
	PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY,
	PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MIF1_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_CLKMUX_MIF1_DDRPHY2X_MUX_SEL,
	PLL_CON0_CLKMUX_MIF1_DDRPHY2X_BUSY,
	PLL_CON1_CLKMUX_MIF1_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MIF2_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_CLKMUX_MIF2_DDRPHY2X_MUX_SEL,
	PLL_CON0_CLKMUX_MIF2_DDRPHY2X_BUSY,
	PLL_CON1_CLKMUX_MIF2_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_MIF3_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_CLKMUX_MIF3_DDRPHY2X_MUX_SEL,
	PLL_CON0_CLKMUX_MIF3_DDRPHY2X_BUSY,
	PLL_CON1_CLKMUX_MIF3_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_NPU_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_NPU_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_NPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_NPU1_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_NPU1_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_NPU1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI00_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI01_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI02_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI03_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI04_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI05_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI_I2C_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_UART_DBG_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI13_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI13_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI13_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC0_USI15_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_UART_BT_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI_I2C_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI06_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI07_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI08_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI09_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI18_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI18_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI18_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI16_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIC1_USI17_USI_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_PERIS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL,
	PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY,
	PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_SSP_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_SSP_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_SSP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_TNR_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_TNR_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_TNR_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_VRA_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_VRA_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_VRA_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_VRA_STR_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_VRA_STR_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_VRA_STR_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_VTS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_VTS_RCO_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_VTS_RCO_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_VTS_RCO_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_VTS_AUD0_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_VTS_AUD0_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_VTS_AUD0_USER_ENABLE_AUTOMATIC_CLKGATING,
	PLL_CON0_MUX_CLKCMU_VTS_AUD1_USER_MUX_SEL,
	PLL_CON0_MUX_CLKCMU_VTS_AUD1_USER_BUSY,
	PLL_CON1_MUX_CLKCMU_VTS_AUD1_USER_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_BUSY,
	CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_MUX_MUX_CLK_PERIS_GIC_BUSY,
	CLK_CON_MUX_MUX_CLK_PERIS_GIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_VTS_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_VTS_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CMGP_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CMGP_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_APM_I3C_CP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_APM_I3C_CP_BUSY,
	CLK_CON_DIV_DIV_CLK_APM_I3C_CP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_PLL_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_PLL_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_DSIF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_DSIF_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_DSIF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_CNT_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_CNT_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF4_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF4_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF5_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF5_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_SCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_SCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC1_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC1_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF6_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF6_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC0_BUSY,
	CLK_CON_DIV_DIV_CLK_AUD_DMIC0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_BUS0_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_BUS0_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_BUS0_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_BUS1_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_BUS1_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_BUS1_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP0_BUSY,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_USI_CMGP1_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_USI_CMGP1_BUSY,
	CLK_CON_DIV_DIV_CLK_USI_CMGP1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_USI_CMGP0_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_USI_CMGP0_BUSY,
	CLK_CON_DIV_DIV_CLK_USI_CMGP0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_USI_CMGP2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_USI_CMGP2_BUSY,
	CLK_CON_DIV_DIV_CLK_USI_CMGP2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_USI_CMGP3_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_USI_CMGP3_BUSY,
	CLK_CON_DIV_DIV_CLK_USI_CMGP3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP1_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP1_BUSY,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP2_BUSY,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP3_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP3_BUSY,
	CLK_CON_DIV_DIV_CLK_I2C_CMGP3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMGP_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMGP_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DBGCORE_UART_CMGP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DBGCORE_UART_CMGP_BUSY,
	CLK_CON_DIV_DIV_CLK_DBGCORE_UART_CMGP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_APM_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_APM_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC0_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC0_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIS_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIS_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI2_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI2_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLKCMU_DPU_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLKCMU_DPU_BUS_BUSY,
	CLK_CON_DIV_DIV_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED4_DIV4_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED4_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED4_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED4_DIV3_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED4_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED4_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED4_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED4_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED4_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV4_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFC0_MFC0_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MFC0_MFC0_BUSY,
	CLK_CON_DIV_CLKCMU_MFC0_MFC0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G2D_G2D_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G2D_G2D_BUSY,
	CLK_CON_DIV_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_BUSY,
	CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI1_UFS_EMBD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI1_UFS_EMBD_BUSY,
	CLK_CON_DIV_CLKCMU_HSI1_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DSP_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DSP_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_DSP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC1_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC1_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_BUS0_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_BUS0_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_IPP_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_IPP_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_ITP_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_ITP_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_AUD_CPU_DIVRATIO,
	CLK_CON_DIV_CLKCMU_AUD_CPU_BUSY,
	CLK_CON_DIV_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_G2D_MSCL_DIVRATIO,
	CLK_CON_DIV_CLKCMU_G2D_MSCL_BUSY,
	CLK_CON_DIV_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HPM_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HPM_BUSY,
	CLK_CON_DIV_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK3_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK3_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD_BUSY,
	CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI0_DPGTC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI0_DPGTC_BUSY,
	CLK_CON_DIV_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_NPU_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_NPU_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MFC0_WFD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MFC0_WFD_BUSY,
	CLK_CON_DIV_CLKCMU_MFC0_WFD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY,
	CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY,
	CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY,
	CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLKCMU_DPU_DIVRATIO,
	CLK_CON_DIV_DIV_CLKCMU_DPU_BUSY,
	CLK_CON_DIV_DIV_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI0_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI0_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_VRA_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_VRA_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_VRA_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK4_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK4_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CMU_BOOST_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CMU_BOOST_BUSY,
	CLK_CON_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_VRA_STR_DIVRATIO,
	CLK_CON_DIV_CLKCMU_VRA_STR_BUSY,
	CLK_CON_DIV_CLKCMU_VRA_STR_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CPUCL2_BUSP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CPUCL2_BUSP_BUSY,
	CLK_CON_DIV_CLKCMU_CPUCL2_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_BUS1_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_BUS1_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_BUS1_SSS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_BUS1_SSS_BUSY,
	CLK_CON_DIV_CLKCMU_BUS1_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CSIS_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CSIS_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DNC_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DNC_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_TNR_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_TNR_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MCSC_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MCSC_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_MCSC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_PLL_SHARED2_DIV2_DIVRATIO,
	CLK_CON_DIV_PLL_SHARED2_DIV2_BUSY,
	CLK_CON_DIV_PLL_SHARED2_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DNS_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DNS_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_DNC_BUSM_DIVRATIO,
	CLK_CON_DIV_CLKCMU_DNC_BUSM_BUSY,
	CLK_CON_DIV_CLKCMU_DNC_BUSM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI1_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI1_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_DIVRATIO,
	CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_BUSY,
	CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MCSC_MEIP_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MCSC_MEIP_BUSY,
	CLK_CON_DIV_CLKCMU_MCSC_MEIP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_MCSC_GDC_DIVRATIO,
	CLK_CON_DIV_CLKCMU_MCSC_GDC_BUSY,
	CLK_CON_DIV_CLKCMU_MCSC_GDC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CSIS_OIS_MCU_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CSIS_OIS_MCU_BUSY,
	CLK_CON_DIV_CLKCMU_CSIS_OIS_MCU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_SSP_BUS_DIVRATIO,
	CLK_CON_DIV_CLKCMU_SSP_BUS_BUSY,
	CLK_CON_DIV_CLKCMU_SSP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_CIS_CLK5_DIVRATIO,
	CLK_CON_DIV_CLKCMU_CIS_CLK5_BUSY,
	CLK_CON_DIV_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CSIS_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_CSIS_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_CSIS_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DNC_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DNC_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DNC_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DNS_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DNS_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DNS_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DPU_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DSP_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DSP_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DSP_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_DSP1_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_DSP1_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_DSP1_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G2D_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G2D_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_G2D_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_IPP_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_IPP_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_IPP_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_ITP_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_ITP_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_ITP_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MCSC_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MCSC_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_MCSC_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_MFC0_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_MFC0_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_MFC0_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NPU_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NPU_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_NPU_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_NPU1_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_NPU1_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_NPU1_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI18_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI18_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI18_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_BUSY,
	CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_SSP_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_SSP_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_SSP_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_TNR_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_TNR_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_TNR_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VRA_BUSP_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_VRA_BUSP_BUSY,
	CLK_CON_DIV_DIV_CLK_VRA_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_BUS_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_VTS_BUS_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_PAD_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_PAD_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_PAD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_PAD_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_PAD_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_PAD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIV2_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIV2_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_DIVRATIO,
	CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_BUSY,
	CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_BUSY,
	CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_DIV_CLK_G3D_BUSD_BUSY,
	CLK_CON_DIV_DIV_CLK_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_AUD_DMIC1_CG_VAL,
	CLK_CON_GAT_CLK_AUD_DMIC1_MANUAL,
	CLK_CON_GAT_CLK_AUD_DMIC1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_AUD_DMIC0_CG_VAL,
	CLK_CON_GAT_CLK_AUD_DMIC0_MANUAL,
	CLK_CON_GAT_CLK_AUD_DMIC0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL,
	CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MFC0_MFC0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFC0_MFC0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFC0_MFC0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_EMBD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_EMBD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DSP_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DSP_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DSP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HPM_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HPM_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_CARD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_CARD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_CARD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MFC0_WFD_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MFC0_WFD_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MFC0_WFD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDP_DEBUG_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDP_DEBUG_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDP_DEBUG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DPU_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_VRA_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_VRA_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_VRA_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_VRA_STR_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_VRA_STR_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_VRA_STR_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_BUSP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_BUSP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CPUCL2_BUSP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_BUS1_SSS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_BUS1_SSS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_BUS1_SSS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_DNC_BUSM_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_DNC_BUSM_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_DNC_BUSM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_MEIP_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_MEIP_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_MEIP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_GDC_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_GDC_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_MCSC_GDC_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLKCMU_G3D_BUS_CG_VAL,
	CLK_CON_GAT_CLKCMU_G3D_BUS_MANUAL,
	CLK_CON_GAT_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS_MCU_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS_MCU_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS_MCU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_SSP_BUS_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_SSP_BUS_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_SSP_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_CG_VAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_MANUAL,
	CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_QE_G3D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_CG_VAL,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_MANUAL,
	CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_CG_VAL,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_MANUAL,
	CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSPCNPUC_200_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSPCNPUC_200_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSPCNPUC_200_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPUCDSPC_533_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPUCDSPC_533_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPUCDSPC_533_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DSPCNPUC_800_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DSPCNPUC_800_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DSPCNPUC_800_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPUCDSPC_800_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPUCDSPC_800_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPUCDSPC_800_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_CLK_C2COM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_CLK_C2COM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_CLK_C2COM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF0_IPPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF0_IPPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF0_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF1_IPPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF1_IPPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF1_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF4_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF4_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF4_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_NPU_SRAM0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_NPU_SRAM0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_NPU_SRAM0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_ABM_APB_DSP_DBG_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_ABM_APB_DSP_DBG_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_ABM_APB_DSP_DBG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_NPU_SRAM1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_NPU_SRAM1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_NPU_SRAM1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_LOW_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_LOW_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_LOW_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF0_IPPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF0_IPPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF0_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF1_IPPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF1_IPPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF1_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF4_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF4_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF4_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF1_ITPMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF1_ITPMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF1_ITPMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF2_ITPMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF2_ITPMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF2_ITPMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_XIU_D0_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MEIP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MEIP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MEIP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MEIP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MEIP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MEIP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_ITSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_ITSC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_ITSC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_ITSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_ITSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_ITSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_ITSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_XIU_D1_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MEIP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MEIP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_MEIP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MEIP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MEIP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MEIP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MEIP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MEIP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MEIP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_MEIP_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_MEIP_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_MEIP_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_ITPMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_ITPMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF0_ITPMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_ITPMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_ITPMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF1_ITPMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_ITPMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_ITPMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF2_ITPMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF3_ITPMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF3_ITPMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF3_ITPMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMEIP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMEIP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMEIP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_MEIPMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_MEIPMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_MEIPMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_MEIPMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_MEIPMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_MEIPMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMEIP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMEIP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMEIP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MEIP_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MEIP_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MEIP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_MCSC_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_MCSC_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MEIP_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MEIP_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_MEIP_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MEIP_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MEIP_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MEIP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_SOC_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_SOC_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_SOC_MPACE_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_SOC_MPACE_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_SOC_MPACE_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT0_SETREG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT0_SETREG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT0_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT1_SETREG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT1_SETREG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AXI_D_NPU_SRAM1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AXI_D_NPU_SRAM1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AXI_D_NPU_SRAM1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AXI_D_NPU_SRAM0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AXI_D_NPU_SRAM0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AXI_D_NPU_SRAM0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_NPU1_UID_NPU1_CMU_NPU1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_NPU1_UID_NPU1_CMU_NPU1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_NPU1_UID_NPU1_CMU_NPU1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_RSTNSYNC_CLK_NPU1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_P_NPU1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_P_NPU1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_P_NPU1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_4_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_5_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_6_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_D_NPUD0_D1_7_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AST_P_NPUD1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHM_AXI_D_IDPSRAM3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_4_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_5_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_6_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_D_NPUD1_D1_7_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_SYSREG_NPU1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_SYSREG_NPU1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_SYSREG_NPU1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_P_NPU1_DONE_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_P_NPU1_DONE_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_LHS_AST_P_NPU1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_PPMU_NPU1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_NPU1_UID_NPU1_PPC_WRAPPER_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_SS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_SS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_SSP_UID_SS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_TNR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_TNR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_TNR_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_TNR_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_TNR_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_TNR_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_VRA_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_VRA_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_VRA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_VRA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_VRA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_VRA_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_VRA_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_VRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_VRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_STR_IPCLKPORT_I_STR_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_STR_IPCLKPORT_I_STR_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_STR_IPCLKPORT_I_STR_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_STR_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_STR_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_STR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_VRA_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_VRA_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_AXI_STR_IPCLKPORT_ACLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_AXI_STR_IPCLKPORT_ACLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_AXI_STR_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_STR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_STR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_STR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_STR_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_STR_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_STR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_STR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_STR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_STR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_VRA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_VRA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_STR_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_STR_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_STR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_STR_IPCLKPORT_PCLKM_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_STR_IPCLKPORT_PCLKM_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_STR_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK_CG_VAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK_MANUAL,
	CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI0_USBDP_DEBUG_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF1_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF2_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF3_BUSD_ENABLE_AUTOMATIC_CLKGATING,
	CLK_CON_DIV_CLK_MIF_BUSD_S2D_ENABLE_AUTOMATIC_CLKGATING,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE,
	QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ,
	QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_RTC_QCH_ENABLE,
	QCH_CON_APBIF_RTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBIF_TOP_RTC_QCH_ENABLE,
	QCH_CON_APBIF_TOP_RTC_QCH_CLOCK_REQ,
	QCH_CON_APBIF_TOP_RTC_QCH_EXPIRE_VAL,
	QCH_CON_APBIF_TOP_RTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APM_CMU_APM_QCH_ENABLE,
	QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ,
	QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL,
	QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DTZPC_APM_QCH_ENABLE,
	QCH_CON_DTZPC_APM_QCH_CLOCK_REQ,
	QCH_CON_DTZPC_APM_QCH_EXPIRE_VAL,
	QCH_CON_DTZPC_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL,
	QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_I3C_APM_CP_QCH_P_ENABLE,
	QCH_CON_I3C_APM_CP_QCH_P_CLOCK_REQ,
	QCH_CON_I3C_APM_CP_QCH_P_EXPIRE_VAL,
	QCH_CON_I3C_APM_CP_QCH_P_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_I3C_APM_CP_QCH_S_ENABLE,
	DMYQCH_CON_I3C_APM_CP_QCH_S_CLOCK_REQ,
	DMYQCH_CON_I3C_APM_CP_QCH_S_IGNORE_FORCE_PM_EN,
	QCH_CON_I3C_APM_PMIC_QCH_P_ENABLE,
	QCH_CON_I3C_APM_PMIC_QCH_P_CLOCK_REQ,
	QCH_CON_I3C_APM_PMIC_QCH_P_EXPIRE_VAL,
	QCH_CON_I3C_APM_PMIC_QCH_P_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_I3C_APM_PMIC_QCH_S_ENABLE,
	DMYQCH_CON_I3C_APM_PMIC_QCH_S_CLOCK_REQ,
	DMYQCH_CON_I3C_APM_PMIC_QCH_S_IGNORE_FORCE_PM_EN,
	QCH_CON_INTMEM_QCH_ENABLE,
	QCH_CON_INTMEM_QCH_CLOCK_REQ,
	QCH_CON_INTMEM_QCH_EXPIRE_VAL,
	QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_C_VTS_QCH_ENABLE,
	QCH_CON_LHM_AXI_C_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_C_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_C_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_APM_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_APM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_C_CMGP_QCH_ENABLE,
	QCH_CON_LHS_AXI_C_CMGP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_C_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_C_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_APM_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_APM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_LP_VTS_QCH_ENABLE,
	QCH_CON_LHS_AXI_LP_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_LP_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_LP_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_AP_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_APM_VTS_QCH_ENABLE,
	QCH_CON_MAILBOX_APM_VTS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_APM_VTS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_APM_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PEM_QCH_ENABLE,
	QCH_CON_PEM_QCH_CLOCK_REQ,
	QCH_CON_PEM_QCH_EXPIRE_VAL,
	QCH_CON_PEM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PMU_INTR_GEN_QCH_ENABLE,
	QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ,
	QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL,
	QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ROM_CRC32_HOST_QCH_ENABLE,
	QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ,
	QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL,
	QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_ENABLE,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_ENABLE,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_SPEEDY_APM_QCH_ENABLE,
	QCH_CON_SPEEDY_APM_QCH_CLOCK_REQ,
	QCH_CON_SPEEDY_APM_QCH_EXPIRE_VAL,
	QCH_CON_SPEEDY_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPEEDY_SUB_APM_QCH_ENABLE,
	QCH_CON_SPEEDY_SUB_APM_QCH_CLOCK_REQ,
	QCH_CON_SPEEDY_SUB_APM_QCH_EXPIRE_VAL,
	QCH_CON_SPEEDY_SUB_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SS_DBGCORE_QCH_GREBE_ENABLE,
	QCH_CON_SS_DBGCORE_QCH_GREBE_CLOCK_REQ,
	QCH_CON_SS_DBGCORE_QCH_GREBE_EXPIRE_VAL,
	QCH_CON_SS_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN,
	QCH_CON_SS_DBGCORE_QCH_DBG_ENABLE,
	QCH_CON_SS_DBGCORE_QCH_DBG_CLOCK_REQ,
	QCH_CON_SS_DBGCORE_QCH_DBG_EXPIRE_VAL,
	QCH_CON_SS_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_APM_QCH_ENABLE,
	QCH_CON_SYSREG_APM_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_APM_QCH_ENABLE,
	QCH_CON_VGEN_LITE_APM_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_APM_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_APM_QCH_ENABLE,
	QCH_CON_WDT_APM_QCH_CLOCK_REQ,
	QCH_CON_WDT_APM_QCH_EXPIRE_VAL,
	QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_ACLK_ENABLE,
	QCH_CON_ABOX_QCH_ACLK_CLOCK_REQ,
	QCH_CON_ABOX_QCH_ACLK_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_ACLK_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK_DSIF_ENABLE,
	QCH_CON_ABOX_QCH_BCLK_DSIF_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK_DSIF_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK_DSIF_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK0_ENABLE,
	QCH_CON_ABOX_QCH_BCLK0_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK0_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK0_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK1_ENABLE,
	QCH_CON_ABOX_QCH_BCLK1_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK1_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK1_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK2_ENABLE,
	QCH_CON_ABOX_QCH_BCLK2_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK2_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK2_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK3_ENABLE,
	QCH_CON_ABOX_QCH_BCLK3_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK3_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK3_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ABOX_QCH_CPU_ENABLE,
	DMYQCH_CON_ABOX_QCH_CPU_CLOCK_REQ,
	DMYQCH_CON_ABOX_QCH_CPU_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK4_ENABLE,
	QCH_CON_ABOX_QCH_BCLK4_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK4_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK4_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_CNT_ENABLE,
	QCH_CON_ABOX_QCH_CNT_CLOCK_REQ,
	QCH_CON_ABOX_QCH_CNT_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_CNT_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK5_ENABLE,
	QCH_CON_ABOX_QCH_BCLK5_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK5_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK5_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_CCLK_ASB_ENABLE,
	QCH_CON_ABOX_QCH_CCLK_ASB_CLOCK_REQ,
	QCH_CON_ABOX_QCH_CCLK_ASB_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_CCLK_ASB_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_SCLK_ENABLE,
	QCH_CON_ABOX_QCH_SCLK_CLOCK_REQ,
	QCH_CON_ABOX_QCH_SCLK_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_ABOX_QCH_BCLK6_ENABLE,
	QCH_CON_ABOX_QCH_BCLK6_CLOCK_REQ,
	QCH_CON_ABOX_QCH_BCLK6_EXPIRE_VAL,
	QCH_CON_ABOX_QCH_BCLK6_IGNORE_FORCE_PM_EN,
	QCH_CON_AUD_CMU_AUD_QCH_ENABLE,
	QCH_CON_AUD_CMU_AUD_QCH_CLOCK_REQ,
	QCH_CON_AUD_CMU_AUD_QCH_EXPIRE_VAL,
	QCH_CON_AUD_CMU_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_AUD_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_AUD_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_AUD_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_AUD_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_AUD_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_AUD_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_AUD_QCH_ENABLE,
	QCH_CON_PPMU_AUD_QCH_CLOCK_REQ,
	QCH_CON_PPMU_AUD_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SMMU_AUD_QCH_S1_ENABLE,
	QCH_CON_SMMU_AUD_QCH_S1_CLOCK_REQ,
	QCH_CON_SMMU_AUD_QCH_S1_EXPIRE_VAL,
	QCH_CON_SMMU_AUD_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SMMU_AUD_QCH_S2_ENABLE,
	QCH_CON_SMMU_AUD_QCH_S2_CLOCK_REQ,
	QCH_CON_SMMU_AUD_QCH_S2_EXPIRE_VAL,
	QCH_CON_SMMU_AUD_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_AUD_QCH_ENABLE,
	QCH_CON_SYSREG_AUD_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_AUD_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_AUD_QCH_ENABLE,
	QCH_CON_VGEN_LITE_AUD_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_AUD_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_AUD_QCH_ENABLE,
	QCH_CON_WDT_AUD_QCH_CLOCK_REQ,
	QCH_CON_WDT_AUD_QCH_EXPIRE_VAL,
	QCH_CON_WDT_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUS0_CMU_BUS0_QCH_ENABLE,
	QCH_CON_BUS0_CMU_BUS0_QCH_CLOCK_REQ,
	QCH_CON_BUS0_CMU_BUS0_QCH_EXPIRE_VAL,
	QCH_CON_BUS0_CMU_BUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUSIF_CMUTOPC_QCH_ENABLE,
	QCH_CON_BUSIF_CMUTOPC_QCH_CLOCK_REQ,
	QCH_CON_BUSIF_CMUTOPC_QCH_EXPIRE_VAL,
	QCH_CON_BUSIF_CMUTOPC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CACHEAID_BUS0_QCH_ENABLE,
	QCH_CON_CACHEAID_BUS0_QCH_CLOCK_REQ,
	QCH_CON_CACHEAID_BUS0_QCH_EXPIRE_VAL,
	QCH_CON_CACHEAID_BUS0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_BUS0_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_BUS0_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_BUS0_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_BUS0_QCH_ENABLE,
	QCH_CON_D_TZPC_BUS0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_BUS0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_BUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D_HSI1_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D_HSI1_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_CSIS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_MCSC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_CSIS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_MCSC_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_AUD_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_AUD_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_AUD_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_DNS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_DNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_IPP_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_IPP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_SSP_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_SSP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_SSP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_SSP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_TNR_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_VRA_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_VRA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_VRA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_AUD_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_AUD_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_AUD_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_CSIS_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_HSI1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_HSI1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_IPP_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_IPP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_ITP_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_ITP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_ITP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MCSC_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MIF0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MIF1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MIF2_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF2_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MIF3_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MIF3_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MIF3_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MIF3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_PERIC1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_PERIS_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_PERIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_PERIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_PERIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_SSP_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_SSP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_SSP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_SSP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_TNR_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_VRA_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_VRA_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_VRA_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_BUS0_QCH_ENABLE,
	QCH_CON_SYSREG_BUS0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_BUS0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_BUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D0_BUS0_QCH_ENABLE,
	QCH_CON_TREX_D0_BUS0_QCH_CLOCK_REQ,
	QCH_CON_TREX_D0_BUS0_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D0_BUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D1_BUS0_QCH_ENABLE,
	QCH_CON_TREX_D1_BUS0_QCH_CLOCK_REQ,
	QCH_CON_TREX_D1_BUS0_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D1_BUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P_BUS0_QCH_ENABLE,
	QCH_CON_TREX_P_BUS0_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_BUS0_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_BUS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ADM_AHB_SSS_QCH_ENABLE,
	QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ,
	QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL,
	QCH_CON_ADM_AHB_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_D_SSS_QCH_ENABLE,
	QCH_CON_BAAW_D_SSS_QCH_CLOCK_REQ,
	QCH_CON_BAAW_D_SSS_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_D_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_DNC_QCH_ENABLE,
	QCH_CON_BAAW_P_DNC_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_DNC_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_P_VTS_QCH_ENABLE,
	QCH_CON_BAAW_P_VTS_QCH_CLOCK_REQ,
	QCH_CON_BAAW_P_VTS_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_P_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BUS1_CMU_BUS1_QCH_ENABLE,
	QCH_CON_BUS1_CMU_BUS1_QCH_CLOCK_REQ,
	QCH_CON_BUS1_CMU_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_BUS1_CMU_BUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CACHEAID_BUS1_QCH_ENABLE,
	QCH_CON_CACHEAID_BUS1_QCH_CLOCK_REQ,
	QCH_CON_CACHEAID_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_CACHEAID_BUS1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_BUS1_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_BUS1_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_BUS1_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DIT_QCH_ENABLE,
	QCH_CON_DIT_QCH_CLOCK_REQ,
	QCH_CON_DIT_QCH_EXPIRE_VAL,
	QCH_CON_DIT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_BUS1_QCH_ENABLE,
	QCH_CON_D_TZPC_BUS1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_BUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D0_DNC_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D0_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D0_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D0_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D0_G2D_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D0_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D0_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D0_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D1_DNC_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D1_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D1_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D1_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D1_G2D_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D1_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D1_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D1_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D2_DNC_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D2_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D2_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D2_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D2_G2D_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D2_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D2_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D_HSI0_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACEL_D_HSI2_QCH_ENABLE,
	QCH_CON_LHM_ACEL_D_HSI2_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACEL_D_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACEL_D_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_DPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D0_MFC0_QCH_ENABLE,
	QCH_CON_LHM_AXI_D0_MFC0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D0_MFC0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D0_MFC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_DPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D1_MFC0_QCH_ENABLE,
	QCH_CON_LHM_AXI_D1_MFC0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D1_MFC0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D1_MFC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D2_DPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_D2_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D2_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D2_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_APM_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_SSS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_SSS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_SSS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_VTS_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_SSS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_SSS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_SSS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_D0BUS1_P0CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DNC_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_G2D_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_HSI0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_HSI2_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_HSI2_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_MFC0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_MFC0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_MFC0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_MFC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_NPU0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_NPU0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_NPU0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_NPU0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_NPU1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_NPU1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_NPU1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_NPU1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_PERIC0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_VTS_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDMA_QCH_ENABLE,
	QCH_CON_PDMA_QCH_CLOCK_REQ,
	QCH_CON_PDMA_QCH_EXPIRE_VAL,
	QCH_CON_PDMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PDMA_QCH_ENABLE,
	QCH_CON_QE_PDMA_QCH_CLOCK_REQ,
	QCH_CON_QE_PDMA_QCH_EXPIRE_VAL,
	QCH_CON_QE_PDMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_RTIC_QCH_ENABLE,
	QCH_CON_QE_RTIC_QCH_CLOCK_REQ,
	QCH_CON_QE_RTIC_QCH_EXPIRE_VAL,
	QCH_CON_QE_RTIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_SPDMA_QCH_ENABLE,
	QCH_CON_QE_SPDMA_QCH_CLOCK_REQ,
	QCH_CON_QE_SPDMA_QCH_EXPIRE_VAL,
	QCH_CON_QE_SPDMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_SSS_QCH_ENABLE,
	QCH_CON_QE_SSS_QCH_CLOCK_REQ,
	QCH_CON_QE_SSS_QCH_EXPIRE_VAL,
	QCH_CON_QE_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RTIC_QCH_ENABLE,
	QCH_CON_RTIC_QCH_CLOCK_REQ,
	QCH_CON_RTIC_QCH_EXPIRE_VAL,
	QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SBIC_QCH_ENABLE,
	QCH_CON_SBIC_QCH_CLOCK_REQ,
	QCH_CON_SBIC_QCH_EXPIRE_VAL,
	QCH_CON_SBIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SPDMA_QCH_ENABLE,
	QCH_CON_SPDMA_QCH_CLOCK_REQ,
	QCH_CON_SPDMA_QCH_EXPIRE_VAL,
	QCH_CON_SPDMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSS_QCH_ENABLE,
	QCH_CON_SSS_QCH_CLOCK_REQ,
	QCH_CON_SSS_QCH_EXPIRE_VAL,
	QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_S2_ACVPS_QCH_ENABLE,
	QCH_CON_SYSMMU_S2_ACVPS_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_S2_ACVPS_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_S2_ACVPS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_S2_DIT_QCH_ENABLE,
	QCH_CON_SYSMMU_S2_DIT_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_S2_DIT_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_S2_DIT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_S2_SBIC_QCH_ENABLE,
	QCH_CON_SYSMMU_S2_SBIC_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_S2_SBIC_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_S2_SBIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_BUS1_QCH_ENABLE,
	QCH_CON_SYSREG_BUS1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_BUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D0_BUS1_QCH_ENABLE,
	QCH_CON_TREX_D0_BUS1_QCH_CLOCK_REQ,
	QCH_CON_TREX_D0_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D0_BUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D1_BUS1_QCH_ENABLE,
	QCH_CON_TREX_D1_BUS1_QCH_CLOCK_REQ,
	QCH_CON_TREX_D1_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D1_BUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P_BUS1_QCH_ENABLE,
	QCH_CON_TREX_P_BUS1_QCH_CLOCK_REQ,
	QCH_CON_TREX_P_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P_BUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_RB_BUS1_QCH_ENABLE,
	QCH_CON_TREX_RB_BUS1_QCH_CLOCK_REQ,
	QCH_CON_TREX_RB_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_TREX_RB_BUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_BUS1_QCH_ENABLE,
	QCH_CON_VGEN_LITE_BUS1_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_BUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_PDMA_QCH_ENABLE,
	QCH_CON_VGEN_PDMA_QCH_CLOCK_REQ,
	QCH_CON_VGEN_PDMA_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_PDMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ADC_CMGP_QCH_S0_ENABLE,
	QCH_CON_ADC_CMGP_QCH_S0_CLOCK_REQ,
	QCH_CON_ADC_CMGP_QCH_S0_EXPIRE_VAL,
	QCH_CON_ADC_CMGP_QCH_S0_IGNORE_FORCE_PM_EN,
	QCH_CON_ADC_CMGP_QCH_S1_ENABLE,
	QCH_CON_ADC_CMGP_QCH_S1_CLOCK_REQ,
	QCH_CON_ADC_CMGP_QCH_S1_EXPIRE_VAL,
	QCH_CON_ADC_CMGP_QCH_S1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADC_CMGP_QCH_OSC_ENABLE,
	DMYQCH_CON_ADC_CMGP_QCH_OSC_CLOCK_REQ,
	DMYQCH_CON_ADC_CMGP_QCH_OSC_IGNORE_FORCE_PM_EN,
	QCH_CON_CMGP_CMU_CMGP_QCH_ENABLE,
	QCH_CON_CMGP_CMU_CMGP_QCH_CLOCK_REQ,
	QCH_CON_CMGP_CMU_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_CMGP_CMU_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DBGCORE_UART_CMGP_QCH_ENABLE,
	QCH_CON_DBGCORE_UART_CMGP_QCH_CLOCK_REQ,
	QCH_CON_DBGCORE_UART_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_DBGCORE_UART_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CMGP_QCH_ENABLE,
	QCH_CON_D_TZPC_CMGP_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_CMGP_QCH_ENABLE,
	QCH_CON_GPIO_CMGP_QCH_CLOCK_REQ,
	QCH_CON_GPIO_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP0_QCH_ENABLE,
	QCH_CON_I2C_CMGP0_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP0_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP1_QCH_ENABLE,
	QCH_CON_I2C_CMGP1_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP1_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP2_QCH_ENABLE,
	QCH_CON_I2C_CMGP2_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP2_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_I2C_CMGP3_QCH_ENABLE,
	QCH_CON_I2C_CMGP3_QCH_CLOCK_REQ,
	QCH_CON_I2C_CMGP3_QCH_EXPIRE_VAL,
	QCH_CON_I2C_CMGP3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_C_CMGP_QCH_ENABLE,
	QCH_CON_LHM_AXI_C_CMGP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_C_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_C_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP2APM_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP2APM_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP2APM_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP2APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH_ENABLE,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CMGP2PMU_AP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CMGP0_QCH_ENABLE,
	QCH_CON_USI_CMGP0_QCH_CLOCK_REQ,
	QCH_CON_USI_CMGP0_QCH_EXPIRE_VAL,
	QCH_CON_USI_CMGP0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CMGP1_QCH_ENABLE,
	QCH_CON_USI_CMGP1_QCH_CLOCK_REQ,
	QCH_CON_USI_CMGP1_QCH_EXPIRE_VAL,
	QCH_CON_USI_CMGP1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CMGP2_QCH_ENABLE,
	QCH_CON_USI_CMGP2_QCH_CLOCK_REQ,
	QCH_CON_USI_CMGP2_QCH_EXPIRE_VAL,
	QCH_CON_USI_CMGP2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI_CMGP3_QCH_ENABLE,
	QCH_CON_USI_CMGP3_QCH_CLOCK_REQ,
	QCH_CON_USI_CMGP3_QCH_EXPIRE_VAL,
	QCH_CON_USI_CMGP3_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0_ENABLE,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK0_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1_ENABLE,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2_ENABLE,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK2_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3_ENABLE,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK3_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4_ENABLE,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK4_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5_ENABLE,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5_CLOCK_REQ,
	DMYQCH_CON_DFTMUX_TOP_QCH_CIS_CLK5_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_OTP_QCH_ENABLE,
	DMYQCH_CON_OTP_QCH_CLOCK_REQ,
	DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BDU_QCH_ENABLE,
	QCH_CON_BDU_QCH_CLOCK_REQ,
	QCH_CON_BDU_QCH_EXPIRE_VAL,
	QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CCI_QCH_ENABLE,
	DMYQCH_CON_CCI_QCH_CLOCK_REQ,
	DMYQCH_CON_CCI_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CORE_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CORE_CMU_CORE_QCH_ENABLE,
	QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ,
	QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL,
	QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CORE_QCH_ENABLE,
	QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D0_G3D_QCH_ENABLE,
	QCH_CON_LHM_ACE_D0_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D0_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D0_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D1_G3D_QCH_ENABLE,
	QCH_CON_LHM_ACE_D1_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D1_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D1_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D2_G3D_QCH_ENABLE,
	QCH_CON_LHM_ACE_D2_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D2_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D2_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ACE_D3_G3D_QCH_ENABLE,
	QCH_CON_LHM_ACE_D3_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_ACE_D3_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ACE_D3_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_L_CORE_QCH_ENABLE,
	QCH_CON_LHM_AXI_L_CORE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_L_CORE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_L_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_D0BUS1_P0CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T_BDU_QCH_ENABLE,
	QCH_CON_LHS_ATB_T_BDU_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T_BDU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_L_CORE_QCH_ENABLE,
	QCH_CON_LHS_AXI_L_CORE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_L_CORE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_L_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_APM_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_CPUCL2_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CPUCL2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_G3D_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPCFW_G3D_QCH_ENABLE,
	QCH_CON_PPCFW_G3D_QCH_CLOCK_REQ,
	QCH_CON_PPCFW_G3D_QCH_EXPIRE_VAL,
	QCH_CON_PPCFW_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CPUCL0_0_QCH_ENABLE,
	QCH_CON_PPC_CPUCL0_0_QCH_CLOCK_REQ,
	QCH_CON_PPC_CPUCL0_0_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CPUCL0_1_QCH_ENABLE,
	QCH_CON_PPC_CPUCL0_1_QCH_CLOCK_REQ,
	QCH_CON_PPC_CPUCL0_1_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CPUCL2_0_QCH_ENABLE,
	QCH_CON_PPC_CPUCL2_0_QCH_CLOCK_REQ,
	QCH_CON_PPC_CPUCL2_0_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CPUCL2_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_CPUCL2_1_QCH_ENABLE,
	QCH_CON_PPC_CPUCL2_1_QCH_CLOCK_REQ,
	QCH_CON_PPC_CPUCL2_1_QCH_EXPIRE_VAL,
	QCH_CON_PPC_CPUCL2_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D0_QCH_ENABLE,
	QCH_CON_PPC_G3D0_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D0_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D1_QCH_ENABLE,
	QCH_CON_PPC_G3D1_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D2_QCH_ENABLE,
	QCH_CON_PPC_G3D2_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D2_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_G3D3_QCH_ENABLE,
	QCH_CON_PPC_G3D3_QCH_CLOCK_REQ,
	QCH_CON_PPC_G3D3_QCH_EXPIRE_VAL,
	QCH_CON_PPC_G3D3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_IRPS0_QCH_ENABLE,
	QCH_CON_PPC_IRPS0_QCH_CLOCK_REQ,
	QCH_CON_PPC_IRPS0_QCH_EXPIRE_VAL,
	QCH_CON_PPC_IRPS0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPC_IRPS1_QCH_ENABLE,
	QCH_CON_PPC_IRPS1_QCH_CLOCK_REQ,
	QCH_CON_PPC_IRPS1_QCH_EXPIRE_VAL,
	QCH_CON_PPC_IRPS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_CPUCL0_0_QCH_ENABLE,
	QCH_CON_PPMU_CPUCL0_0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_CPUCL0_0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_CPUCL0_1_QCH_ENABLE,
	QCH_CON_PPMU_CPUCL0_1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_CPUCL0_1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_CPUCL2_0_QCH_ENABLE,
	QCH_CON_PPMU_CPUCL2_0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_CPUCL2_0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_CPUCL2_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_CPUCL2_1_QCH_ENABLE,
	QCH_CON_PPMU_CPUCL2_1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_CPUCL2_1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_CPUCL2_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G3D0_QCH_ENABLE,
	QCH_CON_PPMU_G3D0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G3D0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G3D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G3D1_QCH_ENABLE,
	QCH_CON_PPMU_G3D1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G3D2_QCH_ENABLE,
	QCH_CON_PPMU_G3D2_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G3D2_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G3D2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_G3D3_QCH_ENABLE,
	QCH_CON_PPMU_G3D3_QCH_CLOCK_REQ,
	QCH_CON_PPMU_G3D3_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_G3D3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_G3D0_QCH_ENABLE,
	QCH_CON_QE_G3D0_QCH_CLOCK_REQ,
	QCH_CON_QE_G3D0_QCH_EXPIRE_VAL,
	QCH_CON_QE_G3D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_G3D1_QCH_ENABLE,
	QCH_CON_QE_G3D1_QCH_CLOCK_REQ,
	QCH_CON_QE_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_QE_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_G3D2_QCH_ENABLE,
	QCH_CON_QE_G3D2_QCH_CLOCK_REQ,
	QCH_CON_QE_G3D2_QCH_EXPIRE_VAL,
	QCH_CON_QE_G3D2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_G3D3_QCH_ENABLE,
	QCH_CON_QE_G3D3_QCH_CLOCK_REQ,
	QCH_CON_QE_G3D3_QCH_EXPIRE_VAL,
	QCH_CON_QE_G3D3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D0_QCH_ENABLE,
	QCH_CON_SYSMMU_G3D0_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D0_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D1_QCH_ENABLE,
	QCH_CON_SYSMMU_G3D1_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D1_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D2_QCH_ENABLE,
	QCH_CON_SYSMMU_G3D2_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D2_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_G3D3_QCH_ENABLE,
	QCH_CON_SYSMMU_G3D3_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_G3D3_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_G3D3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CORE_QCH_ENABLE,
	QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_D_CORE_QCH_ENABLE,
	QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P0_CORE_QCH_ENABLE,
	QCH_CON_TREX_P0_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_P0_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P0_CORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_P1_CORE_QCH_ENABLE,
	QCH_CON_TREX_P1_CORE_QCH_CLOCK_REQ,
	QCH_CON_TREX_P1_CORE_QCH_EXPIRE_VAL,
	QCH_CON_TREX_P1_CORE_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_ENABLE,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_CLOCK_REQ,
	DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BPS_CPUCL0_QCH_ENABLE,
	QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_BPS_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL0_QCH_SCLK_ENABLE,
	QCH_CON_CPUCL0_QCH_SCLK_CLOCK_REQ,
	QCH_CON_CPUCL0_QCH_SCLK_EXPIRE_VAL,
	QCH_CON_CPUCL0_QCH_SCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL0_QCH_ATCLK_ENABLE,
	QCH_CON_CPUCL0_QCH_ATCLK_CLOCK_REQ,
	QCH_CON_CPUCL0_QCH_ATCLK_EXPIRE_VAL,
	QCH_CON_CPUCL0_QCH_ATCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL0_QCH_PDBGCLK_ENABLE,
	QCH_CON_CPUCL0_QCH_PDBGCLK_CLOCK_REQ,
	QCH_CON_CPUCL0_QCH_PDBGCLK_EXPIRE_VAL,
	QCH_CON_CPUCL0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL0_QCH_GIC_ENABLE,
	QCH_CON_CPUCL0_QCH_GIC_CLOCK_REQ,
	QCH_CON_CPUCL0_QCH_GIC_EXPIRE_VAL,
	QCH_CON_CPUCL0_QCH_GIC_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL0_QCH_DBG_PD_ENABLE,
	QCH_CON_CPUCL0_QCH_DBG_PD_CLOCK_REQ,
	QCH_CON_CPUCL0_QCH_DBG_PD_EXPIRE_VAL,
	QCH_CON_CPUCL0_QCH_DBG_PD_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL0_QCH_PCLK_ENABLE,
	QCH_CON_CPUCL0_QCH_PCLK_CLOCK_REQ,
	QCH_CON_CPUCL0_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_CPUCL0_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CPUCL0_QCH_PERIPHCLK_ENABLE,
	DMYQCH_CON_CPUCL0_QCH_PERIPHCLK_CLOCK_REQ,
	DMYQCH_CON_CPUCL0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CSSYS_QCH_ENABLE,
	QCH_CON_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE,
	QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_ENABLE,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_HPM_APBIF_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_ENABLE,
	QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T0_CLUSTER2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_ENABLE,
	QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T1_CLUSTER2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_ATB_T_BDU_QCH_ENABLE,
	QCH_CON_LHM_ATB_T_BDU_QCH_CLOCK_REQ,
	QCH_CON_LHM_ATB_T_BDU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_INT_ETR_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_INT_ETR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_INT_ETR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_INT_ETR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_INT_STM_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_INT_STM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_INT_STM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T4_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_ENABLE,
	QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ATB_T5_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_INT_ETR_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_INT_ETR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_INT_ETR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_INT_ETR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_G_INT_STM_QCH_ENABLE,
	QCH_CON_LHS_AXI_G_INT_STM_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_G_INT_STM_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SECJTAG_QCH_ENABLE,
	QCH_CON_SECJTAG_QCH_CLOCK_REQ,
	QCH_CON_SECJTAG_QCH_EXPIRE_VAL,
	QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CPUCL0_QCH_ENABLE,
	QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TREX_CPUCL0_QCH_ENABLE,
	QCH_CON_TREX_CPUCL0_QCH_CLOCK_REQ,
	QCH_CON_TREX_CPUCL0_QCH_EXPIRE_VAL,
	QCH_CON_TREX_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL,
	QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CPUCL1_QCH_MID_ENABLE,
	DMYQCH_CON_CPUCL1_QCH_MID_CLOCK_REQ,
	DMYQCH_CON_CPUCL1_QCH_MID_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_EXPIRE_VAL,
	QCH_CON_CPUCL2_CMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CPUCL2_QCH_ENABLE,
	QCH_CON_D_TZPC_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CPUCL2_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HPM_APBIF_CPUCL2_QCH_ENABLE,
	QCH_CON_HPM_APBIF_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_HPM_APBIF_CPUCL2_QCH_EXPIRE_VAL,
	QCH_CON_HPM_APBIF_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_CPUCL2_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CPUCL2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CPUCL2_QCH_ENABLE,
	QCH_CON_SYSREG_CPUCL2_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CPUCL2_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_CMU_CSIS_QCH_ENABLE,
	QCH_CON_CSIS_CMU_CSIS_QCH_CLOCK_REQ,
	QCH_CON_CSIS_CMU_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_CSIS_CMU_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_PDP_QCH_C2_CSIS_ENABLE,
	QCH_CON_CSIS_PDP_QCH_C2_CSIS_CLOCK_REQ,
	QCH_CON_CSIS_PDP_QCH_C2_CSIS_EXPIRE_VAL,
	QCH_CON_CSIS_PDP_QCH_C2_CSIS_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_PDP_QCH_CSIS0_ENABLE,
	QCH_CON_CSIS_PDP_QCH_CSIS0_CLOCK_REQ,
	QCH_CON_CSIS_PDP_QCH_CSIS0_EXPIRE_VAL,
	QCH_CON_CSIS_PDP_QCH_CSIS0_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_PDP_QCH_CSIS1_ENABLE,
	QCH_CON_CSIS_PDP_QCH_CSIS1_CLOCK_REQ,
	QCH_CON_CSIS_PDP_QCH_CSIS1_EXPIRE_VAL,
	QCH_CON_CSIS_PDP_QCH_CSIS1_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_PDP_QCH_CSIS2_ENABLE,
	QCH_CON_CSIS_PDP_QCH_CSIS2_CLOCK_REQ,
	QCH_CON_CSIS_PDP_QCH_CSIS2_EXPIRE_VAL,
	QCH_CON_CSIS_PDP_QCH_CSIS2_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_PDP_QCH_CSIS3_ENABLE,
	QCH_CON_CSIS_PDP_QCH_CSIS3_CLOCK_REQ,
	QCH_CON_CSIS_PDP_QCH_CSIS3_EXPIRE_VAL,
	QCH_CON_CSIS_PDP_QCH_CSIS3_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_PDP_QCH_CSIS4_ENABLE,
	QCH_CON_CSIS_PDP_QCH_CSIS4_CLOCK_REQ,
	QCH_CON_CSIS_PDP_QCH_CSIS4_EXPIRE_VAL,
	QCH_CON_CSIS_PDP_QCH_CSIS4_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_PDP_QCH_CSIS_DMA_ENABLE,
	QCH_CON_CSIS_PDP_QCH_CSIS_DMA_CLOCK_REQ,
	QCH_CON_CSIS_PDP_QCH_CSIS_DMA_EXPIRE_VAL,
	QCH_CON_CSIS_PDP_QCH_CSIS_DMA_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_PDP_QCH_PDP_TOP_ENABLE,
	QCH_CON_CSIS_PDP_QCH_PDP_TOP_CLOCK_REQ,
	QCH_CON_CSIS_PDP_QCH_PDP_TOP_EXPIRE_VAL,
	QCH_CON_CSIS_PDP_QCH_PDP_TOP_IGNORE_FORCE_PM_EN,
	QCH_CON_CSIS_PDP_QCH_CSIS5_ENABLE,
	QCH_CON_CSIS_PDP_QCH_CSIS5_CLOCK_REQ,
	QCH_CON_CSIS_PDP_QCH_CSIS5_EXPIRE_VAL,
	QCH_CON_CSIS_PDP_QCH_CSIS5_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_CSIS_QCH_ENABLE,
	QCH_CON_D_TZPC_CSIS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_SOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_SOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_SOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_VO_MCSCCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_ZOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_ZOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_ZOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_CSIS_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF0_CSISIPP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF0_CSISIPP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF0_CSISIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF0_CSISIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF1_CSISIPP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF1_CSISIPP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF1_CSISIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF1_CSISIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF2_CSISIPP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF2_CSISIPP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF2_CSISIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF2_CSISIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_VO_CSISIPP_QCH_ENABLE,
	QCH_CON_LHS_AST_VO_CSISIPP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_VO_CSISIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_VO_CSISIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_CSIS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_CSIS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_CSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_CSISPERIC1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_CSISPERIC1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_CSISPERIC1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_CSISPERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OIS_MCU_TOP_QCH_A_ENABLE,
	QCH_CON_OIS_MCU_TOP_QCH_A_CLOCK_REQ,
	QCH_CON_OIS_MCU_TOP_QCH_A_EXPIRE_VAL,
	QCH_CON_OIS_MCU_TOP_QCH_A_IGNORE_FORCE_PM_EN,
	QCH_CON_OIS_MCU_TOP_QCH_H_ENABLE,
	QCH_CON_OIS_MCU_TOP_QCH_H_CLOCK_REQ,
	QCH_CON_OIS_MCU_TOP_QCH_H_EXPIRE_VAL,
	QCH_CON_OIS_MCU_TOP_QCH_H_IGNORE_FORCE_PM_EN,
	QCH_CON_OIS_MCU_TOP_QCH_D_ENABLE,
	QCH_CON_OIS_MCU_TOP_QCH_D_CLOCK_REQ,
	QCH_CON_OIS_MCU_TOP_QCH_D_EXPIRE_VAL,
	QCH_CON_OIS_MCU_TOP_QCH_D_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH_ENABLE,
	QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_CSIS_DMA0_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH_ENABLE,
	QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_CSIS_DMA1_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_PDP_STAT_CSIS_QCH_ENABLE,
	QCH_CON_PPMU_PDP_STAT_CSIS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_PDP_STAT_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_PDP_STAT_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_STRP_CSIS_QCH_ENABLE,
	QCH_CON_PPMU_STRP_CSIS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_STRP_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_STRP_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_ZSL_CSIS_QCH_ENABLE,
	QCH_CON_PPMU_ZSL_CSIS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ZSL_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ZSL_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_CSIS_DMA0_QCH_ENABLE,
	QCH_CON_QE_CSIS_DMA0_QCH_CLOCK_REQ,
	QCH_CON_QE_CSIS_DMA0_QCH_EXPIRE_VAL,
	QCH_CON_QE_CSIS_DMA0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_CSIS_DMA1_QCH_ENABLE,
	QCH_CON_QE_CSIS_DMA1_QCH_CLOCK_REQ,
	QCH_CON_QE_CSIS_DMA1_QCH_EXPIRE_VAL,
	QCH_CON_QE_CSIS_DMA1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_PDP_STAT_QCH_ENABLE,
	QCH_CON_QE_PDP_STAT_QCH_CLOCK_REQ,
	QCH_CON_QE_PDP_STAT_QCH_EXPIRE_VAL,
	QCH_CON_QE_PDP_STAT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_STRP_QCH_ENABLE,
	QCH_CON_QE_STRP_QCH_CLOCK_REQ,
	QCH_CON_QE_STRP_QCH_EXPIRE_VAL,
	QCH_CON_QE_STRP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ZSL_QCH_ENABLE,
	QCH_CON_QE_ZSL_QCH_CLOCK_REQ,
	QCH_CON_QE_ZSL_QCH_EXPIRE_VAL,
	QCH_CON_QE_ZSL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_CSIS_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_CSIS_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_CSIS_QCH_ENABLE,
	QCH_CON_SYSREG_CSIS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_CSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_CSIS_QCH_ENABLE,
	QCH_CON_VGEN_LITE_CSIS_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_CSIS_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_CSIS_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADM_DAP_DNC_QCH_ENABLE,
	DMYQCH_CON_ADM_DAP_DNC_QCH_CLOCK_REQ,
	DMYQCH_CON_ADM_DAP_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DNC_CMU_DNC_QCH_ENABLE,
	QCH_CON_DNC_CMU_DNC_QCH_CLOCK_REQ,
	QCH_CON_DNC_CMU_DNC_QCH_EXPIRE_VAL,
	QCH_CON_DNC_CMU_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DNC_QCH_ENABLE,
	QCH_CON_D_TZPC_DNC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DNC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_IP_DSPC_QCH_ENABLE,
	QCH_CON_IP_DSPC_QCH_CLOCK_REQ,
	QCH_CON_IP_DSPC_QCH_EXPIRE_VAL,
	QCH_CON_IP_DSPC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_IP_NPUC_QCH_ACLK_ENABLE,
	QCH_CON_IP_NPUC_QCH_ACLK_CLOCK_REQ,
	QCH_CON_IP_NPUC_QCH_ACLK_EXPIRE_VAL,
	QCH_CON_IP_NPUC_QCH_ACLK_IGNORE_FORCE_PM_EN,
	QCH_CON_IP_NPUC_QCH_PCLK_ENABLE,
	QCH_CON_IP_NPUC_QCH_PCLK_CLOCK_REQ,
	QCH_CON_IP_NPUC_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_IP_NPUC_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_DSP0DNC_CACHE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_DSP0DNC_SFR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_DSP1DNC_CACHE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_DSP1DNC_SFR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_DSPCNPUC_200_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_DSPCNPUC_200_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_DSPCNPUC_200_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_DSPCNPUC_200_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_NPUCDSPC_533_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_NPUCDSPC_533_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_NPUCDSPC_533_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_NPUCDSPC_533_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_DNC_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_DSPC_800_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DSPC_800_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DSPC_800_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DSPC_800_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D0_DNC_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D0_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D0_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D0_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D1_DNC_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D1_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D1_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D1_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D2_DNC_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D2_DNC_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D2_DNC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D2_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_DNCDSP0_DMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_DNCDSP0_SFR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_DNCDSP1_DMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_DNCDSP1_SFR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_DSPCNPUC_800_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_DSPCNPUC_800_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_DSPCNPUC_800_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_DSPCNPUC_800_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_NPUCDSPC_800_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_NPUCDSPC_800_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_NPUCDSPC_800_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_NPUCDSPC_800_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DNCDSP0_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DNCDSP0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DNCDSP0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DNCDSP0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DNCDSP1_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DNCDSP1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DNCDSP1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DNCDSP1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_DSPC_200_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_DSPC_200_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_DSPC_200_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_DSPC_200_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DNC0_QCH_ENABLE,
	QCH_CON_PPMU_DNC0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DNC0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DNC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DNC1_QCH_ENABLE,
	QCH_CON_PPMU_DNC1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DNC1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DNC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DNC2_QCH_ENABLE,
	QCH_CON_PPMU_DNC2_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DNC2_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DNC2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DNC0_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DNC0_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DNC0_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DNC0_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DNC0_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DNC0_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DNC0_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DNC0_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DNC1_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DNC1_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DNC1_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DNC1_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DNC1_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DNC1_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DNC1_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DNC1_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DNC2_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DNC2_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DNC2_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DNC2_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DNC2_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DNC2_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DNC2_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DNC2_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DNC_QCH_ENABLE,
	QCH_CON_SYSREG_DNC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DNC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_DNC_QCH_ENABLE,
	QCH_CON_VGEN_LITE_DNC_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_DNC_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_DNC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DNS_QCH_ENABLE,
	QCH_CON_DNS_QCH_CLOCK_REQ,
	QCH_CON_DNS_QCH_EXPIRE_VAL,
	QCH_CON_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DNS_QCH_C2COM_ENABLE,
	QCH_CON_DNS_QCH_C2COM_CLOCK_REQ,
	QCH_CON_DNS_QCH_C2COM_EXPIRE_VAL,
	QCH_CON_DNS_QCH_C2COM_IGNORE_FORCE_PM_EN,
	QCH_CON_DNS_CMU_DNS_QCH_ENABLE,
	QCH_CON_DNS_CMU_DNS_QCH_CLOCK_REQ,
	QCH_CON_DNS_CMU_DNS_QCH_EXPIRE_VAL,
	QCH_CON_DNS_CMU_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DNS_QCH_ENABLE,
	QCH_CON_D_TZPC_DNS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DNS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_CTL_ITPDNS_QCH_ENABLE,
	QCH_CON_LHM_AST_CTL_ITPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_CTL_ITPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_CTL_ITPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF0_IPPDNS_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF0_IPPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF0_IPPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF0_IPPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF1_IPPDNS_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF1_IPPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF1_IPPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF1_IPPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF_ITPDNS_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF_ITPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF_ITPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF_ITPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF_TNRDNS_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF_TNRDNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF_TNRDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF_TNRDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_VO_IPPDNS_QCH_ENABLE,
	QCH_CON_LHM_AST_VO_IPPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_VO_IPPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_VO_IPPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_ITPDNS_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_ITPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_ITPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_ITPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_CTL_DNSITP_QCH_ENABLE,
	QCH_CON_LHS_AST_CTL_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_CTL_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_CTL_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF0_DNSITP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF0_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF0_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF0_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF1_DNSITP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF1_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF1_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF1_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF2_DNSITP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF2_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF2_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF2_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF3_DNSITP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF3_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF3_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF3_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF4_DNSITP_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF4_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF4_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF4_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_VO_DNSTNR_QCH_ENABLE,
	QCH_CON_LHS_AST_VO_DNSTNR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_VO_DNSTNR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_VO_DNSTNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_DNS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_DNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_DNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DNS_QCH_ENABLE,
	QCH_CON_PPMU_DNS_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DNS_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DNS_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DNS_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DNS_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DNS_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DNS_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DNS_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DNS_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DNS_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DNS_QCH_ENABLE,
	QCH_CON_SYSREG_DNS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DNS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_DNS_QCH_ENABLE,
	QCH_CON_VGEN_LITE_DNS_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_DNS_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_DNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_QCH_DPU_ENABLE,
	QCH_CON_DPU_QCH_DPU_CLOCK_REQ,
	QCH_CON_DPU_QCH_DPU_EXPIRE_VAL,
	QCH_CON_DPU_QCH_DPU_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_QCH_DPU_DMA_ENABLE,
	QCH_CON_DPU_QCH_DPU_DMA_CLOCK_REQ,
	QCH_CON_DPU_QCH_DPU_DMA_EXPIRE_VAL,
	QCH_CON_DPU_QCH_DPU_DMA_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_QCH_DPU_DPP_ENABLE,
	QCH_CON_DPU_QCH_DPU_DPP_CLOCK_REQ,
	QCH_CON_DPU_QCH_DPU_DPP_EXPIRE_VAL,
	QCH_CON_DPU_QCH_DPU_DPP_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_QCH_DPU_WB_MUX_ENABLE,
	QCH_CON_DPU_QCH_DPU_WB_MUX_CLOCK_REQ,
	QCH_CON_DPU_QCH_DPU_WB_MUX_EXPIRE_VAL,
	QCH_CON_DPU_QCH_DPU_WB_MUX_IGNORE_FORCE_PM_EN,
	QCH_CON_DPU_CMU_DPU_QCH_ENABLE,
	QCH_CON_DPU_CMU_DPU_QCH_CLOCK_REQ,
	QCH_CON_DPU_CMU_DPU_QCH_EXPIRE_VAL,
	QCH_CON_DPU_CMU_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DPU_QCH_ENABLE,
	QCH_CON_D_TZPC_DPU_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DPU_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_DPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_DPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_DPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D2_DPU_QCH_ENABLE,
	QCH_CON_LHS_AXI_D2_DPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D2_DPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D2_DPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DPUD0_QCH_ENABLE,
	QCH_CON_PPMU_DPUD0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DPUD0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DPUD0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DPUD1_QCH_ENABLE,
	QCH_CON_PPMU_DPUD1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DPUD1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DPUD1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_DPUD2_QCH_ENABLE,
	QCH_CON_PPMU_DPUD2_QCH_CLOCK_REQ,
	QCH_CON_PPMU_DPUD2_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_DPUD2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD0_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DPUD0_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD0_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD0_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD0_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DPUD0_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD0_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD0_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD1_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DPUD1_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD1_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD1_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD1_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DPUD1_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD1_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD1_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD2_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_DPUD2_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD2_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD2_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_DPUD2_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_DPUD2_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_DPUD2_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_DPUD2_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DPU_QCH_ENABLE,
	QCH_CON_SYSREG_DPU_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DPU_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DPU_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ABM_APB_DSP_DBG_QCH_ENABLE,
	DMYQCH_CON_ABM_APB_DSP_DBG_QCH_CLOCK_REQ,
	DMYQCH_CON_ABM_APB_DSP_DBG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DSP_CMU_DSP_QCH_ENABLE,
	QCH_CON_DSP_CMU_DSP_QCH_CLOCK_REQ,
	QCH_CON_DSP_CMU_DSP_QCH_EXPIRE_VAL,
	QCH_CON_DSP_CMU_DSP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_DSP_QCH_ENABLE,
	QCH_CON_D_TZPC_DSP_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_DSP_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_DSP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_IP_DSP_QCH_ENABLE,
	QCH_CON_IP_DSP_QCH_CLOCK_REQ,
	QCH_CON_IP_DSP_QCH_EXPIRE_VAL,
	QCH_CON_IP_DSP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_DNCDSP_DMA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_DNCDSP_SFR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_NPU_SRAM0_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_NPU_SRAM0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_NPU_SRAM0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_NPU_SRAM0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_NPU_SRAM1_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_NPU_SRAM1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_NPU_SRAM1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_NPU_SRAM1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_DNCDSP_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_DNCDSP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_DNCDSP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_DNCDSP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_DSPDNC_CACHE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_DSPDNC_SFR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_DSP_QCH_ENABLE,
	QCH_CON_SYSREG_DSP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_DSP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_DSP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DSP1_CMU_DSP1_QCH_ENABLE,
	QCH_CON_DSP1_CMU_DSP1_QCH_CLOCK_REQ,
	QCH_CON_DSP1_CMU_DSP1_QCH_EXPIRE_VAL,
	QCH_CON_DSP1_CMU_DSP1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ASTC_QCH_ENABLE,
	QCH_CON_ASTC_QCH_CLOCK_REQ,
	QCH_CON_ASTC_QCH_EXPIRE_VAL,
	QCH_CON_ASTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_G2D_QCH_ENABLE,
	QCH_CON_D_TZPC_G2D_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G2D_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G2D_QCH_ENABLE,
	QCH_CON_G2D_QCH_CLOCK_REQ,
	QCH_CON_G2D_QCH_EXPIRE_VAL,
	QCH_CON_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G2D_CMU_G2D_QCH_ENABLE,
	QCH_CON_G2D_CMU_G2D_QCH_CLOCK_REQ,
	QCH_CON_G2D_CMU_G2D_QCH_EXPIRE_VAL,
	QCH_CON_G2D_CMU_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_JPEG_QCH_ENABLE,
	QCH_CON_JPEG_QCH_CLOCK_REQ,
	QCH_CON_JPEG_QCH_EXPIRE_VAL,
	QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_JSQZ_QCH_ENABLE,
	QCH_CON_JSQZ_QCH_CLOCK_REQ,
	QCH_CON_JSQZ_QCH_EXPIRE_VAL,
	QCH_CON_JSQZ_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_G2D_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D0_G2D_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D0_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D0_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D0_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D1_G2D_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D1_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D1_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D1_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D2_G2D_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D2_G2D_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D2_G2D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MSCL_QCH_ENABLE,
	QCH_CON_MSCL_QCH_CLOCK_REQ,
	QCH_CON_MSCL_QCH_EXPIRE_VAL,
	QCH_CON_MSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D0_G2D_QCH_ENABLE,
	QCH_CON_PPMU_D0_G2D_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D0_G2D_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D0_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D1_G2D_QCH_ENABLE,
	QCH_CON_PPMU_D1_G2D_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D1_G2D_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D1_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_D2_G2D_QCH_ENABLE,
	QCH_CON_PPMU_D2_G2D_QCH_CLOCK_REQ,
	QCH_CON_PPMU_D2_G2D_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_D2_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ASTC_QCH_ENABLE,
	QCH_CON_QE_ASTC_QCH_CLOCK_REQ,
	QCH_CON_QE_ASTC_QCH_EXPIRE_VAL,
	QCH_CON_QE_ASTC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_JPEG_QCH_ENABLE,
	QCH_CON_QE_JPEG_QCH_CLOCK_REQ,
	QCH_CON_QE_JPEG_QCH_EXPIRE_VAL,
	QCH_CON_QE_JPEG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_JSQZ_QCH_ENABLE,
	QCH_CON_QE_JSQZ_QCH_CLOCK_REQ,
	QCH_CON_QE_JSQZ_QCH_EXPIRE_VAL,
	QCH_CON_QE_JSQZ_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_MSCL_QCH_ENABLE,
	QCH_CON_QE_MSCL_QCH_CLOCK_REQ,
	QCH_CON_QE_MSCL_QCH_EXPIRE_VAL,
	QCH_CON_QE_MSCL_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_G2D_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_G2D_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_G2D_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_G2D_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_G2D_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D0_G2D_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_G2D_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_G2D_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_G2D_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_G2D_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_G2D_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_G2D_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_G2D_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D1_G2D_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_G2D_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_G2D_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_G2D_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D2_G2D_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_G2D_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_G2D_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D2_G2D_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D2_G2D_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D2_G2D_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D2_G2D_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G2D_QCH_ENABLE,
	QCH_CON_SYSREG_G2D_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G2D_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_G2D_QCH_ENABLE,
	QCH_CON_VGEN_LITE_G2D_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_G2D_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_G2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ADD_APBIF_G3D_QCH_ENABLE,
	QCH_CON_ADD_APBIF_G3D_QCH_CLOCK_REQ,
	QCH_CON_ADD_APBIF_G3D_QCH_EXPIRE_VAL,
	QCH_CON_ADD_APBIF_G3D_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_ADD_G3D_QCH_ENABLE,
	DMYQCH_CON_ADD_G3D_QCH_CLOCK_REQ,
	DMYQCH_CON_ADD_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D_ENABLE,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D_CLOCK_REQ,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D_EXPIRE_VAL,
	QCH_CON_ASB_G3D_QCH_LH_D0_G3D_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D_ENABLE,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D_CLOCK_REQ,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D_EXPIRE_VAL,
	QCH_CON_ASB_G3D_QCH_LH_D1_G3D_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D_ENABLE,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D_CLOCK_REQ,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D_EXPIRE_VAL,
	QCH_CON_ASB_G3D_QCH_LH_D2_G3D_IGNORE_FORCE_PM_EN,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D_ENABLE,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D_CLOCK_REQ,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D_EXPIRE_VAL,
	QCH_CON_ASB_G3D_QCH_LH_D3_G3D_IGNORE_FORCE_PM_EN,
	QCH_CON_BUSIF_HPMG3D_QCH_ENABLE,
	QCH_CON_BUSIF_HPMG3D_QCH_CLOCK_REQ,
	QCH_CON_BUSIF_HPMG3D_QCH_EXPIRE_VAL,
	QCH_CON_BUSIF_HPMG3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_G3D_QCH_ENABLE,
	QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_G3D_CMU_G3D_QCH_ENABLE,
	QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ,
	QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL,
	QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPU_QCH_ENABLE,
	QCH_CON_GPU_QCH_CLOCK_REQ,
	QCH_CON_GPU_QCH_EXPIRE_VAL,
	QCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_G3D_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_INT_G3D_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_INT_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_INT_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_INT_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_INT_G3D_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_INT_G3D_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_INT_G3D_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_INT_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_G3D_BUSD_DD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_G3D_QCH_ENABLE,
	QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_G3D_QCH_ENABLE,
	QCH_CON_VGEN_LITE_G3D_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_G3D_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_G3D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DP_LINK_QCH_PCLK_ENABLE,
	QCH_CON_DP_LINK_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DP_LINK_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DP_LINK_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_DP_LINK_QCH_GTC_CLK_ENABLE,
	QCH_CON_DP_LINK_QCH_GTC_CLK_CLOCK_REQ,
	QCH_CON_DP_LINK_QCH_GTC_CLK_EXPIRE_VAL,
	QCH_CON_DP_LINK_QCH_GTC_CLK_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_HSI0_QCH_ENABLE,
	QCH_CON_D_TZPC_HSI0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HSI0_CMU_HSI0_QCH_ENABLE,
	QCH_CON_HSI0_CMU_HSI0_QCH_CLOCK_REQ,
	QCH_CON_HSI0_CMU_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_HSI0_CMU_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_HSI0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D_HSI0_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D_HSI0_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_HSI0_BUS1_QCH_ENABLE,
	QCH_CON_PPMU_HSI0_BUS1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_HSI0_BUS1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_HSI0_BUS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_USB_QCH_ENABLE,
	QCH_CON_SYSMMU_USB_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_USB_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_USB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_HSI0_QCH_ENABLE,
	QCH_CON_SYSREG_HSI0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_HSI0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_USB31DRD_QCH_REF_ENABLE,
	DMYQCH_CON_USB31DRD_QCH_REF_CLOCK_REQ,
	DMYQCH_CON_USB31DRD_QCH_REF_IGNORE_FORCE_PM_EN,
	QCH_CON_USB31DRD_QCH_SLV_CTRL_ENABLE,
	QCH_CON_USB31DRD_QCH_SLV_CTRL_CLOCK_REQ,
	QCH_CON_USB31DRD_QCH_SLV_CTRL_EXPIRE_VAL,
	QCH_CON_USB31DRD_QCH_SLV_CTRL_IGNORE_FORCE_PM_EN,
	QCH_CON_USB31DRD_QCH_SLV_LINK_ENABLE,
	QCH_CON_USB31DRD_QCH_SLV_LINK_CLOCK_REQ,
	QCH_CON_USB31DRD_QCH_SLV_LINK_EXPIRE_VAL,
	QCH_CON_USB31DRD_QCH_SLV_LINK_IGNORE_FORCE_PM_EN,
	QCH_CON_USB31DRD_QCH_APB_ENABLE,
	QCH_CON_USB31DRD_QCH_APB_CLOCK_REQ,
	QCH_CON_USB31DRD_QCH_APB_EXPIRE_VAL,
	QCH_CON_USB31DRD_QCH_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_USB31DRD_QCH_PCS_ENABLE,
	QCH_CON_USB31DRD_QCH_PCS_CLOCK_REQ,
	QCH_CON_USB31DRD_QCH_PCS_EXPIRE_VAL,
	QCH_CON_USB31DRD_QCH_PCS_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_HSI0_QCH_ENABLE,
	QCH_CON_VGEN_LITE_HSI0_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_HSI0_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_HSI0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_HSI1_QCH_ENABLE,
	QCH_CON_D_TZPC_HSI1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_HSI1_QCH_ENABLE,
	QCH_CON_GPIO_HSI1_QCH_CLOCK_REQ,
	QCH_CON_GPIO_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HSI1_CMU_HSI1_QCH_ENABLE,
	QCH_CON_HSI1_CMU_HSI1_QCH_CLOCK_REQ,
	QCH_CON_HSI1_CMU_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_HSI1_CMU_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_HSI1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_HSI1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D_HSI1_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D_HSI1_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MMC_CARD_QCH_ENABLE,
	QCH_CON_MMC_CARD_QCH_CLOCK_REQ,
	QCH_CON_MMC_CARD_QCH_EXPIRE_VAL,
	QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN2_QCH_MSTR_ENABLE,
	QCH_CON_PCIE_GEN2_QCH_MSTR_CLOCK_REQ,
	QCH_CON_PCIE_GEN2_QCH_MSTR_EXPIRE_VAL,
	QCH_CON_PCIE_GEN2_QCH_MSTR_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN2_QCH_PCS_ENABLE,
	QCH_CON_PCIE_GEN2_QCH_PCS_CLOCK_REQ,
	QCH_CON_PCIE_GEN2_QCH_PCS_EXPIRE_VAL,
	QCH_CON_PCIE_GEN2_QCH_PCS_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN2_QCH_PHY_ENABLE,
	QCH_CON_PCIE_GEN2_QCH_PHY_CLOCK_REQ,
	QCH_CON_PCIE_GEN2_QCH_PHY_EXPIRE_VAL,
	QCH_CON_PCIE_GEN2_QCH_PHY_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN2_QCH_DBI_ENABLE,
	QCH_CON_PCIE_GEN2_QCH_DBI_CLOCK_REQ,
	QCH_CON_PCIE_GEN2_QCH_DBI_EXPIRE_VAL,
	QCH_CON_PCIE_GEN2_QCH_DBI_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN2_QCH_APB_ENABLE,
	QCH_CON_PCIE_GEN2_QCH_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN2_QCH_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN2_QCH_APB_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PCIE_GEN2_QCH_REF_ENABLE,
	DMYQCH_CON_PCIE_GEN2_QCH_REF_CLOCK_REQ,
	DMYQCH_CON_PCIE_GEN2_QCH_REF_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_APB_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_DBI_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_DBI_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_DBI_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_DBI_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_AXI_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_PCS_APB_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PCIE_GEN4_0_QCH_REF_ENABLE,
	DMYQCH_CON_PCIE_GEN4_0_QCH_REF_CLOCK_REQ,
	DMYQCH_CON_PCIE_GEN4_0_QCH_REF_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_ENABLE,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_0_QCH_PMA_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN2_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN2_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN2_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN4_0_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN4_0_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN4_0_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN4_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_HSI1_QCH_ENABLE,
	QCH_CON_PPMU_HSI1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_HSI1_QCH_ENABLE,
	QCH_CON_SYSMMU_HSI1_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_HSI1_QCH_ENABLE,
	QCH_CON_SYSREG_HSI1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UFS_CARD_QCH_ENABLE,
	QCH_CON_UFS_CARD_QCH_CLOCK_REQ,
	QCH_CON_UFS_CARD_QCH_EXPIRE_VAL,
	QCH_CON_UFS_CARD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UFS_CARD_QCH_FMP_ENABLE,
	QCH_CON_UFS_CARD_QCH_FMP_CLOCK_REQ,
	QCH_CON_UFS_CARD_QCH_FMP_EXPIRE_VAL,
	QCH_CON_UFS_CARD_QCH_FMP_IGNORE_FORCE_PM_EN,
	QCH_CON_UFS_EMBD_QCH_ENABLE,
	QCH_CON_UFS_EMBD_QCH_CLOCK_REQ,
	QCH_CON_UFS_EMBD_QCH_EXPIRE_VAL,
	QCH_CON_UFS_EMBD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_UFS_EMBD_QCH_FMP_ENABLE,
	QCH_CON_UFS_EMBD_QCH_FMP_CLOCK_REQ,
	QCH_CON_UFS_EMBD_QCH_FMP_EXPIRE_VAL,
	QCH_CON_UFS_EMBD_QCH_FMP_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_HSI1_QCH_ENABLE,
	QCH_CON_VGEN_LITE_HSI1_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_HSI1_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_HSI1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_HSI2_QCH_ENABLE,
	QCH_CON_D_TZPC_HSI2_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_HSI2_QCH_ENABLE,
	QCH_CON_GPIO_HSI2_QCH_CLOCK_REQ,
	QCH_CON_GPIO_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HSI2_CMU_HSI2_QCH_ENABLE,
	QCH_CON_HSI2_CMU_HSI2_QCH_CLOCK_REQ,
	QCH_CON_HSI2_CMU_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_HSI2_CMU_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_HSI2_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_HSI2_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_ACEL_D_HSI2_QCH_ENABLE,
	QCH_CON_LHS_ACEL_D_HSI2_QCH_CLOCK_REQ,
	QCH_CON_LHS_ACEL_D_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_ACEL_D_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_DBI_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_DBI_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_DBI_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_DBI_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_AXI_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_APB_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_APB_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_PCIE_GEN4_1_QCH_REF_ENABLE,
	DMYQCH_CON_PCIE_GEN4_1_QCH_REF_CLOCK_REQ,
	DMYQCH_CON_PCIE_GEN4_1_QCH_REF_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_PCS_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_ENABLE,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_CLOCK_REQ,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_EXPIRE_VAL,
	QCH_CON_PCIE_GEN4_1_QCH_PMA_APB_IGNORE_FORCE_PM_EN,
	QCH_CON_PCIE_IA_GEN4_1_QCH_ENABLE,
	QCH_CON_PCIE_IA_GEN4_1_QCH_CLOCK_REQ,
	QCH_CON_PCIE_IA_GEN4_1_QCH_EXPIRE_VAL,
	QCH_CON_PCIE_IA_GEN4_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_HSI2_QCH_ENABLE,
	QCH_CON_PPMU_HSI2_QCH_CLOCK_REQ,
	QCH_CON_PPMU_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_HSI2_QCH_ENABLE,
	QCH_CON_SYSMMU_HSI2_QCH_CLOCK_REQ,
	QCH_CON_SYSMMU_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_SYSMMU_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_HSI2_QCH_ENABLE,
	QCH_CON_SYSREG_HSI2_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_HSI2_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_HSI2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH_ENABLE,
	QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_PCIE_GEN4_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_IPP_QCH_ENABLE,
	QCH_CON_D_TZPC_IPP_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_IPP_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_IPP_CMU_IPP_QCH_ENABLE,
	QCH_CON_IPP_CMU_IPP_QCH_CLOCK_REQ,
	QCH_CON_IPP_CMU_IPP_QCH_EXPIRE_VAL,
	QCH_CON_IPP_CMU_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF0_CSISIPP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF0_CSISIPP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF0_CSISIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF0_CSISIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF1_CSISIPP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF1_CSISIPP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF1_CSISIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF1_CSISIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF2_CSISIPP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF2_CSISIPP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF2_CSISIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF2_CSISIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_VO_CSISIPP_QCH_ENABLE,
	QCH_CON_LHM_AST_VO_CSISIPP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_VO_CSISIPP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_VO_CSISIPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_IPP_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_IPP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF0_IPPDNS_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF0_IPPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF0_IPPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF0_IPPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF1_IPPDNS_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF1_IPPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF1_IPPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF1_IPPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_SOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_SOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_SOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_VO_IPPDNS_QCH_ENABLE,
	QCH_CON_LHS_AST_VO_IPPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_VO_IPPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_VO_IPPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_ZOTF0_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_ZOTF1_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_ZOTF2_IPPCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_IPP_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_IPP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_IPP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_IPP_QCH_ENABLE,
	QCH_CON_PPMU_IPP_QCH_CLOCK_REQ,
	QCH_CON_PPMU_IPP_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SIPU_IPP_QCH_ENABLE,
	QCH_CON_SIPU_IPP_QCH_CLOCK_REQ,
	QCH_CON_SIPU_IPP_QCH_EXPIRE_VAL,
	QCH_CON_SIPU_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SIPU_IPP_QCH_C2_ENABLE,
	QCH_CON_SIPU_IPP_QCH_C2_CLOCK_REQ,
	QCH_CON_SIPU_IPP_QCH_C2_EXPIRE_VAL,
	QCH_CON_SIPU_IPP_QCH_C2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_IPP_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_IPP_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_IPP_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_IPP_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_IPP_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_IPP_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_IPP_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_IPP_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_IPP_QCH_ENABLE,
	QCH_CON_SYSREG_IPP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_IPP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_IPP_QCH_ENABLE,
	QCH_CON_VGEN_LITE_IPP_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_IPP_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_IPP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_ITP_QCH_ENABLE,
	QCH_CON_D_TZPC_ITP_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_ITP_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ITP_QCH_ENABLE,
	QCH_CON_ITP_QCH_CLOCK_REQ,
	QCH_CON_ITP_QCH_EXPIRE_VAL,
	QCH_CON_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_ITP_CMU_ITP_QCH_ENABLE,
	QCH_CON_ITP_CMU_ITP_QCH_CLOCK_REQ,
	QCH_CON_ITP_CMU_ITP_QCH_EXPIRE_VAL,
	QCH_CON_ITP_CMU_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_CTL_DNSITP_QCH_ENABLE,
	QCH_CON_LHM_AST_CTL_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_CTL_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_CTL_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF0_DNSITP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF0_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF0_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF0_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF1_DNSITP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF1_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF1_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF1_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF2_DNSITP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF2_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF2_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF2_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF3_DNSITP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF3_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF3_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF3_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF4_DNSITP_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF4_DNSITP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF4_DNSITP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF4_DNSITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_ITP_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_ITP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_ITP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_CTL_ITPDNS_QCH_ENABLE,
	QCH_CON_LHS_AST_CTL_ITPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_CTL_ITPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_CTL_ITPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF0_ITPMCSC_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF0_ITPMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF0_ITPMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF0_ITPMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF1_ITPMCSC_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF1_ITPMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF1_ITPMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF1_ITPMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF2_ITPMCSC_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF2_ITPMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF2_ITPMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF2_ITPMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF3_ITPMCSC_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF3_ITPMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF3_ITPMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF3_ITPMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF_ITPDNS_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF_ITPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF_ITPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF_ITPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_P_ITPDNS_QCH_ENABLE,
	QCH_CON_LHS_AXI_P_ITPDNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_P_ITPDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_P_ITPDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_ITP_QCH_ENABLE,
	QCH_CON_SYSREG_ITP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_ITP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_ITP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_C2AGENT_MCSC_QCH_ENABLE,
	QCH_CON_C2AGENT_MCSC_QCH_CLOCK_REQ,
	QCH_CON_C2AGENT_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_C2AGENT_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MCSC_QCH_ENABLE,
	QCH_CON_D_TZPC_MCSC_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GDC_QCH_ENABLE,
	QCH_CON_GDC_QCH_CLOCK_REQ,
	QCH_CON_GDC_QCH_EXPIRE_VAL,
	QCH_CON_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GDC_QCH_C2_ENABLE,
	QCH_CON_GDC_QCH_C2_CLOCK_REQ,
	QCH_CON_GDC_QCH_C2_EXPIRE_VAL,
	QCH_CON_GDC_QCH_C2_IGNORE_FORCE_PM_EN,
	QCH_CON_ITSC_QCH_ENABLE,
	QCH_CON_ITSC_QCH_CLOCK_REQ,
	QCH_CON_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_INT_GDCMEIP_QCH_ENABLE,
	QCH_CON_LHM_AST_INT_GDCMEIP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_INT_GDCMEIP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_INT_GDCMEIP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_INT_MEIPMCSC_QCH_ENABLE,
	QCH_CON_LHM_AST_INT_MEIPMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_INT_MEIPMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_INT_MEIPMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF0_ITPMCSC_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF0_ITPMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF0_ITPMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF0_ITPMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF1_ITPMCSC_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF1_ITPMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF1_ITPMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF1_ITPMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF2_ITPMCSC_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF2_ITPMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF2_ITPMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF2_ITPMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_OTF3_ITPMCSC_QCH_ENABLE,
	QCH_CON_LHM_AST_OTF3_ITPMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_OTF3_ITPMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_OTF3_ITPMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_VO_TNRMCSC_QCH_ENABLE,
	QCH_CON_LHM_AST_VO_TNRMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_VO_TNRMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_VO_TNRMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MCSC_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_INT_GDCMEIP_QCH_ENABLE,
	QCH_CON_LHS_AST_INT_GDCMEIP_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_INT_GDCMEIP_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_INT_GDCMEIP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_INT_MEIPMCSC_QCH_ENABLE,
	QCH_CON_LHS_AST_INT_MEIPMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_INT_MEIPMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_INT_MEIPMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_ENABLE,
	QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_VO_MCSCCSIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_MCSC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_MCSC_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_MCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MCSC_QCH_ENABLE,
	QCH_CON_MCSC_QCH_CLOCK_REQ,
	QCH_CON_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MCSC_QCH_C2_ENABLE,
	QCH_CON_MCSC_QCH_C2_CLOCK_REQ,
	QCH_CON_MCSC_QCH_C2_EXPIRE_VAL,
	QCH_CON_MCSC_QCH_C2_IGNORE_FORCE_PM_EN,
	QCH_CON_MCSC_CMU_MCSC_QCH_ENABLE,
	QCH_CON_MCSC_CMU_MCSC_QCH_CLOCK_REQ,
	QCH_CON_MCSC_CMU_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_MCSC_CMU_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MEIP_QCH_ENABLE,
	QCH_CON_MEIP_QCH_CLOCK_REQ,
	QCH_CON_MEIP_QCH_EXPIRE_VAL,
	QCH_CON_MEIP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MEIP_QCH_C2_ENABLE,
	QCH_CON_MEIP_QCH_C2_CLOCK_REQ,
	QCH_CON_MEIP_QCH_C2_EXPIRE_VAL,
	QCH_CON_MEIP_QCH_C2_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_GDC_QCH_ENABLE,
	QCH_CON_PPMU_GDC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_GDC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_ITSC_QCH_ENABLE,
	QCH_CON_PPMU_ITSC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_MCSC_QCH_ENABLE,
	QCH_CON_PPMU_MCSC_QCH_CLOCK_REQ,
	QCH_CON_PPMU_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_MEIP_QCH_ENABLE,
	QCH_CON_PPMU_MEIP_QCH_CLOCK_REQ,
	QCH_CON_PPMU_MEIP_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_MEIP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_GDC_QCH_ENABLE,
	QCH_CON_QE_GDC_QCH_CLOCK_REQ,
	QCH_CON_QE_GDC_QCH_EXPIRE_VAL,
	QCH_CON_QE_GDC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_ITSC_QCH_ENABLE,
	QCH_CON_QE_ITSC_QCH_CLOCK_REQ,
	QCH_CON_QE_ITSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_ITSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_MCSC_QCH_ENABLE,
	QCH_CON_QE_MCSC_QCH_CLOCK_REQ,
	QCH_CON_QE_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_QE_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_MEIP_QCH_ENABLE,
	QCH_CON_QE_MEIP_QCH_CLOCK_REQ,
	QCH_CON_QE_MEIP_QCH_EXPIRE_VAL,
	QCH_CON_QE_MEIP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D0_MCSC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_D1_MCSC_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MCSC_QCH_ENABLE,
	QCH_CON_SYSREG_MCSC_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_MCSC_QCH_ENABLE,
	QCH_CON_VGEN_LITE_MCSC_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_MCSC_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_MCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MFC0_QCH_ENABLE,
	QCH_CON_D_TZPC_MFC0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MFC0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MFC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MFC0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MFC0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MFC0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MFC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D0_MFC0_QCH_ENABLE,
	QCH_CON_LHS_AXI_D0_MFC0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D0_MFC0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D0_MFC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D1_MFC0_QCH_ENABLE,
	QCH_CON_LHS_AXI_D1_MFC0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D1_MFC0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D1_MFC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MFC0_QCH_MI_ENABLE,
	QCH_CON_LH_ATB_MFC0_QCH_MI_CLOCK_REQ,
	QCH_CON_LH_ATB_MFC0_QCH_MI_EXPIRE_VAL,
	QCH_CON_LH_ATB_MFC0_QCH_MI_IGNORE_FORCE_PM_EN,
	QCH_CON_LH_ATB_MFC0_QCH_SI_ENABLE,
	QCH_CON_LH_ATB_MFC0_QCH_SI_CLOCK_REQ,
	QCH_CON_LH_ATB_MFC0_QCH_SI_EXPIRE_VAL,
	QCH_CON_LH_ATB_MFC0_QCH_SI_IGNORE_FORCE_PM_EN,
	QCH_CON_MFC0_QCH_ENABLE,
	QCH_CON_MFC0_QCH_CLOCK_REQ,
	QCH_CON_MFC0_QCH_EXPIRE_VAL,
	QCH_CON_MFC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MFC0_CMU_MFC0_QCH_ENABLE,
	QCH_CON_MFC0_CMU_MFC0_QCH_CLOCK_REQ,
	QCH_CON_MFC0_CMU_MFC0_QCH_EXPIRE_VAL,
	QCH_CON_MFC0_CMU_MFC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_MFC0D0_QCH_ENABLE,
	QCH_CON_PPMU_MFC0D0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_MFC0D0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_MFC0D0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_MFC0D1_QCH_ENABLE,
	QCH_CON_PPMU_MFC0D1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_MFC0D1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_MFC0D1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_WFD_QCH_ENABLE,
	QCH_CON_PPMU_WFD_QCH_CLOCK_REQ,
	QCH_CON_PPMU_WFD_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_WFD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH_ENABLE,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH_CLOCK_REQ,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH_EXPIRE_VAL,
	QCH_CON_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_MFC0D0_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_MFC0D0_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_MFC0D0_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_MFC0D0_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_MFC0D0_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_MFC0D0_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_MFC0D0_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_MFC0D0_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_MFC0D1_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_MFC0D1_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_MFC0D1_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_MFC0D1_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_MFC0D1_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_MFC0D1_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_MFC0D1_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_MFC0D1_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MFC0_QCH_ENABLE,
	QCH_CON_SYSREG_MFC0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MFC0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MFC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_MFC0_QCH_ENABLE,
	QCH_CON_VGEN_MFC0_QCH_CLOCK_REQ,
	QCH_CON_VGEN_MFC0_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_MFC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WFD_QCH_ENABLE,
	QCH_CON_WFD_QCH_CLOCK_REQ,
	QCH_CON_WFD_QCH_EXPIRE_VAL,
	QCH_CON_WFD_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DDRPHY_QCH_ENABLE,
	QCH_CON_APBBR_DDRPHY_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DDRPHY_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DDRPHY_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DMC_QCH_ENABLE,
	QCH_CON_APBBR_DMC_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DMC_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DMC_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMC_QCH_ENABLE,
	QCH_CON_DMC_QCH_CLOCK_REQ,
	QCH_CON_DMC_QCH_EXPIRE_VAL,
	QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_MIF_QCH_ENABLE,
	QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MIF_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MIF_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MIF_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MIF_CMU_MIF_QCH_ENABLE,
	QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ,
	QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL,
	QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_ENABLE,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_CLOCK_REQ,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_EXPIRE_VAL,
	QCH_CON_QCH_ADAPTER_PPC_DEBUG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_ENABLE,
	QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_CLOCK_REQ,
	QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_EXPIRE_VAL,
	QCH_CON_QCH_ADAPTER_PPC_DVFS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MIF_QCH_ENABLE,
	QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DDRPHY1_QCH_ENABLE,
	QCH_CON_APBBR_DDRPHY1_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DDRPHY1_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DDRPHY1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DMC1_QCH_ENABLE,
	QCH_CON_APBBR_DMC1_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DMC1_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DMC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DMCTZ1_QCH_ENABLE,
	QCH_CON_APBBR_DMCTZ1_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DMCTZ1_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DMCTZ1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_MIF1_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_MIF1_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_MIF1_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMC1_QCH_ENABLE,
	QCH_CON_DMC1_QCH_CLOCK_REQ,
	QCH_CON_DMC1_QCH_EXPIRE_VAL,
	QCH_CON_DMC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MIF1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MIF1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MIF1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MIF1_CMU_MIF1_QCH_ENABLE,
	QCH_CON_MIF1_CMU_MIF1_QCH_CLOCK_REQ,
	QCH_CON_MIF1_CMU_MIF1_QCH_EXPIRE_VAL,
	QCH_CON_MIF1_CMU_MIF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_ENABLE,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_CLOCK_REQ,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_EXPIRE_VAL,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_ENABLE,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_CLOCK_REQ,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_EXPIRE_VAL,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MIF1_QCH_ENABLE,
	QCH_CON_SYSREG_MIF1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MIF1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MIF1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DDRPHY2_QCH_ENABLE,
	QCH_CON_APBBR_DDRPHY2_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DDRPHY2_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DDRPHY2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DMC2_QCH_ENABLE,
	QCH_CON_APBBR_DMC2_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DMC2_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DMC2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DMCTZ2_QCH_ENABLE,
	QCH_CON_APBBR_DMCTZ2_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DMCTZ2_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DMCTZ2_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_MIF2_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_MIF2_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_MIF2_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMC2_QCH_ENABLE,
	QCH_CON_DMC2_QCH_CLOCK_REQ,
	QCH_CON_DMC2_QCH_EXPIRE_VAL,
	QCH_CON_DMC2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MIF2_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MIF2_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MIF2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MIF2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MIF2_CMU_MIF2_QCH_ENABLE,
	QCH_CON_MIF2_CMU_MIF2_QCH_CLOCK_REQ,
	QCH_CON_MIF2_CMU_MIF2_QCH_EXPIRE_VAL,
	QCH_CON_MIF2_CMU_MIF2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_ENABLE,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_CLOCK_REQ,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_EXPIRE_VAL,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_ENABLE,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_CLOCK_REQ,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_EXPIRE_VAL,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MIF2_QCH_ENABLE,
	QCH_CON_SYSREG_MIF2_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MIF2_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MIF2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DDRPHY3_QCH_ENABLE,
	QCH_CON_APBBR_DDRPHY3_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DDRPHY3_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DDRPHY3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DMC3_QCH_ENABLE,
	QCH_CON_APBBR_DMC3_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DMC3_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DMC3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_APBBR_DMCTZ3_QCH_ENABLE,
	QCH_CON_APBBR_DMCTZ3_QCH_CLOCK_REQ,
	QCH_CON_APBBR_DMCTZ3_QCH_EXPIRE_VAL,
	QCH_CON_APBBR_DMCTZ3_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_CMU_MIF3_CMUREF_QCH_ENABLE,
	DMYQCH_CON_CMU_MIF3_CMUREF_QCH_CLOCK_REQ,
	DMYQCH_CON_CMU_MIF3_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_DMC3_QCH_ENABLE,
	QCH_CON_DMC3_QCH_CLOCK_REQ,
	QCH_CON_DMC3_QCH_EXPIRE_VAL,
	QCH_CON_DMC3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_MIF3_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_MIF3_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_MIF3_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_MIF3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MIF3_CMU_MIF3_QCH_ENABLE,
	QCH_CON_MIF3_CMU_MIF3_QCH_CLOCK_REQ,
	QCH_CON_MIF3_CMU_MIF3_QCH_EXPIRE_VAL,
	QCH_CON_MIF3_CMU_MIF3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_ENABLE,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_CLOCK_REQ,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_EXPIRE_VAL,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DEBUG3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_ENABLE,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_CLOCK_REQ,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_EXPIRE_VAL,
	QCH_CON_QCH_ADAPTER_PPMUPPC_DVFS3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_MIF3_QCH_ENABLE,
	QCH_CON_SYSREG_MIF3_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_MIF3_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_MIF3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_NPU_QCH_ENABLE,
	QCH_CON_D_TZPC_NPU_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_NPU_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D0_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D0_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D0_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D0_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D10_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D10_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D10_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D10_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D11_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D11_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D11_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D11_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D12_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D12_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D12_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D12_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D13_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D13_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D13_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D13_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D14_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D14_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D14_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D14_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D15_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D15_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D15_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D15_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D1_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D1_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D1_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D1_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D2_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D2_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D2_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D2_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D3_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D3_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D3_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D3_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D4_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D4_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D4_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D4_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D5_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D5_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D5_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D5_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D6_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D6_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D6_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D6_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D7_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D7_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D7_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D7_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D8_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D8_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D8_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D8_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D9_NPU_QCH_ENABLE,
	QCH_CON_LHM_AST_D9_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D9_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D9_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPU_UNIT0_SETREG_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPU_UNIT0_SETREG_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPU_UNIT0_SETREG_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPU_UNIT0_SETREG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPU_UNIT1_SETREG_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPU_UNIT1_SETREG_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPU_UNIT1_SETREG_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPU_UNIT1_SETREG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_NPU_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D0_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D0_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D0_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D0_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D10_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D10_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D10_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D10_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D11_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D11_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D11_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D11_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D12_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D12_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D12_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D12_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D13_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D13_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D13_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D13_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D14_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D14_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D14_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D14_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D15_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D15_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D15_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D15_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D1_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D1_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D1_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D1_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D2_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D2_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D2_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D2_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D3_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D3_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D3_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D3_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D4_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D4_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D4_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D4_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D5_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D5_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D5_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D5_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D6_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D6_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D6_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D6_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D7_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D7_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D7_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D7_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D8_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D8_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D8_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D8_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D9_NPU_QCH_ENABLE,
	QCH_CON_LHS_AST_D9_NPU_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D9_NPU_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D9_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPU_UNIT0_DONE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPU_UNIT1_DONE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_NPU_SRAM0_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_NPU_SRAM0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_NPU_SRAM0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_NPU_SRAM0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_NPU_SRAM1_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_NPU_SRAM1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_NPU_SRAM1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_NPU_SRAM1_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_NPUD_UNIT0_QCH_ENABLE,
	DMYQCH_CON_NPUD_UNIT0_QCH_CLOCK_REQ,
	DMYQCH_CON_NPUD_UNIT0_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_NPUD_UNIT1_QCH_ENABLE,
	DMYQCH_CON_NPUD_UNIT1_QCH_CLOCK_REQ,
	DMYQCH_CON_NPUD_UNIT1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_NPU_CMU_NPU_QCH_ENABLE,
	QCH_CON_NPU_CMU_NPU_QCH_CLOCK_REQ,
	QCH_CON_NPU_CMU_NPU_QCH_EXPIRE_VAL,
	QCH_CON_NPU_CMU_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_UNIT0_QCH_ENABLE,
	QCH_CON_PPMU_UNIT0_QCH_CLOCK_REQ,
	QCH_CON_PPMU_UNIT0_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_UNIT0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_UNIT1_QCH_ENABLE,
	QCH_CON_PPMU_UNIT1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_UNIT1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_UNIT1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_NPU_QCH_ENABLE,
	QCH_CON_SYSREG_NPU_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_NPU_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_NPU_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPUD0_D1_0_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPUD0_D1_0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPUD0_D1_0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPUD0_D1_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPUD0_D1_1_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPUD0_D1_1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPUD0_D1_1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPUD0_D1_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPUD0_D1_2_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPUD0_D1_2_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPUD0_D1_2_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPUD0_D1_2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPUD0_D1_3_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPUD0_D1_3_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPUD0_D1_3_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPUD0_D1_3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPUD0_D1_4_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPUD0_D1_4_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPUD0_D1_4_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPUD0_D1_4_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPUD0_D1_5_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPUD0_D1_5_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPUD0_D1_5_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPUD0_D1_5_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPUD0_D1_6_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPUD0_D1_6_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPUD0_D1_6_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPUD0_D1_6_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_D_NPUD0_D1_7_QCH_ENABLE,
	QCH_CON_LHM_AST_D_NPUD0_D1_7_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_D_NPUD0_D1_7_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_D_NPUD0_D1_7_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_P_NPUD1_SETREG_QCH_ENABLE,
	QCH_CON_LHM_AST_P_NPUD1_SETREG_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_P_NPUD1_SETREG_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_P_NPUD1_SETREG_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_IDPSRAM1_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_IDPSRAM1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_IDPSRAM1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_IDPSRAM1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_D_IDPSRAM3_QCH_ENABLE,
	QCH_CON_LHM_AXI_D_IDPSRAM3_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_D_IDPSRAM3_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_D_IDPSRAM3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_NPU1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_NPU1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_NPU1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_NPU1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPUD1_D1_0_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPUD1_D1_0_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPUD1_D1_0_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPUD1_D1_0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPUD1_D1_1_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPUD1_D1_1_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPUD1_D1_1_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPUD1_D1_1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPUD1_D1_2_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPUD1_D1_2_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPUD1_D1_2_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPUD1_D1_2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPUD1_D1_3_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPUD1_D1_3_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPUD1_D1_3_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPUD1_D1_3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPUD1_D1_4_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPUD1_D1_4_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPUD1_D1_4_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPUD1_D1_4_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPUD1_D1_5_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPUD1_D1_5_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPUD1_D1_5_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPUD1_D1_5_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPUD1_D1_6_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPUD1_D1_6_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPUD1_D1_6_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPUD1_D1_6_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_D_NPUD1_D1_7_QCH_ENABLE,
	QCH_CON_LHS_AST_D_NPUD1_D1_7_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_D_NPUD1_D1_7_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_D_NPUD1_D1_7_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_P_NPU1_DONE_QCH_ENABLE,
	QCH_CON_LHS_AST_P_NPU1_DONE_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_P_NPU1_DONE_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_P_NPU1_DONE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_NPU1_CMU_NPU1_QCH_ENABLE,
	QCH_CON_NPU1_CMU_NPU1_QCH_CLOCK_REQ,
	QCH_CON_NPU1_CMU_NPU1_QCH_EXPIRE_VAL,
	QCH_CON_NPU1_CMU_NPU1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_NPU1_QCH_ENABLE,
	QCH_CON_PPMU_NPU1_QCH_CLOCK_REQ,
	QCH_CON_PPMU_NPU1_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_NPU1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_NPU1_QCH_ENABLE,
	QCH_CON_SYSREG_NPU1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_NPU1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_NPU1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PERIC0_QCH_ENABLE,
	QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_PERIC0_QCH_ENABLE,
	QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_GPIO_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_PERIC0_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_UART_DBG_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_UART_DBG_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_UART_DBG_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_UART_DBG_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI00_USI_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI00_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI00_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI00_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI00_I2C_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI00_I2C_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI00_I2C_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI00_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI01_USI_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI01_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI01_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI01_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI01_I2C_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI01_I2C_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI01_I2C_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI01_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI02_USI_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI02_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI02_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI02_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI02_I2C_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI02_I2C_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI02_I2C_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI02_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI03_USI_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI03_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI03_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI03_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI03_I2C_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI03_I2C_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI03_I2C_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI03_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI04_USI_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI04_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI04_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI04_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI04_I2C_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI04_I2C_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI04_I2C_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI04_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP0_QCH_USI05_USI_ENABLE,
	QCH_CON_PERIC0_TOP0_QCH_USI05_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP0_QCH_USI05_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP0_QCH_USI05_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP1_QCH_USI05_I2C_ENABLE,
	QCH_CON_PERIC0_TOP1_QCH_USI05_I2C_CLOCK_REQ,
	QCH_CON_PERIC0_TOP1_QCH_USI05_I2C_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP1_QCH_USI05_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP1_QCH_USI13_USI_ENABLE,
	QCH_CON_PERIC0_TOP1_QCH_USI13_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP1_QCH_USI13_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP1_QCH_USI13_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP1_QCH_USI13_I2C_ENABLE,
	QCH_CON_PERIC0_TOP1_QCH_USI13_I2C_CLOCK_REQ,
	QCH_CON_PERIC0_TOP1_QCH_USI13_I2C_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP1_QCH_USI13_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP1_QCH_USI14_USI_ENABLE,
	QCH_CON_PERIC0_TOP1_QCH_USI14_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP1_QCH_USI14_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP1_QCH_USI14_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP1_QCH_USI14_I2C_ENABLE,
	QCH_CON_PERIC0_TOP1_QCH_USI14_I2C_CLOCK_REQ,
	QCH_CON_PERIC0_TOP1_QCH_USI14_I2C_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP1_QCH_USI14_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP1_QCH_USI15_USI_ENABLE,
	QCH_CON_PERIC0_TOP1_QCH_USI15_USI_CLOCK_REQ,
	QCH_CON_PERIC0_TOP1_QCH_USI15_USI_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP1_QCH_USI15_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP1_QCH_USI15_I2C_ENABLE,
	QCH_CON_PERIC0_TOP1_QCH_USI15_I2C_CLOCK_REQ,
	QCH_CON_PERIC0_TOP1_QCH_USI15_I2C_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP1_QCH_USI15_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC0_TOP1_QCH_PWM_ENABLE,
	QCH_CON_PERIC0_TOP1_QCH_PWM_CLOCK_REQ,
	QCH_CON_PERIC0_TOP1_QCH_PWM_EXPIRE_VAL,
	QCH_CON_PERIC0_TOP1_QCH_PWM_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERIC0_QCH_ENABLE,
	QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERIC0_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PERIC1_QCH_ENABLE,
	QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_PERIC1_QCH_ENABLE,
	QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_GPIO_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_CSISPERIC1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_CSISPERIC1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_CSISPERIC1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_CSISPERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_PERIC1_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_UART_BT_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_UART_BT_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_UART_BT_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_UART_BT_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_USI06_USI_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_USI06_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_USI06_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_USI06_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_USI06_I2C_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_USI06_I2C_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_USI06_I2C_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_USI06_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_USI07_USI_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_USI07_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_USI07_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_USI07_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_USI07_I2C_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_USI07_I2C_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_USI07_I2C_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_USI07_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_USI08_USI_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_USI08_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_USI08_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_USI08_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP0_QCH_USI08_I2C_ENABLE,
	QCH_CON_PERIC1_TOP0_QCH_USI08_I2C_CLOCK_REQ,
	QCH_CON_PERIC1_TOP0_QCH_USI08_I2C_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP0_QCH_USI08_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP1_QCH_USI09_USI_ENABLE,
	QCH_CON_PERIC1_TOP1_QCH_USI09_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP1_QCH_USI09_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP1_QCH_USI09_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP1_QCH_USI09_I2C_ENABLE,
	QCH_CON_PERIC1_TOP1_QCH_USI09_I2C_CLOCK_REQ,
	QCH_CON_PERIC1_TOP1_QCH_USI09_I2C_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP1_QCH_USI09_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP1_QCH_USI10_USI_ENABLE,
	QCH_CON_PERIC1_TOP1_QCH_USI10_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP1_QCH_USI10_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP1_QCH_USI10_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP1_QCH_USI10_I2C_ENABLE,
	QCH_CON_PERIC1_TOP1_QCH_USI10_I2C_CLOCK_REQ,
	QCH_CON_PERIC1_TOP1_QCH_USI10_I2C_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP1_QCH_USI10_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP1_QCH_USI11_USI_ENABLE,
	QCH_CON_PERIC1_TOP1_QCH_USI11_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP1_QCH_USI11_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP1_QCH_USI11_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP1_QCH_USI11_I2C_ENABLE,
	QCH_CON_PERIC1_TOP1_QCH_USI11_I2C_CLOCK_REQ,
	QCH_CON_PERIC1_TOP1_QCH_USI11_I2C_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP1_QCH_USI11_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP1_QCH_USI16_USI_ENABLE,
	QCH_CON_PERIC1_TOP1_QCH_USI16_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP1_QCH_USI16_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP1_QCH_USI16_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP1_QCH_USI16_I2C_ENABLE,
	QCH_CON_PERIC1_TOP1_QCH_USI16_I2C_CLOCK_REQ,
	QCH_CON_PERIC1_TOP1_QCH_USI16_I2C_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP1_QCH_USI16_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP1_QCH_USI17_USI_ENABLE,
	QCH_CON_PERIC1_TOP1_QCH_USI17_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP1_QCH_USI17_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP1_QCH_USI17_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP1_QCH_USI17_I2C_ENABLE,
	QCH_CON_PERIC1_TOP1_QCH_USI17_I2C_CLOCK_REQ,
	QCH_CON_PERIC1_TOP1_QCH_USI17_I2C_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP1_QCH_USI17_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP1_QCH_USI12_USI_ENABLE,
	QCH_CON_PERIC1_TOP1_QCH_USI12_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP1_QCH_USI12_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP1_QCH_USI12_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP1_QCH_USI12_I2C_ENABLE,
	QCH_CON_PERIC1_TOP1_QCH_USI12_I2C_CLOCK_REQ,
	QCH_CON_PERIC1_TOP1_QCH_USI12_I2C_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP1_QCH_USI12_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP1_QCH_USI18_USI_ENABLE,
	QCH_CON_PERIC1_TOP1_QCH_USI18_USI_CLOCK_REQ,
	QCH_CON_PERIC1_TOP1_QCH_USI18_USI_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP1_QCH_USI18_USI_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIC1_TOP1_QCH_USI18_I2C_ENABLE,
	QCH_CON_PERIC1_TOP1_QCH_USI18_I2C_CLOCK_REQ,
	QCH_CON_PERIC1_TOP1_QCH_USI18_I2C_EXPIRE_VAL,
	QCH_CON_PERIC1_TOP1_QCH_USI18_I2C_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERIC1_QCH_ENABLE,
	QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERIC1_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_USI16_I3C_QCH_P_ENABLE,
	QCH_CON_USI16_I3C_QCH_P_CLOCK_REQ,
	QCH_CON_USI16_I3C_QCH_P_EXPIRE_VAL,
	QCH_CON_USI16_I3C_QCH_P_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_USI16_I3C_QCH_S_ENABLE,
	DMYQCH_CON_USI16_I3C_QCH_S_CLOCK_REQ,
	DMYQCH_CON_USI16_I3C_QCH_S_IGNORE_FORCE_PM_EN,
	QCH_CON_USI17_I3C_QCH_P_ENABLE,
	QCH_CON_USI17_I3C_QCH_P_CLOCK_REQ,
	QCH_CON_USI17_I3C_QCH_P_EXPIRE_VAL,
	QCH_CON_USI17_I3C_QCH_P_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_USI17_I3C_QCH_S_ENABLE,
	DMYQCH_CON_USI17_I3C_QCH_S_CLOCK_REQ,
	DMYQCH_CON_USI17_I3C_QCH_S_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_PERIS_QCH_ENABLE,
	QCH_CON_D_TZPC_PERIS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_PERIS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_PERIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GIC_QCH_ENABLE,
	QCH_CON_GIC_QCH_CLOCK_REQ,
	QCH_CON_GIC_QCH_EXPIRE_VAL,
	QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_PERIS_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_PERIS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_PERIS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_PERIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MCT_QCH_ENABLE,
	QCH_CON_MCT_QCH_CLOCK_REQ,
	QCH_CON_MCT_QCH_EXPIRE_VAL,
	QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_BIRA_QCH_ENABLE,
	QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_BIRA_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_BISR_QCH_ENABLE,
	QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_BISR_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_OTP_CON_TOP_QCH_ENABLE,
	QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ,
	QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL,
	QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PERIS_CMU_PERIS_QCH_ENABLE,
	QCH_CON_PERIS_CMU_PERIS_QCH_CLOCK_REQ,
	QCH_CON_PERIS_CMU_PERIS_QCH_EXPIRE_VAL,
	QCH_CON_PERIS_CMU_PERIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_PERIS_QCH_ENABLE,
	QCH_CON_SYSREG_PERIS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_PERIS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_PERIS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TMU_SUB_QCH_ENABLE,
	QCH_CON_TMU_SUB_QCH_CLOCK_REQ,
	QCH_CON_TMU_SUB_QCH_EXPIRE_VAL,
	QCH_CON_TMU_SUB_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TMU_TOP_QCH_ENABLE,
	QCH_CON_TMU_TOP_QCH_CLOCK_REQ,
	QCH_CON_TMU_TOP_QCH_EXPIRE_VAL,
	QCH_CON_TMU_TOP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_CLUSTER0_QCH_ENABLE,
	QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ,
	QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_CLUSTER2_QCH_ENABLE,
	QCH_CON_WDT_CLUSTER2_QCH_CLOCK_REQ,
	QCH_CON_WDT_CLUSTER2_QCH_EXPIRE_VAL,
	QCH_CON_WDT_CLUSTER2_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_BIS_S2D_QCH_ENABLE,
	DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ,
	DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_ENABLE,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_S2D_CMU_S2D_QCH_ENABLE,
	QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ,
	QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL,
	QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_SSP_QCH_ENABLE,
	QCH_CON_D_TZPC_SSP_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_SSP_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_SSP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_SSP_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_SSP_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_SSP_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_SSP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SSP_CMU_SSP_QCH_ENABLE,
	QCH_CON_SSP_CMU_SSP_QCH_CLOCK_REQ,
	QCH_CON_SSP_CMU_SSP_QCH_EXPIRE_VAL,
	QCH_CON_SSP_CMU_SSP_QCH_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SS_SSPCORE_QCH_ENABLE,
	DMYQCH_CON_SS_SSPCORE_QCH_CLOCK_REQ,
	DMYQCH_CON_SS_SSPCORE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_SSP_QCH_ENABLE,
	QCH_CON_SYSREG_SSP_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_SSP_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_SSP_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_TNR_QCH_ENABLE,
	QCH_CON_D_TZPC_TNR_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_TNR_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AST_VO_DNSTNR_QCH_ENABLE,
	QCH_CON_LHM_AST_VO_DNSTNR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AST_VO_DNSTNR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AST_VO_DNSTNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_TNR_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_OTF_TNRDNS_QCH_ENABLE,
	QCH_CON_LHS_AST_OTF_TNRDNS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_OTF_TNRDNS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_OTF_TNRDNS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AST_VO_TNRMCSC_QCH_ENABLE,
	QCH_CON_LHS_AST_VO_TNRMCSC_QCH_CLOCK_REQ,
	QCH_CON_LHS_AST_VO_TNRMCSC_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AST_VO_TNRMCSC_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_TNR_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_TNR_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_TNR_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_TNR_QCH_ENABLE,
	QCH_CON_PPMU_TNR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_TNR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_TNR_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_TNR_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_TNR_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_TNR_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_TNR_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_TNR_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_TNR_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_TNR_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_TNR_QCH_ENABLE,
	QCH_CON_SYSREG_TNR_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_TNR_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TNR_QCH_ENABLE,
	QCH_CON_TNR_QCH_CLOCK_REQ,
	QCH_CON_TNR_QCH_EXPIRE_VAL,
	QCH_CON_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TNR_CMU_TNR_QCH_ENABLE,
	QCH_CON_TNR_CMU_TNR_QCH_CLOCK_REQ,
	QCH_CON_TNR_CMU_TNR_QCH_EXPIRE_VAL,
	QCH_CON_TNR_CMU_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_TNR_QCH_ENABLE,
	QCH_CON_VGEN_LITE_TNR_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_TNR_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_TNR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_VRA_QCH_ENABLE,
	QCH_CON_D_TZPC_VRA_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_VRA_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_VRA_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_VRA_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_VRA_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_VRA_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_VRA_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_VRA_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_STR_QCH_ENABLE,
	QCH_CON_PPMU_STR_QCH_CLOCK_REQ,
	QCH_CON_PPMU_STR_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_STR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PPMU_VRA_QCH_ENABLE,
	QCH_CON_PPMU_VRA_QCH_CLOCK_REQ,
	QCH_CON_PPMU_VRA_QCH_EXPIRE_VAL,
	QCH_CON_PPMU_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_STR_QCH_ENABLE,
	QCH_CON_QE_STR_QCH_CLOCK_REQ,
	QCH_CON_QE_STR_QCH_EXPIRE_VAL,
	QCH_CON_QE_STR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_QE_VRA_QCH_ENABLE,
	QCH_CON_QE_VRA_QCH_CLOCK_REQ,
	QCH_CON_QE_VRA_QCH_EXPIRE_VAL,
	QCH_CON_QE_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_STR_QCH_ENABLE,
	QCH_CON_STR_QCH_CLOCK_REQ,
	QCH_CON_STR_QCH_EXPIRE_VAL,
	QCH_CON_STR_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_VRA_QCH_S1_ENABLE,
	QCH_CON_SYSMMU_VRA_QCH_S1_CLOCK_REQ,
	QCH_CON_SYSMMU_VRA_QCH_S1_EXPIRE_VAL,
	QCH_CON_SYSMMU_VRA_QCH_S1_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSMMU_VRA_QCH_S2_ENABLE,
	QCH_CON_SYSMMU_VRA_QCH_S2_CLOCK_REQ,
	QCH_CON_SYSMMU_VRA_QCH_S2_EXPIRE_VAL,
	QCH_CON_SYSMMU_VRA_QCH_S2_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_VRA_QCH_ENABLE,
	QCH_CON_SYSREG_VRA_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_VRA_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_VRA_QCH_ENABLE,
	QCH_CON_VGEN_LITE_VRA_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_VRA_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VRA_QCH_ENABLE,
	QCH_CON_VRA_QCH_CLOCK_REQ,
	QCH_CON_VRA_QCH_EXPIRE_VAL,
	QCH_CON_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VRA_CMU_VRA_QCH_ENABLE,
	QCH_CON_VRA_CMU_VRA_QCH_CLOCK_REQ,
	QCH_CON_VRA_CMU_VRA_QCH_EXPIRE_VAL,
	QCH_CON_VRA_CMU_VRA_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_C_VTS_QCH_ENABLE,
	QCH_CON_BAAW_C_VTS_QCH_CLOCK_REQ,
	QCH_CON_BAAW_C_VTS_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_C_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_BAAW_D_VTS_QCH_ENABLE,
	QCH_CON_BAAW_D_VTS_QCH_CLOCK_REQ,
	QCH_CON_BAAW_D_VTS_QCH_EXPIRE_VAL,
	QCH_CON_BAAW_D_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_ENABLE,
	QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_CLOCK_REQ,
	QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_EXPIRE_VAL,
	QCH_CON_CORTEXM4INTEGRATION_QCH_CPU_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_AHB0_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_AHB0_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_AHB0_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_AHB0_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_AHB1_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_AHB1_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_AHB1_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_AHB1_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_AHB2_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_AHB2_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_AHB2_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_AHB2_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_AHB3_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_AHB3_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_AHB3_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_AHB3_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_AHB4_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_AHB4_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_AHB4_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_AHB4_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_AHB5_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_AHB5_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_AHB5_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_AHB5_QCH_PCLK_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_AUD0_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_AUD0_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_AUD0_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_AUD0_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DMIC_AUD0_QCH_DMIC_ENABLE,
	DMYQCH_CON_DMIC_AUD0_QCH_DMIC_CLOCK_REQ,
	DMYQCH_CON_DMIC_AUD0_QCH_DMIC_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_AUD1_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_AUD1_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_AUD1_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_AUD1_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DMIC_AUD1_QCH_DMIC_ENABLE,
	DMYQCH_CON_DMIC_AUD1_QCH_DMIC_CLOCK_REQ,
	DMYQCH_CON_DMIC_AUD1_QCH_DMIC_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_AUD2_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_AUD2_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_AUD2_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_AUD2_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DMIC_AUD2_QCH_DMIC_ENABLE,
	DMYQCH_CON_DMIC_AUD2_QCH_DMIC_CLOCK_REQ,
	DMYQCH_CON_DMIC_AUD2_QCH_DMIC_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_IF0_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_IF0_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_IF0_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_IF0_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DMIC_IF0_QCH_DMIC_ENABLE,
	DMYQCH_CON_DMIC_IF0_QCH_DMIC_CLOCK_REQ,
	DMYQCH_CON_DMIC_IF0_QCH_DMIC_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_IF1_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_IF1_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_IF1_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_IF1_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DMIC_IF1_QCH_DMIC_ENABLE,
	DMYQCH_CON_DMIC_IF1_QCH_DMIC_CLOCK_REQ,
	DMYQCH_CON_DMIC_IF1_QCH_DMIC_IGNORE_FORCE_PM_EN,
	QCH_CON_DMIC_IF2_QCH_PCLK_ENABLE,
	QCH_CON_DMIC_IF2_QCH_PCLK_CLOCK_REQ,
	QCH_CON_DMIC_IF2_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_DMIC_IF2_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_DMIC_IF2_QCH_DMIC_ENABLE,
	DMYQCH_CON_DMIC_IF2_QCH_DMIC_CLOCK_REQ,
	DMYQCH_CON_DMIC_IF2_QCH_DMIC_IGNORE_FORCE_PM_EN,
	QCH_CON_D_TZPC_VTS_QCH_ENABLE,
	QCH_CON_D_TZPC_VTS_QCH_CLOCK_REQ,
	QCH_CON_D_TZPC_VTS_QCH_EXPIRE_VAL,
	QCH_CON_D_TZPC_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_GPIO_VTS_QCH_ENABLE,
	QCH_CON_GPIO_VTS_QCH_CLOCK_REQ,
	QCH_CON_GPIO_VTS_QCH_EXPIRE_VAL,
	QCH_CON_GPIO_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HWACG_SYS_DMIC0_QCH_ENABLE,
	QCH_CON_HWACG_SYS_DMIC0_QCH_CLOCK_REQ,
	QCH_CON_HWACG_SYS_DMIC0_QCH_EXPIRE_VAL,
	QCH_CON_HWACG_SYS_DMIC0_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HWACG_SYS_DMIC1_QCH_ENABLE,
	QCH_CON_HWACG_SYS_DMIC1_QCH_CLOCK_REQ,
	QCH_CON_HWACG_SYS_DMIC1_QCH_EXPIRE_VAL,
	QCH_CON_HWACG_SYS_DMIC1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HWACG_SYS_DMIC2_QCH_ENABLE,
	QCH_CON_HWACG_SYS_DMIC2_QCH_CLOCK_REQ,
	QCH_CON_HWACG_SYS_DMIC2_QCH_EXPIRE_VAL,
	QCH_CON_HWACG_SYS_DMIC2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HWACG_SYS_DMIC3_QCH_ENABLE,
	QCH_CON_HWACG_SYS_DMIC3_QCH_CLOCK_REQ,
	QCH_CON_HWACG_SYS_DMIC3_QCH_EXPIRE_VAL,
	QCH_CON_HWACG_SYS_DMIC3_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HWACG_SYS_DMIC4_QCH_ENABLE,
	QCH_CON_HWACG_SYS_DMIC4_QCH_CLOCK_REQ,
	QCH_CON_HWACG_SYS_DMIC4_QCH_EXPIRE_VAL,
	QCH_CON_HWACG_SYS_DMIC4_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HWACG_SYS_DMIC5_QCH_ENABLE,
	QCH_CON_HWACG_SYS_DMIC5_QCH_CLOCK_REQ,
	QCH_CON_HWACG_SYS_DMIC5_QCH_EXPIRE_VAL,
	QCH_CON_HWACG_SYS_DMIC5_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_HWACG_SYS_SERIAL_LIF_QCH_ENABLE,
	QCH_CON_HWACG_SYS_SERIAL_LIF_QCH_CLOCK_REQ,
	QCH_CON_HWACG_SYS_SERIAL_LIF_QCH_EXPIRE_VAL,
	QCH_CON_HWACG_SYS_SERIAL_LIF_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_LP_VTS_QCH_ENABLE,
	QCH_CON_LHM_AXI_LP_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_LP_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_LP_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHM_AXI_P_VTS_QCH_ENABLE,
	QCH_CON_LHM_AXI_P_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHM_AXI_P_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHM_AXI_P_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_C_VTS_QCH_ENABLE,
	QCH_CON_LHS_AXI_C_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_C_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_C_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_LHS_AXI_D_VTS_QCH_ENABLE,
	QCH_CON_LHS_AXI_D_VTS_QCH_CLOCK_REQ,
	QCH_CON_LHS_AXI_D_VTS_QCH_EXPIRE_VAL,
	QCH_CON_LHS_AXI_D_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_ABOX_VTS_QCH_ENABLE,
	QCH_CON_MAILBOX_ABOX_VTS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_ABOX_VTS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_ABOX_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_MAILBOX_AP_VTS_QCH_ENABLE,
	QCH_CON_MAILBOX_AP_VTS_QCH_CLOCK_REQ,
	QCH_CON_MAILBOX_AP_VTS_QCH_EXPIRE_VAL,
	QCH_CON_MAILBOX_AP_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_PDMA_VTS_QCH_ENABLE,
	QCH_CON_PDMA_VTS_QCH_CLOCK_REQ,
	QCH_CON_PDMA_VTS_QCH_EXPIRE_VAL,
	QCH_CON_PDMA_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SERIAL_LIF_QCH_PCLK_ENABLE,
	QCH_CON_SERIAL_LIF_QCH_PCLK_CLOCK_REQ,
	QCH_CON_SERIAL_LIF_QCH_PCLK_EXPIRE_VAL,
	QCH_CON_SERIAL_LIF_QCH_PCLK_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SERIAL_LIF_QCH_LIF_ENABLE,
	DMYQCH_CON_SERIAL_LIF_QCH_LIF_CLOCK_REQ,
	DMYQCH_CON_SERIAL_LIF_QCH_LIF_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SERIAL_LIF_QCH_AHB_ENABLE,
	DMYQCH_CON_SERIAL_LIF_QCH_AHB_CLOCK_REQ,
	DMYQCH_CON_SERIAL_LIF_QCH_AHB_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD0_ENABLE,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD0_CLOCK_REQ,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD0_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0_ENABLE,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0_CLOCK_REQ,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD1_ENABLE,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD1_CLOCK_REQ,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1_ENABLE,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1_CLOCK_REQ,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD2_ENABLE,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD2_CLOCK_REQ,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_AUD_PAD2_IGNORE_FORCE_PM_EN,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2_ENABLE,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2_CLOCK_REQ,
	DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2_IGNORE_FORCE_PM_EN,
	QCH_CON_SWEEPER_C_VTS_QCH_ENABLE,
	QCH_CON_SWEEPER_C_VTS_QCH_CLOCK_REQ,
	QCH_CON_SWEEPER_C_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SWEEPER_C_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_SYSREG_VTS_QCH_ENABLE,
	QCH_CON_SYSREG_VTS_QCH_CLOCK_REQ,
	QCH_CON_SYSREG_VTS_QCH_EXPIRE_VAL,
	QCH_CON_SYSREG_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TIMER_QCH_ENABLE,
	QCH_CON_TIMER_QCH_CLOCK_REQ,
	QCH_CON_TIMER_QCH_EXPIRE_VAL,
	QCH_CON_TIMER_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TIMER1_QCH_ENABLE,
	QCH_CON_TIMER1_QCH_CLOCK_REQ,
	QCH_CON_TIMER1_QCH_EXPIRE_VAL,
	QCH_CON_TIMER1_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_TIMER2_QCH_ENABLE,
	QCH_CON_TIMER2_QCH_CLOCK_REQ,
	QCH_CON_TIMER2_QCH_EXPIRE_VAL,
	QCH_CON_TIMER2_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VGEN_LITE_QCH_ENABLE,
	QCH_CON_VGEN_LITE_QCH_CLOCK_REQ,
	QCH_CON_VGEN_LITE_QCH_EXPIRE_VAL,
	QCH_CON_VGEN_LITE_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_VTS_CMU_VTS_QCH_ENABLE,
	QCH_CON_VTS_CMU_VTS_QCH_CLOCK_REQ,
	QCH_CON_VTS_CMU_VTS_QCH_EXPIRE_VAL,
	QCH_CON_VTS_CMU_VTS_QCH_IGNORE_FORCE_PM_EN,
	QCH_CON_WDT_VTS_QCH_ENABLE,
	QCH_CON_WDT_VTS_QCH_CLOCK_REQ,
	QCH_CON_WDT_VTS_QCH_EXPIRE_VAL,
	QCH_CON_WDT_VTS_QCH_IGNORE_FORCE_PM_EN,
	APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	BUS0_CMU_BUS0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	BUS0_CMU_BUS0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	BUS1_CMU_BUS1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	BUS1_CMU_BUS1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	CSIS_CMU_CSIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DNS_CMU_DNS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DPU_CMU_DPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DSP_CMU_DSP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DSP_CMU_DSP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	DSP1_CMU_DSP1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	DSP1_CMU_DSP1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	G3D_EMBEDDED_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	IPP_CMU_IPP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	ITP_CMU_ITP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MCSC_CMU_MCSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MFC0_CMU_MFC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MFC0_CMU_MFC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MIF1_CMU_MIF1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MIF1_CMU_MIF1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MIF2_CMU_MIF2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MIF2_CMU_MIF2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	MIF3_CMU_MIF3_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	MIF3_CMU_MIF3_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	NPU_CMU_NPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	NPU_CMU_NPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	NPU1_CMU_NPU1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	NPU1_CMU_NPU1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	SSP_CMU_SSP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	SSP_CMU_SSP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	TNR_CMU_TNR_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	VRA_CMU_VRA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	VRA_CMU_VRA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	end_of_sfr_access,
	num_of_sfr_access = end_of_sfr_access - SFR_ACCESS_TYPE,
};

#endif
