vhdl xil_defaultlib  \
"../../../../../../../FPGA/FIR_SysGen/SysGenIP/ip/cmpy_0_2/sim/cmpy_0.vhd" \

nosort
