

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_132_1'
================================================================
* Date:           Thu Jan 12 12:23:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        scalv-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_1  |       33|       33|         3|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|     128|      68|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      32|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     160|     120|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+----+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------------+-------------------------------+---------+----+----+----+-----+
    |hmul_16ns_16ns_16_2_max_dsp_1_U37  |hmul_16ns_16ns_16_2_max_dsp_1  |        0|   2|  64|  34|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U38  |hmul_16ns_16ns_16_2_max_dsp_1  |        0|   2|  64|  34|    0|
    +-----------------------------------+-------------------------------+---------+----+----+----+-----+
    |Total                              |                               |        0|   4| 128|  68|    0|
    +-----------------------------------+-------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln132_fu_134_p2  |         +|   0|  0|  14|           7|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  16|           8|           4|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|    7|         14|
    |i_fu_46                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  1|   0|    1|          0|
    |ap_done_reg                              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |  1|   0|    1|          0|
    |i_fu_46                                  |  7|   0|    7|          0|
    |reg_file_2_0_addr_reg_162                |  5|   0|   11|          6|
    |reg_file_2_0_addr_reg_162_pp0_iter1_reg  |  5|   0|   11|          6|
    |reg_file_2_1_addr_reg_168                |  5|   0|   11|          6|
    |reg_file_2_1_addr_reg_168_pp0_iter1_reg  |  5|   0|   11|          6|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    | 32|   0|   56|         24|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_132_1|  return value|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_we0       |  out|    1|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_d0        |  out|   16|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_q1        |   in|   16|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_we0       |  out|    1|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_d0        |  out|   16|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_q1        |   in|   16|   ap_memory|                       reg_file_2_0|         array|
|reg_file_0_0_load      |   in|   16|     ap_none|                  reg_file_0_0_load|        scalar|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

