// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="csr_enc_csr_enc,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.434000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=38,HLS_SYN_DSP=0,HLS_SYN_FF=1215,HLS_SYN_LUT=2729,HLS_VERSION=2022_1}" *)

module csr_enc (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
output  [127:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    out_r_TDATA_blk_n;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg   [31:0] N_reg_337;
wire    ap_CS_fsm_state3;
reg   [31:0] M_reg_345;
reg   [31:0] L_reg_351;
wire   [11:0] trunc_ln79_fu_169_p1;
reg   [11:0] trunc_ln79_reg_356;
wire   [31:0] shl_ln79_fu_173_p2;
reg   [31:0] shl_ln79_reg_361;
wire   [11:0] trunc_ln1_fu_183_p3;
reg   [11:0] trunc_ln1_reg_366;
wire  signed [13:0] trunc_ln81_1_fu_191_p1;
reg  signed [13:0] trunc_ln81_1_reg_372;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln81_fu_198_p2;
wire   [11:0] add_ln82_fu_221_p2;
reg   [11:0] add_ln82_reg_388;
wire  signed [13:0] grp_fu_294_p2;
reg   [13:0] empty_reg_393;
wire    ap_CS_fsm_state7;
wire   [11:0] add_ln93_fu_238_p2;
reg   [11:0] add_ln93_reg_398;
wire    ap_CS_fsm_state10;
wire   [31:0] add_ln47_fu_248_p2;
reg   [31:0] add_ln47_reg_403;
wire   [31:0] grp_fu_138_p1;
reg   [31:0] tmp_num2_reg_408;
wire    ap_CS_fsm_state12;
reg   [31:0] tmp_num0_reg_413;
wire    ap_CS_fsm_state13;
wire   [31:0] grp_fu_143_p1;
reg   [31:0] tmp_num1_reg_418;
wire   [127:0] p_0_fu_281_p5;
reg   [13:0] a_address0;
reg    a_ce0;
reg    a_we0;
wire   [31:0] a_q0;
reg   [11:0] data_address0;
reg    data_ce0;
reg    data_we0;
reg   [31:0] data_d0;
wire   [31:0] data_q0;
wire    grp_inputMatrix_fu_106_ap_start;
wire    grp_inputMatrix_fu_106_ap_done;
wire    grp_inputMatrix_fu_106_ap_idle;
wire    grp_inputMatrix_fu_106_ap_ready;
wire    grp_inputMatrix_fu_106_in_r_TREADY;
wire   [13:0] grp_inputMatrix_fu_106_matrix_address0;
wire    grp_inputMatrix_fu_106_matrix_ce0;
wire    grp_inputMatrix_fu_106_matrix_we0;
wire   [31:0] grp_inputMatrix_fu_106_matrix_d0;
wire   [31:0] grp_inputMatrix_fu_106_ap_return_0;
wire   [31:0] grp_inputMatrix_fu_106_ap_return_1;
wire   [31:0] grp_inputMatrix_fu_106_ap_return_2;
wire   [31:0] grp_inputMatrix_fu_106_grp_fu_428_p_din0;
wire    grp_inputMatrix_fu_106_grp_fu_428_p_ce;
wire   [63:0] grp_inputMatrix_fu_106_grp_fu_431_p_din0;
wire   [63:0] grp_inputMatrix_fu_106_grp_fu_431_p_din1;
wire   [4:0] grp_inputMatrix_fu_106_grp_fu_431_p_opcode;
wire    grp_inputMatrix_fu_106_grp_fu_431_p_ce;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_done;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_idle;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_ready;
wire   [13:0] grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_a_address0;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_a_ce0;
wire   [11:0] grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_address0;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_ce0;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_we0;
wire   [31:0] grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_d0;
wire   [31:0] grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_nnz_1_out_o;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_nnz_1_out_o_ap_vld;
wire   [31:0] grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_138_p_din0;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_138_p_ce;
wire   [31:0] grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_428_p_din0;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_428_p_ce;
wire   [63:0] grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_431_p_din0;
wire   [63:0] grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_431_p_din1;
wire   [4:0] grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_431_p_opcode;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_431_p_ce;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_start;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_done;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_idle;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_ready;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_out_r_TREADY;
wire   [127:0] grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_out_r_TDATA;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_out_r_TVALID;
wire   [11:0] grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_data_address0;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_data_ce0;
wire   [31:0] grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num0_2_out;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num0_2_out_ap_vld;
wire   [31:0] grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num1_1_out;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num1_1_out_ap_vld;
wire   [31:0] grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num2_1_out;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num2_1_out_ap_vld;
wire   [31:0] grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_p_out;
wire    grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_p_out_ap_vld;
reg    grp_inputMatrix_fu_106_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg   [31:0] nnz_fu_48;
reg    grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_start_reg;
wire    ap_CS_fsm_state14;
wire   [63:0] zext_ln82_fu_231_p1;
wire   [63:0] zext_ln93_fu_253_p1;
reg   [31:0] i_fu_52;
wire   [31:0] add_ln81_fu_203_p2;
reg   [31:0] grp_fu_138_p0;
wire   [10:0] trunc_ln81_fu_179_p1;
wire   [11:0] trunc_ln81_3_fu_217_p1;
wire   [11:0] trunc_ln93_fu_235_p1;
wire   [31:0] or_ln47_fu_243_p2;
wire   [31:0] bitcast_ln174_2_fu_277_p1;
wire   [31:0] bitcast_ln174_1_fu_273_p1;
wire   [31:0] bitcast_ln174_fu_269_p1;
wire  signed [13:0] grp_fu_294_p0;
reg    grp_fu_138_ce;
wire   [63:0] grp_fu_428_p1;
reg   [31:0] grp_fu_428_p0;
reg    grp_fu_428_ce;
wire   [0:0] grp_fu_431_p2;
reg   [63:0] grp_fu_431_p0;
reg   [63:0] grp_fu_431_p1;
reg    grp_fu_431_ce;
reg   [4:0] grp_fu_431_opcode;
wire    regslice_both_out_r_U_apdone_blk;
reg    ap_block_state16;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    regslice_both_in_r_U_apdone_blk;
wire   [127:0] in_r_TDATA_int_regslice;
wire    in_r_TVALID_int_regslice;
reg    in_r_TREADY_int_regslice;
wire    regslice_both_in_r_U_ack_in;
reg   [127:0] out_r_TDATA_int_regslice;
reg    out_r_TVALID_int_regslice;
wire    out_r_TREADY_int_regslice;
wire    regslice_both_out_r_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 grp_inputMatrix_fu_106_ap_start_reg = 1'b0;
#0 grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start_reg = 1'b0;
#0 grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_start_reg = 1'b0;
end

csr_enc_a_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
a_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(a_address0),
    .ce0(a_ce0),
    .we0(a_we0),
    .d0(grp_inputMatrix_fu_106_matrix_d0),
    .q0(a_q0)
);

csr_enc_data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(data_address0),
    .ce0(data_ce0),
    .we0(data_we0),
    .d0(data_d0),
    .q0(data_q0)
);

csr_enc_inputMatrix grp_inputMatrix_fu_106(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_inputMatrix_fu_106_ap_start),
    .ap_done(grp_inputMatrix_fu_106_ap_done),
    .ap_idle(grp_inputMatrix_fu_106_ap_idle),
    .ap_ready(grp_inputMatrix_fu_106_ap_ready),
    .in_r_TDATA(in_r_TDATA_int_regslice),
    .in_r_TVALID(in_r_TVALID_int_regslice),
    .in_r_TREADY(grp_inputMatrix_fu_106_in_r_TREADY),
    .matrix_address0(grp_inputMatrix_fu_106_matrix_address0),
    .matrix_ce0(grp_inputMatrix_fu_106_matrix_ce0),
    .matrix_we0(grp_inputMatrix_fu_106_matrix_we0),
    .matrix_d0(grp_inputMatrix_fu_106_matrix_d0),
    .ap_return_0(grp_inputMatrix_fu_106_ap_return_0),
    .ap_return_1(grp_inputMatrix_fu_106_ap_return_1),
    .ap_return_2(grp_inputMatrix_fu_106_ap_return_2),
    .grp_fu_428_p_din0(grp_inputMatrix_fu_106_grp_fu_428_p_din0),
    .grp_fu_428_p_dout0(grp_fu_428_p1),
    .grp_fu_428_p_ce(grp_inputMatrix_fu_106_grp_fu_428_p_ce),
    .grp_fu_431_p_din0(grp_inputMatrix_fu_106_grp_fu_431_p_din0),
    .grp_fu_431_p_din1(grp_inputMatrix_fu_106_grp_fu_431_p_din1),
    .grp_fu_431_p_opcode(grp_inputMatrix_fu_106_grp_fu_431_p_opcode),
    .grp_fu_431_p_dout0(grp_fu_431_p2),
    .grp_fu_431_p_ce(grp_inputMatrix_fu_106_grp_fu_431_p_ce)
);

csr_enc_csr_enc_Pipeline_VITIS_LOOP_83_2 grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start),
    .ap_done(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_done),
    .ap_idle(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_idle),
    .ap_ready(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_ready),
    .M(M_reg_345),
    .empty(empty_reg_393),
    .a_address0(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_a_address0),
    .a_ce0(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_a_ce0),
    .a_q0(a_q0),
    .data_address0(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_address0),
    .data_ce0(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_ce0),
    .data_we0(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_we0),
    .data_d0(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_d0),
    .trunc_ln(trunc_ln79_reg_356),
    .nnz_1_out_i(nnz_fu_48),
    .nnz_1_out_o(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_nnz_1_out_o),
    .nnz_1_out_o_ap_vld(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_nnz_1_out_o_ap_vld),
    .grp_fu_138_p_din0(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_138_p_din0),
    .grp_fu_138_p_dout0(grp_fu_138_p1),
    .grp_fu_138_p_ce(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_138_p_ce),
    .grp_fu_428_p_din0(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_428_p_din0),
    .grp_fu_428_p_dout0(grp_fu_428_p1),
    .grp_fu_428_p_ce(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_428_p_ce),
    .grp_fu_431_p_din0(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_431_p_din0),
    .grp_fu_431_p_din1(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_431_p_din1),
    .grp_fu_431_p_opcode(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_431_p_opcode),
    .grp_fu_431_p_dout0(grp_fu_431_p2),
    .grp_fu_431_p_ce(grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_431_p_ce)
);

csr_enc_csr_enc_Pipeline_VITIS_LOOP_47_1 grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_start),
    .ap_done(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_done),
    .ap_idle(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_idle),
    .ap_ready(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_ready),
    .out_r_TREADY(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_out_r_TREADY),
    .tmp_num0(tmp_num0_reg_413),
    .tmp_num1(tmp_num1_reg_418),
    .tmp_num2(tmp_num2_reg_408),
    .add_ln47(add_ln47_reg_403),
    .out_r_TDATA(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_out_r_TDATA),
    .out_r_TVALID(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_out_r_TVALID),
    .data_address0(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_data_address0),
    .data_ce0(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_data_ce0),
    .data_q0(data_q0),
    .tmp_num0_2_out(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num0_2_out),
    .tmp_num0_2_out_ap_vld(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num0_2_out_ap_vld),
    .tmp_num1_1_out(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num1_1_out),
    .tmp_num1_1_out_ap_vld(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num1_1_out_ap_vld),
    .tmp_num2_1_out(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num2_1_out),
    .tmp_num2_1_out_ap_vld(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num2_1_out_ap_vld),
    .p_out(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_p_out),
    .p_out_ap_vld(grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_p_out_ap_vld)
);

csr_enc_sitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_4_no_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_138_p0),
    .ce(grp_fu_138_ce),
    .dout(grp_fu_138_p1)
);

csr_enc_sitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_4_no_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(M_reg_345),
    .ce(1'b1),
    .dout(grp_fu_143_p1)
);

csr_enc_mul_mul_14s_14s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mul_mul_14s_14s_14_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_294_p0),
    .din1(trunc_ln81_1_reg_372),
    .ce(1'b1),
    .dout(grp_fu_294_p2)
);

csr_enc_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U38(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_428_p0),
    .ce(grp_fu_428_ce),
    .dout(grp_fu_428_p1)
);

csr_enc_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_431_p0),
    .din1(grp_fu_431_p1),
    .ce(grp_fu_431_ce),
    .opcode(grp_fu_431_opcode),
    .dout(grp_fu_431_p2)
);

csr_enc_regslice_both #(
    .DataWidth( 128 ))
regslice_both_in_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TDATA),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_r_U_ack_in),
    .data_out(in_r_TDATA_int_regslice),
    .vld_out(in_r_TVALID_int_regslice),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_r_U_apdone_blk)
);

csr_enc_regslice_both #(
    .DataWidth( 128 ))
regslice_both_out_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_r_TDATA_int_regslice),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(out_r_TREADY_int_regslice),
    .data_out(out_r_TDATA),
    .vld_out(regslice_both_out_r_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_start_reg <= 1'b1;
        end else if ((grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_ready == 1'b1)) begin
            grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start_reg <= 1'b1;
        end else if ((grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_ready == 1'b1)) begin
            grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_inputMatrix_fu_106_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_inputMatrix_fu_106_ap_start_reg <= 1'b1;
        end else if ((grp_inputMatrix_fu_106_ap_ready == 1'b1)) begin
            grp_inputMatrix_fu_106_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_52 <= 32'd0;
    end else if (((icmp_ln81_fu_198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i_fu_52 <= add_ln81_fu_203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nnz_fu_48 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state9) & (grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_nnz_1_out_o_ap_vld == 1'b1))) begin
        nnz_fu_48 <= grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_nnz_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        L_reg_351 <= grp_inputMatrix_fu_106_ap_return_2;
        M_reg_345 <= grp_inputMatrix_fu_106_ap_return_1;
        N_reg_337 <= grp_inputMatrix_fu_106_ap_return_0;
        shl_ln79_reg_361[31 : 1] <= shl_ln79_fu_173_p2[31 : 1];
        trunc_ln1_reg_366[11 : 1] <= trunc_ln1_fu_183_p3[11 : 1];
        trunc_ln79_reg_356 <= trunc_ln79_fu_169_p1;
        trunc_ln81_1_reg_372 <= trunc_ln81_1_fu_191_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln47_reg_403 <= add_ln47_fu_248_p2;
        add_ln93_reg_398 <= add_ln93_fu_238_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_fu_198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        add_ln82_reg_388 <= add_ln82_fu_221_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        empty_reg_393 <= grp_fu_294_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_num0_reg_413 <= grp_fu_138_p1;
        tmp_num1_reg_418 <= grp_fu_143_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_num2_reg_408 <= grp_fu_138_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        a_address0 = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        a_address0 = grp_inputMatrix_fu_106_matrix_address0;
    end else begin
        a_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        a_ce0 = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        a_ce0 = grp_inputMatrix_fu_106_matrix_ce0;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        a_we0 = grp_inputMatrix_fu_106_matrix_we0;
    end else begin
        a_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((out_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b0) | (regslice_both_out_r_U_apdone_blk == 1'b1))) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_inputMatrix_fu_106_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((out_r_TREADY_int_regslice == 1'b0) | (regslice_both_out_r_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((out_r_TREADY_int_regslice == 1'b0) | (regslice_both_out_r_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        data_address0 = zext_ln93_fu_253_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        data_address0 = zext_ln82_fu_231_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        data_address0 = grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_address0 = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_address0;
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state12))) begin
        data_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        data_ce0 = grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_ce0 = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_ce0;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state12))) begin
        data_d0 = grp_fu_138_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_d0 = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_d0;
    end else begin
        data_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state12))) begin
        data_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_we0 = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_data_we0;
    end else begin
        data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_138_ce = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_138_p_ce;
    end else begin
        grp_fu_138_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_138_p0 = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_138_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_138_p0 = N_reg_337;
    end else if (((icmp_ln81_fu_198_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_138_p0 = L_reg_351;
    end else if (((icmp_ln81_fu_198_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_138_p0 = nnz_fu_48;
    end else begin
        grp_fu_138_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_428_ce = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_428_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_428_ce = grp_inputMatrix_fu_106_grp_fu_428_p_ce;
    end else begin
        grp_fu_428_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_428_p0 = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_428_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_428_p0 = grp_inputMatrix_fu_106_grp_fu_428_p_din0;
    end else begin
        grp_fu_428_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_431_ce = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_431_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_431_ce = grp_inputMatrix_fu_106_grp_fu_431_p_ce;
    end else begin
        grp_fu_431_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_431_opcode = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_431_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_431_opcode = grp_inputMatrix_fu_106_grp_fu_431_p_opcode;
    end else begin
        grp_fu_431_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_431_p0 = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_431_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_431_p0 = grp_inputMatrix_fu_106_grp_fu_431_p_din0;
    end else begin
        grp_fu_431_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_431_p1 = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_grp_fu_431_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_431_p1 = grp_inputMatrix_fu_106_grp_fu_431_p_din1;
    end else begin
        grp_fu_431_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_r_TREADY_int_regslice = grp_inputMatrix_fu_106_in_r_TREADY;
    end else begin
        in_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        out_r_TDATA_blk_n = out_r_TREADY_int_regslice;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        out_r_TDATA_int_regslice = p_0_fu_281_p5;
    end else if (((grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_out_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        out_r_TDATA_int_regslice = grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_out_r_TDATA;
    end else begin
        out_r_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((out_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        out_r_TVALID_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        out_r_TVALID_int_regslice = grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_out_r_TVALID;
    end else begin
        out_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_inputMatrix_fu_106_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln81_fu_198_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((out_r_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((out_r_TREADY_int_regslice == 1'b0) | (regslice_both_out_r_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln47_fu_248_p2 = (or_ln47_fu_243_p2 + N_reg_337);

assign add_ln81_fu_203_p2 = (i_fu_52 + 32'd1);

assign add_ln82_fu_221_p2 = (trunc_ln81_3_fu_217_p1 + trunc_ln1_reg_366);

assign add_ln93_fu_238_p2 = (trunc_ln1_reg_366 + trunc_ln93_fu_235_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state16 = ((out_r_TREADY_int_regslice == 1'b0) | (regslice_both_out_r_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln174_1_fu_273_p1 = grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num1_1_out;

assign bitcast_ln174_2_fu_277_p1 = grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num2_1_out;

assign bitcast_ln174_fu_269_p1 = grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_tmp_num0_2_out;

assign grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_start = grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_ap_start_reg;

assign grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_out_r_TREADY = (out_r_TREADY_int_regslice & ap_CS_fsm_state14);

assign grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start = grp_csr_enc_Pipeline_VITIS_LOOP_83_2_fu_113_ap_start_reg;

assign grp_fu_294_p0 = i_fu_52[13:0];

assign grp_inputMatrix_fu_106_ap_start = grp_inputMatrix_fu_106_ap_start_reg;

assign icmp_ln81_fu_198_p2 = ((i_fu_52 == N_reg_337) ? 1'b1 : 1'b0);

assign in_r_TREADY = regslice_both_in_r_U_ack_in;

assign or_ln47_fu_243_p2 = (shl_ln79_reg_361 | 32'd1);

assign out_r_TVALID = regslice_both_out_r_U_vld_out;

assign p_0_fu_281_p5 = {{{{grp_csr_enc_Pipeline_VITIS_LOOP_47_1_fu_123_p_out}, {bitcast_ln174_2_fu_277_p1}}, {bitcast_ln174_1_fu_273_p1}}, {bitcast_ln174_fu_269_p1}};

assign shl_ln79_fu_173_p2 = grp_inputMatrix_fu_106_ap_return_2 << 32'd1;

assign trunc_ln1_fu_183_p3 = {{trunc_ln81_fu_179_p1}, {1'd0}};

assign trunc_ln79_fu_169_p1 = grp_inputMatrix_fu_106_ap_return_2[11:0];

assign trunc_ln81_1_fu_191_p1 = grp_inputMatrix_fu_106_ap_return_1[13:0];

assign trunc_ln81_3_fu_217_p1 = i_fu_52[11:0];

assign trunc_ln81_fu_179_p1 = grp_inputMatrix_fu_106_ap_return_2[10:0];

assign trunc_ln93_fu_235_p1 = N_reg_337[11:0];

assign zext_ln82_fu_231_p1 = add_ln82_reg_388;

assign zext_ln93_fu_253_p1 = add_ln93_reg_398;

always @ (posedge ap_clk) begin
    shl_ln79_reg_361[0] <= 1'b0;
    trunc_ln1_reg_366[0] <= 1'b0;
end


reg find_kernel_block = 0;
// synthesis translate_off
`include "csr_enc_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //csr_enc

