

================================================================
== Vitis HLS Report for 'aes256_encrypt_ecb_Pipeline_cpkey'
================================================================
* Date:           Fri Apr  4 01:45:02 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.592 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- cpkey   |       17|       17|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 5 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_partset10 = alloca i32 1"   --->   Operation 6 'alloca' 'p_partset10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ctx7_read = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %ctx7"   --->   Operation 8 'read' 'ctx7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i768 %ctx7_read, i768 %p_partset10"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 15, i4 %i_8"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.59>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i4 %i_8" [aes_tableless.c:79]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_partset10_load = load i768 %p_partset10" [aes_tableless.c:79]   --->   Operation 13 'load' 'p_partset10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln79_1_cast8 = zext i4 %i" [aes_tableless.c:79]   --->   Operation 14 'zext' 'trunc_ln79_1_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i, i3 0" [aes_tableless.c:79]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln79_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i4.i3, i2 2, i4 %i, i3 0" [aes_tableless.c:79]   --->   Operation 16 'bitconcatenate' 'zext_ln79_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i9 %zext_ln79_cast" [aes_tableless.c:79]   --->   Operation 17 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.44ns)   --->   "%lshr_ln79 = lshr i768 %p_partset10_load, i768 %zext_ln79" [aes_tableless.c:79]   --->   Operation 18 'lshr' 'lshr_ln79' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i768 %lshr_ln79" [aes_tableless.c:79]   --->   Operation 19 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i7 %shl_ln" [aes_tableless.c:79]   --->   Operation 20 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79)   --->   "%shl_ln79 = shl i128 255, i128 %zext_ln79_1" [aes_tableless.c:79]   --->   Operation 21 'shl' 'shl_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79)   --->   "%zext_ln79_2 = zext i128 %shl_ln79" [aes_tableless.c:79]   --->   Operation 22 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%zext_ln79_3 = zext i8 %trunc_ln79" [aes_tableless.c:79]   --->   Operation 23 'zext' 'zext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%shl_ln79_1 = shl i128 %zext_ln79_3, i128 %zext_ln79_1" [aes_tableless.c:79]   --->   Operation 24 'shl' 'shl_ln79_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.72ns) (out node of the LUT)   --->   "%xor_ln79 = xor i129 %zext_ln79_2, i129 680564733841876926926749214863536422911" [aes_tableless.c:79]   --->   Operation 25 'xor' 'xor_ln79' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i129 %xor_ln79" [aes_tableless.c:79]   --->   Operation 26 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%trunc_ln79_1 = trunc i129 %xor_ln79" [aes_tableless.c:79]   --->   Operation 27 'trunc' 'trunc_ln79_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%trunc_ln79_2 = trunc i768 %p_partset10_load" [aes_tableless.c:79]   --->   Operation 28 'trunc' 'trunc_ln79_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.29ns)   --->   "%and_ln79 = and i768 %p_partset10_load, i768 %sext_ln79" [aes_tableless.c:79]   --->   Operation 29 'and' 'and_ln79' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln79)   --->   "%and_ln79_2 = and i128 %trunc_ln79_2, i128 %trunc_ln79_1" [aes_tableless.c:79]   --->   Operation 30 'and' 'and_ln79_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.70ns) (out node of the LUT)   --->   "%or_ln79 = or i128 %and_ln79_2, i128 %shl_ln79_1" [aes_tableless.c:79]   --->   Operation 31 'or' 'or_ln79' <Predicate = true> <Delay = 0.70> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = partselect i640 @_ssdm_op_PartSelect.i640.i768.i32.i32, i768 %and_ln79, i32 128, i32 767" [aes_tableless.c:79]   --->   Operation 32 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%tmp_32 = partselect i128 @_ssdm_op_PartSelect.i128.i768.i32.i32, i768 %and_ln79, i32 128, i32 255" [aes_tableless.c:79]   --->   Operation 33 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i640.i128, i640 %tmp_s, i128 %or_ln79" [aes_tableless.c:79]   --->   Operation 34 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 %trunc_ln79_1_cast8" [aes_tableless.c:79]   --->   Operation 35 'getelementptr' 'buf_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (0.66ns)   --->   "%buf_r_load = load i4 %buf_r_addr" [aes_tableless.c:79]   --->   Operation 36 'load' 'buf_r_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln79_5_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i3, i1 1, i4 %i, i3 0" [aes_tableless.c:79]   --->   Operation 37 'bitconcatenate' 'zext_ln79_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%sext_ln79_2 = sext i8 %zext_ln79_5_cast" [aes_tableless.c:79]   --->   Operation 38 'sext' 'sext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%zext_ln79_4 = zext i9 %sext_ln79_2" [aes_tableless.c:79]   --->   Operation 39 'zext' 'zext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%lshr_ln79_1 = lshr i768 %or_ln, i768 %zext_ln79_4" [aes_tableless.c:79]   --->   Operation 40 'lshr' 'lshr_ln79_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%trunc_ln79_3 = trunc i768 %lshr_ln79_1" [aes_tableless.c:79]   --->   Operation 41 'trunc' 'trunc_ln79_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i8 %zext_ln79_5_cast" [aes_tableless.c:79]   --->   Operation 42 'zext' 'zext_ln79_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_2)   --->   "%shl_ln79_2 = shl i256 255, i256 %zext_ln79_5" [aes_tableless.c:79]   --->   Operation 43 'shl' 'shl_ln79_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_2)   --->   "%zext_ln79_6 = zext i256 %shl_ln79_2" [aes_tableless.c:79]   --->   Operation 44 'zext' 'zext_ln79_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%zext_ln79_7 = zext i8 %trunc_ln79_3" [aes_tableless.c:79]   --->   Operation 45 'zext' 'zext_ln79_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%shl_ln79_3 = shl i256 %zext_ln79_7, i256 %zext_ln79_5" [aes_tableless.c:79]   --->   Operation 46 'shl' 'shl_ln79_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.72ns) (out node of the LUT)   --->   "%xor_ln79_2 = xor i257 %zext_ln79_6, i257 231584178474632390847141970017375815706539969331281128078915168015826259279871" [aes_tableless.c:79]   --->   Operation 47 'xor' 'xor_ln79_2' <Predicate = true> <Delay = 0.72> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln79_1 = sext i257 %xor_ln79_2" [aes_tableless.c:79]   --->   Operation 48 'sext' 'sext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%trunc_ln79_4 = trunc i257 %xor_ln79_2" [aes_tableless.c:79]   --->   Operation 49 'trunc' 'trunc_ln79_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%tmp_33 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i128.i128, i128 %tmp_32, i128 %or_ln79" [aes_tableless.c:79]   --->   Operation 50 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.29ns)   --->   "%and_ln79_1 = and i768 %or_ln, i768 %sext_ln79_1" [aes_tableless.c:79]   --->   Operation 51 'and' 'and_ln79_1' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_2)   --->   "%and_ln79_3 = and i256 %tmp_33, i256 %trunc_ln79_4" [aes_tableless.c:79]   --->   Operation 52 'and' 'and_ln79_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.44ns) (out node of the LUT)   --->   "%or_ln79_2 = or i256 %and_ln79_3, i256 %shl_ln79_3" [aes_tableless.c:79]   --->   Operation 53 'or' 'or_ln79_2' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i512 @_ssdm_op_PartSelect.i512.i768.i32.i32, i768 %and_ln79_1, i32 256, i32 767" [aes_tableless.c:79]   --->   Operation 54 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln79 = add i4 %i, i4 15" [aes_tableless.c:79]   --->   Operation 55 'add' 'add_ln79' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.65ns)   --->   "%icmp_ln79 = icmp_eq  i4 %i, i4 0" [aes_tableless.c:79]   --->   Operation 56 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %while.body.i.while.body.i_crit_edge, void %aes_addRoundKey_cpy.exit.exitStub" [aes_tableless.c:79]   --->   Operation 57 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln79 = store i4 %add_ln79, i4 %i_8" [aes_tableless.c:79]   --->   Operation 58 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.56>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [aes_tableless.c:79]   --->   Operation 60 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (0.66ns)   --->   "%buf_r_load = load i4 %buf_r_addr" [aes_tableless.c:79]   --->   Operation 61 'load' 'buf_r_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 62 [1/1] (0.22ns)   --->   "%xor_ln79_1 = xor i8 %buf_r_load, i8 %trunc_ln79" [aes_tableless.c:79]   --->   Operation 62 'xor' 'xor_ln79_1' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_1, i4 %buf_r_addr" [aes_tableless.c:79]   --->   Operation 63 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln79_1 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i512.i256, i512 %tmp_34, i256 %or_ln79_2" [aes_tableless.c:79]   --->   Operation 64 'bitconcatenate' 'or_ln79_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln79 = store i768 %or_ln79_1, i768 %p_partset10" [aes_tableless.c:79]   --->   Operation 66 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.38>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln79 = br void %while.body.i" [aes_tableless.c:79]   --->   Operation 67 'br' 'br_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.ap_auto.i768P0A, i768 %or_ln79_1_out, i768 %or_ln79_1" [aes_tableless.c:79]   --->   Operation 68 'write' 'write_ln79' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ or_ln79_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_8                (alloca           ) [ 0110]
p_partset10        (alloca           ) [ 0111]
specinterface_ln0  (specinterface    ) [ 0000]
ctx7_read          (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i                  (load             ) [ 0000]
p_partset10_load   (load             ) [ 0000]
trunc_ln79_1_cast8 (zext             ) [ 0000]
shl_ln             (bitconcatenate   ) [ 0000]
zext_ln79_cast     (bitconcatenate   ) [ 0000]
zext_ln79          (zext             ) [ 0000]
lshr_ln79          (lshr             ) [ 0000]
trunc_ln79         (trunc            ) [ 0101]
zext_ln79_1        (zext             ) [ 0000]
shl_ln79           (shl              ) [ 0000]
zext_ln79_2        (zext             ) [ 0000]
zext_ln79_3        (zext             ) [ 0000]
shl_ln79_1         (shl              ) [ 0000]
xor_ln79           (xor              ) [ 0000]
sext_ln79          (sext             ) [ 0000]
trunc_ln79_1       (trunc            ) [ 0000]
trunc_ln79_2       (trunc            ) [ 0000]
and_ln79           (and              ) [ 0000]
and_ln79_2         (and              ) [ 0000]
or_ln79            (or               ) [ 0000]
tmp_s              (partselect       ) [ 0000]
tmp_32             (partselect       ) [ 0000]
or_ln              (bitconcatenate   ) [ 0000]
buf_r_addr         (getelementptr    ) [ 0101]
zext_ln79_5_cast   (bitconcatenate   ) [ 0000]
sext_ln79_2        (sext             ) [ 0000]
zext_ln79_4        (zext             ) [ 0000]
lshr_ln79_1        (lshr             ) [ 0000]
trunc_ln79_3       (trunc            ) [ 0000]
zext_ln79_5        (zext             ) [ 0000]
shl_ln79_2         (shl              ) [ 0000]
zext_ln79_6        (zext             ) [ 0000]
zext_ln79_7        (zext             ) [ 0000]
shl_ln79_3         (shl              ) [ 0000]
xor_ln79_2         (xor              ) [ 0000]
sext_ln79_1        (sext             ) [ 0000]
trunc_ln79_4       (trunc            ) [ 0000]
tmp_33             (bitconcatenate   ) [ 0000]
and_ln79_1         (and              ) [ 0000]
and_ln79_3         (and              ) [ 0000]
or_ln79_2          (or               ) [ 0101]
tmp_34             (partselect       ) [ 0101]
add_ln79           (add              ) [ 0000]
icmp_ln79          (icmp             ) [ 0111]
br_ln79            (br               ) [ 0000]
store_ln79         (store            ) [ 0000]
specpipeline_ln0   (specpipeline     ) [ 0000]
specloopname_ln79  (specloopname     ) [ 0000]
buf_r_load         (load             ) [ 0000]
xor_ln79_1         (xor              ) [ 0000]
store_ln79         (store            ) [ 0000]
or_ln79_1          (bitconcatenate   ) [ 0000]
empty              (speclooptripcount) [ 0000]
store_ln79         (store            ) [ 0000]
br_ln79            (br               ) [ 0000]
write_ln79         (write            ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="or_ln79_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="or_ln79_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i768"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i640.i768.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i768.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i768.i640.i128"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i128.i128"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i512.i768.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i768.i512.i256"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i768P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_8_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_partset10_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_partset10/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ctx7_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="768" slack="0"/>
<pin id="90" dir="0" index="1" bw="768" slack="0"/>
<pin id="91" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx7_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln79_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="768" slack="0"/>
<pin id="97" dir="0" index="2" bw="768" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln79/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="buf_r_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="1"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="113" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="114" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="116" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_r_load/2 store_ln79/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="768" slack="0"/>
<pin id="120" dir="0" index="1" bw="768" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="1"/>
<pin id="130" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_partset10_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="768" slack="1"/>
<pin id="133" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_partset10_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln79_1_cast8_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln79_1_cast8/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="shl_ln_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln79_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="0" index="1" bw="2" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="0" index="3" bw="1" slack="0"/>
<pin id="152" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln79_cast/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln79_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="lshr_ln79_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="768" slack="0"/>
<pin id="163" dir="0" index="1" bw="9" slack="0"/>
<pin id="164" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln79/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln79_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="768" slack="0"/>
<pin id="169" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln79_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="shl_ln79_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln79/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln79_2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="128" slack="0"/>
<pin id="183" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln79_3_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_3/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="shl_ln79_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="0"/>
<pin id="192" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln79_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="xor_ln79_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="128" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln79_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="129" slack="0"/>
<pin id="203" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln79_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="129" slack="0"/>
<pin id="207" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln79_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="768" slack="0"/>
<pin id="211" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_2/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="and_ln79_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="768" slack="0"/>
<pin id="215" dir="0" index="1" bw="129" slack="0"/>
<pin id="216" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="and_ln79_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="128" slack="0"/>
<pin id="221" dir="0" index="1" bw="128" slack="0"/>
<pin id="222" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79_2/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="or_ln79_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="128" slack="0"/>
<pin id="227" dir="0" index="1" bw="128" slack="0"/>
<pin id="228" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="640" slack="0"/>
<pin id="233" dir="0" index="1" bw="768" slack="0"/>
<pin id="234" dir="0" index="2" bw="9" slack="0"/>
<pin id="235" dir="0" index="3" bw="11" slack="0"/>
<pin id="236" dir="1" index="4" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_32_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="128" slack="0"/>
<pin id="243" dir="0" index="1" bw="768" slack="0"/>
<pin id="244" dir="0" index="2" bw="9" slack="0"/>
<pin id="245" dir="0" index="3" bw="9" slack="0"/>
<pin id="246" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="768" slack="0"/>
<pin id="253" dir="0" index="1" bw="640" slack="0"/>
<pin id="254" dir="0" index="2" bw="128" slack="0"/>
<pin id="255" dir="1" index="3" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln79_5_cast_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="4" slack="0"/>
<pin id="263" dir="0" index="3" bw="1" slack="0"/>
<pin id="264" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln79_5_cast/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln79_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_2/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln79_4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_4/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="lshr_ln79_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="768" slack="0"/>
<pin id="279" dir="0" index="1" bw="9" slack="0"/>
<pin id="280" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln79_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln79_3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="768" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_3/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln79_5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_5/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="shl_ln79_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln79_2/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln79_6_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="256" slack="0"/>
<pin id="299" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_6/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln79_7_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_7/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="shl_ln79_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln79_3/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="xor_ln79_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="256" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79_2/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln79_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="257" slack="0"/>
<pin id="319" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln79_4_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="257" slack="0"/>
<pin id="323" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79_4/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_33_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="256" slack="0"/>
<pin id="327" dir="0" index="1" bw="128" slack="0"/>
<pin id="328" dir="0" index="2" bw="128" slack="0"/>
<pin id="329" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="and_ln79_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="768" slack="0"/>
<pin id="335" dir="0" index="1" bw="257" slack="0"/>
<pin id="336" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79_1/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="and_ln79_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="256" slack="0"/>
<pin id="341" dir="0" index="1" bw="256" slack="0"/>
<pin id="342" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79_3/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln79_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="256" slack="0"/>
<pin id="347" dir="0" index="1" bw="256" slack="0"/>
<pin id="348" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79_2/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_34_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="512" slack="0"/>
<pin id="353" dir="0" index="1" bw="768" slack="0"/>
<pin id="354" dir="0" index="2" bw="10" slack="0"/>
<pin id="355" dir="0" index="3" bw="11" slack="0"/>
<pin id="356" dir="1" index="4" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln79_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln79_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln79_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="1"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="xor_ln79_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="1"/>
<pin id="381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79_1/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_ln79_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="768" slack="0"/>
<pin id="386" dir="0" index="1" bw="512" slack="1"/>
<pin id="387" dir="0" index="2" bw="256" slack="1"/>
<pin id="388" dir="1" index="3" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln79_1/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln79_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="768" slack="0"/>
<pin id="393" dir="0" index="1" bw="768" slack="2"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/3 "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_8_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="403" class="1005" name="p_partset10_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="768" slack="0"/>
<pin id="405" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opset="p_partset10 "/>
</bind>
</comp>

<comp id="410" class="1005" name="trunc_ln79_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="1"/>
<pin id="412" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln79 "/>
</bind>
</comp>

<comp id="415" class="1005" name="buf_r_addr_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr "/>
</bind>
</comp>

<comp id="421" class="1005" name="or_ln79_2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="256" slack="1"/>
<pin id="423" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="or_ln79_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_34_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="512" slack="1"/>
<pin id="428" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="431" class="1005" name="icmp_ln79_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="78" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="46" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="117"><net_src comp="101" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="122"><net_src comp="88" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="137"><net_src comp="128" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="128" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="128" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="160"><net_src comp="147" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="131" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="139" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="167" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="171" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="181" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="195" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="131" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="131" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="201" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="209" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="205" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="189" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="213" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="213" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="231" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="225" pin="2"/><net_sink comp="251" pin=2"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="50" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="128" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="272"><net_src comp="259" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="251" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="259" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="283" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="287" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="297" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="54" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="311" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="56" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="241" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="225" pin="2"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="251" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="317" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="325" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="321" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="305" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="333" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="60" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="38" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="365"><net_src comp="128" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="20" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="128" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="62" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="361" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="108" pin="7"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="378" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="389"><net_src comp="72" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="384" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="80" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="406"><net_src comp="84" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="413"><net_src comp="167" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="418"><net_src comp="101" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="424"><net_src comp="345" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="429"><net_src comp="351" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="434"><net_src comp="367" pin="2"/><net_sink comp="431" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {3 }
	Port: or_ln79_1_out | {3 }
 - Input state : 
	Port: aes256_encrypt_ecb_Pipeline_cpkey : ctx7 | {1 }
	Port: aes256_encrypt_ecb_Pipeline_cpkey : buf_r | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln79_1_cast8 : 1
		shl_ln : 1
		zext_ln79_cast : 1
		zext_ln79 : 2
		lshr_ln79 : 3
		trunc_ln79 : 4
		zext_ln79_1 : 2
		shl_ln79 : 3
		zext_ln79_2 : 4
		zext_ln79_3 : 5
		shl_ln79_1 : 6
		xor_ln79 : 5
		sext_ln79 : 5
		trunc_ln79_1 : 5
		trunc_ln79_2 : 1
		and_ln79 : 6
		and_ln79_2 : 6
		or_ln79 : 6
		tmp_s : 6
		tmp_32 : 6
		or_ln : 6
		buf_r_addr : 2
		buf_r_load : 3
		zext_ln79_5_cast : 1
		sext_ln79_2 : 2
		zext_ln79_4 : 3
		lshr_ln79_1 : 7
		trunc_ln79_3 : 8
		zext_ln79_5 : 2
		shl_ln79_2 : 3
		zext_ln79_6 : 4
		zext_ln79_7 : 9
		shl_ln79_3 : 10
		xor_ln79_2 : 5
		sext_ln79_1 : 5
		trunc_ln79_4 : 5
		tmp_33 : 6
		and_ln79_1 : 7
		and_ln79_3 : 7
		or_ln79_2 : 11
		tmp_34 : 7
		add_ln79 : 1
		icmp_ln79 : 1
		br_ln79 : 2
		store_ln79 : 2
	State 3
		xor_ln79_1 : 1
		store_ln79 : 1
		store_ln79 : 1
		write_ln79 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   lshr   |      lshr_ln79_fu_161     |    0    |   2171  |
|          |     lshr_ln79_1_fu_277    |    0    |   2171  |
|----------|---------------------------|---------|---------|
|          |      and_ln79_fu_213      |    0    |   768   |
|    and   |     and_ln79_2_fu_219     |    0    |   128   |
|          |     and_ln79_1_fu_333     |    0    |   768   |
|          |     and_ln79_3_fu_339     |    0    |   256   |
|----------|---------------------------|---------|---------|
|          |      xor_ln79_fu_195      |    0    |   128   |
|    xor   |     xor_ln79_2_fu_311     |    0    |   256   |
|          |     xor_ln79_1_fu_378     |    0    |    8    |
|----------|---------------------------|---------|---------|
|    or    |       or_ln79_fu_225      |    0    |   128   |
|          |      or_ln79_2_fu_345     |    0    |   256   |
|----------|---------------------------|---------|---------|
|          |      shl_ln79_fu_175      |    0    |    18   |
|    shl   |     shl_ln79_1_fu_189     |    0    |    16   |
|          |     shl_ln79_2_fu_291     |    0    |    18   |
|          |     shl_ln79_3_fu_305     |    0    |    16   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln79_fu_361      |    0    |    12   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln79_fu_367     |    0    |    9    |
|----------|---------------------------|---------|---------|
|   read   |    ctx7_read_read_fu_88   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln79_write_fu_94  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          | trunc_ln79_1_cast8_fu_134 |    0    |    0    |
|          |      zext_ln79_fu_157     |    0    |    0    |
|          |     zext_ln79_1_fu_171    |    0    |    0    |
|          |     zext_ln79_2_fu_181    |    0    |    0    |
|   zext   |     zext_ln79_3_fu_185    |    0    |    0    |
|          |     zext_ln79_4_fu_273    |    0    |    0    |
|          |     zext_ln79_5_fu_287    |    0    |    0    |
|          |     zext_ln79_6_fu_297    |    0    |    0    |
|          |     zext_ln79_7_fu_301    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       shl_ln_fu_139       |    0    |    0    |
|          |   zext_ln79_cast_fu_147   |    0    |    0    |
|bitconcatenate|        or_ln_fu_251       |    0    |    0    |
|          |  zext_ln79_5_cast_fu_259  |    0    |    0    |
|          |       tmp_33_fu_325       |    0    |    0    |
|          |      or_ln79_1_fu_384     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln79_fu_167     |    0    |    0    |
|          |    trunc_ln79_1_fu_205    |    0    |    0    |
|   trunc  |    trunc_ln79_2_fu_209    |    0    |    0    |
|          |    trunc_ln79_3_fu_283    |    0    |    0    |
|          |    trunc_ln79_4_fu_321    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      sext_ln79_fu_201     |    0    |    0    |
|   sext   |     sext_ln79_2_fu_269    |    0    |    0    |
|          |     sext_ln79_1_fu_317    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_s_fu_231       |    0    |    0    |
|partselect|       tmp_32_fu_241       |    0    |    0    |
|          |       tmp_34_fu_351       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   7127  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| buf_r_addr_reg_415|    4   |
|    i_8_reg_396    |    4   |
| icmp_ln79_reg_431 |    1   |
| or_ln79_2_reg_421 |   256  |
|p_partset10_reg_403|   768  |
|   tmp_34_reg_426  |   512  |
| trunc_ln79_reg_410|    8   |
+-------------------+--------+
|       Total       |  1553  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_108 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  7127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1553  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1553  |  7136  |
+-----------+--------+--------+--------+
