read_verilog ../top.v
synth -top top
abc -lut 4
nlutmap -luts 10,20,30,40
select -assert-count 2 t:$lut
