<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1713</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:14px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:16px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1713-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1713.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;36-29</p>
<p style="position:absolute;top:47px;left:685px;white-space:nowrap" class="ft01">INTEL®&#160;PROCESSOR TRACE</p>
<p style="position:absolute;top:99px;left:69px;white-space:nowrap" class="ft02">36.3.1.1 &#160;&#160;Packet&#160;Decoding of&#160;RIP versus LIP</p>
<p style="position:absolute;top:126px;left:69px;white-space:nowrap" class="ft06">FUP,&#160;TIP,&#160;TIP.PGE,&#160;and TIP.PGE packets&#160;can&#160;contain an&#160;instruction&#160;pointer (IP) payload. On&#160;some&#160;processor&#160;gener-<br/>ations, this&#160;payload will be an&#160;effective&#160;address (RIP),&#160;while on&#160;others this&#160;will&#160;be&#160;a linear&#160;address (LIP). In the&#160;<br/>former&#160;case,&#160;the&#160;payload is&#160;the offset&#160;from the&#160;current CS&#160;base&#160;address,&#160;while&#160;in the&#160;latter&#160;it is&#160;the sum of&#160;the&#160;offset&#160;<br/>and the CS base&#160;address (Note&#160;that in real mode, the CS&#160;base&#160;address is&#160;the&#160;value&#160;of&#160;CS&lt;&lt;4, while&#160;in protected&#160;<br/>mode the CS base&#160;address is the&#160;base linear address of the&#160;segment&#160;indicated&#160;by&#160;the&#160;CS&#160;register.). Which&#160;IP type&#160;<br/>is in&#160;use is&#160;indicated by enumeration&#160;(see&#160;</p>
<p style="position:absolute;top:208px;left:353px;white-space:nowrap" class="ft03">CPUID.(EAX=14H, ECX=0):ECX.LIP[bit&#160;31]&#160;<a href="o_fe12b1e2a880e0ce-1710.html">in Table&#160;36-11).</a></p>
<p style="position:absolute;top:231px;left:69px;white-space:nowrap" class="ft06">For&#160;software&#160;that executes&#160;while&#160;the CS&#160;base&#160;address is&#160;0&#160;(including all&#160;software executing in&#160;64-bit mode),&#160;the&#160;<br/>difference is&#160;indistinguishable. A&#160;trace&#160;decoder must account&#160;for&#160;cases where the&#160;CS base&#160;address is&#160;not 0 and the&#160;<br/>resolved&#160;LIP&#160;will&#160;not be&#160;evident in a&#160;trace&#160;generated on a&#160;CPU&#160;that enumerates&#160;use&#160;of&#160;RIP.&#160;This&#160;is&#160;likely to&#160;cause&#160;<br/>problems&#160;when&#160;attempting to&#160;link&#160;the trace&#160;with&#160;the&#160;associated binaries.<br/>Note&#160;that&#160;IP&#160;comparison logic, for IP&#160;filtering and&#160;TraceStop range calculation, is&#160;based on the&#160;same IP type as&#160;<br/>these IP packets. For processors&#160;that&#160;output&#160;RIP,&#160;the IP&#160;comparison&#160;mechanism is also&#160;based on&#160;RIP,&#160;and hence on&#160;<br/>those processors RIP values&#160;should be written to&#160;IA32_RTIT_ADDRn_[AB]&#160;MSRs. This can produce&#160;differing&#160;<br/>behavior&#160;if&#160;the same&#160;trace configuration setting is&#160;run&#160;on processors reporting&#160;different IP types,&#160;i.e.&#160;</p>
<p style="position:absolute;top:369px;left:69px;white-space:nowrap" class="ft03">CPUID.(EAX=14H, ECX=0):ECX.LIP[bit&#160;31].&#160;Care&#160;should be taken to&#160;check&#160;CPUID when configuring&#160;IP&#160;filters.</p>
<p style="position:absolute;top:413px;left:69px;white-space:nowrap" class="ft02">36.3.1.2 &#160;&#160;Model Specific&#160;Capability Restrictions</p>
<p style="position:absolute;top:440px;left:69px;white-space:nowrap" class="ft07">Some processor generations impose restrictions&#160;that&#160;prevent use&#160;of&#160;LBRs/BTS/BTM/LERs when software&#160;has&#160;<br/>enabled tracing with Intel&#160;Processor&#160;Trace. On these processors, when TraceEn is&#160;set, updates of&#160;LBR,&#160;BTS,&#160;BTM,&#160;<br/>LERs are suspended but the&#160;states of the&#160;corresponding&#160;IA32_DEBUGCTL&#160;control fields&#160;remained unchanged&#160;as&#160;if&#160;<br/>it were&#160;still&#160;enabled. When&#160;TraceEn is&#160;cleared, the&#160;LBR&#160;array&#160;is reset, and LBR/BTS/BTM/LERs updates will resume.&#160;<br/>Further,&#160;reads of these registers&#160;will&#160;return&#160;0,&#160;and&#160;writes will be dropped.<br/>The list&#160;of&#160;MSRs whose updates/accesses are restricted&#160;follows.</p>
<p style="position:absolute;top:550px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:551px;left:95px;white-space:nowrap" class="ft03">MSR_LASTBRANCH_x_TO_IP,&#160;MSR_LASTBRANCH_x_FROM_IP, MSR_LBR_INFO_x,&#160;MSR_LASTBRANCH_TOS</p>
<p style="position:absolute;top:573px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:574px;left:95px;white-space:nowrap" class="ft03">MSR_LER_FROM_IP,&#160;MSR_LER_TO_IP</p>
<p style="position:absolute;top:595px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:596px;left:95px;white-space:nowrap" class="ft03">MSR_LBR_SELECT</p>
<p style="position:absolute;top:619px;left:69px;white-space:nowrap" class="ft06">For processor with CPUID&#160;DisplayFamily_DisplayModel signature of 06_3DH, 06_47H, 06_4EH, 06_4FH, 06_56H&#160;<br/>and&#160;06_5EH, the&#160;use of Intel PT and&#160;LBRs&#160;are mutually&#160;exclusive.</p>
<p style="position:absolute;top:686px;left:69px;white-space:nowrap" class="ft05">36.3.2&#160;</p>
<p style="position:absolute;top:686px;left:149px;white-space:nowrap" class="ft05">Enabling and Configuration of&#160;Trace Packet&#160;Generation</p>
<p style="position:absolute;top:715px;left:69px;white-space:nowrap" class="ft06">To&#160;configure trace packets, enable&#160;packet&#160;generation,&#160;and capture packets, software&#160;starts with using&#160;CPUID&#160;<br/>instruction to&#160;detect its&#160;feature flag, CPUID.(EAX=07H,ECX=0H):EBX[bit&#160;25]&#160;= 1;&#160;followed&#160;by enumerating&#160;the&#160;<br/>capabilities described&#160;<a href="o_fe12b1e2a880e0ce-1709.html">in Section 36.3.1.&#160;<br/></a>Based&#160;on&#160;the capability&#160;<a href="o_fe12b1e2a880e0ce-1709.html">queried from Section 36.3.1, soft</a>ware must configure&#160;a number&#160;of&#160;model-specific regis-<br/>ters. This&#160;section describes&#160;programming&#160;considerations related&#160;to those&#160;MSRs.</p>
<p style="position:absolute;top:831px;left:69px;white-space:nowrap" class="ft02">36.3.2.1 &#160;&#160;Enabling&#160;Packet&#160;Generation</p>
<p style="position:absolute;top:858px;left:69px;white-space:nowrap" class="ft06">When configuring and enabling&#160;packet generation, the IA32_RTIT_CTL MSR should&#160;be&#160;written after any other&#160;Intel&#160;<br/>PT MSRs have been written, since writes&#160;to the other&#160;configuration MSRs&#160;cause a general-protection fault&#160;(#GP) if&#160;<br/>TraceEn&#160;=&#160;1.&#160;If&#160;a&#160;prior trace&#160;collection context is&#160;not being restored, then&#160;software should first&#160;clear&#160;<br/>IA32_RTIT_STATUS. This is important&#160;since&#160;the&#160;Stopped, and Error fields are writable; clearing the MSR clears any&#160;<br/>values&#160;that may have&#160;persisted&#160;from&#160;prior trace packet&#160;collection contexts.&#160;S<a href="o_fe12b1e2a880e0ce-1700.html">ee&#160;Section&#160;36.2.7.2</a>&#160;for details of&#160;<br/>packets generated by setting TraceEn&#160;to 1.<br/>If setting&#160;TraceEn to&#160;1 causes&#160;an operational&#160;error (see<a href="o_fe12b1e2a880e0ce-1719.html">&#160;Section 36.3.9),</a>&#160;there&#160;may&#160;be&#160;a delay after the&#160;WRMSR&#160;<br/>completes before the&#160;error&#160;is signaled in&#160;the IA32_RTIT_STATUS&#160;MSR.<br/>While packet generation&#160;is enabled,&#160;the&#160;values of&#160;some configuration&#160;MSRs&#160;(e.g.,&#160;IA32_RTIT_STATUS and&#160;<br/>IA32_RTIT_OUTPUT_*)&#160;are transient, and&#160;reads&#160;may return&#160;values&#160;that are&#160;out&#160;of&#160;date. Only&#160;after packet genera-<br/>tion&#160;is disabled&#160;(by clearing TraceEn) do&#160;reads of these MSRs return&#160;reliable values.</p>
</div>
</body>
</html>
