
EP8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043e4  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  080044a0  080044a0  000054a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004548  08004548  00006078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004548  08004548  00005548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004550  08004550  00006078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004550  08004550  00005550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004554  08004554  00005554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08004558  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  20000078  080045d0  00006078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  080045d0  000062f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e983  00000000  00000000  000060a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002700  00000000  00000000  00014a23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd0  00000000  00000000  00017128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000090c  00000000  00000000  00017cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000195c4  00000000  00000000  00018604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000108a1  00000000  00000000  00031bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ac2a  00000000  00000000  00042469  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dd093  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ee0  00000000  00000000  000dd0d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000dffb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000078 	.word	0x20000078
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004488 	.word	0x08004488

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000007c 	.word	0x2000007c
 8000100:	08004488 	.word	0x08004488

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	@ (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	@ (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			@ (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	d434      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000466:	469b      	mov	fp, r3
 8000468:	4653      	mov	r3, sl
 800046a:	465a      	mov	r2, fp
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83b      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e079      	b.n	8000576 <__udivmoddi4+0x146>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e076      	b.n	800057c <__udivmoddi4+0x14c>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e029      	b.n	80004fc <__udivmoddi4+0xcc>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	469b      	mov	fp, r3
 80004d4:	2320      	movs	r3, #32
 80004d6:	1a9b      	subs	r3, r3, r2
 80004d8:	4652      	mov	r2, sl
 80004da:	40da      	lsrs	r2, r3
 80004dc:	4641      	mov	r1, r8
 80004de:	0013      	movs	r3, r2
 80004e0:	464a      	mov	r2, r9
 80004e2:	408a      	lsls	r2, r1
 80004e4:	0017      	movs	r7, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	431f      	orrs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d9c3      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	4643      	mov	r3, r8
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0d8      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000502:	07fb      	lsls	r3, r7, #31
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4646      	mov	r6, r8
 800050a:	087b      	lsrs	r3, r7, #1
 800050c:	e00e      	b.n	800052c <__udivmoddi4+0xfc>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d101      	bne.n	8000516 <__udivmoddi4+0xe6>
 8000512:	42a2      	cmp	r2, r4
 8000514:	d80c      	bhi.n	8000530 <__udivmoddi4+0x100>
 8000516:	1aa4      	subs	r4, r4, r2
 8000518:	419d      	sbcs	r5, r3
 800051a:	2001      	movs	r0, #1
 800051c:	1924      	adds	r4, r4, r4
 800051e:	416d      	adcs	r5, r5
 8000520:	2100      	movs	r1, #0
 8000522:	3e01      	subs	r6, #1
 8000524:	1824      	adds	r4, r4, r0
 8000526:	414d      	adcs	r5, r1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d006      	beq.n	800053a <__udivmoddi4+0x10a>
 800052c:	42ab      	cmp	r3, r5
 800052e:	d9ee      	bls.n	800050e <__udivmoddi4+0xde>
 8000530:	3e01      	subs	r6, #1
 8000532:	1924      	adds	r4, r4, r4
 8000534:	416d      	adcs	r5, r5
 8000536:	2e00      	cmp	r6, #0
 8000538:	d1f8      	bne.n	800052c <__udivmoddi4+0xfc>
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	465b      	mov	r3, fp
 8000540:	1900      	adds	r0, r0, r4
 8000542:	4169      	adcs	r1, r5
 8000544:	2b00      	cmp	r3, #0
 8000546:	db24      	blt.n	8000592 <__udivmoddi4+0x162>
 8000548:	002b      	movs	r3, r5
 800054a:	465a      	mov	r2, fp
 800054c:	4644      	mov	r4, r8
 800054e:	40d3      	lsrs	r3, r2
 8000550:	002a      	movs	r2, r5
 8000552:	40e2      	lsrs	r2, r4
 8000554:	001c      	movs	r4, r3
 8000556:	465b      	mov	r3, fp
 8000558:	0015      	movs	r5, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	db2a      	blt.n	80005b4 <__udivmoddi4+0x184>
 800055e:	0026      	movs	r6, r4
 8000560:	409e      	lsls	r6, r3
 8000562:	0033      	movs	r3, r6
 8000564:	0026      	movs	r6, r4
 8000566:	4647      	mov	r7, r8
 8000568:	40be      	lsls	r6, r7
 800056a:	0032      	movs	r2, r6
 800056c:	1a80      	subs	r0, r0, r2
 800056e:	4199      	sbcs	r1, r3
 8000570:	9000      	str	r0, [sp, #0]
 8000572:	9101      	str	r1, [sp, #4]
 8000574:	e79e      	b.n	80004b4 <__udivmoddi4+0x84>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d8bc      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800057a:	e782      	b.n	8000482 <__udivmoddi4+0x52>
 800057c:	4642      	mov	r2, r8
 800057e:	2320      	movs	r3, #32
 8000580:	2100      	movs	r1, #0
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	2200      	movs	r2, #0
 8000586:	9100      	str	r1, [sp, #0]
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	2201      	movs	r2, #1
 800058c:	40da      	lsrs	r2, r3
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	e785      	b.n	800049e <__udivmoddi4+0x6e>
 8000592:	4642      	mov	r2, r8
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	002a      	movs	r2, r5
 800059a:	4646      	mov	r6, r8
 800059c:	409a      	lsls	r2, r3
 800059e:	0023      	movs	r3, r4
 80005a0:	40f3      	lsrs	r3, r6
 80005a2:	4644      	mov	r4, r8
 80005a4:	4313      	orrs	r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dad4      	bge.n	800055e <__udivmoddi4+0x12e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	002f      	movs	r7, r5
 80005b8:	2320      	movs	r3, #32
 80005ba:	0026      	movs	r6, r4
 80005bc:	4097      	lsls	r7, r2
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	40de      	lsrs	r6, r3
 80005c2:	003b      	movs	r3, r7
 80005c4:	4333      	orrs	r3, r6
 80005c6:	e7cd      	b.n	8000564 <__udivmoddi4+0x134>

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			@ (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	@ (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b089      	sub	sp, #36	@ 0x24
 8000620:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000622:	240c      	movs	r4, #12
 8000624:	193b      	adds	r3, r7, r4
 8000626:	0018      	movs	r0, r3
 8000628:	2314      	movs	r3, #20
 800062a:	001a      	movs	r2, r3
 800062c:	2100      	movs	r1, #0
 800062e:	f003 fc57 	bl	8003ee0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000632:	4b29      	ldr	r3, [pc, #164]	@ (80006d8 <MX_GPIO_Init+0xbc>)
 8000634:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000636:	4b28      	ldr	r3, [pc, #160]	@ (80006d8 <MX_GPIO_Init+0xbc>)
 8000638:	2104      	movs	r1, #4
 800063a:	430a      	orrs	r2, r1
 800063c:	635a      	str	r2, [r3, #52]	@ 0x34
 800063e:	4b26      	ldr	r3, [pc, #152]	@ (80006d8 <MX_GPIO_Init+0xbc>)
 8000640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000642:	2204      	movs	r2, #4
 8000644:	4013      	ands	r3, r2
 8000646:	60bb      	str	r3, [r7, #8]
 8000648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800064a:	4b23      	ldr	r3, [pc, #140]	@ (80006d8 <MX_GPIO_Init+0xbc>)
 800064c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800064e:	4b22      	ldr	r3, [pc, #136]	@ (80006d8 <MX_GPIO_Init+0xbc>)
 8000650:	2101      	movs	r1, #1
 8000652:	430a      	orrs	r2, r1
 8000654:	635a      	str	r2, [r3, #52]	@ 0x34
 8000656:	4b20      	ldr	r3, [pc, #128]	@ (80006d8 <MX_GPIO_Init+0xbc>)
 8000658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800065a:	2201      	movs	r2, #1
 800065c:	4013      	ands	r3, r2
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000662:	4b1d      	ldr	r3, [pc, #116]	@ (80006d8 <MX_GPIO_Init+0xbc>)
 8000664:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000666:	4b1c      	ldr	r3, [pc, #112]	@ (80006d8 <MX_GPIO_Init+0xbc>)
 8000668:	2102      	movs	r1, #2
 800066a:	430a      	orrs	r2, r1
 800066c:	635a      	str	r2, [r3, #52]	@ 0x34
 800066e:	4b1a      	ldr	r3, [pc, #104]	@ (80006d8 <MX_GPIO_Init+0xbc>)
 8000670:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000672:	2202      	movs	r2, #2
 8000674:	4013      	ands	r3, r2
 8000676:	603b      	str	r3, [r7, #0]
 8000678:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 800067a:	23a0      	movs	r3, #160	@ 0xa0
 800067c:	05db      	lsls	r3, r3, #23
 800067e:	2200      	movs	r2, #0
 8000680:	2120      	movs	r1, #32
 8000682:	0018      	movs	r0, r3
 8000684:	f000 fea5 	bl	80013d2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8000688:	193b      	adds	r3, r7, r4
 800068a:	2280      	movs	r2, #128	@ 0x80
 800068c:	0192      	lsls	r2, r2, #6
 800068e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000690:	193b      	adds	r3, r7, r4
 8000692:	2200      	movs	r2, #0
 8000694:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000696:	193b      	adds	r3, r7, r4
 8000698:	2200      	movs	r2, #0
 800069a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 800069c:	193b      	adds	r3, r7, r4
 800069e:	4a0f      	ldr	r2, [pc, #60]	@ (80006dc <MX_GPIO_Init+0xc0>)
 80006a0:	0019      	movs	r1, r3
 80006a2:	0010      	movs	r0, r2
 80006a4:	f000 fd14 	bl	80010d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 80006a8:	0021      	movs	r1, r4
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2220      	movs	r2, #32
 80006ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	2201      	movs	r2, #1
 80006b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	2200      	movs	r2, #0
 80006ba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006bc:	187b      	adds	r3, r7, r1
 80006be:	2200      	movs	r2, #0
 80006c0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 80006c2:	187a      	adds	r2, r7, r1
 80006c4:	23a0      	movs	r3, #160	@ 0xa0
 80006c6:	05db      	lsls	r3, r3, #23
 80006c8:	0011      	movs	r1, r2
 80006ca:	0018      	movs	r0, r3
 80006cc:	f000 fd00 	bl	80010d0 <HAL_GPIO_Init>

}
 80006d0:	46c0      	nop			@ (mov r8, r8)
 80006d2:	46bd      	mov	sp, r7
 80006d4:	b009      	add	sp, #36	@ 0x24
 80006d6:	bd90      	pop	{r4, r7, pc}
 80006d8:	40021000 	.word	0x40021000
 80006dc:	50000800 	.word	0x50000800

080006e0 <__io_putchar>:
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
int __io_putchar(int ch)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10);
 80006e8:	1d39      	adds	r1, r7, #4
 80006ea:	4805      	ldr	r0, [pc, #20]	@ (8000700 <__io_putchar+0x20>)
 80006ec:	230a      	movs	r3, #10
 80006ee:	2201      	movs	r2, #1
 80006f0:	f002 fb36 	bl	8002d60 <HAL_UART_Transmit>
	return ch;
 80006f4:	687b      	ldr	r3, [r7, #4]
}
 80006f6:	0018      	movs	r0, r3
 80006f8:	46bd      	mov	sp, r7
 80006fa:	b002      	add	sp, #8
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	46c0      	nop			@ (mov r8, r8)
 8000700:	2000010c 	.word	0x2000010c

08000704 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000708:	f000 faf0 	bl	8000cec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800070c:	f000 f828 	bl	8000760 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000710:	f7ff ff84 	bl	800061c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000714:	f000 f896 	bl	8000844 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000718:	f000 fa0c 	bl	8000b34 <MX_USART2_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(!HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin))
 800071c:	2380      	movs	r3, #128	@ 0x80
 800071e:	019b      	lsls	r3, r3, #6
 8000720:	4a0a      	ldr	r2, [pc, #40]	@ (800074c <main+0x48>)
 8000722:	0019      	movs	r1, r3
 8000724:	0010      	movs	r0, r2
 8000726:	f000 fe37 	bl	8001398 <HAL_GPIO_ReadPin>
 800072a:	1e03      	subs	r3, r0, #0
 800072c:	d1f6      	bne.n	800071c <main+0x18>
	  {
		  HAL_SPI_TransmitReceive_IT(&hspi1, tx_buffer, rx_buffer, 15);
 800072e:	4a08      	ldr	r2, [pc, #32]	@ (8000750 <main+0x4c>)
 8000730:	4908      	ldr	r1, [pc, #32]	@ (8000754 <main+0x50>)
 8000732:	4809      	ldr	r0, [pc, #36]	@ (8000758 <main+0x54>)
 8000734:	230f      	movs	r3, #15
 8000736:	f001 fe05 	bl	8002344 <HAL_SPI_TransmitReceive_IT>
		  printf("Data Sent/Received Over SPI\r\n");
 800073a:	4b08      	ldr	r3, [pc, #32]	@ (800075c <main+0x58>)
 800073c:	0018      	movs	r0, r3
 800073e:	f003 fad9 	bl	8003cf4 <puts>
		  HAL_Delay(200);
 8000742:	20c8      	movs	r0, #200	@ 0xc8
 8000744:	f000 fb58 	bl	8000df8 <HAL_Delay>
	  if(!HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin))
 8000748:	e7e8      	b.n	800071c <main+0x18>
 800074a:	46c0      	nop			@ (mov r8, r8)
 800074c:	50000800 	.word	0x50000800
 8000750:	20000094 	.word	0x20000094
 8000754:	20000000 	.word	0x20000000
 8000758:	200000a4 	.word	0x200000a4
 800075c:	080044a0 	.word	0x080044a0

08000760 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000760:	b590      	push	{r4, r7, lr}
 8000762:	b093      	sub	sp, #76	@ 0x4c
 8000764:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000766:	2410      	movs	r4, #16
 8000768:	193b      	adds	r3, r7, r4
 800076a:	0018      	movs	r0, r3
 800076c:	2338      	movs	r3, #56	@ 0x38
 800076e:	001a      	movs	r2, r3
 8000770:	2100      	movs	r1, #0
 8000772:	f003 fbb5 	bl	8003ee0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000776:	003b      	movs	r3, r7
 8000778:	0018      	movs	r0, r3
 800077a:	2310      	movs	r3, #16
 800077c:	001a      	movs	r2, r3
 800077e:	2100      	movs	r1, #0
 8000780:	f003 fbae 	bl	8003ee0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000784:	2380      	movs	r3, #128	@ 0x80
 8000786:	009b      	lsls	r3, r3, #2
 8000788:	0018      	movs	r0, r3
 800078a:	f000 fe5b 	bl	8001444 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800078e:	193b      	adds	r3, r7, r4
 8000790:	2202      	movs	r2, #2
 8000792:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000794:	193b      	adds	r3, r7, r4
 8000796:	2280      	movs	r2, #128	@ 0x80
 8000798:	0052      	lsls	r2, r2, #1
 800079a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800079c:	0021      	movs	r1, r4
 800079e:	187b      	adds	r3, r7, r1
 80007a0:	2200      	movs	r2, #0
 80007a2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007a4:	187b      	adds	r3, r7, r1
 80007a6:	2240      	movs	r2, #64	@ 0x40
 80007a8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007aa:	187b      	adds	r3, r7, r1
 80007ac:	2202      	movs	r2, #2
 80007ae:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007b0:	187b      	adds	r3, r7, r1
 80007b2:	2202      	movs	r2, #2
 80007b4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80007b6:	187b      	adds	r3, r7, r1
 80007b8:	2200      	movs	r2, #0
 80007ba:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80007bc:	187b      	adds	r3, r7, r1
 80007be:	2208      	movs	r2, #8
 80007c0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007c2:	187b      	adds	r3, r7, r1
 80007c4:	2280      	movs	r2, #128	@ 0x80
 80007c6:	0292      	lsls	r2, r2, #10
 80007c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007ca:	187b      	adds	r3, r7, r1
 80007cc:	2280      	movs	r2, #128	@ 0x80
 80007ce:	0492      	lsls	r2, r2, #18
 80007d0:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007d2:	187b      	adds	r3, r7, r1
 80007d4:	2280      	movs	r2, #128	@ 0x80
 80007d6:	0592      	lsls	r2, r2, #22
 80007d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007da:	187b      	adds	r3, r7, r1
 80007dc:	0018      	movs	r0, r3
 80007de:	f000 fe7d 	bl	80014dc <HAL_RCC_OscConfig>
 80007e2:	1e03      	subs	r3, r0, #0
 80007e4:	d001      	beq.n	80007ea <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80007e6:	f000 f827 	bl	8000838 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ea:	003b      	movs	r3, r7
 80007ec:	2207      	movs	r2, #7
 80007ee:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007f0:	003b      	movs	r3, r7
 80007f2:	2202      	movs	r2, #2
 80007f4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f6:	003b      	movs	r3, r7
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007fc:	003b      	movs	r3, r7
 80007fe:	2200      	movs	r2, #0
 8000800:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000802:	003b      	movs	r3, r7
 8000804:	2102      	movs	r1, #2
 8000806:	0018      	movs	r0, r3
 8000808:	f001 f982 	bl	8001b10 <HAL_RCC_ClockConfig>
 800080c:	1e03      	subs	r3, r0, #0
 800080e:	d001      	beq.n	8000814 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000810:	f000 f812 	bl	8000838 <Error_Handler>
  }
}
 8000814:	46c0      	nop			@ (mov r8, r8)
 8000816:	46bd      	mov	sp, r7
 8000818:	b013      	add	sp, #76	@ 0x4c
 800081a:	bd90      	pop	{r4, r7, pc}

0800081c <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 8000824:	23a0      	movs	r3, #160	@ 0xa0
 8000826:	05db      	lsls	r3, r3, #23
 8000828:	2120      	movs	r1, #32
 800082a:	0018      	movs	r0, r3
 800082c:	f000 fdee 	bl	800140c <HAL_GPIO_TogglePin>
}
 8000830:	46c0      	nop			@ (mov r8, r8)
 8000832:	46bd      	mov	sp, r7
 8000834:	b002      	add	sp, #8
 8000836:	bd80      	pop	{r7, pc}

08000838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800083c:	b672      	cpsid	i
}
 800083e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000840:	46c0      	nop			@ (mov r8, r8)
 8000842:	e7fd      	b.n	8000840 <Error_Handler+0x8>

08000844 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000848:	4b1b      	ldr	r3, [pc, #108]	@ (80008b8 <MX_SPI1_Init+0x74>)
 800084a:	4a1c      	ldr	r2, [pc, #112]	@ (80008bc <MX_SPI1_Init+0x78>)
 800084c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800084e:	4b1a      	ldr	r3, [pc, #104]	@ (80008b8 <MX_SPI1_Init+0x74>)
 8000850:	2282      	movs	r2, #130	@ 0x82
 8000852:	0052      	lsls	r2, r2, #1
 8000854:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000856:	4b18      	ldr	r3, [pc, #96]	@ (80008b8 <MX_SPI1_Init+0x74>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800085c:	4b16      	ldr	r3, [pc, #88]	@ (80008b8 <MX_SPI1_Init+0x74>)
 800085e:	22e0      	movs	r2, #224	@ 0xe0
 8000860:	00d2      	lsls	r2, r2, #3
 8000862:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000864:	4b14      	ldr	r3, [pc, #80]	@ (80008b8 <MX_SPI1_Init+0x74>)
 8000866:	2200      	movs	r2, #0
 8000868:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800086a:	4b13      	ldr	r3, [pc, #76]	@ (80008b8 <MX_SPI1_Init+0x74>)
 800086c:	2200      	movs	r2, #0
 800086e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000870:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <MX_SPI1_Init+0x74>)
 8000872:	2280      	movs	r2, #128	@ 0x80
 8000874:	0092      	lsls	r2, r2, #2
 8000876:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000878:	4b0f      	ldr	r3, [pc, #60]	@ (80008b8 <MX_SPI1_Init+0x74>)
 800087a:	2218      	movs	r2, #24
 800087c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800087e:	4b0e      	ldr	r3, [pc, #56]	@ (80008b8 <MX_SPI1_Init+0x74>)
 8000880:	2200      	movs	r2, #0
 8000882:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000884:	4b0c      	ldr	r3, [pc, #48]	@ (80008b8 <MX_SPI1_Init+0x74>)
 8000886:	2200      	movs	r2, #0
 8000888:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800088a:	4b0b      	ldr	r3, [pc, #44]	@ (80008b8 <MX_SPI1_Init+0x74>)
 800088c:	2200      	movs	r2, #0
 800088e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000890:	4b09      	ldr	r3, [pc, #36]	@ (80008b8 <MX_SPI1_Init+0x74>)
 8000892:	2207      	movs	r2, #7
 8000894:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000896:	4b08      	ldr	r3, [pc, #32]	@ (80008b8 <MX_SPI1_Init+0x74>)
 8000898:	2200      	movs	r2, #0
 800089a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800089c:	4b06      	ldr	r3, [pc, #24]	@ (80008b8 <MX_SPI1_Init+0x74>)
 800089e:	2208      	movs	r2, #8
 80008a0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008a2:	4b05      	ldr	r3, [pc, #20]	@ (80008b8 <MX_SPI1_Init+0x74>)
 80008a4:	0018      	movs	r0, r3
 80008a6:	f001 fc95 	bl	80021d4 <HAL_SPI_Init>
 80008aa:	1e03      	subs	r3, r0, #0
 80008ac:	d001      	beq.n	80008b2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80008ae:	f7ff ffc3 	bl	8000838 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008b2:	46c0      	nop			@ (mov r8, r8)
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	200000a4 	.word	0x200000a4
 80008bc:	40013000 	.word	0x40013000

080008c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80008c0:	b590      	push	{r4, r7, lr}
 80008c2:	b08b      	sub	sp, #44	@ 0x2c
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c8:	2414      	movs	r4, #20
 80008ca:	193b      	adds	r3, r7, r4
 80008cc:	0018      	movs	r0, r3
 80008ce:	2314      	movs	r3, #20
 80008d0:	001a      	movs	r2, r3
 80008d2:	2100      	movs	r1, #0
 80008d4:	f003 fb04 	bl	8003ee0 <memset>
  if(spiHandle->Instance==SPI1)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a1f      	ldr	r2, [pc, #124]	@ (800095c <HAL_SPI_MspInit+0x9c>)
 80008de:	4293      	cmp	r3, r2
 80008e0:	d137      	bne.n	8000952 <HAL_SPI_MspInit+0x92>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80008e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000960 <HAL_SPI_MspInit+0xa0>)
 80008e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008e6:	4b1e      	ldr	r3, [pc, #120]	@ (8000960 <HAL_SPI_MspInit+0xa0>)
 80008e8:	2180      	movs	r1, #128	@ 0x80
 80008ea:	0149      	lsls	r1, r1, #5
 80008ec:	430a      	orrs	r2, r1
 80008ee:	641a      	str	r2, [r3, #64]	@ 0x40
 80008f0:	4b1b      	ldr	r3, [pc, #108]	@ (8000960 <HAL_SPI_MspInit+0xa0>)
 80008f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008f4:	2380      	movs	r3, #128	@ 0x80
 80008f6:	015b      	lsls	r3, r3, #5
 80008f8:	4013      	ands	r3, r2
 80008fa:	613b      	str	r3, [r7, #16]
 80008fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008fe:	4b18      	ldr	r3, [pc, #96]	@ (8000960 <HAL_SPI_MspInit+0xa0>)
 8000900:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000902:	4b17      	ldr	r3, [pc, #92]	@ (8000960 <HAL_SPI_MspInit+0xa0>)
 8000904:	2102      	movs	r1, #2
 8000906:	430a      	orrs	r2, r1
 8000908:	635a      	str	r2, [r3, #52]	@ 0x34
 800090a:	4b15      	ldr	r3, [pc, #84]	@ (8000960 <HAL_SPI_MspInit+0xa0>)
 800090c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800090e:	2202      	movs	r2, #2
 8000910:	4013      	ands	r3, r2
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000916:	0021      	movs	r1, r4
 8000918:	187b      	adds	r3, r7, r1
 800091a:	2238      	movs	r2, #56	@ 0x38
 800091c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091e:	187b      	adds	r3, r7, r1
 8000920:	2202      	movs	r2, #2
 8000922:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	187b      	adds	r3, r7, r1
 8000926:	2200      	movs	r2, #0
 8000928:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092a:	187b      	adds	r3, r7, r1
 800092c:	2200      	movs	r2, #0
 800092e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000930:	187b      	adds	r3, r7, r1
 8000932:	2200      	movs	r2, #0
 8000934:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000936:	187b      	adds	r3, r7, r1
 8000938:	4a0a      	ldr	r2, [pc, #40]	@ (8000964 <HAL_SPI_MspInit+0xa4>)
 800093a:	0019      	movs	r1, r3
 800093c:	0010      	movs	r0, r2
 800093e:	f000 fbc7 	bl	80010d0 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000942:	2200      	movs	r2, #0
 8000944:	2100      	movs	r1, #0
 8000946:	2019      	movs	r0, #25
 8000948:	f000 fb26 	bl	8000f98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800094c:	2019      	movs	r0, #25
 800094e:	f000 fb38 	bl	8000fc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000952:	46c0      	nop			@ (mov r8, r8)
 8000954:	46bd      	mov	sp, r7
 8000956:	b00b      	add	sp, #44	@ 0x2c
 8000958:	bd90      	pop	{r4, r7, pc}
 800095a:	46c0      	nop			@ (mov r8, r8)
 800095c:	40013000 	.word	0x40013000
 8000960:	40021000 	.word	0x40021000
 8000964:	50000400 	.word	0x50000400

08000968 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800096e:	4b0f      	ldr	r3, [pc, #60]	@ (80009ac <HAL_MspInit+0x44>)
 8000970:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000972:	4b0e      	ldr	r3, [pc, #56]	@ (80009ac <HAL_MspInit+0x44>)
 8000974:	2101      	movs	r1, #1
 8000976:	430a      	orrs	r2, r1
 8000978:	641a      	str	r2, [r3, #64]	@ 0x40
 800097a:	4b0c      	ldr	r3, [pc, #48]	@ (80009ac <HAL_MspInit+0x44>)
 800097c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097e:	2201      	movs	r2, #1
 8000980:	4013      	ands	r3, r2
 8000982:	607b      	str	r3, [r7, #4]
 8000984:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000986:	4b09      	ldr	r3, [pc, #36]	@ (80009ac <HAL_MspInit+0x44>)
 8000988:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800098a:	4b08      	ldr	r3, [pc, #32]	@ (80009ac <HAL_MspInit+0x44>)
 800098c:	2180      	movs	r1, #128	@ 0x80
 800098e:	0549      	lsls	r1, r1, #21
 8000990:	430a      	orrs	r2, r1
 8000992:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000994:	4b05      	ldr	r3, [pc, #20]	@ (80009ac <HAL_MspInit+0x44>)
 8000996:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000998:	2380      	movs	r3, #128	@ 0x80
 800099a:	055b      	lsls	r3, r3, #21
 800099c:	4013      	ands	r3, r2
 800099e:	603b      	str	r3, [r7, #0]
 80009a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009a2:	46c0      	nop			@ (mov r8, r8)
 80009a4:	46bd      	mov	sp, r7
 80009a6:	b002      	add	sp, #8
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	46c0      	nop			@ (mov r8, r8)
 80009ac:	40021000 	.word	0x40021000

080009b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009b4:	46c0      	nop			@ (mov r8, r8)
 80009b6:	e7fd      	b.n	80009b4 <NMI_Handler+0x4>

080009b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009bc:	46c0      	nop			@ (mov r8, r8)
 80009be:	e7fd      	b.n	80009bc <HardFault_Handler+0x4>

080009c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009c4:	46c0      	nop			@ (mov r8, r8)
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}

080009ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009ca:	b580      	push	{r7, lr}
 80009cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009ce:	46c0      	nop			@ (mov r8, r8)
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009d8:	f000 f9f2 	bl	8000dc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009dc:	46c0      	nop			@ (mov r8, r8)
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
	...

080009e4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80009e8:	4b03      	ldr	r3, [pc, #12]	@ (80009f8 <SPI1_IRQHandler+0x14>)
 80009ea:	0018      	movs	r0, r3
 80009ec:	f001 fd72 	bl	80024d4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80009f0:	46c0      	nop			@ (mov r8, r8)
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	46c0      	nop			@ (mov r8, r8)
 80009f8:	200000a4 	.word	0x200000a4

080009fc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b086      	sub	sp, #24
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a08:	2300      	movs	r3, #0
 8000a0a:	617b      	str	r3, [r7, #20]
 8000a0c:	e00a      	b.n	8000a24 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a0e:	e000      	b.n	8000a12 <_read+0x16>
 8000a10:	bf00      	nop
 8000a12:	0001      	movs	r1, r0
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	1c5a      	adds	r2, r3, #1
 8000a18:	60ba      	str	r2, [r7, #8]
 8000a1a:	b2ca      	uxtb	r2, r1
 8000a1c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	3301      	adds	r3, #1
 8000a22:	617b      	str	r3, [r7, #20]
 8000a24:	697a      	ldr	r2, [r7, #20]
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	dbf0      	blt.n	8000a0e <_read+0x12>
  }

  return len;
 8000a2c:	687b      	ldr	r3, [r7, #4]
}
 8000a2e:	0018      	movs	r0, r3
 8000a30:	46bd      	mov	sp, r7
 8000a32:	b006      	add	sp, #24
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b086      	sub	sp, #24
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	60f8      	str	r0, [r7, #12]
 8000a3e:	60b9      	str	r1, [r7, #8]
 8000a40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a42:	2300      	movs	r3, #0
 8000a44:	617b      	str	r3, [r7, #20]
 8000a46:	e009      	b.n	8000a5c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	1c5a      	adds	r2, r3, #1
 8000a4c:	60ba      	str	r2, [r7, #8]
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	0018      	movs	r0, r3
 8000a52:	f7ff fe45 	bl	80006e0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	617b      	str	r3, [r7, #20]
 8000a5c:	697a      	ldr	r2, [r7, #20]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	dbf1      	blt.n	8000a48 <_write+0x12>
  }
  return len;
 8000a64:	687b      	ldr	r3, [r7, #4]
}
 8000a66:	0018      	movs	r0, r3
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	b006      	add	sp, #24
 8000a6c:	bd80      	pop	{r7, pc}

08000a6e <_close>:

int _close(int file)
{
 8000a6e:	b580      	push	{r7, lr}
 8000a70:	b082      	sub	sp, #8
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a76:	2301      	movs	r3, #1
 8000a78:	425b      	negs	r3, r3
}
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	b002      	add	sp, #8
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	b082      	sub	sp, #8
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	6078      	str	r0, [r7, #4]
 8000a8a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	2280      	movs	r2, #128	@ 0x80
 8000a90:	0192      	lsls	r2, r2, #6
 8000a92:	605a      	str	r2, [r3, #4]
  return 0;
 8000a94:	2300      	movs	r3, #0
}
 8000a96:	0018      	movs	r0, r3
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	b002      	add	sp, #8
 8000a9c:	bd80      	pop	{r7, pc}

08000a9e <_isatty>:

int _isatty(int file)
{
 8000a9e:	b580      	push	{r7, lr}
 8000aa0:	b082      	sub	sp, #8
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000aa6:	2301      	movs	r3, #1
}
 8000aa8:	0018      	movs	r0, r3
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	b002      	add	sp, #8
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	60f8      	str	r0, [r7, #12]
 8000ab8:	60b9      	str	r1, [r7, #8]
 8000aba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000abc:	2300      	movs	r3, #0
}
 8000abe:	0018      	movs	r0, r3
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	b004      	add	sp, #16
 8000ac4:	bd80      	pop	{r7, pc}
	...

08000ac8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b086      	sub	sp, #24
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ad0:	4a14      	ldr	r2, [pc, #80]	@ (8000b24 <_sbrk+0x5c>)
 8000ad2:	4b15      	ldr	r3, [pc, #84]	@ (8000b28 <_sbrk+0x60>)
 8000ad4:	1ad3      	subs	r3, r2, r3
 8000ad6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000adc:	4b13      	ldr	r3, [pc, #76]	@ (8000b2c <_sbrk+0x64>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d102      	bne.n	8000aea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ae4:	4b11      	ldr	r3, [pc, #68]	@ (8000b2c <_sbrk+0x64>)
 8000ae6:	4a12      	ldr	r2, [pc, #72]	@ (8000b30 <_sbrk+0x68>)
 8000ae8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aea:	4b10      	ldr	r3, [pc, #64]	@ (8000b2c <_sbrk+0x64>)
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	18d3      	adds	r3, r2, r3
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	d207      	bcs.n	8000b08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000af8:	f003 fa48 	bl	8003f8c <__errno>
 8000afc:	0003      	movs	r3, r0
 8000afe:	220c      	movs	r2, #12
 8000b00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b02:	2301      	movs	r3, #1
 8000b04:	425b      	negs	r3, r3
 8000b06:	e009      	b.n	8000b1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b08:	4b08      	ldr	r3, [pc, #32]	@ (8000b2c <_sbrk+0x64>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b0e:	4b07      	ldr	r3, [pc, #28]	@ (8000b2c <_sbrk+0x64>)
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	18d2      	adds	r2, r2, r3
 8000b16:	4b05      	ldr	r3, [pc, #20]	@ (8000b2c <_sbrk+0x64>)
 8000b18:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000b1a:	68fb      	ldr	r3, [r7, #12]
}
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	b006      	add	sp, #24
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	20009000 	.word	0x20009000
 8000b28:	00000400 	.word	0x00000400
 8000b2c:	20000108 	.word	0x20000108
 8000b30:	200002f0 	.word	0x200002f0

08000b34 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b38:	4b23      	ldr	r3, [pc, #140]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000b3a:	4a24      	ldr	r2, [pc, #144]	@ (8000bcc <MX_USART2_UART_Init+0x98>)
 8000b3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b3e:	4b22      	ldr	r3, [pc, #136]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000b40:	22e1      	movs	r2, #225	@ 0xe1
 8000b42:	0252      	lsls	r2, r2, #9
 8000b44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b46:	4b20      	ldr	r3, [pc, #128]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b52:	4b1d      	ldr	r3, [pc, #116]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b58:	4b1b      	ldr	r3, [pc, #108]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000b5a:	220c      	movs	r2, #12
 8000b5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b64:	4b18      	ldr	r3, [pc, #96]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b6a:	4b17      	ldr	r3, [pc, #92]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b70:	4b15      	ldr	r3, [pc, #84]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b76:	4b14      	ldr	r3, [pc, #80]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b7c:	4b12      	ldr	r3, [pc, #72]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f002 f898 	bl	8002cb4 <HAL_UART_Init>
 8000b84:	1e03      	subs	r3, r0, #0
 8000b86:	d001      	beq.n	8000b8c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000b88:	f7ff fe56 	bl	8000838 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000b8e:	2100      	movs	r1, #0
 8000b90:	0018      	movs	r0, r3
 8000b92:	f002 feb5 	bl	8003900 <HAL_UARTEx_SetTxFifoThreshold>
 8000b96:	1e03      	subs	r3, r0, #0
 8000b98:	d001      	beq.n	8000b9e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000b9a:	f7ff fe4d 	bl	8000838 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f002 feec 	bl	8003980 <HAL_UARTEx_SetRxFifoThreshold>
 8000ba8:	1e03      	subs	r3, r0, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000bac:	f7ff fe44 	bl	8000838 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000bb0:	4b05      	ldr	r3, [pc, #20]	@ (8000bc8 <MX_USART2_UART_Init+0x94>)
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f002 fe6a 	bl	800388c <HAL_UARTEx_DisableFifoMode>
 8000bb8:	1e03      	subs	r3, r0, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000bbc:	f7ff fe3c 	bl	8000838 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bc0:	46c0      	nop			@ (mov r8, r8)
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	46c0      	nop			@ (mov r8, r8)
 8000bc8:	2000010c 	.word	0x2000010c
 8000bcc:	40004400 	.word	0x40004400

08000bd0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000bd0:	b590      	push	{r4, r7, lr}
 8000bd2:	b097      	sub	sp, #92	@ 0x5c
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd8:	2344      	movs	r3, #68	@ 0x44
 8000bda:	18fb      	adds	r3, r7, r3
 8000bdc:	0018      	movs	r0, r3
 8000bde:	2314      	movs	r3, #20
 8000be0:	001a      	movs	r2, r3
 8000be2:	2100      	movs	r1, #0
 8000be4:	f003 f97c 	bl	8003ee0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000be8:	2410      	movs	r4, #16
 8000bea:	193b      	adds	r3, r7, r4
 8000bec:	0018      	movs	r0, r3
 8000bee:	2334      	movs	r3, #52	@ 0x34
 8000bf0:	001a      	movs	r2, r3
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	f003 f974 	bl	8003ee0 <memset>
  if(uartHandle->Instance==USART2)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a22      	ldr	r2, [pc, #136]	@ (8000c88 <HAL_UART_MspInit+0xb8>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d13e      	bne.n	8000c80 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c02:	193b      	adds	r3, r7, r4
 8000c04:	2202      	movs	r2, #2
 8000c06:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c08:	193b      	adds	r3, r7, r4
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c0e:	193b      	adds	r3, r7, r4
 8000c10:	0018      	movs	r0, r3
 8000c12:	f001 f927 	bl	8001e64 <HAL_RCCEx_PeriphCLKConfig>
 8000c16:	1e03      	subs	r3, r0, #0
 8000c18:	d001      	beq.n	8000c1e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000c1a:	f7ff fe0d 	bl	8000838 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c1e:	4b1b      	ldr	r3, [pc, #108]	@ (8000c8c <HAL_UART_MspInit+0xbc>)
 8000c20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c22:	4b1a      	ldr	r3, [pc, #104]	@ (8000c8c <HAL_UART_MspInit+0xbc>)
 8000c24:	2180      	movs	r1, #128	@ 0x80
 8000c26:	0289      	lsls	r1, r1, #10
 8000c28:	430a      	orrs	r2, r1
 8000c2a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c2c:	4b17      	ldr	r3, [pc, #92]	@ (8000c8c <HAL_UART_MspInit+0xbc>)
 8000c2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c30:	2380      	movs	r3, #128	@ 0x80
 8000c32:	029b      	lsls	r3, r3, #10
 8000c34:	4013      	ands	r3, r2
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3a:	4b14      	ldr	r3, [pc, #80]	@ (8000c8c <HAL_UART_MspInit+0xbc>)
 8000c3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c3e:	4b13      	ldr	r3, [pc, #76]	@ (8000c8c <HAL_UART_MspInit+0xbc>)
 8000c40:	2101      	movs	r1, #1
 8000c42:	430a      	orrs	r2, r1
 8000c44:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c46:	4b11      	ldr	r3, [pc, #68]	@ (8000c8c <HAL_UART_MspInit+0xbc>)
 8000c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	60bb      	str	r3, [r7, #8]
 8000c50:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c52:	2144      	movs	r1, #68	@ 0x44
 8000c54:	187b      	adds	r3, r7, r1
 8000c56:	220c      	movs	r2, #12
 8000c58:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c5a:	187b      	adds	r3, r7, r1
 8000c5c:	2202      	movs	r2, #2
 8000c5e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	187b      	adds	r3, r7, r1
 8000c62:	2200      	movs	r2, #0
 8000c64:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c66:	187b      	adds	r3, r7, r1
 8000c68:	2200      	movs	r2, #0
 8000c6a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000c6c:	187b      	adds	r3, r7, r1
 8000c6e:	2201      	movs	r2, #1
 8000c70:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c72:	187a      	adds	r2, r7, r1
 8000c74:	23a0      	movs	r3, #160	@ 0xa0
 8000c76:	05db      	lsls	r3, r3, #23
 8000c78:	0011      	movs	r1, r2
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	f000 fa28 	bl	80010d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000c80:	46c0      	nop			@ (mov r8, r8)
 8000c82:	46bd      	mov	sp, r7
 8000c84:	b017      	add	sp, #92	@ 0x5c
 8000c86:	bd90      	pop	{r4, r7, pc}
 8000c88:	40004400 	.word	0x40004400
 8000c8c:	40021000 	.word	0x40021000

08000c90 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c90:	480d      	ldr	r0, [pc, #52]	@ (8000cc8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c92:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c94:	f000 f825 	bl	8000ce2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c98:	480c      	ldr	r0, [pc, #48]	@ (8000ccc <LoopForever+0x6>)
  ldr r1, =_edata
 8000c9a:	490d      	ldr	r1, [pc, #52]	@ (8000cd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000cd4 <LoopForever+0xe>)
  movs r3, #0
 8000c9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ca0:	e002      	b.n	8000ca8 <LoopCopyDataInit>

08000ca2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ca2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca6:	3304      	adds	r3, #4

08000ca8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000caa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cac:	d3f9      	bcc.n	8000ca2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cae:	4a0a      	ldr	r2, [pc, #40]	@ (8000cd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cb0:	4c0a      	ldr	r4, [pc, #40]	@ (8000cdc <LoopForever+0x16>)
  movs r3, #0
 8000cb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb4:	e001      	b.n	8000cba <LoopFillZerobss>

08000cb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb8:	3204      	adds	r2, #4

08000cba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cbc:	d3fb      	bcc.n	8000cb6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000cbe:	f003 f96b 	bl	8003f98 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000cc2:	f7ff fd1f 	bl	8000704 <main>

08000cc6 <LoopForever>:

LoopForever:
  b LoopForever
 8000cc6:	e7fe      	b.n	8000cc6 <LoopForever>
  ldr   r0, =_estack
 8000cc8:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000ccc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cd0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000cd4:	08004558 	.word	0x08004558
  ldr r2, =_sbss
 8000cd8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000cdc:	200002f0 	.word	0x200002f0

08000ce0 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ce0:	e7fe      	b.n	8000ce0 <ADC1_COMP_IRQHandler>

08000ce2 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ce6:	46c0      	nop			@ (mov r8, r8)
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}

08000cec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cf2:	1dfb      	adds	r3, r7, #7
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8000d28 <HAL_Init+0x3c>)
 8000cfa:	681a      	ldr	r2, [r3, #0]
 8000cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8000d28 <HAL_Init+0x3c>)
 8000cfe:	2180      	movs	r1, #128	@ 0x80
 8000d00:	0049      	lsls	r1, r1, #1
 8000d02:	430a      	orrs	r2, r1
 8000d04:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d06:	2003      	movs	r0, #3
 8000d08:	f000 f810 	bl	8000d2c <HAL_InitTick>
 8000d0c:	1e03      	subs	r3, r0, #0
 8000d0e:	d003      	beq.n	8000d18 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000d10:	1dfb      	adds	r3, r7, #7
 8000d12:	2201      	movs	r2, #1
 8000d14:	701a      	strb	r2, [r3, #0]
 8000d16:	e001      	b.n	8000d1c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000d18:	f7ff fe26 	bl	8000968 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d1c:	1dfb      	adds	r3, r7, #7
 8000d1e:	781b      	ldrb	r3, [r3, #0]
}
 8000d20:	0018      	movs	r0, r3
 8000d22:	46bd      	mov	sp, r7
 8000d24:	b002      	add	sp, #8
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40022000 	.word	0x40022000

08000d2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d2c:	b590      	push	{r4, r7, lr}
 8000d2e:	b085      	sub	sp, #20
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d34:	230f      	movs	r3, #15
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	2200      	movs	r2, #0
 8000d3a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8000db4 <HAL_InitTick+0x88>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d02b      	beq.n	8000d9c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000d44:	4b1c      	ldr	r3, [pc, #112]	@ (8000db8 <HAL_InitTick+0x8c>)
 8000d46:	681c      	ldr	r4, [r3, #0]
 8000d48:	4b1a      	ldr	r3, [pc, #104]	@ (8000db4 <HAL_InitTick+0x88>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	0019      	movs	r1, r3
 8000d4e:	23fa      	movs	r3, #250	@ 0xfa
 8000d50:	0098      	lsls	r0, r3, #2
 8000d52:	f7ff f9d7 	bl	8000104 <__udivsi3>
 8000d56:	0003      	movs	r3, r0
 8000d58:	0019      	movs	r1, r3
 8000d5a:	0020      	movs	r0, r4
 8000d5c:	f7ff f9d2 	bl	8000104 <__udivsi3>
 8000d60:	0003      	movs	r3, r0
 8000d62:	0018      	movs	r0, r3
 8000d64:	f000 f93d 	bl	8000fe2 <HAL_SYSTICK_Config>
 8000d68:	1e03      	subs	r3, r0, #0
 8000d6a:	d112      	bne.n	8000d92 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2b03      	cmp	r3, #3
 8000d70:	d80a      	bhi.n	8000d88 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d72:	6879      	ldr	r1, [r7, #4]
 8000d74:	2301      	movs	r3, #1
 8000d76:	425b      	negs	r3, r3
 8000d78:	2200      	movs	r2, #0
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	f000 f90c 	bl	8000f98 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d80:	4b0e      	ldr	r3, [pc, #56]	@ (8000dbc <HAL_InitTick+0x90>)
 8000d82:	687a      	ldr	r2, [r7, #4]
 8000d84:	601a      	str	r2, [r3, #0]
 8000d86:	e00d      	b.n	8000da4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000d88:	230f      	movs	r3, #15
 8000d8a:	18fb      	adds	r3, r7, r3
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	701a      	strb	r2, [r3, #0]
 8000d90:	e008      	b.n	8000da4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d92:	230f      	movs	r3, #15
 8000d94:	18fb      	adds	r3, r7, r3
 8000d96:	2201      	movs	r2, #1
 8000d98:	701a      	strb	r2, [r3, #0]
 8000d9a:	e003      	b.n	8000da4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d9c:	230f      	movs	r3, #15
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	2201      	movs	r2, #1
 8000da2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000da4:	230f      	movs	r3, #15
 8000da6:	18fb      	adds	r3, r7, r3
 8000da8:	781b      	ldrb	r3, [r3, #0]
}
 8000daa:	0018      	movs	r0, r3
 8000dac:	46bd      	mov	sp, r7
 8000dae:	b005      	add	sp, #20
 8000db0:	bd90      	pop	{r4, r7, pc}
 8000db2:	46c0      	nop			@ (mov r8, r8)
 8000db4:	20000018 	.word	0x20000018
 8000db8:	20000010 	.word	0x20000010
 8000dbc:	20000014 	.word	0x20000014

08000dc0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000dc4:	4b05      	ldr	r3, [pc, #20]	@ (8000ddc <HAL_IncTick+0x1c>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	001a      	movs	r2, r3
 8000dca:	4b05      	ldr	r3, [pc, #20]	@ (8000de0 <HAL_IncTick+0x20>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	18d2      	adds	r2, r2, r3
 8000dd0:	4b03      	ldr	r3, [pc, #12]	@ (8000de0 <HAL_IncTick+0x20>)
 8000dd2:	601a      	str	r2, [r3, #0]
}
 8000dd4:	46c0      	nop			@ (mov r8, r8)
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	46c0      	nop			@ (mov r8, r8)
 8000ddc:	20000018 	.word	0x20000018
 8000de0:	200001a0 	.word	0x200001a0

08000de4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  return uwTick;
 8000de8:	4b02      	ldr	r3, [pc, #8]	@ (8000df4 <HAL_GetTick+0x10>)
 8000dea:	681b      	ldr	r3, [r3, #0]
}
 8000dec:	0018      	movs	r0, r3
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	46c0      	nop			@ (mov r8, r8)
 8000df4:	200001a0 	.word	0x200001a0

08000df8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e00:	f7ff fff0 	bl	8000de4 <HAL_GetTick>
 8000e04:	0003      	movs	r3, r0
 8000e06:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	d005      	beq.n	8000e1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e12:	4b0a      	ldr	r3, [pc, #40]	@ (8000e3c <HAL_Delay+0x44>)
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	001a      	movs	r2, r3
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	189b      	adds	r3, r3, r2
 8000e1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e1e:	46c0      	nop			@ (mov r8, r8)
 8000e20:	f7ff ffe0 	bl	8000de4 <HAL_GetTick>
 8000e24:	0002      	movs	r2, r0
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	68fa      	ldr	r2, [r7, #12]
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	d8f7      	bhi.n	8000e20 <HAL_Delay+0x28>
  {
  }
}
 8000e30:	46c0      	nop			@ (mov r8, r8)
 8000e32:	46c0      	nop			@ (mov r8, r8)
 8000e34:	46bd      	mov	sp, r7
 8000e36:	b004      	add	sp, #16
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	46c0      	nop			@ (mov r8, r8)
 8000e3c:	20000018 	.word	0x20000018

08000e40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	0002      	movs	r2, r0
 8000e48:	1dfb      	adds	r3, r7, #7
 8000e4a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e4c:	1dfb      	adds	r3, r7, #7
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e52:	d809      	bhi.n	8000e68 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e54:	1dfb      	adds	r3, r7, #7
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	001a      	movs	r2, r3
 8000e5a:	231f      	movs	r3, #31
 8000e5c:	401a      	ands	r2, r3
 8000e5e:	4b04      	ldr	r3, [pc, #16]	@ (8000e70 <__NVIC_EnableIRQ+0x30>)
 8000e60:	2101      	movs	r1, #1
 8000e62:	4091      	lsls	r1, r2
 8000e64:	000a      	movs	r2, r1
 8000e66:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000e68:	46c0      	nop			@ (mov r8, r8)
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	b002      	add	sp, #8
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	e000e100 	.word	0xe000e100

08000e74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e74:	b590      	push	{r4, r7, lr}
 8000e76:	b083      	sub	sp, #12
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	0002      	movs	r2, r0
 8000e7c:	6039      	str	r1, [r7, #0]
 8000e7e:	1dfb      	adds	r3, r7, #7
 8000e80:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e82:	1dfb      	adds	r3, r7, #7
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e88:	d828      	bhi.n	8000edc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e8a:	4a2f      	ldr	r2, [pc, #188]	@ (8000f48 <__NVIC_SetPriority+0xd4>)
 8000e8c:	1dfb      	adds	r3, r7, #7
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	b25b      	sxtb	r3, r3
 8000e92:	089b      	lsrs	r3, r3, #2
 8000e94:	33c0      	adds	r3, #192	@ 0xc0
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	589b      	ldr	r3, [r3, r2]
 8000e9a:	1dfa      	adds	r2, r7, #7
 8000e9c:	7812      	ldrb	r2, [r2, #0]
 8000e9e:	0011      	movs	r1, r2
 8000ea0:	2203      	movs	r2, #3
 8000ea2:	400a      	ands	r2, r1
 8000ea4:	00d2      	lsls	r2, r2, #3
 8000ea6:	21ff      	movs	r1, #255	@ 0xff
 8000ea8:	4091      	lsls	r1, r2
 8000eaa:	000a      	movs	r2, r1
 8000eac:	43d2      	mvns	r2, r2
 8000eae:	401a      	ands	r2, r3
 8000eb0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	019b      	lsls	r3, r3, #6
 8000eb6:	22ff      	movs	r2, #255	@ 0xff
 8000eb8:	401a      	ands	r2, r3
 8000eba:	1dfb      	adds	r3, r7, #7
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	4003      	ands	r3, r0
 8000ec4:	00db      	lsls	r3, r3, #3
 8000ec6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ec8:	481f      	ldr	r0, [pc, #124]	@ (8000f48 <__NVIC_SetPriority+0xd4>)
 8000eca:	1dfb      	adds	r3, r7, #7
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	b25b      	sxtb	r3, r3
 8000ed0:	089b      	lsrs	r3, r3, #2
 8000ed2:	430a      	orrs	r2, r1
 8000ed4:	33c0      	adds	r3, #192	@ 0xc0
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000eda:	e031      	b.n	8000f40 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000edc:	4a1b      	ldr	r2, [pc, #108]	@ (8000f4c <__NVIC_SetPriority+0xd8>)
 8000ede:	1dfb      	adds	r3, r7, #7
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	0019      	movs	r1, r3
 8000ee4:	230f      	movs	r3, #15
 8000ee6:	400b      	ands	r3, r1
 8000ee8:	3b08      	subs	r3, #8
 8000eea:	089b      	lsrs	r3, r3, #2
 8000eec:	3306      	adds	r3, #6
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	18d3      	adds	r3, r2, r3
 8000ef2:	3304      	adds	r3, #4
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	1dfa      	adds	r2, r7, #7
 8000ef8:	7812      	ldrb	r2, [r2, #0]
 8000efa:	0011      	movs	r1, r2
 8000efc:	2203      	movs	r2, #3
 8000efe:	400a      	ands	r2, r1
 8000f00:	00d2      	lsls	r2, r2, #3
 8000f02:	21ff      	movs	r1, #255	@ 0xff
 8000f04:	4091      	lsls	r1, r2
 8000f06:	000a      	movs	r2, r1
 8000f08:	43d2      	mvns	r2, r2
 8000f0a:	401a      	ands	r2, r3
 8000f0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	019b      	lsls	r3, r3, #6
 8000f12:	22ff      	movs	r2, #255	@ 0xff
 8000f14:	401a      	ands	r2, r3
 8000f16:	1dfb      	adds	r3, r7, #7
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	0018      	movs	r0, r3
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	4003      	ands	r3, r0
 8000f20:	00db      	lsls	r3, r3, #3
 8000f22:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f24:	4809      	ldr	r0, [pc, #36]	@ (8000f4c <__NVIC_SetPriority+0xd8>)
 8000f26:	1dfb      	adds	r3, r7, #7
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	001c      	movs	r4, r3
 8000f2c:	230f      	movs	r3, #15
 8000f2e:	4023      	ands	r3, r4
 8000f30:	3b08      	subs	r3, #8
 8000f32:	089b      	lsrs	r3, r3, #2
 8000f34:	430a      	orrs	r2, r1
 8000f36:	3306      	adds	r3, #6
 8000f38:	009b      	lsls	r3, r3, #2
 8000f3a:	18c3      	adds	r3, r0, r3
 8000f3c:	3304      	adds	r3, #4
 8000f3e:	601a      	str	r2, [r3, #0]
}
 8000f40:	46c0      	nop			@ (mov r8, r8)
 8000f42:	46bd      	mov	sp, r7
 8000f44:	b003      	add	sp, #12
 8000f46:	bd90      	pop	{r4, r7, pc}
 8000f48:	e000e100 	.word	0xe000e100
 8000f4c:	e000ed00 	.word	0xe000ed00

08000f50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	1e5a      	subs	r2, r3, #1
 8000f5c:	2380      	movs	r3, #128	@ 0x80
 8000f5e:	045b      	lsls	r3, r3, #17
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d301      	bcc.n	8000f68 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f64:	2301      	movs	r3, #1
 8000f66:	e010      	b.n	8000f8a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f68:	4b0a      	ldr	r3, [pc, #40]	@ (8000f94 <SysTick_Config+0x44>)
 8000f6a:	687a      	ldr	r2, [r7, #4]
 8000f6c:	3a01      	subs	r2, #1
 8000f6e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f70:	2301      	movs	r3, #1
 8000f72:	425b      	negs	r3, r3
 8000f74:	2103      	movs	r1, #3
 8000f76:	0018      	movs	r0, r3
 8000f78:	f7ff ff7c 	bl	8000e74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f7c:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <SysTick_Config+0x44>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f82:	4b04      	ldr	r3, [pc, #16]	@ (8000f94 <SysTick_Config+0x44>)
 8000f84:	2207      	movs	r2, #7
 8000f86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	b002      	add	sp, #8
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	46c0      	nop			@ (mov r8, r8)
 8000f94:	e000e010 	.word	0xe000e010

08000f98 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	60b9      	str	r1, [r7, #8]
 8000fa0:	607a      	str	r2, [r7, #4]
 8000fa2:	210f      	movs	r1, #15
 8000fa4:	187b      	adds	r3, r7, r1
 8000fa6:	1c02      	adds	r2, r0, #0
 8000fa8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000faa:	68ba      	ldr	r2, [r7, #8]
 8000fac:	187b      	adds	r3, r7, r1
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	b25b      	sxtb	r3, r3
 8000fb2:	0011      	movs	r1, r2
 8000fb4:	0018      	movs	r0, r3
 8000fb6:	f7ff ff5d 	bl	8000e74 <__NVIC_SetPriority>
}
 8000fba:	46c0      	nop			@ (mov r8, r8)
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	b004      	add	sp, #16
 8000fc0:	bd80      	pop	{r7, pc}

08000fc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fc2:	b580      	push	{r7, lr}
 8000fc4:	b082      	sub	sp, #8
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	0002      	movs	r2, r0
 8000fca:	1dfb      	adds	r3, r7, #7
 8000fcc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fce:	1dfb      	adds	r3, r7, #7
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	b25b      	sxtb	r3, r3
 8000fd4:	0018      	movs	r0, r3
 8000fd6:	f7ff ff33 	bl	8000e40 <__NVIC_EnableIRQ>
}
 8000fda:	46c0      	nop			@ (mov r8, r8)
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	b002      	add	sp, #8
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b082      	sub	sp, #8
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	0018      	movs	r0, r3
 8000fee:	f7ff ffaf 	bl	8000f50 <SysTick_Config>
 8000ff2:	0003      	movs	r3, r0
}
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	b002      	add	sp, #8
 8000ffa:	bd80      	pop	{r7, pc}

08000ffc <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001004:	210f      	movs	r1, #15
 8001006:	187b      	adds	r3, r7, r1
 8001008:	2200      	movs	r2, #0
 800100a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2225      	movs	r2, #37	@ 0x25
 8001010:	5c9b      	ldrb	r3, [r3, r2]
 8001012:	b2db      	uxtb	r3, r3
 8001014:	2b02      	cmp	r3, #2
 8001016:	d006      	beq.n	8001026 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2204      	movs	r2, #4
 800101c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800101e:	187b      	adds	r3, r7, r1
 8001020:	2201      	movs	r2, #1
 8001022:	701a      	strb	r2, [r3, #0]
 8001024:	e049      	b.n	80010ba <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	210e      	movs	r1, #14
 8001032:	438a      	bics	r2, r1
 8001034:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2101      	movs	r1, #1
 8001042:	438a      	bics	r2, r1
 8001044:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001050:	491d      	ldr	r1, [pc, #116]	@ (80010c8 <HAL_DMA_Abort_IT+0xcc>)
 8001052:	400a      	ands	r2, r1
 8001054:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001056:	4b1d      	ldr	r3, [pc, #116]	@ (80010cc <HAL_DMA_Abort_IT+0xd0>)
 8001058:	6859      	ldr	r1, [r3, #4]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105e:	221c      	movs	r2, #28
 8001060:	4013      	ands	r3, r2
 8001062:	2201      	movs	r2, #1
 8001064:	409a      	lsls	r2, r3
 8001066:	4b19      	ldr	r3, [pc, #100]	@ (80010cc <HAL_DMA_Abort_IT+0xd0>)
 8001068:	430a      	orrs	r2, r1
 800106a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001074:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800107a:	2b00      	cmp	r3, #0
 800107c:	d00c      	beq.n	8001098 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001088:	490f      	ldr	r1, [pc, #60]	@ (80010c8 <HAL_DMA_Abort_IT+0xcc>)
 800108a:	400a      	ands	r2, r1
 800108c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001092:	687a      	ldr	r2, [r7, #4]
 8001094:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001096:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2225      	movs	r2, #37	@ 0x25
 800109c:	2101      	movs	r1, #1
 800109e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2224      	movs	r2, #36	@ 0x24
 80010a4:	2100      	movs	r1, #0
 80010a6:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d004      	beq.n	80010ba <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	0010      	movs	r0, r2
 80010b8:	4798      	blx	r3
    }
  }
  return status;
 80010ba:	230f      	movs	r3, #15
 80010bc:	18fb      	adds	r3, r7, r3
 80010be:	781b      	ldrb	r3, [r3, #0]
}
 80010c0:	0018      	movs	r0, r3
 80010c2:	46bd      	mov	sp, r7
 80010c4:	b004      	add	sp, #16
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	fffffeff 	.word	0xfffffeff
 80010cc:	40020000 	.word	0x40020000

080010d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010da:	2300      	movs	r3, #0
 80010dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010de:	e147      	b.n	8001370 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2101      	movs	r1, #1
 80010e6:	697a      	ldr	r2, [r7, #20]
 80010e8:	4091      	lsls	r1, r2
 80010ea:	000a      	movs	r2, r1
 80010ec:	4013      	ands	r3, r2
 80010ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d100      	bne.n	80010f8 <HAL_GPIO_Init+0x28>
 80010f6:	e138      	b.n	800136a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	2203      	movs	r2, #3
 80010fe:	4013      	ands	r3, r2
 8001100:	2b01      	cmp	r3, #1
 8001102:	d005      	beq.n	8001110 <HAL_GPIO_Init+0x40>
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	2203      	movs	r2, #3
 800110a:	4013      	ands	r3, r2
 800110c:	2b02      	cmp	r3, #2
 800110e:	d130      	bne.n	8001172 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	2203      	movs	r2, #3
 800111c:	409a      	lsls	r2, r3
 800111e:	0013      	movs	r3, r2
 8001120:	43da      	mvns	r2, r3
 8001122:	693b      	ldr	r3, [r7, #16]
 8001124:	4013      	ands	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	68da      	ldr	r2, [r3, #12]
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	409a      	lsls	r2, r3
 8001132:	0013      	movs	r3, r2
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	4313      	orrs	r3, r2
 8001138:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001146:	2201      	movs	r2, #1
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	409a      	lsls	r2, r3
 800114c:	0013      	movs	r3, r2
 800114e:	43da      	mvns	r2, r3
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	4013      	ands	r3, r2
 8001154:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	091b      	lsrs	r3, r3, #4
 800115c:	2201      	movs	r2, #1
 800115e:	401a      	ands	r2, r3
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	409a      	lsls	r2, r3
 8001164:	0013      	movs	r3, r2
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4313      	orrs	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	693a      	ldr	r2, [r7, #16]
 8001170:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	2203      	movs	r2, #3
 8001178:	4013      	ands	r3, r2
 800117a:	2b03      	cmp	r3, #3
 800117c:	d017      	beq.n	80011ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	68db      	ldr	r3, [r3, #12]
 8001182:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	2203      	movs	r2, #3
 800118a:	409a      	lsls	r2, r3
 800118c:	0013      	movs	r3, r2
 800118e:	43da      	mvns	r2, r3
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	4013      	ands	r3, r2
 8001194:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	689a      	ldr	r2, [r3, #8]
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	409a      	lsls	r2, r3
 80011a0:	0013      	movs	r3, r2
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	2203      	movs	r2, #3
 80011b4:	4013      	ands	r3, r2
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d123      	bne.n	8001202 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	08da      	lsrs	r2, r3, #3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	3208      	adds	r2, #8
 80011c2:	0092      	lsls	r2, r2, #2
 80011c4:	58d3      	ldr	r3, [r2, r3]
 80011c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	2207      	movs	r2, #7
 80011cc:	4013      	ands	r3, r2
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	220f      	movs	r2, #15
 80011d2:	409a      	lsls	r2, r3
 80011d4:	0013      	movs	r3, r2
 80011d6:	43da      	mvns	r2, r3
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	4013      	ands	r3, r2
 80011dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	691a      	ldr	r2, [r3, #16]
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	2107      	movs	r1, #7
 80011e6:	400b      	ands	r3, r1
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	409a      	lsls	r2, r3
 80011ec:	0013      	movs	r3, r2
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	08da      	lsrs	r2, r3, #3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3208      	adds	r2, #8
 80011fc:	0092      	lsls	r2, r2, #2
 80011fe:	6939      	ldr	r1, [r7, #16]
 8001200:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	2203      	movs	r2, #3
 800120e:	409a      	lsls	r2, r3
 8001210:	0013      	movs	r3, r2
 8001212:	43da      	mvns	r2, r3
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	4013      	ands	r3, r2
 8001218:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	2203      	movs	r2, #3
 8001220:	401a      	ands	r2, r3
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	409a      	lsls	r2, r3
 8001228:	0013      	movs	r3, r2
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	4313      	orrs	r3, r2
 800122e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	693a      	ldr	r2, [r7, #16]
 8001234:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	685a      	ldr	r2, [r3, #4]
 800123a:	23c0      	movs	r3, #192	@ 0xc0
 800123c:	029b      	lsls	r3, r3, #10
 800123e:	4013      	ands	r3, r2
 8001240:	d100      	bne.n	8001244 <HAL_GPIO_Init+0x174>
 8001242:	e092      	b.n	800136a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001244:	4a50      	ldr	r2, [pc, #320]	@ (8001388 <HAL_GPIO_Init+0x2b8>)
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	089b      	lsrs	r3, r3, #2
 800124a:	3318      	adds	r3, #24
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	589b      	ldr	r3, [r3, r2]
 8001250:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	2203      	movs	r2, #3
 8001256:	4013      	ands	r3, r2
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	220f      	movs	r2, #15
 800125c:	409a      	lsls	r2, r3
 800125e:	0013      	movs	r3, r2
 8001260:	43da      	mvns	r2, r3
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	4013      	ands	r3, r2
 8001266:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	23a0      	movs	r3, #160	@ 0xa0
 800126c:	05db      	lsls	r3, r3, #23
 800126e:	429a      	cmp	r2, r3
 8001270:	d013      	beq.n	800129a <HAL_GPIO_Init+0x1ca>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a45      	ldr	r2, [pc, #276]	@ (800138c <HAL_GPIO_Init+0x2bc>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d00d      	beq.n	8001296 <HAL_GPIO_Init+0x1c6>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4a44      	ldr	r2, [pc, #272]	@ (8001390 <HAL_GPIO_Init+0x2c0>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d007      	beq.n	8001292 <HAL_GPIO_Init+0x1c2>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a43      	ldr	r2, [pc, #268]	@ (8001394 <HAL_GPIO_Init+0x2c4>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d101      	bne.n	800128e <HAL_GPIO_Init+0x1be>
 800128a:	2303      	movs	r3, #3
 800128c:	e006      	b.n	800129c <HAL_GPIO_Init+0x1cc>
 800128e:	2305      	movs	r3, #5
 8001290:	e004      	b.n	800129c <HAL_GPIO_Init+0x1cc>
 8001292:	2302      	movs	r3, #2
 8001294:	e002      	b.n	800129c <HAL_GPIO_Init+0x1cc>
 8001296:	2301      	movs	r3, #1
 8001298:	e000      	b.n	800129c <HAL_GPIO_Init+0x1cc>
 800129a:	2300      	movs	r3, #0
 800129c:	697a      	ldr	r2, [r7, #20]
 800129e:	2103      	movs	r1, #3
 80012a0:	400a      	ands	r2, r1
 80012a2:	00d2      	lsls	r2, r2, #3
 80012a4:	4093      	lsls	r3, r2
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80012ac:	4936      	ldr	r1, [pc, #216]	@ (8001388 <HAL_GPIO_Init+0x2b8>)
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	089b      	lsrs	r3, r3, #2
 80012b2:	3318      	adds	r3, #24
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012ba:	4b33      	ldr	r3, [pc, #204]	@ (8001388 <HAL_GPIO_Init+0x2b8>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	43da      	mvns	r2, r3
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	4013      	ands	r3, r2
 80012c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685a      	ldr	r2, [r3, #4]
 80012ce:	2380      	movs	r3, #128	@ 0x80
 80012d0:	035b      	lsls	r3, r3, #13
 80012d2:	4013      	ands	r3, r2
 80012d4:	d003      	beq.n	80012de <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	4313      	orrs	r3, r2
 80012dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012de:	4b2a      	ldr	r3, [pc, #168]	@ (8001388 <HAL_GPIO_Init+0x2b8>)
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80012e4:	4b28      	ldr	r3, [pc, #160]	@ (8001388 <HAL_GPIO_Init+0x2b8>)
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	43da      	mvns	r2, r3
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	4013      	ands	r3, r2
 80012f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685a      	ldr	r2, [r3, #4]
 80012f8:	2380      	movs	r3, #128	@ 0x80
 80012fa:	039b      	lsls	r3, r3, #14
 80012fc:	4013      	ands	r3, r2
 80012fe:	d003      	beq.n	8001308 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001300:	693a      	ldr	r2, [r7, #16]
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	4313      	orrs	r3, r2
 8001306:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001308:	4b1f      	ldr	r3, [pc, #124]	@ (8001388 <HAL_GPIO_Init+0x2b8>)
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800130e:	4a1e      	ldr	r2, [pc, #120]	@ (8001388 <HAL_GPIO_Init+0x2b8>)
 8001310:	2384      	movs	r3, #132	@ 0x84
 8001312:	58d3      	ldr	r3, [r2, r3]
 8001314:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	43da      	mvns	r2, r3
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685a      	ldr	r2, [r3, #4]
 8001324:	2380      	movs	r3, #128	@ 0x80
 8001326:	029b      	lsls	r3, r3, #10
 8001328:	4013      	ands	r3, r2
 800132a:	d003      	beq.n	8001334 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800132c:	693a      	ldr	r2, [r7, #16]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4313      	orrs	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001334:	4914      	ldr	r1, [pc, #80]	@ (8001388 <HAL_GPIO_Init+0x2b8>)
 8001336:	2284      	movs	r2, #132	@ 0x84
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800133c:	4a12      	ldr	r2, [pc, #72]	@ (8001388 <HAL_GPIO_Init+0x2b8>)
 800133e:	2380      	movs	r3, #128	@ 0x80
 8001340:	58d3      	ldr	r3, [r2, r3]
 8001342:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	43da      	mvns	r2, r3
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	4013      	ands	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685a      	ldr	r2, [r3, #4]
 8001352:	2380      	movs	r3, #128	@ 0x80
 8001354:	025b      	lsls	r3, r3, #9
 8001356:	4013      	ands	r3, r2
 8001358:	d003      	beq.n	8001362 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	4313      	orrs	r3, r2
 8001360:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001362:	4909      	ldr	r1, [pc, #36]	@ (8001388 <HAL_GPIO_Init+0x2b8>)
 8001364:	2280      	movs	r2, #128	@ 0x80
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	3301      	adds	r3, #1
 800136e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	40da      	lsrs	r2, r3
 8001378:	1e13      	subs	r3, r2, #0
 800137a:	d000      	beq.n	800137e <HAL_GPIO_Init+0x2ae>
 800137c:	e6b0      	b.n	80010e0 <HAL_GPIO_Init+0x10>
  }
}
 800137e:	46c0      	nop			@ (mov r8, r8)
 8001380:	46c0      	nop			@ (mov r8, r8)
 8001382:	46bd      	mov	sp, r7
 8001384:	b006      	add	sp, #24
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40021800 	.word	0x40021800
 800138c:	50000400 	.word	0x50000400
 8001390:	50000800 	.word	0x50000800
 8001394:	50000c00 	.word	0x50000c00

08001398 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	000a      	movs	r2, r1
 80013a2:	1cbb      	adds	r3, r7, #2
 80013a4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	691b      	ldr	r3, [r3, #16]
 80013aa:	1cba      	adds	r2, r7, #2
 80013ac:	8812      	ldrh	r2, [r2, #0]
 80013ae:	4013      	ands	r3, r2
 80013b0:	d004      	beq.n	80013bc <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80013b2:	230f      	movs	r3, #15
 80013b4:	18fb      	adds	r3, r7, r3
 80013b6:	2201      	movs	r2, #1
 80013b8:	701a      	strb	r2, [r3, #0]
 80013ba:	e003      	b.n	80013c4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013bc:	230f      	movs	r3, #15
 80013be:	18fb      	adds	r3, r7, r3
 80013c0:	2200      	movs	r2, #0
 80013c2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80013c4:	230f      	movs	r3, #15
 80013c6:	18fb      	adds	r3, r7, r3
 80013c8:	781b      	ldrb	r3, [r3, #0]
}
 80013ca:	0018      	movs	r0, r3
 80013cc:	46bd      	mov	sp, r7
 80013ce:	b004      	add	sp, #16
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
 80013da:	0008      	movs	r0, r1
 80013dc:	0011      	movs	r1, r2
 80013de:	1cbb      	adds	r3, r7, #2
 80013e0:	1c02      	adds	r2, r0, #0
 80013e2:	801a      	strh	r2, [r3, #0]
 80013e4:	1c7b      	adds	r3, r7, #1
 80013e6:	1c0a      	adds	r2, r1, #0
 80013e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013ea:	1c7b      	adds	r3, r7, #1
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d004      	beq.n	80013fc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013f2:	1cbb      	adds	r3, r7, #2
 80013f4:	881a      	ldrh	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013fa:	e003      	b.n	8001404 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013fc:	1cbb      	adds	r3, r7, #2
 80013fe:	881a      	ldrh	r2, [r3, #0]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001404:	46c0      	nop			@ (mov r8, r8)
 8001406:	46bd      	mov	sp, r7
 8001408:	b002      	add	sp, #8
 800140a:	bd80      	pop	{r7, pc}

0800140c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	000a      	movs	r2, r1
 8001416:	1cbb      	adds	r3, r7, #2
 8001418:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	695b      	ldr	r3, [r3, #20]
 800141e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001420:	1cbb      	adds	r3, r7, #2
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	4013      	ands	r3, r2
 8001428:	041a      	lsls	r2, r3, #16
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	43db      	mvns	r3, r3
 800142e:	1cb9      	adds	r1, r7, #2
 8001430:	8809      	ldrh	r1, [r1, #0]
 8001432:	400b      	ands	r3, r1
 8001434:	431a      	orrs	r2, r3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	619a      	str	r2, [r3, #24]
}
 800143a:	46c0      	nop			@ (mov r8, r8)
 800143c:	46bd      	mov	sp, r7
 800143e:	b004      	add	sp, #16
 8001440:	bd80      	pop	{r7, pc}
	...

08001444 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800144c:	4b19      	ldr	r3, [pc, #100]	@ (80014b4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a19      	ldr	r2, [pc, #100]	@ (80014b8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001452:	4013      	ands	r3, r2
 8001454:	0019      	movs	r1, r3
 8001456:	4b17      	ldr	r3, [pc, #92]	@ (80014b4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	430a      	orrs	r2, r1
 800145c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800145e:	687a      	ldr	r2, [r7, #4]
 8001460:	2380      	movs	r3, #128	@ 0x80
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	429a      	cmp	r2, r3
 8001466:	d11f      	bne.n	80014a8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001468:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <HAL_PWREx_ControlVoltageScaling+0x78>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	0013      	movs	r3, r2
 800146e:	005b      	lsls	r3, r3, #1
 8001470:	189b      	adds	r3, r3, r2
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	4912      	ldr	r1, [pc, #72]	@ (80014c0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001476:	0018      	movs	r0, r3
 8001478:	f7fe fe44 	bl	8000104 <__udivsi3>
 800147c:	0003      	movs	r3, r0
 800147e:	3301      	adds	r3, #1
 8001480:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001482:	e008      	b.n	8001496 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d003      	beq.n	8001492 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	3b01      	subs	r3, #1
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	e001      	b.n	8001496 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e009      	b.n	80014aa <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001496:	4b07      	ldr	r3, [pc, #28]	@ (80014b4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001498:	695a      	ldr	r2, [r3, #20]
 800149a:	2380      	movs	r3, #128	@ 0x80
 800149c:	00db      	lsls	r3, r3, #3
 800149e:	401a      	ands	r2, r3
 80014a0:	2380      	movs	r3, #128	@ 0x80
 80014a2:	00db      	lsls	r3, r3, #3
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d0ed      	beq.n	8001484 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	0018      	movs	r0, r3
 80014ac:	46bd      	mov	sp, r7
 80014ae:	b004      	add	sp, #16
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	46c0      	nop			@ (mov r8, r8)
 80014b4:	40007000 	.word	0x40007000
 80014b8:	fffff9ff 	.word	0xfffff9ff
 80014bc:	20000010 	.word	0x20000010
 80014c0:	000f4240 	.word	0x000f4240

080014c4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80014c8:	4b03      	ldr	r3, [pc, #12]	@ (80014d8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80014ca:	689a      	ldr	r2, [r3, #8]
 80014cc:	23e0      	movs	r3, #224	@ 0xe0
 80014ce:	01db      	lsls	r3, r3, #7
 80014d0:	4013      	ands	r3, r2
}
 80014d2:	0018      	movs	r0, r3
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	40021000 	.word	0x40021000

080014dc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b088      	sub	sp, #32
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d101      	bne.n	80014ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e2fe      	b.n	8001aec <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2201      	movs	r2, #1
 80014f4:	4013      	ands	r3, r2
 80014f6:	d100      	bne.n	80014fa <HAL_RCC_OscConfig+0x1e>
 80014f8:	e07c      	b.n	80015f4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014fa:	4bc3      	ldr	r3, [pc, #780]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	2238      	movs	r2, #56	@ 0x38
 8001500:	4013      	ands	r3, r2
 8001502:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001504:	4bc0      	ldr	r3, [pc, #768]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	2203      	movs	r2, #3
 800150a:	4013      	ands	r3, r2
 800150c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800150e:	69bb      	ldr	r3, [r7, #24]
 8001510:	2b10      	cmp	r3, #16
 8001512:	d102      	bne.n	800151a <HAL_RCC_OscConfig+0x3e>
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	2b03      	cmp	r3, #3
 8001518:	d002      	beq.n	8001520 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	2b08      	cmp	r3, #8
 800151e:	d10b      	bne.n	8001538 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001520:	4bb9      	ldr	r3, [pc, #740]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	2380      	movs	r3, #128	@ 0x80
 8001526:	029b      	lsls	r3, r3, #10
 8001528:	4013      	ands	r3, r2
 800152a:	d062      	beq.n	80015f2 <HAL_RCC_OscConfig+0x116>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d15e      	bne.n	80015f2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e2d9      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	2380      	movs	r3, #128	@ 0x80
 800153e:	025b      	lsls	r3, r3, #9
 8001540:	429a      	cmp	r2, r3
 8001542:	d107      	bne.n	8001554 <HAL_RCC_OscConfig+0x78>
 8001544:	4bb0      	ldr	r3, [pc, #704]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	4baf      	ldr	r3, [pc, #700]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 800154a:	2180      	movs	r1, #128	@ 0x80
 800154c:	0249      	lsls	r1, r1, #9
 800154e:	430a      	orrs	r2, r1
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	e020      	b.n	8001596 <HAL_RCC_OscConfig+0xba>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685a      	ldr	r2, [r3, #4]
 8001558:	23a0      	movs	r3, #160	@ 0xa0
 800155a:	02db      	lsls	r3, r3, #11
 800155c:	429a      	cmp	r2, r3
 800155e:	d10e      	bne.n	800157e <HAL_RCC_OscConfig+0xa2>
 8001560:	4ba9      	ldr	r3, [pc, #676]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	4ba8      	ldr	r3, [pc, #672]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001566:	2180      	movs	r1, #128	@ 0x80
 8001568:	02c9      	lsls	r1, r1, #11
 800156a:	430a      	orrs	r2, r1
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	4ba6      	ldr	r3, [pc, #664]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	4ba5      	ldr	r3, [pc, #660]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001574:	2180      	movs	r1, #128	@ 0x80
 8001576:	0249      	lsls	r1, r1, #9
 8001578:	430a      	orrs	r2, r1
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	e00b      	b.n	8001596 <HAL_RCC_OscConfig+0xba>
 800157e:	4ba2      	ldr	r3, [pc, #648]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	4ba1      	ldr	r3, [pc, #644]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001584:	49a1      	ldr	r1, [pc, #644]	@ (800180c <HAL_RCC_OscConfig+0x330>)
 8001586:	400a      	ands	r2, r1
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	4b9f      	ldr	r3, [pc, #636]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	4b9e      	ldr	r3, [pc, #632]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001590:	499f      	ldr	r1, [pc, #636]	@ (8001810 <HAL_RCC_OscConfig+0x334>)
 8001592:	400a      	ands	r2, r1
 8001594:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d014      	beq.n	80015c8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800159e:	f7ff fc21 	bl	8000de4 <HAL_GetTick>
 80015a2:	0003      	movs	r3, r0
 80015a4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015a6:	e008      	b.n	80015ba <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015a8:	f7ff fc1c 	bl	8000de4 <HAL_GetTick>
 80015ac:	0002      	movs	r2, r0
 80015ae:	693b      	ldr	r3, [r7, #16]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	2b64      	cmp	r3, #100	@ 0x64
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e298      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015ba:	4b93      	ldr	r3, [pc, #588]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	2380      	movs	r3, #128	@ 0x80
 80015c0:	029b      	lsls	r3, r3, #10
 80015c2:	4013      	ands	r3, r2
 80015c4:	d0f0      	beq.n	80015a8 <HAL_RCC_OscConfig+0xcc>
 80015c6:	e015      	b.n	80015f4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c8:	f7ff fc0c 	bl	8000de4 <HAL_GetTick>
 80015cc:	0003      	movs	r3, r0
 80015ce:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015d0:	e008      	b.n	80015e4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015d2:	f7ff fc07 	bl	8000de4 <HAL_GetTick>
 80015d6:	0002      	movs	r2, r0
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	2b64      	cmp	r3, #100	@ 0x64
 80015de:	d901      	bls.n	80015e4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e283      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015e4:	4b88      	ldr	r3, [pc, #544]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	2380      	movs	r3, #128	@ 0x80
 80015ea:	029b      	lsls	r3, r3, #10
 80015ec:	4013      	ands	r3, r2
 80015ee:	d1f0      	bne.n	80015d2 <HAL_RCC_OscConfig+0xf6>
 80015f0:	e000      	b.n	80015f4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015f2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2202      	movs	r2, #2
 80015fa:	4013      	ands	r3, r2
 80015fc:	d100      	bne.n	8001600 <HAL_RCC_OscConfig+0x124>
 80015fe:	e099      	b.n	8001734 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001600:	4b81      	ldr	r3, [pc, #516]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	2238      	movs	r2, #56	@ 0x38
 8001606:	4013      	ands	r3, r2
 8001608:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800160a:	4b7f      	ldr	r3, [pc, #508]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 800160c:	68db      	ldr	r3, [r3, #12]
 800160e:	2203      	movs	r2, #3
 8001610:	4013      	ands	r3, r2
 8001612:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	2b10      	cmp	r3, #16
 8001618:	d102      	bne.n	8001620 <HAL_RCC_OscConfig+0x144>
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	2b02      	cmp	r3, #2
 800161e:	d002      	beq.n	8001626 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d135      	bne.n	8001692 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001626:	4b78      	ldr	r3, [pc, #480]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	2380      	movs	r3, #128	@ 0x80
 800162c:	00db      	lsls	r3, r3, #3
 800162e:	4013      	ands	r3, r2
 8001630:	d005      	beq.n	800163e <HAL_RCC_OscConfig+0x162>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	68db      	ldr	r3, [r3, #12]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d101      	bne.n	800163e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e256      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800163e:	4b72      	ldr	r3, [pc, #456]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	4a74      	ldr	r2, [pc, #464]	@ (8001814 <HAL_RCC_OscConfig+0x338>)
 8001644:	4013      	ands	r3, r2
 8001646:	0019      	movs	r1, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	695b      	ldr	r3, [r3, #20]
 800164c:	021a      	lsls	r2, r3, #8
 800164e:	4b6e      	ldr	r3, [pc, #440]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001650:	430a      	orrs	r2, r1
 8001652:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d112      	bne.n	8001680 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800165a:	4b6b      	ldr	r3, [pc, #428]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a6e      	ldr	r2, [pc, #440]	@ (8001818 <HAL_RCC_OscConfig+0x33c>)
 8001660:	4013      	ands	r3, r2
 8001662:	0019      	movs	r1, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	691a      	ldr	r2, [r3, #16]
 8001668:	4b67      	ldr	r3, [pc, #412]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 800166a:	430a      	orrs	r2, r1
 800166c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800166e:	4b66      	ldr	r3, [pc, #408]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	0adb      	lsrs	r3, r3, #11
 8001674:	2207      	movs	r2, #7
 8001676:	4013      	ands	r3, r2
 8001678:	4a68      	ldr	r2, [pc, #416]	@ (800181c <HAL_RCC_OscConfig+0x340>)
 800167a:	40da      	lsrs	r2, r3
 800167c:	4b68      	ldr	r3, [pc, #416]	@ (8001820 <HAL_RCC_OscConfig+0x344>)
 800167e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001680:	4b68      	ldr	r3, [pc, #416]	@ (8001824 <HAL_RCC_OscConfig+0x348>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	0018      	movs	r0, r3
 8001686:	f7ff fb51 	bl	8000d2c <HAL_InitTick>
 800168a:	1e03      	subs	r3, r0, #0
 800168c:	d051      	beq.n	8001732 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e22c      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d030      	beq.n	80016fc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800169a:	4b5b      	ldr	r3, [pc, #364]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a5e      	ldr	r2, [pc, #376]	@ (8001818 <HAL_RCC_OscConfig+0x33c>)
 80016a0:	4013      	ands	r3, r2
 80016a2:	0019      	movs	r1, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	691a      	ldr	r2, [r3, #16]
 80016a8:	4b57      	ldr	r3, [pc, #348]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 80016aa:	430a      	orrs	r2, r1
 80016ac:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80016ae:	4b56      	ldr	r3, [pc, #344]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	4b55      	ldr	r3, [pc, #340]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 80016b4:	2180      	movs	r1, #128	@ 0x80
 80016b6:	0049      	lsls	r1, r1, #1
 80016b8:	430a      	orrs	r2, r1
 80016ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016bc:	f7ff fb92 	bl	8000de4 <HAL_GetTick>
 80016c0:	0003      	movs	r3, r0
 80016c2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016c4:	e008      	b.n	80016d8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016c6:	f7ff fb8d 	bl	8000de4 <HAL_GetTick>
 80016ca:	0002      	movs	r2, r0
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e209      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016d8:	4b4b      	ldr	r3, [pc, #300]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	2380      	movs	r3, #128	@ 0x80
 80016de:	00db      	lsls	r3, r3, #3
 80016e0:	4013      	ands	r3, r2
 80016e2:	d0f0      	beq.n	80016c6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016e4:	4b48      	ldr	r3, [pc, #288]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	4a4a      	ldr	r2, [pc, #296]	@ (8001814 <HAL_RCC_OscConfig+0x338>)
 80016ea:	4013      	ands	r3, r2
 80016ec:	0019      	movs	r1, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	695b      	ldr	r3, [r3, #20]
 80016f2:	021a      	lsls	r2, r3, #8
 80016f4:	4b44      	ldr	r3, [pc, #272]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 80016f6:	430a      	orrs	r2, r1
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	e01b      	b.n	8001734 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80016fc:	4b42      	ldr	r3, [pc, #264]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	4b41      	ldr	r3, [pc, #260]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001702:	4949      	ldr	r1, [pc, #292]	@ (8001828 <HAL_RCC_OscConfig+0x34c>)
 8001704:	400a      	ands	r2, r1
 8001706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001708:	f7ff fb6c 	bl	8000de4 <HAL_GetTick>
 800170c:	0003      	movs	r3, r0
 800170e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001710:	e008      	b.n	8001724 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001712:	f7ff fb67 	bl	8000de4 <HAL_GetTick>
 8001716:	0002      	movs	r2, r0
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	2b02      	cmp	r3, #2
 800171e:	d901      	bls.n	8001724 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	e1e3      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001724:	4b38      	ldr	r3, [pc, #224]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	2380      	movs	r3, #128	@ 0x80
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	4013      	ands	r3, r2
 800172e:	d1f0      	bne.n	8001712 <HAL_RCC_OscConfig+0x236>
 8001730:	e000      	b.n	8001734 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001732:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2208      	movs	r2, #8
 800173a:	4013      	ands	r3, r2
 800173c:	d047      	beq.n	80017ce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800173e:	4b32      	ldr	r3, [pc, #200]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	2238      	movs	r2, #56	@ 0x38
 8001744:	4013      	ands	r3, r2
 8001746:	2b18      	cmp	r3, #24
 8001748:	d10a      	bne.n	8001760 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800174a:	4b2f      	ldr	r3, [pc, #188]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 800174c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800174e:	2202      	movs	r2, #2
 8001750:	4013      	ands	r3, r2
 8001752:	d03c      	beq.n	80017ce <HAL_RCC_OscConfig+0x2f2>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d138      	bne.n	80017ce <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	e1c5      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d019      	beq.n	800179c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001768:	4b27      	ldr	r3, [pc, #156]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 800176a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800176c:	4b26      	ldr	r3, [pc, #152]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 800176e:	2101      	movs	r1, #1
 8001770:	430a      	orrs	r2, r1
 8001772:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001774:	f7ff fb36 	bl	8000de4 <HAL_GetTick>
 8001778:	0003      	movs	r3, r0
 800177a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800177c:	e008      	b.n	8001790 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800177e:	f7ff fb31 	bl	8000de4 <HAL_GetTick>
 8001782:	0002      	movs	r2, r0
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	2b02      	cmp	r3, #2
 800178a:	d901      	bls.n	8001790 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	e1ad      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001790:	4b1d      	ldr	r3, [pc, #116]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 8001792:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001794:	2202      	movs	r2, #2
 8001796:	4013      	ands	r3, r2
 8001798:	d0f1      	beq.n	800177e <HAL_RCC_OscConfig+0x2a2>
 800179a:	e018      	b.n	80017ce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800179c:	4b1a      	ldr	r3, [pc, #104]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 800179e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80017a0:	4b19      	ldr	r3, [pc, #100]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 80017a2:	2101      	movs	r1, #1
 80017a4:	438a      	bics	r2, r1
 80017a6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a8:	f7ff fb1c 	bl	8000de4 <HAL_GetTick>
 80017ac:	0003      	movs	r3, r0
 80017ae:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017b0:	e008      	b.n	80017c4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017b2:	f7ff fb17 	bl	8000de4 <HAL_GetTick>
 80017b6:	0002      	movs	r2, r0
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	2b02      	cmp	r3, #2
 80017be:	d901      	bls.n	80017c4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80017c0:	2303      	movs	r3, #3
 80017c2:	e193      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017c4:	4b10      	ldr	r3, [pc, #64]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 80017c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017c8:	2202      	movs	r2, #2
 80017ca:	4013      	ands	r3, r2
 80017cc:	d1f1      	bne.n	80017b2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2204      	movs	r2, #4
 80017d4:	4013      	ands	r3, r2
 80017d6:	d100      	bne.n	80017da <HAL_RCC_OscConfig+0x2fe>
 80017d8:	e0c6      	b.n	8001968 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017da:	231f      	movs	r3, #31
 80017dc:	18fb      	adds	r3, r7, r3
 80017de:	2200      	movs	r2, #0
 80017e0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80017e2:	4b09      	ldr	r3, [pc, #36]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	2238      	movs	r2, #56	@ 0x38
 80017e8:	4013      	ands	r3, r2
 80017ea:	2b20      	cmp	r3, #32
 80017ec:	d11e      	bne.n	800182c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80017ee:	4b06      	ldr	r3, [pc, #24]	@ (8001808 <HAL_RCC_OscConfig+0x32c>)
 80017f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017f2:	2202      	movs	r2, #2
 80017f4:	4013      	ands	r3, r2
 80017f6:	d100      	bne.n	80017fa <HAL_RCC_OscConfig+0x31e>
 80017f8:	e0b6      	b.n	8001968 <HAL_RCC_OscConfig+0x48c>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d000      	beq.n	8001804 <HAL_RCC_OscConfig+0x328>
 8001802:	e0b1      	b.n	8001968 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e171      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
 8001808:	40021000 	.word	0x40021000
 800180c:	fffeffff 	.word	0xfffeffff
 8001810:	fffbffff 	.word	0xfffbffff
 8001814:	ffff80ff 	.word	0xffff80ff
 8001818:	ffffc7ff 	.word	0xffffc7ff
 800181c:	00f42400 	.word	0x00f42400
 8001820:	20000010 	.word	0x20000010
 8001824:	20000014 	.word	0x20000014
 8001828:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800182c:	4bb1      	ldr	r3, [pc, #708]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 800182e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001830:	2380      	movs	r3, #128	@ 0x80
 8001832:	055b      	lsls	r3, r3, #21
 8001834:	4013      	ands	r3, r2
 8001836:	d101      	bne.n	800183c <HAL_RCC_OscConfig+0x360>
 8001838:	2301      	movs	r3, #1
 800183a:	e000      	b.n	800183e <HAL_RCC_OscConfig+0x362>
 800183c:	2300      	movs	r3, #0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d011      	beq.n	8001866 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001842:	4bac      	ldr	r3, [pc, #688]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001844:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001846:	4bab      	ldr	r3, [pc, #684]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001848:	2180      	movs	r1, #128	@ 0x80
 800184a:	0549      	lsls	r1, r1, #21
 800184c:	430a      	orrs	r2, r1
 800184e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001850:	4ba8      	ldr	r3, [pc, #672]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001852:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001854:	2380      	movs	r3, #128	@ 0x80
 8001856:	055b      	lsls	r3, r3, #21
 8001858:	4013      	ands	r3, r2
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800185e:	231f      	movs	r3, #31
 8001860:	18fb      	adds	r3, r7, r3
 8001862:	2201      	movs	r2, #1
 8001864:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001866:	4ba4      	ldr	r3, [pc, #656]	@ (8001af8 <HAL_RCC_OscConfig+0x61c>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	2380      	movs	r3, #128	@ 0x80
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	4013      	ands	r3, r2
 8001870:	d11a      	bne.n	80018a8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001872:	4ba1      	ldr	r3, [pc, #644]	@ (8001af8 <HAL_RCC_OscConfig+0x61c>)
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	4ba0      	ldr	r3, [pc, #640]	@ (8001af8 <HAL_RCC_OscConfig+0x61c>)
 8001878:	2180      	movs	r1, #128	@ 0x80
 800187a:	0049      	lsls	r1, r1, #1
 800187c:	430a      	orrs	r2, r1
 800187e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001880:	f7ff fab0 	bl	8000de4 <HAL_GetTick>
 8001884:	0003      	movs	r3, r0
 8001886:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001888:	e008      	b.n	800189c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800188a:	f7ff faab 	bl	8000de4 <HAL_GetTick>
 800188e:	0002      	movs	r2, r0
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	2b02      	cmp	r3, #2
 8001896:	d901      	bls.n	800189c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e127      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800189c:	4b96      	ldr	r3, [pc, #600]	@ (8001af8 <HAL_RCC_OscConfig+0x61c>)
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	2380      	movs	r3, #128	@ 0x80
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	4013      	ands	r3, r2
 80018a6:	d0f0      	beq.n	800188a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d106      	bne.n	80018be <HAL_RCC_OscConfig+0x3e2>
 80018b0:	4b90      	ldr	r3, [pc, #576]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80018b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018b4:	4b8f      	ldr	r3, [pc, #572]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80018b6:	2101      	movs	r1, #1
 80018b8:	430a      	orrs	r2, r1
 80018ba:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018bc:	e01c      	b.n	80018f8 <HAL_RCC_OscConfig+0x41c>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	2b05      	cmp	r3, #5
 80018c4:	d10c      	bne.n	80018e0 <HAL_RCC_OscConfig+0x404>
 80018c6:	4b8b      	ldr	r3, [pc, #556]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80018c8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018ca:	4b8a      	ldr	r3, [pc, #552]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80018cc:	2104      	movs	r1, #4
 80018ce:	430a      	orrs	r2, r1
 80018d0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018d2:	4b88      	ldr	r3, [pc, #544]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80018d4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018d6:	4b87      	ldr	r3, [pc, #540]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80018d8:	2101      	movs	r1, #1
 80018da:	430a      	orrs	r2, r1
 80018dc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018de:	e00b      	b.n	80018f8 <HAL_RCC_OscConfig+0x41c>
 80018e0:	4b84      	ldr	r3, [pc, #528]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80018e2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018e4:	4b83      	ldr	r3, [pc, #524]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80018e6:	2101      	movs	r1, #1
 80018e8:	438a      	bics	r2, r1
 80018ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018ec:	4b81      	ldr	r3, [pc, #516]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80018ee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018f0:	4b80      	ldr	r3, [pc, #512]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80018f2:	2104      	movs	r1, #4
 80018f4:	438a      	bics	r2, r1
 80018f6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d014      	beq.n	800192a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001900:	f7ff fa70 	bl	8000de4 <HAL_GetTick>
 8001904:	0003      	movs	r3, r0
 8001906:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001908:	e009      	b.n	800191e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800190a:	f7ff fa6b 	bl	8000de4 <HAL_GetTick>
 800190e:	0002      	movs	r2, r0
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	1ad3      	subs	r3, r2, r3
 8001914:	4a79      	ldr	r2, [pc, #484]	@ (8001afc <HAL_RCC_OscConfig+0x620>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e0e6      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800191e:	4b75      	ldr	r3, [pc, #468]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001920:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001922:	2202      	movs	r2, #2
 8001924:	4013      	ands	r3, r2
 8001926:	d0f0      	beq.n	800190a <HAL_RCC_OscConfig+0x42e>
 8001928:	e013      	b.n	8001952 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800192a:	f7ff fa5b 	bl	8000de4 <HAL_GetTick>
 800192e:	0003      	movs	r3, r0
 8001930:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001932:	e009      	b.n	8001948 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001934:	f7ff fa56 	bl	8000de4 <HAL_GetTick>
 8001938:	0002      	movs	r2, r0
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	4a6f      	ldr	r2, [pc, #444]	@ (8001afc <HAL_RCC_OscConfig+0x620>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d901      	bls.n	8001948 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001944:	2303      	movs	r3, #3
 8001946:	e0d1      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001948:	4b6a      	ldr	r3, [pc, #424]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 800194a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800194c:	2202      	movs	r2, #2
 800194e:	4013      	ands	r3, r2
 8001950:	d1f0      	bne.n	8001934 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001952:	231f      	movs	r3, #31
 8001954:	18fb      	adds	r3, r7, r3
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	2b01      	cmp	r3, #1
 800195a:	d105      	bne.n	8001968 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800195c:	4b65      	ldr	r3, [pc, #404]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 800195e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001960:	4b64      	ldr	r3, [pc, #400]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001962:	4967      	ldr	r1, [pc, #412]	@ (8001b00 <HAL_RCC_OscConfig+0x624>)
 8001964:	400a      	ands	r2, r1
 8001966:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	69db      	ldr	r3, [r3, #28]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d100      	bne.n	8001972 <HAL_RCC_OscConfig+0x496>
 8001970:	e0bb      	b.n	8001aea <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001972:	4b60      	ldr	r3, [pc, #384]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	2238      	movs	r2, #56	@ 0x38
 8001978:	4013      	ands	r3, r2
 800197a:	2b10      	cmp	r3, #16
 800197c:	d100      	bne.n	8001980 <HAL_RCC_OscConfig+0x4a4>
 800197e:	e07b      	b.n	8001a78 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	69db      	ldr	r3, [r3, #28]
 8001984:	2b02      	cmp	r3, #2
 8001986:	d156      	bne.n	8001a36 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001988:	4b5a      	ldr	r3, [pc, #360]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	4b59      	ldr	r3, [pc, #356]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 800198e:	495d      	ldr	r1, [pc, #372]	@ (8001b04 <HAL_RCC_OscConfig+0x628>)
 8001990:	400a      	ands	r2, r1
 8001992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001994:	f7ff fa26 	bl	8000de4 <HAL_GetTick>
 8001998:	0003      	movs	r3, r0
 800199a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800199c:	e008      	b.n	80019b0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800199e:	f7ff fa21 	bl	8000de4 <HAL_GetTick>
 80019a2:	0002      	movs	r2, r0
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d901      	bls.n	80019b0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80019ac:	2303      	movs	r3, #3
 80019ae:	e09d      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019b0:	4b50      	ldr	r3, [pc, #320]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	2380      	movs	r3, #128	@ 0x80
 80019b6:	049b      	lsls	r3, r3, #18
 80019b8:	4013      	ands	r3, r2
 80019ba:	d1f0      	bne.n	800199e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019bc:	4b4d      	ldr	r3, [pc, #308]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	4a51      	ldr	r2, [pc, #324]	@ (8001b08 <HAL_RCC_OscConfig+0x62c>)
 80019c2:	4013      	ands	r3, r2
 80019c4:	0019      	movs	r1, r3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6a1a      	ldr	r2, [r3, #32]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ce:	431a      	orrs	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d4:	021b      	lsls	r3, r3, #8
 80019d6:	431a      	orrs	r2, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019dc:	431a      	orrs	r2, r3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	431a      	orrs	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019e8:	431a      	orrs	r2, r3
 80019ea:	4b42      	ldr	r3, [pc, #264]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80019ec:	430a      	orrs	r2, r1
 80019ee:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019f0:	4b40      	ldr	r3, [pc, #256]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	4b3f      	ldr	r3, [pc, #252]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 80019f6:	2180      	movs	r1, #128	@ 0x80
 80019f8:	0449      	lsls	r1, r1, #17
 80019fa:	430a      	orrs	r2, r1
 80019fc:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80019fe:	4b3d      	ldr	r3, [pc, #244]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001a00:	68da      	ldr	r2, [r3, #12]
 8001a02:	4b3c      	ldr	r3, [pc, #240]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001a04:	2180      	movs	r1, #128	@ 0x80
 8001a06:	0549      	lsls	r1, r1, #21
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a0c:	f7ff f9ea 	bl	8000de4 <HAL_GetTick>
 8001a10:	0003      	movs	r3, r0
 8001a12:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a14:	e008      	b.n	8001a28 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a16:	f7ff f9e5 	bl	8000de4 <HAL_GetTick>
 8001a1a:	0002      	movs	r2, r0
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e061      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a28:	4b32      	ldr	r3, [pc, #200]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	2380      	movs	r3, #128	@ 0x80
 8001a2e:	049b      	lsls	r3, r3, #18
 8001a30:	4013      	ands	r3, r2
 8001a32:	d0f0      	beq.n	8001a16 <HAL_RCC_OscConfig+0x53a>
 8001a34:	e059      	b.n	8001aea <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a36:	4b2f      	ldr	r3, [pc, #188]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	4b2e      	ldr	r3, [pc, #184]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001a3c:	4931      	ldr	r1, [pc, #196]	@ (8001b04 <HAL_RCC_OscConfig+0x628>)
 8001a3e:	400a      	ands	r2, r1
 8001a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a42:	f7ff f9cf 	bl	8000de4 <HAL_GetTick>
 8001a46:	0003      	movs	r3, r0
 8001a48:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a4a:	e008      	b.n	8001a5e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a4c:	f7ff f9ca 	bl	8000de4 <HAL_GetTick>
 8001a50:	0002      	movs	r2, r0
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e046      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a5e:	4b25      	ldr	r3, [pc, #148]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	2380      	movs	r3, #128	@ 0x80
 8001a64:	049b      	lsls	r3, r3, #18
 8001a66:	4013      	ands	r3, r2
 8001a68:	d1f0      	bne.n	8001a4c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001a6a:	4b22      	ldr	r3, [pc, #136]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001a6c:	68da      	ldr	r2, [r3, #12]
 8001a6e:	4b21      	ldr	r3, [pc, #132]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001a70:	4926      	ldr	r1, [pc, #152]	@ (8001b0c <HAL_RCC_OscConfig+0x630>)
 8001a72:	400a      	ands	r2, r1
 8001a74:	60da      	str	r2, [r3, #12]
 8001a76:	e038      	b.n	8001aea <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	69db      	ldr	r3, [r3, #28]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d101      	bne.n	8001a84 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e033      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001a84:	4b1b      	ldr	r3, [pc, #108]	@ (8001af4 <HAL_RCC_OscConfig+0x618>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	2203      	movs	r2, #3
 8001a8e:	401a      	ands	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6a1b      	ldr	r3, [r3, #32]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d126      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	2270      	movs	r2, #112	@ 0x70
 8001a9c:	401a      	ands	r2, r3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d11f      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aa6:	697a      	ldr	r2, [r7, #20]
 8001aa8:	23fe      	movs	r3, #254	@ 0xfe
 8001aaa:	01db      	lsls	r3, r3, #7
 8001aac:	401a      	ands	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d116      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001ab8:	697a      	ldr	r2, [r7, #20]
 8001aba:	23f8      	movs	r3, #248	@ 0xf8
 8001abc:	039b      	lsls	r3, r3, #14
 8001abe:	401a      	ands	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d10e      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001ac8:	697a      	ldr	r2, [r7, #20]
 8001aca:	23e0      	movs	r3, #224	@ 0xe0
 8001acc:	051b      	lsls	r3, r3, #20
 8001ace:	401a      	ands	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d106      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	0f5b      	lsrs	r3, r3, #29
 8001adc:	075a      	lsls	r2, r3, #29
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d001      	beq.n	8001aea <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e000      	b.n	8001aec <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001aea:	2300      	movs	r3, #0
}
 8001aec:	0018      	movs	r0, r3
 8001aee:	46bd      	mov	sp, r7
 8001af0:	b008      	add	sp, #32
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	40021000 	.word	0x40021000
 8001af8:	40007000 	.word	0x40007000
 8001afc:	00001388 	.word	0x00001388
 8001b00:	efffffff 	.word	0xefffffff
 8001b04:	feffffff 	.word	0xfeffffff
 8001b08:	11c1808c 	.word	0x11c1808c
 8001b0c:	eefefffc 	.word	0xeefefffc

08001b10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d101      	bne.n	8001b24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e0e9      	b.n	8001cf8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b24:	4b76      	ldr	r3, [pc, #472]	@ (8001d00 <HAL_RCC_ClockConfig+0x1f0>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2207      	movs	r2, #7
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	683a      	ldr	r2, [r7, #0]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d91e      	bls.n	8001b70 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b32:	4b73      	ldr	r3, [pc, #460]	@ (8001d00 <HAL_RCC_ClockConfig+0x1f0>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	2207      	movs	r2, #7
 8001b38:	4393      	bics	r3, r2
 8001b3a:	0019      	movs	r1, r3
 8001b3c:	4b70      	ldr	r3, [pc, #448]	@ (8001d00 <HAL_RCC_ClockConfig+0x1f0>)
 8001b3e:	683a      	ldr	r2, [r7, #0]
 8001b40:	430a      	orrs	r2, r1
 8001b42:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b44:	f7ff f94e 	bl	8000de4 <HAL_GetTick>
 8001b48:	0003      	movs	r3, r0
 8001b4a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b4c:	e009      	b.n	8001b62 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b4e:	f7ff f949 	bl	8000de4 <HAL_GetTick>
 8001b52:	0002      	movs	r2, r0
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	4a6a      	ldr	r2, [pc, #424]	@ (8001d04 <HAL_RCC_ClockConfig+0x1f4>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e0ca      	b.n	8001cf8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b62:	4b67      	ldr	r3, [pc, #412]	@ (8001d00 <HAL_RCC_ClockConfig+0x1f0>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2207      	movs	r2, #7
 8001b68:	4013      	ands	r3, r2
 8001b6a:	683a      	ldr	r2, [r7, #0]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d1ee      	bne.n	8001b4e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2202      	movs	r2, #2
 8001b76:	4013      	ands	r3, r2
 8001b78:	d015      	beq.n	8001ba6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2204      	movs	r2, #4
 8001b80:	4013      	ands	r3, r2
 8001b82:	d006      	beq.n	8001b92 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001b84:	4b60      	ldr	r3, [pc, #384]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001b86:	689a      	ldr	r2, [r3, #8]
 8001b88:	4b5f      	ldr	r3, [pc, #380]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001b8a:	21e0      	movs	r1, #224	@ 0xe0
 8001b8c:	01c9      	lsls	r1, r1, #7
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b92:	4b5d      	ldr	r3, [pc, #372]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	4a5d      	ldr	r2, [pc, #372]	@ (8001d0c <HAL_RCC_ClockConfig+0x1fc>)
 8001b98:	4013      	ands	r3, r2
 8001b9a:	0019      	movs	r1, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	689a      	ldr	r2, [r3, #8]
 8001ba0:	4b59      	ldr	r3, [pc, #356]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001ba2:	430a      	orrs	r2, r1
 8001ba4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2201      	movs	r2, #1
 8001bac:	4013      	ands	r3, r2
 8001bae:	d057      	beq.n	8001c60 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d107      	bne.n	8001bc8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bb8:	4b53      	ldr	r3, [pc, #332]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	2380      	movs	r3, #128	@ 0x80
 8001bbe:	029b      	lsls	r3, r3, #10
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	d12b      	bne.n	8001c1c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e097      	b.n	8001cf8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d107      	bne.n	8001be0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bd0:	4b4d      	ldr	r3, [pc, #308]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	2380      	movs	r3, #128	@ 0x80
 8001bd6:	049b      	lsls	r3, r3, #18
 8001bd8:	4013      	ands	r3, r2
 8001bda:	d11f      	bne.n	8001c1c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e08b      	b.n	8001cf8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d107      	bne.n	8001bf8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001be8:	4b47      	ldr	r3, [pc, #284]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	2380      	movs	r3, #128	@ 0x80
 8001bee:	00db      	lsls	r3, r3, #3
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d113      	bne.n	8001c1c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e07f      	b.n	8001cf8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b03      	cmp	r3, #3
 8001bfe:	d106      	bne.n	8001c0e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c00:	4b41      	ldr	r3, [pc, #260]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001c02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c04:	2202      	movs	r2, #2
 8001c06:	4013      	ands	r3, r2
 8001c08:	d108      	bne.n	8001c1c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e074      	b.n	8001cf8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c0e:	4b3e      	ldr	r3, [pc, #248]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001c10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c12:	2202      	movs	r2, #2
 8001c14:	4013      	ands	r3, r2
 8001c16:	d101      	bne.n	8001c1c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e06d      	b.n	8001cf8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c1c:	4b3a      	ldr	r3, [pc, #232]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	2207      	movs	r2, #7
 8001c22:	4393      	bics	r3, r2
 8001c24:	0019      	movs	r1, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	685a      	ldr	r2, [r3, #4]
 8001c2a:	4b37      	ldr	r3, [pc, #220]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001c2c:	430a      	orrs	r2, r1
 8001c2e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c30:	f7ff f8d8 	bl	8000de4 <HAL_GetTick>
 8001c34:	0003      	movs	r3, r0
 8001c36:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c38:	e009      	b.n	8001c4e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c3a:	f7ff f8d3 	bl	8000de4 <HAL_GetTick>
 8001c3e:	0002      	movs	r2, r0
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	4a2f      	ldr	r2, [pc, #188]	@ (8001d04 <HAL_RCC_ClockConfig+0x1f4>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d901      	bls.n	8001c4e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e054      	b.n	8001cf8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c4e:	4b2e      	ldr	r3, [pc, #184]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	2238      	movs	r2, #56	@ 0x38
 8001c54:	401a      	ands	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d1ec      	bne.n	8001c3a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c60:	4b27      	ldr	r3, [pc, #156]	@ (8001d00 <HAL_RCC_ClockConfig+0x1f0>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2207      	movs	r2, #7
 8001c66:	4013      	ands	r3, r2
 8001c68:	683a      	ldr	r2, [r7, #0]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d21e      	bcs.n	8001cac <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c6e:	4b24      	ldr	r3, [pc, #144]	@ (8001d00 <HAL_RCC_ClockConfig+0x1f0>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2207      	movs	r2, #7
 8001c74:	4393      	bics	r3, r2
 8001c76:	0019      	movs	r1, r3
 8001c78:	4b21      	ldr	r3, [pc, #132]	@ (8001d00 <HAL_RCC_ClockConfig+0x1f0>)
 8001c7a:	683a      	ldr	r2, [r7, #0]
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c80:	f7ff f8b0 	bl	8000de4 <HAL_GetTick>
 8001c84:	0003      	movs	r3, r0
 8001c86:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c88:	e009      	b.n	8001c9e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c8a:	f7ff f8ab 	bl	8000de4 <HAL_GetTick>
 8001c8e:	0002      	movs	r2, r0
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	4a1b      	ldr	r2, [pc, #108]	@ (8001d04 <HAL_RCC_ClockConfig+0x1f4>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e02c      	b.n	8001cf8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c9e:	4b18      	ldr	r3, [pc, #96]	@ (8001d00 <HAL_RCC_ClockConfig+0x1f0>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	2207      	movs	r2, #7
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	683a      	ldr	r2, [r7, #0]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d1ee      	bne.n	8001c8a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2204      	movs	r2, #4
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d009      	beq.n	8001cca <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001cb6:	4b14      	ldr	r3, [pc, #80]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	4a15      	ldr	r2, [pc, #84]	@ (8001d10 <HAL_RCC_ClockConfig+0x200>)
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	0019      	movs	r1, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	68da      	ldr	r2, [r3, #12]
 8001cc4:	4b10      	ldr	r3, [pc, #64]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001cc6:	430a      	orrs	r2, r1
 8001cc8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001cca:	f000 f829 	bl	8001d20 <HAL_RCC_GetSysClockFreq>
 8001cce:	0001      	movs	r1, r0
 8001cd0:	4b0d      	ldr	r3, [pc, #52]	@ (8001d08 <HAL_RCC_ClockConfig+0x1f8>)
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	0a1b      	lsrs	r3, r3, #8
 8001cd6:	220f      	movs	r2, #15
 8001cd8:	401a      	ands	r2, r3
 8001cda:	4b0e      	ldr	r3, [pc, #56]	@ (8001d14 <HAL_RCC_ClockConfig+0x204>)
 8001cdc:	0092      	lsls	r2, r2, #2
 8001cde:	58d3      	ldr	r3, [r2, r3]
 8001ce0:	221f      	movs	r2, #31
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	000a      	movs	r2, r1
 8001ce6:	40da      	lsrs	r2, r3
 8001ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d18 <HAL_RCC_ClockConfig+0x208>)
 8001cea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001cec:	4b0b      	ldr	r3, [pc, #44]	@ (8001d1c <HAL_RCC_ClockConfig+0x20c>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	f7ff f81b 	bl	8000d2c <HAL_InitTick>
 8001cf6:	0003      	movs	r3, r0
}
 8001cf8:	0018      	movs	r0, r3
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	b004      	add	sp, #16
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40022000 	.word	0x40022000
 8001d04:	00001388 	.word	0x00001388
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	fffff0ff 	.word	0xfffff0ff
 8001d10:	ffff8fff 	.word	0xffff8fff
 8001d14:	080044c0 	.word	0x080044c0
 8001d18:	20000010 	.word	0x20000010
 8001d1c:	20000014 	.word	0x20000014

08001d20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d26:	4b3c      	ldr	r3, [pc, #240]	@ (8001e18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	2238      	movs	r2, #56	@ 0x38
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	d10f      	bne.n	8001d50 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001d30:	4b39      	ldr	r3, [pc, #228]	@ (8001e18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	0adb      	lsrs	r3, r3, #11
 8001d36:	2207      	movs	r2, #7
 8001d38:	4013      	ands	r3, r2
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	409a      	lsls	r2, r3
 8001d3e:	0013      	movs	r3, r2
 8001d40:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001d42:	6839      	ldr	r1, [r7, #0]
 8001d44:	4835      	ldr	r0, [pc, #212]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d46:	f7fe f9dd 	bl	8000104 <__udivsi3>
 8001d4a:	0003      	movs	r3, r0
 8001d4c:	613b      	str	r3, [r7, #16]
 8001d4e:	e05d      	b.n	8001e0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d50:	4b31      	ldr	r3, [pc, #196]	@ (8001e18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	2238      	movs	r2, #56	@ 0x38
 8001d56:	4013      	ands	r3, r2
 8001d58:	2b08      	cmp	r3, #8
 8001d5a:	d102      	bne.n	8001d62 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d5c:	4b30      	ldr	r3, [pc, #192]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d5e:	613b      	str	r3, [r7, #16]
 8001d60:	e054      	b.n	8001e0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d62:	4b2d      	ldr	r3, [pc, #180]	@ (8001e18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	2238      	movs	r2, #56	@ 0x38
 8001d68:	4013      	ands	r3, r2
 8001d6a:	2b10      	cmp	r3, #16
 8001d6c:	d138      	bne.n	8001de0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001d6e:	4b2a      	ldr	r3, [pc, #168]	@ (8001e18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	2203      	movs	r2, #3
 8001d74:	4013      	ands	r3, r2
 8001d76:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d78:	4b27      	ldr	r3, [pc, #156]	@ (8001e18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	091b      	lsrs	r3, r3, #4
 8001d7e:	2207      	movs	r2, #7
 8001d80:	4013      	ands	r3, r2
 8001d82:	3301      	adds	r3, #1
 8001d84:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2b03      	cmp	r3, #3
 8001d8a:	d10d      	bne.n	8001da8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d8c:	68b9      	ldr	r1, [r7, #8]
 8001d8e:	4824      	ldr	r0, [pc, #144]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d90:	f7fe f9b8 	bl	8000104 <__udivsi3>
 8001d94:	0003      	movs	r3, r0
 8001d96:	0019      	movs	r1, r3
 8001d98:	4b1f      	ldr	r3, [pc, #124]	@ (8001e18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	0a1b      	lsrs	r3, r3, #8
 8001d9e:	227f      	movs	r2, #127	@ 0x7f
 8001da0:	4013      	ands	r3, r2
 8001da2:	434b      	muls	r3, r1
 8001da4:	617b      	str	r3, [r7, #20]
        break;
 8001da6:	e00d      	b.n	8001dc4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001da8:	68b9      	ldr	r1, [r7, #8]
 8001daa:	481c      	ldr	r0, [pc, #112]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001dac:	f7fe f9aa 	bl	8000104 <__udivsi3>
 8001db0:	0003      	movs	r3, r0
 8001db2:	0019      	movs	r1, r3
 8001db4:	4b18      	ldr	r3, [pc, #96]	@ (8001e18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	0a1b      	lsrs	r3, r3, #8
 8001dba:	227f      	movs	r2, #127	@ 0x7f
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	434b      	muls	r3, r1
 8001dc0:	617b      	str	r3, [r7, #20]
        break;
 8001dc2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001dc4:	4b14      	ldr	r3, [pc, #80]	@ (8001e18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	0f5b      	lsrs	r3, r3, #29
 8001dca:	2207      	movs	r2, #7
 8001dcc:	4013      	ands	r3, r2
 8001dce:	3301      	adds	r3, #1
 8001dd0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001dd2:	6879      	ldr	r1, [r7, #4]
 8001dd4:	6978      	ldr	r0, [r7, #20]
 8001dd6:	f7fe f995 	bl	8000104 <__udivsi3>
 8001dda:	0003      	movs	r3, r0
 8001ddc:	613b      	str	r3, [r7, #16]
 8001dde:	e015      	b.n	8001e0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001de0:	4b0d      	ldr	r3, [pc, #52]	@ (8001e18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	2238      	movs	r2, #56	@ 0x38
 8001de6:	4013      	ands	r3, r2
 8001de8:	2b20      	cmp	r3, #32
 8001dea:	d103      	bne.n	8001df4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001dec:	2380      	movs	r3, #128	@ 0x80
 8001dee:	021b      	lsls	r3, r3, #8
 8001df0:	613b      	str	r3, [r7, #16]
 8001df2:	e00b      	b.n	8001e0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001df4:	4b08      	ldr	r3, [pc, #32]	@ (8001e18 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	2238      	movs	r2, #56	@ 0x38
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	2b18      	cmp	r3, #24
 8001dfe:	d103      	bne.n	8001e08 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001e00:	23fa      	movs	r3, #250	@ 0xfa
 8001e02:	01db      	lsls	r3, r3, #7
 8001e04:	613b      	str	r3, [r7, #16]
 8001e06:	e001      	b.n	8001e0c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001e0c:	693b      	ldr	r3, [r7, #16]
}
 8001e0e:	0018      	movs	r0, r3
 8001e10:	46bd      	mov	sp, r7
 8001e12:	b006      	add	sp, #24
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	46c0      	nop			@ (mov r8, r8)
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	00f42400 	.word	0x00f42400
 8001e20:	007a1200 	.word	0x007a1200

08001e24 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e28:	4b02      	ldr	r3, [pc, #8]	@ (8001e34 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
}
 8001e2c:	0018      	movs	r0, r3
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	46c0      	nop			@ (mov r8, r8)
 8001e34:	20000010 	.word	0x20000010

08001e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e38:	b5b0      	push	{r4, r5, r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001e3c:	f7ff fff2 	bl	8001e24 <HAL_RCC_GetHCLKFreq>
 8001e40:	0004      	movs	r4, r0
 8001e42:	f7ff fb3f 	bl	80014c4 <LL_RCC_GetAPB1Prescaler>
 8001e46:	0003      	movs	r3, r0
 8001e48:	0b1a      	lsrs	r2, r3, #12
 8001e4a:	4b05      	ldr	r3, [pc, #20]	@ (8001e60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e4c:	0092      	lsls	r2, r2, #2
 8001e4e:	58d3      	ldr	r3, [r2, r3]
 8001e50:	221f      	movs	r2, #31
 8001e52:	4013      	ands	r3, r2
 8001e54:	40dc      	lsrs	r4, r3
 8001e56:	0023      	movs	r3, r4
}
 8001e58:	0018      	movs	r0, r3
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bdb0      	pop	{r4, r5, r7, pc}
 8001e5e:	46c0      	nop			@ (mov r8, r8)
 8001e60:	08004500 	.word	0x08004500

08001e64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001e6c:	2313      	movs	r3, #19
 8001e6e:	18fb      	adds	r3, r7, r3
 8001e70:	2200      	movs	r2, #0
 8001e72:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e74:	2312      	movs	r3, #18
 8001e76:	18fb      	adds	r3, r7, r3
 8001e78:	2200      	movs	r2, #0
 8001e7a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	2380      	movs	r3, #128	@ 0x80
 8001e82:	029b      	lsls	r3, r3, #10
 8001e84:	4013      	ands	r3, r2
 8001e86:	d100      	bne.n	8001e8a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001e88:	e0a3      	b.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e8a:	2011      	movs	r0, #17
 8001e8c:	183b      	adds	r3, r7, r0
 8001e8e:	2200      	movs	r2, #0
 8001e90:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e92:	4bc3      	ldr	r3, [pc, #780]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e96:	2380      	movs	r3, #128	@ 0x80
 8001e98:	055b      	lsls	r3, r3, #21
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	d110      	bne.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e9e:	4bc0      	ldr	r3, [pc, #768]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ea0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ea2:	4bbf      	ldr	r3, [pc, #764]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ea4:	2180      	movs	r1, #128	@ 0x80
 8001ea6:	0549      	lsls	r1, r1, #21
 8001ea8:	430a      	orrs	r2, r1
 8001eaa:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001eac:	4bbc      	ldr	r3, [pc, #752]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001eb0:	2380      	movs	r3, #128	@ 0x80
 8001eb2:	055b      	lsls	r3, r3, #21
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	60bb      	str	r3, [r7, #8]
 8001eb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001eba:	183b      	adds	r3, r7, r0
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ec0:	4bb8      	ldr	r3, [pc, #736]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	4bb7      	ldr	r3, [pc, #732]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001ec6:	2180      	movs	r1, #128	@ 0x80
 8001ec8:	0049      	lsls	r1, r1, #1
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001ece:	f7fe ff89 	bl	8000de4 <HAL_GetTick>
 8001ed2:	0003      	movs	r3, r0
 8001ed4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ed6:	e00b      	b.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ed8:	f7fe ff84 	bl	8000de4 <HAL_GetTick>
 8001edc:	0002      	movs	r2, r0
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d904      	bls.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001ee6:	2313      	movs	r3, #19
 8001ee8:	18fb      	adds	r3, r7, r3
 8001eea:	2203      	movs	r2, #3
 8001eec:	701a      	strb	r2, [r3, #0]
        break;
 8001eee:	e005      	b.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ef0:	4bac      	ldr	r3, [pc, #688]	@ (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	2380      	movs	r3, #128	@ 0x80
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	4013      	ands	r3, r2
 8001efa:	d0ed      	beq.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001efc:	2313      	movs	r3, #19
 8001efe:	18fb      	adds	r3, r7, r3
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d154      	bne.n	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f06:	4ba6      	ldr	r3, [pc, #664]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f08:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f0a:	23c0      	movs	r3, #192	@ 0xc0
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4013      	ands	r3, r2
 8001f10:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d019      	beq.n	8001f4c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1c:	697a      	ldr	r2, [r7, #20]
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d014      	beq.n	8001f4c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001f22:	4b9f      	ldr	r3, [pc, #636]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f26:	4aa0      	ldr	r2, [pc, #640]	@ (80021a8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001f28:	4013      	ands	r3, r2
 8001f2a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f2c:	4b9c      	ldr	r3, [pc, #624]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f2e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f30:	4b9b      	ldr	r3, [pc, #620]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f32:	2180      	movs	r1, #128	@ 0x80
 8001f34:	0249      	lsls	r1, r1, #9
 8001f36:	430a      	orrs	r2, r1
 8001f38:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f3a:	4b99      	ldr	r3, [pc, #612]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f3e:	4b98      	ldr	r3, [pc, #608]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f40:	499a      	ldr	r1, [pc, #616]	@ (80021ac <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001f42:	400a      	ands	r2, r1
 8001f44:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001f46:	4b96      	ldr	r3, [pc, #600]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f48:	697a      	ldr	r2, [r7, #20]
 8001f4a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	4013      	ands	r3, r2
 8001f52:	d016      	beq.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f54:	f7fe ff46 	bl	8000de4 <HAL_GetTick>
 8001f58:	0003      	movs	r3, r0
 8001f5a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f5c:	e00c      	b.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f5e:	f7fe ff41 	bl	8000de4 <HAL_GetTick>
 8001f62:	0002      	movs	r2, r0
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	4a91      	ldr	r2, [pc, #580]	@ (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d904      	bls.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001f6e:	2313      	movs	r3, #19
 8001f70:	18fb      	adds	r3, r7, r3
 8001f72:	2203      	movs	r2, #3
 8001f74:	701a      	strb	r2, [r3, #0]
            break;
 8001f76:	e004      	b.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f78:	4b89      	ldr	r3, [pc, #548]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f7c:	2202      	movs	r2, #2
 8001f7e:	4013      	ands	r3, r2
 8001f80:	d0ed      	beq.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001f82:	2313      	movs	r3, #19
 8001f84:	18fb      	adds	r3, r7, r3
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d10a      	bne.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f8c:	4b84      	ldr	r3, [pc, #528]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f90:	4a85      	ldr	r2, [pc, #532]	@ (80021a8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001f92:	4013      	ands	r3, r2
 8001f94:	0019      	movs	r1, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f9a:	4b81      	ldr	r3, [pc, #516]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001fa0:	e00c      	b.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001fa2:	2312      	movs	r3, #18
 8001fa4:	18fb      	adds	r3, r7, r3
 8001fa6:	2213      	movs	r2, #19
 8001fa8:	18ba      	adds	r2, r7, r2
 8001faa:	7812      	ldrb	r2, [r2, #0]
 8001fac:	701a      	strb	r2, [r3, #0]
 8001fae:	e005      	b.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001fb0:	2312      	movs	r3, #18
 8001fb2:	18fb      	adds	r3, r7, r3
 8001fb4:	2213      	movs	r2, #19
 8001fb6:	18ba      	adds	r2, r7, r2
 8001fb8:	7812      	ldrb	r2, [r2, #0]
 8001fba:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001fbc:	2311      	movs	r3, #17
 8001fbe:	18fb      	adds	r3, r7, r3
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d105      	bne.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fc6:	4b76      	ldr	r3, [pc, #472]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fc8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fca:	4b75      	ldr	r3, [pc, #468]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fcc:	4979      	ldr	r1, [pc, #484]	@ (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001fce:	400a      	ands	r2, r1
 8001fd0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	4013      	ands	r3, r2
 8001fda:	d009      	beq.n	8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001fdc:	4b70      	ldr	r3, [pc, #448]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe0:	2203      	movs	r2, #3
 8001fe2:	4393      	bics	r3, r2
 8001fe4:	0019      	movs	r1, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	4b6d      	ldr	r3, [pc, #436]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fec:	430a      	orrs	r2, r1
 8001fee:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2202      	movs	r2, #2
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	d009      	beq.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001ffa:	4b69      	ldr	r3, [pc, #420]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ffc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ffe:	220c      	movs	r2, #12
 8002000:	4393      	bics	r3, r2
 8002002:	0019      	movs	r1, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	689a      	ldr	r2, [r3, #8]
 8002008:	4b65      	ldr	r3, [pc, #404]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800200a:	430a      	orrs	r2, r1
 800200c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2210      	movs	r2, #16
 8002014:	4013      	ands	r3, r2
 8002016:	d009      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002018:	4b61      	ldr	r3, [pc, #388]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800201a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800201c:	4a66      	ldr	r2, [pc, #408]	@ (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800201e:	4013      	ands	r3, r2
 8002020:	0019      	movs	r1, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	68da      	ldr	r2, [r3, #12]
 8002026:	4b5e      	ldr	r3, [pc, #376]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002028:	430a      	orrs	r2, r1
 800202a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	2380      	movs	r3, #128	@ 0x80
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	4013      	ands	r3, r2
 8002036:	d009      	beq.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002038:	4b59      	ldr	r3, [pc, #356]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800203a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800203c:	4a5f      	ldr	r2, [pc, #380]	@ (80021bc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800203e:	4013      	ands	r3, r2
 8002040:	0019      	movs	r1, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	699a      	ldr	r2, [r3, #24]
 8002046:	4b56      	ldr	r3, [pc, #344]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002048:	430a      	orrs	r2, r1
 800204a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	2380      	movs	r3, #128	@ 0x80
 8002052:	00db      	lsls	r3, r3, #3
 8002054:	4013      	ands	r3, r2
 8002056:	d009      	beq.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002058:	4b51      	ldr	r3, [pc, #324]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800205a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800205c:	4a58      	ldr	r2, [pc, #352]	@ (80021c0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800205e:	4013      	ands	r3, r2
 8002060:	0019      	movs	r1, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	69da      	ldr	r2, [r3, #28]
 8002066:	4b4e      	ldr	r3, [pc, #312]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002068:	430a      	orrs	r2, r1
 800206a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2220      	movs	r2, #32
 8002072:	4013      	ands	r3, r2
 8002074:	d009      	beq.n	800208a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002076:	4b4a      	ldr	r3, [pc, #296]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002078:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800207a:	4a52      	ldr	r2, [pc, #328]	@ (80021c4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 800207c:	4013      	ands	r3, r2
 800207e:	0019      	movs	r1, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691a      	ldr	r2, [r3, #16]
 8002084:	4b46      	ldr	r3, [pc, #280]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002086:	430a      	orrs	r2, r1
 8002088:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	2380      	movs	r3, #128	@ 0x80
 8002090:	01db      	lsls	r3, r3, #7
 8002092:	4013      	ands	r3, r2
 8002094:	d015      	beq.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002096:	4b42      	ldr	r3, [pc, #264]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	0899      	lsrs	r1, r3, #2
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a1a      	ldr	r2, [r3, #32]
 80020a2:	4b3f      	ldr	r3, [pc, #252]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020a4:	430a      	orrs	r2, r1
 80020a6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6a1a      	ldr	r2, [r3, #32]
 80020ac:	2380      	movs	r3, #128	@ 0x80
 80020ae:	05db      	lsls	r3, r3, #23
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d106      	bne.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80020b4:	4b3a      	ldr	r3, [pc, #232]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020b6:	68da      	ldr	r2, [r3, #12]
 80020b8:	4b39      	ldr	r3, [pc, #228]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020ba:	2180      	movs	r1, #128	@ 0x80
 80020bc:	0249      	lsls	r1, r1, #9
 80020be:	430a      	orrs	r2, r1
 80020c0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	2380      	movs	r3, #128	@ 0x80
 80020c8:	031b      	lsls	r3, r3, #12
 80020ca:	4013      	ands	r3, r2
 80020cc:	d009      	beq.n	80020e2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80020ce:	4b34      	ldr	r3, [pc, #208]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020d2:	2240      	movs	r2, #64	@ 0x40
 80020d4:	4393      	bics	r3, r2
 80020d6:	0019      	movs	r1, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020dc:	4b30      	ldr	r3, [pc, #192]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020de:	430a      	orrs	r2, r1
 80020e0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	2380      	movs	r3, #128	@ 0x80
 80020e8:	039b      	lsls	r3, r3, #14
 80020ea:	4013      	ands	r3, r2
 80020ec:	d016      	beq.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80020ee:	4b2c      	ldr	r3, [pc, #176]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020f2:	4a35      	ldr	r2, [pc, #212]	@ (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80020f4:	4013      	ands	r3, r2
 80020f6:	0019      	movs	r1, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020fc:	4b28      	ldr	r3, [pc, #160]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020fe:	430a      	orrs	r2, r1
 8002100:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002106:	2380      	movs	r3, #128	@ 0x80
 8002108:	03db      	lsls	r3, r3, #15
 800210a:	429a      	cmp	r2, r3
 800210c:	d106      	bne.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800210e:	4b24      	ldr	r3, [pc, #144]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002110:	68da      	ldr	r2, [r3, #12]
 8002112:	4b23      	ldr	r3, [pc, #140]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002114:	2180      	movs	r1, #128	@ 0x80
 8002116:	0449      	lsls	r1, r1, #17
 8002118:	430a      	orrs	r2, r1
 800211a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	2380      	movs	r3, #128	@ 0x80
 8002122:	03db      	lsls	r3, r3, #15
 8002124:	4013      	ands	r3, r2
 8002126:	d016      	beq.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002128:	4b1d      	ldr	r3, [pc, #116]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800212a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800212c:	4a27      	ldr	r2, [pc, #156]	@ (80021cc <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800212e:	4013      	ands	r3, r2
 8002130:	0019      	movs	r1, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002136:	4b1a      	ldr	r3, [pc, #104]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002138:	430a      	orrs	r2, r1
 800213a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002140:	2380      	movs	r3, #128	@ 0x80
 8002142:	045b      	lsls	r3, r3, #17
 8002144:	429a      	cmp	r2, r3
 8002146:	d106      	bne.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002148:	4b15      	ldr	r3, [pc, #84]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800214a:	68da      	ldr	r2, [r3, #12]
 800214c:	4b14      	ldr	r3, [pc, #80]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800214e:	2180      	movs	r1, #128	@ 0x80
 8002150:	0449      	lsls	r1, r1, #17
 8002152:	430a      	orrs	r2, r1
 8002154:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	2380      	movs	r3, #128	@ 0x80
 800215c:	011b      	lsls	r3, r3, #4
 800215e:	4013      	ands	r3, r2
 8002160:	d016      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002162:	4b0f      	ldr	r3, [pc, #60]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002166:	4a1a      	ldr	r2, [pc, #104]	@ (80021d0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002168:	4013      	ands	r3, r2
 800216a:	0019      	movs	r1, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	695a      	ldr	r2, [r3, #20]
 8002170:	4b0b      	ldr	r3, [pc, #44]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002172:	430a      	orrs	r2, r1
 8002174:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	695a      	ldr	r2, [r3, #20]
 800217a:	2380      	movs	r3, #128	@ 0x80
 800217c:	01db      	lsls	r3, r3, #7
 800217e:	429a      	cmp	r2, r3
 8002180:	d106      	bne.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002182:	4b07      	ldr	r3, [pc, #28]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002184:	68da      	ldr	r2, [r3, #12]
 8002186:	4b06      	ldr	r3, [pc, #24]	@ (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002188:	2180      	movs	r1, #128	@ 0x80
 800218a:	0249      	lsls	r1, r1, #9
 800218c:	430a      	orrs	r2, r1
 800218e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002190:	2312      	movs	r3, #18
 8002192:	18fb      	adds	r3, r7, r3
 8002194:	781b      	ldrb	r3, [r3, #0]
}
 8002196:	0018      	movs	r0, r3
 8002198:	46bd      	mov	sp, r7
 800219a:	b006      	add	sp, #24
 800219c:	bd80      	pop	{r7, pc}
 800219e:	46c0      	nop			@ (mov r8, r8)
 80021a0:	40021000 	.word	0x40021000
 80021a4:	40007000 	.word	0x40007000
 80021a8:	fffffcff 	.word	0xfffffcff
 80021ac:	fffeffff 	.word	0xfffeffff
 80021b0:	00001388 	.word	0x00001388
 80021b4:	efffffff 	.word	0xefffffff
 80021b8:	fffff3ff 	.word	0xfffff3ff
 80021bc:	fff3ffff 	.word	0xfff3ffff
 80021c0:	ffcfffff 	.word	0xffcfffff
 80021c4:	ffffcfff 	.word	0xffffcfff
 80021c8:	ffbfffff 	.word	0xffbfffff
 80021cc:	feffffff 	.word	0xfeffffff
 80021d0:	ffff3fff 	.word	0xffff3fff

080021d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e0a8      	b.n	8002338 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d109      	bne.n	8002202 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	2382      	movs	r3, #130	@ 0x82
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d009      	beq.n	800220e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	61da      	str	r2, [r3, #28]
 8002200:	e005      	b.n	800220e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2200      	movs	r2, #0
 800220c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	225d      	movs	r2, #93	@ 0x5d
 8002218:	5c9b      	ldrb	r3, [r3, r2]
 800221a:	b2db      	uxtb	r3, r3
 800221c:	2b00      	cmp	r3, #0
 800221e:	d107      	bne.n	8002230 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	225c      	movs	r2, #92	@ 0x5c
 8002224:	2100      	movs	r1, #0
 8002226:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	0018      	movs	r0, r3
 800222c:	f7fe fb48 	bl	80008c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	225d      	movs	r2, #93	@ 0x5d
 8002234:	2102      	movs	r1, #2
 8002236:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2140      	movs	r1, #64	@ 0x40
 8002244:	438a      	bics	r2, r1
 8002246:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68da      	ldr	r2, [r3, #12]
 800224c:	23e0      	movs	r3, #224	@ 0xe0
 800224e:	00db      	lsls	r3, r3, #3
 8002250:	429a      	cmp	r2, r3
 8002252:	d902      	bls.n	800225a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002254:	2300      	movs	r3, #0
 8002256:	60fb      	str	r3, [r7, #12]
 8002258:	e002      	b.n	8002260 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800225a:	2380      	movs	r3, #128	@ 0x80
 800225c:	015b      	lsls	r3, r3, #5
 800225e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	68da      	ldr	r2, [r3, #12]
 8002264:	23f0      	movs	r3, #240	@ 0xf0
 8002266:	011b      	lsls	r3, r3, #4
 8002268:	429a      	cmp	r2, r3
 800226a:	d008      	beq.n	800227e <HAL_SPI_Init+0xaa>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	68da      	ldr	r2, [r3, #12]
 8002270:	23e0      	movs	r3, #224	@ 0xe0
 8002272:	00db      	lsls	r3, r3, #3
 8002274:	429a      	cmp	r2, r3
 8002276:	d002      	beq.n	800227e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685a      	ldr	r2, [r3, #4]
 8002282:	2382      	movs	r3, #130	@ 0x82
 8002284:	005b      	lsls	r3, r3, #1
 8002286:	401a      	ands	r2, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6899      	ldr	r1, [r3, #8]
 800228c:	2384      	movs	r3, #132	@ 0x84
 800228e:	021b      	lsls	r3, r3, #8
 8002290:	400b      	ands	r3, r1
 8002292:	431a      	orrs	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	2102      	movs	r1, #2
 800229a:	400b      	ands	r3, r1
 800229c:	431a      	orrs	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	695b      	ldr	r3, [r3, #20]
 80022a2:	2101      	movs	r1, #1
 80022a4:	400b      	ands	r3, r1
 80022a6:	431a      	orrs	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6999      	ldr	r1, [r3, #24]
 80022ac:	2380      	movs	r3, #128	@ 0x80
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	400b      	ands	r3, r1
 80022b2:	431a      	orrs	r2, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	69db      	ldr	r3, [r3, #28]
 80022b8:	2138      	movs	r1, #56	@ 0x38
 80022ba:	400b      	ands	r3, r1
 80022bc:	431a      	orrs	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a1b      	ldr	r3, [r3, #32]
 80022c2:	2180      	movs	r1, #128	@ 0x80
 80022c4:	400b      	ands	r3, r1
 80022c6:	431a      	orrs	r2, r3
 80022c8:	0011      	movs	r1, r2
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80022ce:	2380      	movs	r3, #128	@ 0x80
 80022d0:	019b      	lsls	r3, r3, #6
 80022d2:	401a      	ands	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	430a      	orrs	r2, r1
 80022da:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	699b      	ldr	r3, [r3, #24]
 80022e0:	0c1b      	lsrs	r3, r3, #16
 80022e2:	2204      	movs	r2, #4
 80022e4:	401a      	ands	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ea:	2110      	movs	r1, #16
 80022ec:	400b      	ands	r3, r1
 80022ee:	431a      	orrs	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022f4:	2108      	movs	r1, #8
 80022f6:	400b      	ands	r3, r1
 80022f8:	431a      	orrs	r2, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	68d9      	ldr	r1, [r3, #12]
 80022fe:	23f0      	movs	r3, #240	@ 0xf0
 8002300:	011b      	lsls	r3, r3, #4
 8002302:	400b      	ands	r3, r1
 8002304:	431a      	orrs	r2, r3
 8002306:	0011      	movs	r1, r2
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	2380      	movs	r3, #128	@ 0x80
 800230c:	015b      	lsls	r3, r3, #5
 800230e:	401a      	ands	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	430a      	orrs	r2, r1
 8002316:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	69da      	ldr	r2, [r3, #28]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4907      	ldr	r1, [pc, #28]	@ (8002340 <HAL_SPI_Init+0x16c>)
 8002324:	400a      	ands	r2, r1
 8002326:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	225d      	movs	r2, #93	@ 0x5d
 8002332:	2101      	movs	r1, #1
 8002334:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002336:	2300      	movs	r3, #0
}
 8002338:	0018      	movs	r0, r3
 800233a:	46bd      	mov	sp, r7
 800233c:	b004      	add	sp, #16
 800233e:	bd80      	pop	{r7, pc}
 8002340:	fffff7ff 	.word	0xfffff7ff

08002344 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b086      	sub	sp, #24
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	607a      	str	r2, [r7, #4]
 8002350:	001a      	movs	r2, r3
 8002352:	1cbb      	adds	r3, r7, #2
 8002354:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002356:	2317      	movs	r3, #23
 8002358:	18fb      	adds	r3, r7, r3
 800235a:	2200      	movs	r2, #0
 800235c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800235e:	2016      	movs	r0, #22
 8002360:	183b      	adds	r3, r7, r0
 8002362:	68fa      	ldr	r2, [r7, #12]
 8002364:	215d      	movs	r1, #93	@ 0x5d
 8002366:	5c52      	ldrb	r2, [r2, r1]
 8002368:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002370:	0001      	movs	r1, r0
 8002372:	187b      	adds	r3, r7, r1
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d011      	beq.n	800239e <HAL_SPI_TransmitReceive_IT+0x5a>
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	2382      	movs	r3, #130	@ 0x82
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	429a      	cmp	r2, r3
 8002382:	d107      	bne.n	8002394 <HAL_SPI_TransmitReceive_IT+0x50>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d103      	bne.n	8002394 <HAL_SPI_TransmitReceive_IT+0x50>
 800238c:	187b      	adds	r3, r7, r1
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	2b04      	cmp	r3, #4
 8002392:	d004      	beq.n	800239e <HAL_SPI_TransmitReceive_IT+0x5a>
  {
    errorcode = HAL_BUSY;
 8002394:	2317      	movs	r3, #23
 8002396:	18fb      	adds	r3, r7, r3
 8002398:	2202      	movs	r2, #2
 800239a:	701a      	strb	r2, [r3, #0]
    goto error;
 800239c:	e088      	b.n	80024b0 <HAL_SPI_TransmitReceive_IT+0x16c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d006      	beq.n	80023b2 <HAL_SPI_TransmitReceive_IT+0x6e>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <HAL_SPI_TransmitReceive_IT+0x6e>
 80023aa:	1cbb      	adds	r3, r7, #2
 80023ac:	881b      	ldrh	r3, [r3, #0]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d104      	bne.n	80023bc <HAL_SPI_TransmitReceive_IT+0x78>
  {
    errorcode = HAL_ERROR;
 80023b2:	2317      	movs	r3, #23
 80023b4:	18fb      	adds	r3, r7, r3
 80023b6:	2201      	movs	r2, #1
 80023b8:	701a      	strb	r2, [r3, #0]
    goto error;
 80023ba:	e079      	b.n	80024b0 <HAL_SPI_TransmitReceive_IT+0x16c>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	225c      	movs	r2, #92	@ 0x5c
 80023c0:	5c9b      	ldrb	r3, [r3, r2]
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d101      	bne.n	80023ca <HAL_SPI_TransmitReceive_IT+0x86>
 80023c6:	2302      	movs	r3, #2
 80023c8:	e075      	b.n	80024b6 <HAL_SPI_TransmitReceive_IT+0x172>
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	225c      	movs	r2, #92	@ 0x5c
 80023ce:	2101      	movs	r1, #1
 80023d0:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	225d      	movs	r2, #93	@ 0x5d
 80023d6:	5c9b      	ldrb	r3, [r3, r2]
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b04      	cmp	r3, #4
 80023dc:	d003      	beq.n	80023e6 <HAL_SPI_TransmitReceive_IT+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	225d      	movs	r2, #93	@ 0x5d
 80023e2:	2105      	movs	r1, #5
 80023e4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2200      	movs	r2, #0
 80023ea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	68ba      	ldr	r2, [r7, #8]
 80023f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	1cba      	adds	r2, r7, #2
 80023f6:	8812      	ldrh	r2, [r2, #0]
 80023f8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	1cba      	adds	r2, r7, #2
 80023fe:	8812      	ldrh	r2, [r2, #0]
 8002400:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	1cba      	adds	r2, r7, #2
 800240c:	2144      	movs	r1, #68	@ 0x44
 800240e:	8812      	ldrh	r2, [r2, #0]
 8002410:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	1cba      	adds	r2, r7, #2
 8002416:	2146      	movs	r1, #70	@ 0x46
 8002418:	8812      	ldrh	r2, [r2, #0]
 800241a:	525a      	strh	r2, [r3, r1]

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	68da      	ldr	r2, [r3, #12]
 8002420:	23e0      	movs	r3, #224	@ 0xe0
 8002422:	00db      	lsls	r3, r3, #3
 8002424:	429a      	cmp	r2, r3
 8002426:	d906      	bls.n	8002436 <HAL_SPI_TransmitReceive_IT+0xf2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	4a25      	ldr	r2, [pc, #148]	@ (80024c0 <HAL_SPI_TransmitReceive_IT+0x17c>)
 800242c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	4a24      	ldr	r2, [pc, #144]	@ (80024c4 <HAL_SPI_TransmitReceive_IT+0x180>)
 8002432:	651a      	str	r2, [r3, #80]	@ 0x50
 8002434:	e005      	b.n	8002442 <HAL_SPI_TransmitReceive_IT+0xfe>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	4a23      	ldr	r2, [pc, #140]	@ (80024c8 <HAL_SPI_TransmitReceive_IT+0x184>)
 800243a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	4a23      	ldr	r2, [pc, #140]	@ (80024cc <HAL_SPI_TransmitReceive_IT+0x188>)
 8002440:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	68da      	ldr	r2, [r3, #12]
 8002446:	23e0      	movs	r3, #224	@ 0xe0
 8002448:	00db      	lsls	r3, r3, #3
 800244a:	429a      	cmp	r2, r3
 800244c:	d803      	bhi.n	8002456 <HAL_SPI_TransmitReceive_IT+0x112>
 800244e:	1cbb      	adds	r3, r7, #2
 8002450:	881b      	ldrh	r3, [r3, #0]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d908      	bls.n	8002468 <HAL_SPI_TransmitReceive_IT+0x124>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	685a      	ldr	r2, [r3, #4]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	491b      	ldr	r1, [pc, #108]	@ (80024d0 <HAL_SPI_TransmitReceive_IT+0x18c>)
 8002462:	400a      	ands	r2, r1
 8002464:	605a      	str	r2, [r3, #4]
 8002466:	e008      	b.n	800247a <HAL_SPI_TransmitReceive_IT+0x136>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	685a      	ldr	r2, [r3, #4]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2180      	movs	r1, #128	@ 0x80
 8002474:	0149      	lsls	r1, r1, #5
 8002476:	430a      	orrs	r2, r1
 8002478:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2240      	movs	r2, #64	@ 0x40
 8002482:	4013      	ands	r3, r2
 8002484:	2b40      	cmp	r3, #64	@ 0x40
 8002486:	d007      	beq.n	8002498 <HAL_SPI_TransmitReceive_IT+0x154>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2140      	movs	r1, #64	@ 0x40
 8002494:	430a      	orrs	r2, r1
 8002496:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	225c      	movs	r2, #92	@ 0x5c
 800249c:	2100      	movs	r1, #0
 800249e:	5499      	strb	r1, [r3, r2]
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	21e0      	movs	r1, #224	@ 0xe0
 80024ac:	430a      	orrs	r2, r1
 80024ae:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 80024b0:	2317      	movs	r3, #23
 80024b2:	18fb      	adds	r3, r7, r3
 80024b4:	781b      	ldrb	r3, [r3, #0]
}
 80024b6:	0018      	movs	r0, r3
 80024b8:	46bd      	mov	sp, r7
 80024ba:	b006      	add	sp, #24
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	46c0      	nop			@ (mov r8, r8)
 80024c0:	08002873 	.word	0x08002873
 80024c4:	080028db 	.word	0x080028db
 80024c8:	0800271d 	.word	0x0800271d
 80024cc:	080027df 	.word	0x080027df
 80024d0:	ffffefff 	.word	0xffffefff

080024d4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b088      	sub	sp, #32
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	099b      	lsrs	r3, r3, #6
 80024f0:	001a      	movs	r2, r3
 80024f2:	2301      	movs	r3, #1
 80024f4:	4013      	ands	r3, r2
 80024f6:	d10f      	bne.n	8002518 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	2201      	movs	r2, #1
 80024fc:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80024fe:	d00b      	beq.n	8002518 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002500:	69fb      	ldr	r3, [r7, #28]
 8002502:	099b      	lsrs	r3, r3, #6
 8002504:	001a      	movs	r2, r3
 8002506:	2301      	movs	r3, #1
 8002508:	4013      	ands	r3, r2
 800250a:	d005      	beq.n	8002518 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	0010      	movs	r0, r2
 8002514:	4798      	blx	r3
    return;
 8002516:	e0d5      	b.n	80026c4 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	085b      	lsrs	r3, r3, #1
 800251c:	001a      	movs	r2, r3
 800251e:	2301      	movs	r3, #1
 8002520:	4013      	ands	r3, r2
 8002522:	d00b      	beq.n	800253c <HAL_SPI_IRQHandler+0x68>
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	09db      	lsrs	r3, r3, #7
 8002528:	001a      	movs	r2, r3
 800252a:	2301      	movs	r3, #1
 800252c:	4013      	ands	r3, r2
 800252e:	d005      	beq.n	800253c <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	0010      	movs	r0, r2
 8002538:	4798      	blx	r3
    return;
 800253a:	e0c3      	b.n	80026c4 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	095b      	lsrs	r3, r3, #5
 8002540:	001a      	movs	r2, r3
 8002542:	2301      	movs	r3, #1
 8002544:	4013      	ands	r3, r2
 8002546:	d10c      	bne.n	8002562 <HAL_SPI_IRQHandler+0x8e>
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	099b      	lsrs	r3, r3, #6
 800254c:	001a      	movs	r2, r3
 800254e:	2301      	movs	r3, #1
 8002550:	4013      	ands	r3, r2
 8002552:	d106      	bne.n	8002562 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	0a1b      	lsrs	r3, r3, #8
 8002558:	001a      	movs	r2, r3
 800255a:	2301      	movs	r3, #1
 800255c:	4013      	ands	r3, r2
 800255e:	d100      	bne.n	8002562 <HAL_SPI_IRQHandler+0x8e>
 8002560:	e0b0      	b.n	80026c4 <HAL_SPI_IRQHandler+0x1f0>
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	095b      	lsrs	r3, r3, #5
 8002566:	001a      	movs	r2, r3
 8002568:	2301      	movs	r3, #1
 800256a:	4013      	ands	r3, r2
 800256c:	d100      	bne.n	8002570 <HAL_SPI_IRQHandler+0x9c>
 800256e:	e0a9      	b.n	80026c4 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	099b      	lsrs	r3, r3, #6
 8002574:	001a      	movs	r2, r3
 8002576:	2301      	movs	r3, #1
 8002578:	4013      	ands	r3, r2
 800257a:	d023      	beq.n	80025c4 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	225d      	movs	r2, #93	@ 0x5d
 8002580:	5c9b      	ldrb	r3, [r3, r2]
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b03      	cmp	r3, #3
 8002586:	d011      	beq.n	80025ac <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800258c:	2204      	movs	r2, #4
 800258e:	431a      	orrs	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	617b      	str	r3, [r7, #20]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	617b      	str	r3, [r7, #20]
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	e00b      	b.n	80025c4 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80025ac:	2300      	movs	r3, #0
 80025ae:	613b      	str	r3, [r7, #16]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	613b      	str	r3, [r7, #16]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	613b      	str	r3, [r7, #16]
 80025c0:	693b      	ldr	r3, [r7, #16]
        return;
 80025c2:	e07f      	b.n	80026c4 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	095b      	lsrs	r3, r3, #5
 80025c8:	001a      	movs	r2, r3
 80025ca:	2301      	movs	r3, #1
 80025cc:	4013      	ands	r3, r2
 80025ce:	d014      	beq.n	80025fa <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025d4:	2201      	movs	r2, #1
 80025d6:	431a      	orrs	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80025dc:	2300      	movs	r3, #0
 80025de:	60fb      	str	r3, [r7, #12]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2140      	movs	r1, #64	@ 0x40
 80025f4:	438a      	bics	r2, r1
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	0a1b      	lsrs	r3, r3, #8
 80025fe:	001a      	movs	r2, r3
 8002600:	2301      	movs	r3, #1
 8002602:	4013      	ands	r3, r2
 8002604:	d00c      	beq.n	8002620 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800260a:	2208      	movs	r2, #8
 800260c:	431a      	orrs	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002612:	2300      	movs	r3, #0
 8002614:	60bb      	str	r3, [r7, #8]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	60bb      	str	r3, [r7, #8]
 800261e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002624:	2b00      	cmp	r3, #0
 8002626:	d04c      	beq.n	80026c2 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	685a      	ldr	r2, [r3, #4]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	21e0      	movs	r1, #224	@ 0xe0
 8002634:	438a      	bics	r2, r1
 8002636:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	225d      	movs	r2, #93	@ 0x5d
 800263c:	2101      	movs	r1, #1
 800263e:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	2202      	movs	r2, #2
 8002644:	4013      	ands	r3, r2
 8002646:	d103      	bne.n	8002650 <HAL_SPI_IRQHandler+0x17c>
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	2201      	movs	r2, #1
 800264c:	4013      	ands	r3, r2
 800264e:	d032      	beq.n	80026b6 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2103      	movs	r1, #3
 800265c:	438a      	bics	r2, r1
 800265e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002664:	2b00      	cmp	r3, #0
 8002666:	d010      	beq.n	800268a <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800266c:	4a17      	ldr	r2, [pc, #92]	@ (80026cc <HAL_SPI_IRQHandler+0x1f8>)
 800266e:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002674:	0018      	movs	r0, r3
 8002676:	f7fe fcc1 	bl	8000ffc <HAL_DMA_Abort_IT>
 800267a:	1e03      	subs	r3, r0, #0
 800267c:	d005      	beq.n	800268a <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002682:	2240      	movs	r2, #64	@ 0x40
 8002684:	431a      	orrs	r2, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800268e:	2b00      	cmp	r3, #0
 8002690:	d016      	beq.n	80026c0 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002696:	4a0d      	ldr	r2, [pc, #52]	@ (80026cc <HAL_SPI_IRQHandler+0x1f8>)
 8002698:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800269e:	0018      	movs	r0, r3
 80026a0:	f7fe fcac 	bl	8000ffc <HAL_DMA_Abort_IT>
 80026a4:	1e03      	subs	r3, r0, #0
 80026a6:	d00b      	beq.n	80026c0 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026ac:	2240      	movs	r2, #64	@ 0x40
 80026ae:	431a      	orrs	r2, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80026b4:	e004      	b.n	80026c0 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	0018      	movs	r0, r3
 80026ba:	f000 f811 	bl	80026e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80026be:	e000      	b.n	80026c2 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 80026c0:	46c0      	nop			@ (mov r8, r8)
    return;
 80026c2:	46c0      	nop			@ (mov r8, r8)
  }
}
 80026c4:	46bd      	mov	sp, r7
 80026c6:	b008      	add	sp, #32
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	46c0      	nop			@ (mov r8, r8)
 80026cc:	080026f1 	.word	0x080026f1

080026d0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80026d8:	46c0      	nop			@ (mov r8, r8)
 80026da:	46bd      	mov	sp, r7
 80026dc:	b002      	add	sp, #8
 80026de:	bd80      	pop	{r7, pc}

080026e0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80026e8:	46c0      	nop			@ (mov r8, r8)
 80026ea:	46bd      	mov	sp, r7
 80026ec:	b002      	add	sp, #8
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026fc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2246      	movs	r2, #70	@ 0x46
 8002702:	2100      	movs	r1, #0
 8002704:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	0018      	movs	r0, r3
 8002710:	f7ff ffe6 	bl	80026e0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002714:	46c0      	nop			@ (mov r8, r8)
 8002716:	46bd      	mov	sp, r7
 8002718:	b004      	add	sp, #16
 800271a:	bd80      	pop	{r7, pc}

0800271c <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2246      	movs	r2, #70	@ 0x46
 8002728:	5a9b      	ldrh	r3, [r3, r2]
 800272a:	b29b      	uxth	r3, r3
 800272c:	2b01      	cmp	r3, #1
 800272e:	d924      	bls.n	800277a <SPI_2linesRxISR_8BIT+0x5e>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68da      	ldr	r2, [r3, #12]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273a:	b292      	uxth	r2, r2
 800273c:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002742:	1c9a      	adds	r2, r3, #2
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2246      	movs	r2, #70	@ 0x46
 800274c:	5a9b      	ldrh	r3, [r3, r2]
 800274e:	b29b      	uxth	r3, r3
 8002750:	3b02      	subs	r3, #2
 8002752:	b299      	uxth	r1, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2246      	movs	r2, #70	@ 0x46
 8002758:	5299      	strh	r1, [r3, r2]
    if (hspi->RxXferCount == 1U)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2246      	movs	r2, #70	@ 0x46
 800275e:	5a9b      	ldrh	r3, [r3, r2]
 8002760:	b29b      	uxth	r3, r3
 8002762:	2b01      	cmp	r3, #1
 8002764:	d120      	bne.n	80027a8 <SPI_2linesRxISR_8BIT+0x8c>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	685a      	ldr	r2, [r3, #4]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2180      	movs	r1, #128	@ 0x80
 8002772:	0149      	lsls	r1, r1, #5
 8002774:	430a      	orrs	r2, r1
 8002776:	605a      	str	r2, [r3, #4]
 8002778:	e016      	b.n	80027a8 <SPI_2linesRxISR_8BIT+0x8c>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	330c      	adds	r3, #12
 8002780:	001a      	movs	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	7812      	ldrb	r2, [r2, #0]
 8002788:	b2d2      	uxtb	r2, r2
 800278a:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002790:	1c5a      	adds	r2, r3, #1
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2246      	movs	r2, #70	@ 0x46
 800279a:	5a9b      	ldrh	r3, [r3, r2]
 800279c:	b29b      	uxth	r3, r3
 800279e:	3b01      	subs	r3, #1
 80027a0:	b299      	uxth	r1, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2246      	movs	r2, #70	@ 0x46
 80027a6:	5299      	strh	r1, [r3, r2]
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2246      	movs	r2, #70	@ 0x46
 80027ac:	5a9b      	ldrh	r3, [r3, r2]
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d110      	bne.n	80027d6 <SPI_2linesRxISR_8BIT+0xba>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	685a      	ldr	r2, [r3, #4]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2160      	movs	r1, #96	@ 0x60
 80027c0:	438a      	bics	r2, r1
 80027c2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027c8:	b29b      	uxth	r3, r3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d103      	bne.n	80027d6 <SPI_2linesRxISR_8BIT+0xba>
    {
      SPI_CloseRxTx_ISR(hspi);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	0018      	movs	r0, r3
 80027d2:	f000 fa29 	bl	8002c28 <SPI_CloseRxTx_ISR>
    }
  }
}
 80027d6:	46c0      	nop			@ (mov r8, r8)
 80027d8:	46bd      	mov	sp, r7
 80027da:	b002      	add	sp, #8
 80027dc:	bd80      	pop	{r7, pc}

080027de <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b082      	sub	sp, #8
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d912      	bls.n	8002816 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027f4:	881a      	ldrh	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002800:	1c9a      	adds	r2, r3, #2
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800280a:	b29b      	uxth	r3, r3
 800280c:	3b02      	subs	r3, #2
 800280e:	b29a      	uxth	r2, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002814:	e012      	b.n	800283c <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	330c      	adds	r3, #12
 8002820:	7812      	ldrb	r2, [r2, #0]
 8002822:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002828:	1c5a      	adds	r2, r3, #1
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002832:	b29b      	uxth	r3, r3
 8002834:	3b01      	subs	r3, #1
 8002836:	b29a      	uxth	r2, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002840:	b29b      	uxth	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d111      	bne.n	800286a <SPI_2linesTxISR_8BIT+0x8c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	685a      	ldr	r2, [r3, #4]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2180      	movs	r1, #128	@ 0x80
 8002852:	438a      	bics	r2, r1
 8002854:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2246      	movs	r2, #70	@ 0x46
 800285a:	5a9b      	ldrh	r3, [r3, r2]
 800285c:	b29b      	uxth	r3, r3
 800285e:	2b00      	cmp	r3, #0
 8002860:	d103      	bne.n	800286a <SPI_2linesTxISR_8BIT+0x8c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	0018      	movs	r0, r3
 8002866:	f000 f9df 	bl	8002c28 <SPI_CloseRxTx_ISR>
    }
  }
}
 800286a:	46c0      	nop			@ (mov r8, r8)
 800286c:	46bd      	mov	sp, r7
 800286e:	b002      	add	sp, #8
 8002870:	bd80      	pop	{r7, pc}

08002872 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	b082      	sub	sp, #8
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68da      	ldr	r2, [r3, #12]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002884:	b292      	uxth	r2, r2
 8002886:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288c:	1c9a      	adds	r2, r3, #2
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2246      	movs	r2, #70	@ 0x46
 8002896:	5a9b      	ldrh	r3, [r3, r2]
 8002898:	b29b      	uxth	r3, r3
 800289a:	3b01      	subs	r3, #1
 800289c:	b299      	uxth	r1, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2246      	movs	r2, #70	@ 0x46
 80028a2:	5299      	strh	r1, [r3, r2]

  if (hspi->RxXferCount == 0U)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2246      	movs	r2, #70	@ 0x46
 80028a8:	5a9b      	ldrh	r3, [r3, r2]
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d110      	bne.n	80028d2 <SPI_2linesRxISR_16BIT+0x60>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	685a      	ldr	r2, [r3, #4]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2140      	movs	r1, #64	@ 0x40
 80028bc:	438a      	bics	r2, r1
 80028be:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d103      	bne.n	80028d2 <SPI_2linesRxISR_16BIT+0x60>
    {
      SPI_CloseRxTx_ISR(hspi);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	0018      	movs	r0, r3
 80028ce:	f000 f9ab 	bl	8002c28 <SPI_CloseRxTx_ISR>
    }
  }
}
 80028d2:	46c0      	nop			@ (mov r8, r8)
 80028d4:	46bd      	mov	sp, r7
 80028d6:	b002      	add	sp, #8
 80028d8:	bd80      	pop	{r7, pc}

080028da <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80028da:	b580      	push	{r7, lr}
 80028dc:	b082      	sub	sp, #8
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028e6:	881a      	ldrh	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028f2:	1c9a      	adds	r2, r3, #2
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	3b01      	subs	r3, #1
 8002900:	b29a      	uxth	r2, r3
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800290a:	b29b      	uxth	r3, r3
 800290c:	2b00      	cmp	r3, #0
 800290e:	d111      	bne.n	8002934 <SPI_2linesTxISR_16BIT+0x5a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	685a      	ldr	r2, [r3, #4]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2180      	movs	r1, #128	@ 0x80
 800291c:	438a      	bics	r2, r1
 800291e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2246      	movs	r2, #70	@ 0x46
 8002924:	5a9b      	ldrh	r3, [r3, r2]
 8002926:	b29b      	uxth	r3, r3
 8002928:	2b00      	cmp	r3, #0
 800292a:	d103      	bne.n	8002934 <SPI_2linesTxISR_16BIT+0x5a>
    {
      SPI_CloseRxTx_ISR(hspi);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	0018      	movs	r0, r3
 8002930:	f000 f97a 	bl	8002c28 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002934:	46c0      	nop			@ (mov r8, r8)
 8002936:	46bd      	mov	sp, r7
 8002938:	b002      	add	sp, #8
 800293a:	bd80      	pop	{r7, pc}

0800293c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b088      	sub	sp, #32
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	603b      	str	r3, [r7, #0]
 8002948:	1dfb      	adds	r3, r7, #7
 800294a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800294c:	f7fe fa4a 	bl	8000de4 <HAL_GetTick>
 8002950:	0002      	movs	r2, r0
 8002952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002954:	1a9b      	subs	r3, r3, r2
 8002956:	683a      	ldr	r2, [r7, #0]
 8002958:	18d3      	adds	r3, r2, r3
 800295a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800295c:	f7fe fa42 	bl	8000de4 <HAL_GetTick>
 8002960:	0003      	movs	r3, r0
 8002962:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002964:	4b3a      	ldr	r3, [pc, #232]	@ (8002a50 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	015b      	lsls	r3, r3, #5
 800296a:	0d1b      	lsrs	r3, r3, #20
 800296c:	69fa      	ldr	r2, [r7, #28]
 800296e:	4353      	muls	r3, r2
 8002970:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002972:	e058      	b.n	8002a26 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	3301      	adds	r3, #1
 8002978:	d055      	beq.n	8002a26 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800297a:	f7fe fa33 	bl	8000de4 <HAL_GetTick>
 800297e:	0002      	movs	r2, r0
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	69fa      	ldr	r2, [r7, #28]
 8002986:	429a      	cmp	r2, r3
 8002988:	d902      	bls.n	8002990 <SPI_WaitFlagStateUntilTimeout+0x54>
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d142      	bne.n	8002a16 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	685a      	ldr	r2, [r3, #4]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	21e0      	movs	r1, #224	@ 0xe0
 800299c:	438a      	bics	r2, r1
 800299e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	685a      	ldr	r2, [r3, #4]
 80029a4:	2382      	movs	r3, #130	@ 0x82
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d113      	bne.n	80029d4 <SPI_WaitFlagStateUntilTimeout+0x98>
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	689a      	ldr	r2, [r3, #8]
 80029b0:	2380      	movs	r3, #128	@ 0x80
 80029b2:	021b      	lsls	r3, r3, #8
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d005      	beq.n	80029c4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	689a      	ldr	r2, [r3, #8]
 80029bc:	2380      	movs	r3, #128	@ 0x80
 80029be:	00db      	lsls	r3, r3, #3
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d107      	bne.n	80029d4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2140      	movs	r1, #64	@ 0x40
 80029d0:	438a      	bics	r2, r1
 80029d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80029d8:	2380      	movs	r3, #128	@ 0x80
 80029da:	019b      	lsls	r3, r3, #6
 80029dc:	429a      	cmp	r2, r3
 80029de:	d110      	bne.n	8002a02 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	491a      	ldr	r1, [pc, #104]	@ (8002a54 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80029ec:	400a      	ands	r2, r1
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2180      	movs	r1, #128	@ 0x80
 80029fc:	0189      	lsls	r1, r1, #6
 80029fe:	430a      	orrs	r2, r1
 8002a00:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	225d      	movs	r2, #93	@ 0x5d
 8002a06:	2101      	movs	r1, #1
 8002a08:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	225c      	movs	r2, #92	@ 0x5c
 8002a0e:	2100      	movs	r1, #0
 8002a10:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e017      	b.n	8002a46 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d101      	bne.n	8002a20 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	3b01      	subs	r3, #1
 8002a24:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	68ba      	ldr	r2, [r7, #8]
 8002a2e:	4013      	ands	r3, r2
 8002a30:	68ba      	ldr	r2, [r7, #8]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	425a      	negs	r2, r3
 8002a36:	4153      	adcs	r3, r2
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	001a      	movs	r2, r3
 8002a3c:	1dfb      	adds	r3, r7, #7
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d197      	bne.n	8002974 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	0018      	movs	r0, r3
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	b008      	add	sp, #32
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	46c0      	nop			@ (mov r8, r8)
 8002a50:	20000010 	.word	0x20000010
 8002a54:	ffffdfff 	.word	0xffffdfff

08002a58 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b08a      	sub	sp, #40	@ 0x28
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	60f8      	str	r0, [r7, #12]
 8002a60:	60b9      	str	r1, [r7, #8]
 8002a62:	607a      	str	r2, [r7, #4]
 8002a64:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002a66:	2317      	movs	r3, #23
 8002a68:	18fb      	adds	r3, r7, r3
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002a6e:	f7fe f9b9 	bl	8000de4 <HAL_GetTick>
 8002a72:	0002      	movs	r2, r0
 8002a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a76:	1a9b      	subs	r3, r3, r2
 8002a78:	683a      	ldr	r2, [r7, #0]
 8002a7a:	18d3      	adds	r3, r2, r3
 8002a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002a7e:	f7fe f9b1 	bl	8000de4 <HAL_GetTick>
 8002a82:	0003      	movs	r3, r0
 8002a84:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	330c      	adds	r3, #12
 8002a8c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002a8e:	4b41      	ldr	r3, [pc, #260]	@ (8002b94 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	0013      	movs	r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	189b      	adds	r3, r3, r2
 8002a98:	00da      	lsls	r2, r3, #3
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	0d1b      	lsrs	r3, r3, #20
 8002a9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002aa0:	4353      	muls	r3, r2
 8002aa2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002aa4:	e068      	b.n	8002b78 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	23c0      	movs	r3, #192	@ 0xc0
 8002aaa:	00db      	lsls	r3, r3, #3
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d10a      	bne.n	8002ac6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d107      	bne.n	8002ac6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	b2da      	uxtb	r2, r3
 8002abc:	2117      	movs	r1, #23
 8002abe:	187b      	adds	r3, r7, r1
 8002ac0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002ac2:	187b      	adds	r3, r7, r1
 8002ac4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	d055      	beq.n	8002b78 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002acc:	f7fe f98a 	bl	8000de4 <HAL_GetTick>
 8002ad0:	0002      	movs	r2, r0
 8002ad2:	6a3b      	ldr	r3, [r7, #32]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d902      	bls.n	8002ae2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8002adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d142      	bne.n	8002b68 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	21e0      	movs	r1, #224	@ 0xe0
 8002aee:	438a      	bics	r2, r1
 8002af0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	685a      	ldr	r2, [r3, #4]
 8002af6:	2382      	movs	r3, #130	@ 0x82
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d113      	bne.n	8002b26 <SPI_WaitFifoStateUntilTimeout+0xce>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	689a      	ldr	r2, [r3, #8]
 8002b02:	2380      	movs	r3, #128	@ 0x80
 8002b04:	021b      	lsls	r3, r3, #8
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d005      	beq.n	8002b16 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	689a      	ldr	r2, [r3, #8]
 8002b0e:	2380      	movs	r3, #128	@ 0x80
 8002b10:	00db      	lsls	r3, r3, #3
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d107      	bne.n	8002b26 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2140      	movs	r1, #64	@ 0x40
 8002b22:	438a      	bics	r2, r1
 8002b24:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b2a:	2380      	movs	r3, #128	@ 0x80
 8002b2c:	019b      	lsls	r3, r3, #6
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d110      	bne.n	8002b54 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4916      	ldr	r1, [pc, #88]	@ (8002b98 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8002b3e:	400a      	ands	r2, r1
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2180      	movs	r1, #128	@ 0x80
 8002b4e:	0189      	lsls	r1, r1, #6
 8002b50:	430a      	orrs	r2, r1
 8002b52:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	225d      	movs	r2, #93	@ 0x5d
 8002b58:	2101      	movs	r1, #1
 8002b5a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	225c      	movs	r2, #92	@ 0x5c
 8002b60:	2100      	movs	r1, #0
 8002b62:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e010      	b.n	8002b8a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d101      	bne.n	8002b72 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	3b01      	subs	r3, #1
 8002b76:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	68ba      	ldr	r2, [r7, #8]
 8002b80:	4013      	ands	r3, r2
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d18e      	bne.n	8002aa6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	0018      	movs	r0, r3
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	b00a      	add	sp, #40	@ 0x28
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	46c0      	nop			@ (mov r8, r8)
 8002b94:	20000010 	.word	0x20000010
 8002b98:	ffffdfff 	.word	0xffffdfff

08002b9c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af02      	add	r7, sp, #8
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002ba8:	68ba      	ldr	r2, [r7, #8]
 8002baa:	23c0      	movs	r3, #192	@ 0xc0
 8002bac:	0159      	lsls	r1, r3, #5
 8002bae:	68f8      	ldr	r0, [r7, #12]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	0013      	movs	r3, r2
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f7ff ff4e 	bl	8002a58 <SPI_WaitFifoStateUntilTimeout>
 8002bbc:	1e03      	subs	r3, r0, #0
 8002bbe:	d007      	beq.n	8002bd0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bc4:	2220      	movs	r2, #32
 8002bc6:	431a      	orrs	r2, r3
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e027      	b.n	8002c20 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002bd0:	68ba      	ldr	r2, [r7, #8]
 8002bd2:	68f8      	ldr	r0, [r7, #12]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	9300      	str	r3, [sp, #0]
 8002bd8:	0013      	movs	r3, r2
 8002bda:	2200      	movs	r2, #0
 8002bdc:	2180      	movs	r1, #128	@ 0x80
 8002bde:	f7ff fead 	bl	800293c <SPI_WaitFlagStateUntilTimeout>
 8002be2:	1e03      	subs	r3, r0, #0
 8002be4:	d007      	beq.n	8002bf6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bea:	2220      	movs	r2, #32
 8002bec:	431a      	orrs	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e014      	b.n	8002c20 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002bf6:	68ba      	ldr	r2, [r7, #8]
 8002bf8:	23c0      	movs	r3, #192	@ 0xc0
 8002bfa:	00d9      	lsls	r1, r3, #3
 8002bfc:	68f8      	ldr	r0, [r7, #12]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	9300      	str	r3, [sp, #0]
 8002c02:	0013      	movs	r3, r2
 8002c04:	2200      	movs	r2, #0
 8002c06:	f7ff ff27 	bl	8002a58 <SPI_WaitFifoStateUntilTimeout>
 8002c0a:	1e03      	subs	r3, r0, #0
 8002c0c:	d007      	beq.n	8002c1e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c12:	2220      	movs	r2, #32
 8002c14:	431a      	orrs	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e000      	b.n	8002c20 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002c1e:	2300      	movs	r3, #0
}
 8002c20:	0018      	movs	r0, r3
 8002c22:	46bd      	mov	sp, r7
 8002c24:	b004      	add	sp, #16
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002c30:	f7fe f8d8 	bl	8000de4 <HAL_GetTick>
 8002c34:	0003      	movs	r3, r0
 8002c36:	60fb      	str	r3, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	685a      	ldr	r2, [r3, #4]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2120      	movs	r1, #32
 8002c44:	438a      	bics	r2, r1
 8002c46:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002c48:	68fa      	ldr	r2, [r7, #12]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2164      	movs	r1, #100	@ 0x64
 8002c4e:	0018      	movs	r0, r3
 8002c50:	f7ff ffa4 	bl	8002b9c <SPI_EndRxTxTransaction>
 8002c54:	1e03      	subs	r3, r0, #0
 8002c56:	d005      	beq.n	8002c64 <SPI_CloseRxTx_ISR+0x3c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d117      	bne.n	8002c9c <SPI_CloseRxTx_ISR+0x74>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	225d      	movs	r2, #93	@ 0x5d
 8002c70:	5c9b      	ldrb	r3, [r3, r2]
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	2b04      	cmp	r3, #4
 8002c76:	d108      	bne.n	8002c8a <SPI_CloseRxTx_ISR+0x62>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	225d      	movs	r2, #93	@ 0x5d
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	5499      	strb	r1, [r3, r2]
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	0018      	movs	r0, r3
 8002c84:	f7ff fd24 	bl	80026d0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8002c88:	e010      	b.n	8002cac <SPI_CloseRxTx_ISR+0x84>
        hspi->State = HAL_SPI_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	225d      	movs	r2, #93	@ 0x5d
 8002c8e:	2101      	movs	r1, #1
 8002c90:	5499      	strb	r1, [r3, r2]
        HAL_SPI_TxRxCpltCallback(hspi);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	0018      	movs	r0, r3
 8002c96:	f7fd fdc1 	bl	800081c <HAL_SPI_TxRxCpltCallback>
}
 8002c9a:	e007      	b.n	8002cac <SPI_CloseRxTx_ISR+0x84>
      hspi->State = HAL_SPI_STATE_READY;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	225d      	movs	r2, #93	@ 0x5d
 8002ca0:	2101      	movs	r1, #1
 8002ca2:	5499      	strb	r1, [r3, r2]
      HAL_SPI_ErrorCallback(hspi);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f7ff fd1a 	bl	80026e0 <HAL_SPI_ErrorCallback>
}
 8002cac:	46c0      	nop			@ (mov r8, r8)
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	b004      	add	sp, #16
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e046      	b.n	8002d54 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2288      	movs	r2, #136	@ 0x88
 8002cca:	589b      	ldr	r3, [r3, r2]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d107      	bne.n	8002ce0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2284      	movs	r2, #132	@ 0x84
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	0018      	movs	r0, r3
 8002cdc:	f7fd ff78 	bl	8000bd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2288      	movs	r2, #136	@ 0x88
 8002ce4:	2124      	movs	r1, #36	@ 0x24
 8002ce6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	2101      	movs	r1, #1
 8002cf4:	438a      	bics	r2, r1
 8002cf6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d003      	beq.n	8002d08 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	0018      	movs	r0, r3
 8002d04:	f000 fb8e 	bl	8003424 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	0018      	movs	r0, r3
 8002d0c:	f000 f8cc 	bl	8002ea8 <UART_SetConfig>
 8002d10:	0003      	movs	r3, r0
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d101      	bne.n	8002d1a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e01c      	b.n	8002d54 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	685a      	ldr	r2, [r3, #4]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	490d      	ldr	r1, [pc, #52]	@ (8002d5c <HAL_UART_Init+0xa8>)
 8002d26:	400a      	ands	r2, r1
 8002d28:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689a      	ldr	r2, [r3, #8]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	212a      	movs	r1, #42	@ 0x2a
 8002d36:	438a      	bics	r2, r1
 8002d38:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2101      	movs	r1, #1
 8002d46:	430a      	orrs	r2, r1
 8002d48:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f000 fc1d 	bl	800358c <UART_CheckIdleState>
 8002d52:	0003      	movs	r3, r0
}
 8002d54:	0018      	movs	r0, r3
 8002d56:	46bd      	mov	sp, r7
 8002d58:	b002      	add	sp, #8
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	ffffb7ff 	.word	0xffffb7ff

08002d60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b08a      	sub	sp, #40	@ 0x28
 8002d64:	af02      	add	r7, sp, #8
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	603b      	str	r3, [r7, #0]
 8002d6c:	1dbb      	adds	r3, r7, #6
 8002d6e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2288      	movs	r2, #136	@ 0x88
 8002d74:	589b      	ldr	r3, [r3, r2]
 8002d76:	2b20      	cmp	r3, #32
 8002d78:	d000      	beq.n	8002d7c <HAL_UART_Transmit+0x1c>
 8002d7a:	e090      	b.n	8002e9e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d003      	beq.n	8002d8a <HAL_UART_Transmit+0x2a>
 8002d82:	1dbb      	adds	r3, r7, #6
 8002d84:	881b      	ldrh	r3, [r3, #0]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d101      	bne.n	8002d8e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e088      	b.n	8002ea0 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	689a      	ldr	r2, [r3, #8]
 8002d92:	2380      	movs	r3, #128	@ 0x80
 8002d94:	015b      	lsls	r3, r3, #5
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d109      	bne.n	8002dae <HAL_UART_Transmit+0x4e>
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d105      	bne.n	8002dae <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	2201      	movs	r2, #1
 8002da6:	4013      	ands	r3, r2
 8002da8:	d001      	beq.n	8002dae <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e078      	b.n	8002ea0 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2290      	movs	r2, #144	@ 0x90
 8002db2:	2100      	movs	r1, #0
 8002db4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2288      	movs	r2, #136	@ 0x88
 8002dba:	2121      	movs	r1, #33	@ 0x21
 8002dbc:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002dbe:	f7fe f811 	bl	8000de4 <HAL_GetTick>
 8002dc2:	0003      	movs	r3, r0
 8002dc4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	1dba      	adds	r2, r7, #6
 8002dca:	2154      	movs	r1, #84	@ 0x54
 8002dcc:	8812      	ldrh	r2, [r2, #0]
 8002dce:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	1dba      	adds	r2, r7, #6
 8002dd4:	2156      	movs	r1, #86	@ 0x56
 8002dd6:	8812      	ldrh	r2, [r2, #0]
 8002dd8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	689a      	ldr	r2, [r3, #8]
 8002dde:	2380      	movs	r3, #128	@ 0x80
 8002de0:	015b      	lsls	r3, r3, #5
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d108      	bne.n	8002df8 <HAL_UART_Transmit+0x98>
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d104      	bne.n	8002df8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002dee:	2300      	movs	r3, #0
 8002df0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	61bb      	str	r3, [r7, #24]
 8002df6:	e003      	b.n	8002e00 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e00:	e030      	b.n	8002e64 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	68f8      	ldr	r0, [r7, #12]
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	9300      	str	r3, [sp, #0]
 8002e0a:	0013      	movs	r3, r2
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	2180      	movs	r1, #128	@ 0x80
 8002e10:	f000 fc66 	bl	80036e0 <UART_WaitOnFlagUntilTimeout>
 8002e14:	1e03      	subs	r3, r0, #0
 8002e16:	d005      	beq.n	8002e24 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2288      	movs	r2, #136	@ 0x88
 8002e1c:	2120      	movs	r1, #32
 8002e1e:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002e20:	2303      	movs	r3, #3
 8002e22:	e03d      	b.n	8002ea0 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d10b      	bne.n	8002e42 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e2a:	69bb      	ldr	r3, [r7, #24]
 8002e2c:	881b      	ldrh	r3, [r3, #0]
 8002e2e:	001a      	movs	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	05d2      	lsls	r2, r2, #23
 8002e36:	0dd2      	lsrs	r2, r2, #23
 8002e38:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	3302      	adds	r3, #2
 8002e3e:	61bb      	str	r3, [r7, #24]
 8002e40:	e007      	b.n	8002e52 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	781a      	ldrb	r2, [r3, #0]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	3301      	adds	r3, #1
 8002e50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2256      	movs	r2, #86	@ 0x56
 8002e56:	5a9b      	ldrh	r3, [r3, r2]
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	b299      	uxth	r1, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2256      	movs	r2, #86	@ 0x56
 8002e62:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2256      	movs	r2, #86	@ 0x56
 8002e68:	5a9b      	ldrh	r3, [r3, r2]
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d1c8      	bne.n	8002e02 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e70:	697a      	ldr	r2, [r7, #20]
 8002e72:	68f8      	ldr	r0, [r7, #12]
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	9300      	str	r3, [sp, #0]
 8002e78:	0013      	movs	r3, r2
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	2140      	movs	r1, #64	@ 0x40
 8002e7e:	f000 fc2f 	bl	80036e0 <UART_WaitOnFlagUntilTimeout>
 8002e82:	1e03      	subs	r3, r0, #0
 8002e84:	d005      	beq.n	8002e92 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2288      	movs	r2, #136	@ 0x88
 8002e8a:	2120      	movs	r1, #32
 8002e8c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e006      	b.n	8002ea0 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2288      	movs	r2, #136	@ 0x88
 8002e96:	2120      	movs	r1, #32
 8002e98:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	e000      	b.n	8002ea0 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8002e9e:	2302      	movs	r3, #2
  }
}
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	b008      	add	sp, #32
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ea8:	b5b0      	push	{r4, r5, r7, lr}
 8002eaa:	b090      	sub	sp, #64	@ 0x40
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002eb0:	231a      	movs	r3, #26
 8002eb2:	2220      	movs	r2, #32
 8002eb4:	189b      	adds	r3, r3, r2
 8002eb6:	19db      	adds	r3, r3, r7
 8002eb8:	2200      	movs	r2, #0
 8002eba:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec2:	691b      	ldr	r3, [r3, #16]
 8002ec4:	431a      	orrs	r2, r3
 8002ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ec8:	695b      	ldr	r3, [r3, #20]
 8002eca:	431a      	orrs	r2, r3
 8002ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ece:	69db      	ldr	r3, [r3, #28]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4aaf      	ldr	r2, [pc, #700]	@ (8003198 <UART_SetConfig+0x2f0>)
 8002edc:	4013      	ands	r3, r2
 8002ede:	0019      	movs	r1, r3
 8002ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ee6:	430b      	orrs	r3, r1
 8002ee8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	4aaa      	ldr	r2, [pc, #680]	@ (800319c <UART_SetConfig+0x2f4>)
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	0018      	movs	r0, r3
 8002ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef8:	68d9      	ldr	r1, [r3, #12]
 8002efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	0003      	movs	r3, r0
 8002f00:	430b      	orrs	r3, r1
 8002f02:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4aa4      	ldr	r2, [pc, #656]	@ (80031a0 <UART_SetConfig+0x2f8>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d004      	beq.n	8002f1e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f16:	6a1b      	ldr	r3, [r3, #32]
 8002f18:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	4a9f      	ldr	r2, [pc, #636]	@ (80031a4 <UART_SetConfig+0x2fc>)
 8002f26:	4013      	ands	r3, r2
 8002f28:	0019      	movs	r1, r3
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f30:	430b      	orrs	r3, r1
 8002f32:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f3a:	220f      	movs	r2, #15
 8002f3c:	4393      	bics	r3, r2
 8002f3e:	0018      	movs	r0, r3
 8002f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f42:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	0003      	movs	r3, r0
 8002f4a:	430b      	orrs	r3, r1
 8002f4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a95      	ldr	r2, [pc, #596]	@ (80031a8 <UART_SetConfig+0x300>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d131      	bne.n	8002fbc <UART_SetConfig+0x114>
 8002f58:	4b94      	ldr	r3, [pc, #592]	@ (80031ac <UART_SetConfig+0x304>)
 8002f5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f5c:	2203      	movs	r2, #3
 8002f5e:	4013      	ands	r3, r2
 8002f60:	2b03      	cmp	r3, #3
 8002f62:	d01d      	beq.n	8002fa0 <UART_SetConfig+0xf8>
 8002f64:	d823      	bhi.n	8002fae <UART_SetConfig+0x106>
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d00c      	beq.n	8002f84 <UART_SetConfig+0xdc>
 8002f6a:	d820      	bhi.n	8002fae <UART_SetConfig+0x106>
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d002      	beq.n	8002f76 <UART_SetConfig+0xce>
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d00e      	beq.n	8002f92 <UART_SetConfig+0xea>
 8002f74:	e01b      	b.n	8002fae <UART_SetConfig+0x106>
 8002f76:	231b      	movs	r3, #27
 8002f78:	2220      	movs	r2, #32
 8002f7a:	189b      	adds	r3, r3, r2
 8002f7c:	19db      	adds	r3, r3, r7
 8002f7e:	2200      	movs	r2, #0
 8002f80:	701a      	strb	r2, [r3, #0]
 8002f82:	e0b4      	b.n	80030ee <UART_SetConfig+0x246>
 8002f84:	231b      	movs	r3, #27
 8002f86:	2220      	movs	r2, #32
 8002f88:	189b      	adds	r3, r3, r2
 8002f8a:	19db      	adds	r3, r3, r7
 8002f8c:	2202      	movs	r2, #2
 8002f8e:	701a      	strb	r2, [r3, #0]
 8002f90:	e0ad      	b.n	80030ee <UART_SetConfig+0x246>
 8002f92:	231b      	movs	r3, #27
 8002f94:	2220      	movs	r2, #32
 8002f96:	189b      	adds	r3, r3, r2
 8002f98:	19db      	adds	r3, r3, r7
 8002f9a:	2204      	movs	r2, #4
 8002f9c:	701a      	strb	r2, [r3, #0]
 8002f9e:	e0a6      	b.n	80030ee <UART_SetConfig+0x246>
 8002fa0:	231b      	movs	r3, #27
 8002fa2:	2220      	movs	r2, #32
 8002fa4:	189b      	adds	r3, r3, r2
 8002fa6:	19db      	adds	r3, r3, r7
 8002fa8:	2208      	movs	r2, #8
 8002faa:	701a      	strb	r2, [r3, #0]
 8002fac:	e09f      	b.n	80030ee <UART_SetConfig+0x246>
 8002fae:	231b      	movs	r3, #27
 8002fb0:	2220      	movs	r2, #32
 8002fb2:	189b      	adds	r3, r3, r2
 8002fb4:	19db      	adds	r3, r3, r7
 8002fb6:	2210      	movs	r2, #16
 8002fb8:	701a      	strb	r2, [r3, #0]
 8002fba:	e098      	b.n	80030ee <UART_SetConfig+0x246>
 8002fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a7b      	ldr	r2, [pc, #492]	@ (80031b0 <UART_SetConfig+0x308>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d131      	bne.n	800302a <UART_SetConfig+0x182>
 8002fc6:	4b79      	ldr	r3, [pc, #484]	@ (80031ac <UART_SetConfig+0x304>)
 8002fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fca:	220c      	movs	r2, #12
 8002fcc:	4013      	ands	r3, r2
 8002fce:	2b0c      	cmp	r3, #12
 8002fd0:	d01d      	beq.n	800300e <UART_SetConfig+0x166>
 8002fd2:	d823      	bhi.n	800301c <UART_SetConfig+0x174>
 8002fd4:	2b08      	cmp	r3, #8
 8002fd6:	d00c      	beq.n	8002ff2 <UART_SetConfig+0x14a>
 8002fd8:	d820      	bhi.n	800301c <UART_SetConfig+0x174>
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d002      	beq.n	8002fe4 <UART_SetConfig+0x13c>
 8002fde:	2b04      	cmp	r3, #4
 8002fe0:	d00e      	beq.n	8003000 <UART_SetConfig+0x158>
 8002fe2:	e01b      	b.n	800301c <UART_SetConfig+0x174>
 8002fe4:	231b      	movs	r3, #27
 8002fe6:	2220      	movs	r2, #32
 8002fe8:	189b      	adds	r3, r3, r2
 8002fea:	19db      	adds	r3, r3, r7
 8002fec:	2200      	movs	r2, #0
 8002fee:	701a      	strb	r2, [r3, #0]
 8002ff0:	e07d      	b.n	80030ee <UART_SetConfig+0x246>
 8002ff2:	231b      	movs	r3, #27
 8002ff4:	2220      	movs	r2, #32
 8002ff6:	189b      	adds	r3, r3, r2
 8002ff8:	19db      	adds	r3, r3, r7
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	701a      	strb	r2, [r3, #0]
 8002ffe:	e076      	b.n	80030ee <UART_SetConfig+0x246>
 8003000:	231b      	movs	r3, #27
 8003002:	2220      	movs	r2, #32
 8003004:	189b      	adds	r3, r3, r2
 8003006:	19db      	adds	r3, r3, r7
 8003008:	2204      	movs	r2, #4
 800300a:	701a      	strb	r2, [r3, #0]
 800300c:	e06f      	b.n	80030ee <UART_SetConfig+0x246>
 800300e:	231b      	movs	r3, #27
 8003010:	2220      	movs	r2, #32
 8003012:	189b      	adds	r3, r3, r2
 8003014:	19db      	adds	r3, r3, r7
 8003016:	2208      	movs	r2, #8
 8003018:	701a      	strb	r2, [r3, #0]
 800301a:	e068      	b.n	80030ee <UART_SetConfig+0x246>
 800301c:	231b      	movs	r3, #27
 800301e:	2220      	movs	r2, #32
 8003020:	189b      	adds	r3, r3, r2
 8003022:	19db      	adds	r3, r3, r7
 8003024:	2210      	movs	r2, #16
 8003026:	701a      	strb	r2, [r3, #0]
 8003028:	e061      	b.n	80030ee <UART_SetConfig+0x246>
 800302a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a61      	ldr	r2, [pc, #388]	@ (80031b4 <UART_SetConfig+0x30c>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d106      	bne.n	8003042 <UART_SetConfig+0x19a>
 8003034:	231b      	movs	r3, #27
 8003036:	2220      	movs	r2, #32
 8003038:	189b      	adds	r3, r3, r2
 800303a:	19db      	adds	r3, r3, r7
 800303c:	2200      	movs	r2, #0
 800303e:	701a      	strb	r2, [r3, #0]
 8003040:	e055      	b.n	80030ee <UART_SetConfig+0x246>
 8003042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a5c      	ldr	r2, [pc, #368]	@ (80031b8 <UART_SetConfig+0x310>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d106      	bne.n	800305a <UART_SetConfig+0x1b2>
 800304c:	231b      	movs	r3, #27
 800304e:	2220      	movs	r2, #32
 8003050:	189b      	adds	r3, r3, r2
 8003052:	19db      	adds	r3, r3, r7
 8003054:	2200      	movs	r2, #0
 8003056:	701a      	strb	r2, [r3, #0]
 8003058:	e049      	b.n	80030ee <UART_SetConfig+0x246>
 800305a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a50      	ldr	r2, [pc, #320]	@ (80031a0 <UART_SetConfig+0x2f8>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d13e      	bne.n	80030e2 <UART_SetConfig+0x23a>
 8003064:	4b51      	ldr	r3, [pc, #324]	@ (80031ac <UART_SetConfig+0x304>)
 8003066:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003068:	23c0      	movs	r3, #192	@ 0xc0
 800306a:	011b      	lsls	r3, r3, #4
 800306c:	4013      	ands	r3, r2
 800306e:	22c0      	movs	r2, #192	@ 0xc0
 8003070:	0112      	lsls	r2, r2, #4
 8003072:	4293      	cmp	r3, r2
 8003074:	d027      	beq.n	80030c6 <UART_SetConfig+0x21e>
 8003076:	22c0      	movs	r2, #192	@ 0xc0
 8003078:	0112      	lsls	r2, r2, #4
 800307a:	4293      	cmp	r3, r2
 800307c:	d82a      	bhi.n	80030d4 <UART_SetConfig+0x22c>
 800307e:	2280      	movs	r2, #128	@ 0x80
 8003080:	0112      	lsls	r2, r2, #4
 8003082:	4293      	cmp	r3, r2
 8003084:	d011      	beq.n	80030aa <UART_SetConfig+0x202>
 8003086:	2280      	movs	r2, #128	@ 0x80
 8003088:	0112      	lsls	r2, r2, #4
 800308a:	4293      	cmp	r3, r2
 800308c:	d822      	bhi.n	80030d4 <UART_SetConfig+0x22c>
 800308e:	2b00      	cmp	r3, #0
 8003090:	d004      	beq.n	800309c <UART_SetConfig+0x1f4>
 8003092:	2280      	movs	r2, #128	@ 0x80
 8003094:	00d2      	lsls	r2, r2, #3
 8003096:	4293      	cmp	r3, r2
 8003098:	d00e      	beq.n	80030b8 <UART_SetConfig+0x210>
 800309a:	e01b      	b.n	80030d4 <UART_SetConfig+0x22c>
 800309c:	231b      	movs	r3, #27
 800309e:	2220      	movs	r2, #32
 80030a0:	189b      	adds	r3, r3, r2
 80030a2:	19db      	adds	r3, r3, r7
 80030a4:	2200      	movs	r2, #0
 80030a6:	701a      	strb	r2, [r3, #0]
 80030a8:	e021      	b.n	80030ee <UART_SetConfig+0x246>
 80030aa:	231b      	movs	r3, #27
 80030ac:	2220      	movs	r2, #32
 80030ae:	189b      	adds	r3, r3, r2
 80030b0:	19db      	adds	r3, r3, r7
 80030b2:	2202      	movs	r2, #2
 80030b4:	701a      	strb	r2, [r3, #0]
 80030b6:	e01a      	b.n	80030ee <UART_SetConfig+0x246>
 80030b8:	231b      	movs	r3, #27
 80030ba:	2220      	movs	r2, #32
 80030bc:	189b      	adds	r3, r3, r2
 80030be:	19db      	adds	r3, r3, r7
 80030c0:	2204      	movs	r2, #4
 80030c2:	701a      	strb	r2, [r3, #0]
 80030c4:	e013      	b.n	80030ee <UART_SetConfig+0x246>
 80030c6:	231b      	movs	r3, #27
 80030c8:	2220      	movs	r2, #32
 80030ca:	189b      	adds	r3, r3, r2
 80030cc:	19db      	adds	r3, r3, r7
 80030ce:	2208      	movs	r2, #8
 80030d0:	701a      	strb	r2, [r3, #0]
 80030d2:	e00c      	b.n	80030ee <UART_SetConfig+0x246>
 80030d4:	231b      	movs	r3, #27
 80030d6:	2220      	movs	r2, #32
 80030d8:	189b      	adds	r3, r3, r2
 80030da:	19db      	adds	r3, r3, r7
 80030dc:	2210      	movs	r2, #16
 80030de:	701a      	strb	r2, [r3, #0]
 80030e0:	e005      	b.n	80030ee <UART_SetConfig+0x246>
 80030e2:	231b      	movs	r3, #27
 80030e4:	2220      	movs	r2, #32
 80030e6:	189b      	adds	r3, r3, r2
 80030e8:	19db      	adds	r3, r3, r7
 80030ea:	2210      	movs	r2, #16
 80030ec:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80030ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a2b      	ldr	r2, [pc, #172]	@ (80031a0 <UART_SetConfig+0x2f8>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d000      	beq.n	80030fa <UART_SetConfig+0x252>
 80030f8:	e0a9      	b.n	800324e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80030fa:	231b      	movs	r3, #27
 80030fc:	2220      	movs	r2, #32
 80030fe:	189b      	adds	r3, r3, r2
 8003100:	19db      	adds	r3, r3, r7
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	2b08      	cmp	r3, #8
 8003106:	d015      	beq.n	8003134 <UART_SetConfig+0x28c>
 8003108:	dc18      	bgt.n	800313c <UART_SetConfig+0x294>
 800310a:	2b04      	cmp	r3, #4
 800310c:	d00d      	beq.n	800312a <UART_SetConfig+0x282>
 800310e:	dc15      	bgt.n	800313c <UART_SetConfig+0x294>
 8003110:	2b00      	cmp	r3, #0
 8003112:	d002      	beq.n	800311a <UART_SetConfig+0x272>
 8003114:	2b02      	cmp	r3, #2
 8003116:	d005      	beq.n	8003124 <UART_SetConfig+0x27c>
 8003118:	e010      	b.n	800313c <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800311a:	f7fe fe8d 	bl	8001e38 <HAL_RCC_GetPCLK1Freq>
 800311e:	0003      	movs	r3, r0
 8003120:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003122:	e014      	b.n	800314e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003124:	4b25      	ldr	r3, [pc, #148]	@ (80031bc <UART_SetConfig+0x314>)
 8003126:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003128:	e011      	b.n	800314e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800312a:	f7fe fdf9 	bl	8001d20 <HAL_RCC_GetSysClockFreq>
 800312e:	0003      	movs	r3, r0
 8003130:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003132:	e00c      	b.n	800314e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003134:	2380      	movs	r3, #128	@ 0x80
 8003136:	021b      	lsls	r3, r3, #8
 8003138:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800313a:	e008      	b.n	800314e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 800313c:	2300      	movs	r3, #0
 800313e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003140:	231a      	movs	r3, #26
 8003142:	2220      	movs	r2, #32
 8003144:	189b      	adds	r3, r3, r2
 8003146:	19db      	adds	r3, r3, r7
 8003148:	2201      	movs	r2, #1
 800314a:	701a      	strb	r2, [r3, #0]
        break;
 800314c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800314e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003150:	2b00      	cmp	r3, #0
 8003152:	d100      	bne.n	8003156 <UART_SetConfig+0x2ae>
 8003154:	e14b      	b.n	80033ee <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800315a:	4b19      	ldr	r3, [pc, #100]	@ (80031c0 <UART_SetConfig+0x318>)
 800315c:	0052      	lsls	r2, r2, #1
 800315e:	5ad3      	ldrh	r3, [r2, r3]
 8003160:	0019      	movs	r1, r3
 8003162:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003164:	f7fc ffce 	bl	8000104 <__udivsi3>
 8003168:	0003      	movs	r3, r0
 800316a:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800316c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316e:	685a      	ldr	r2, [r3, #4]
 8003170:	0013      	movs	r3, r2
 8003172:	005b      	lsls	r3, r3, #1
 8003174:	189b      	adds	r3, r3, r2
 8003176:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003178:	429a      	cmp	r2, r3
 800317a:	d305      	bcc.n	8003188 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800317c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003182:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003184:	429a      	cmp	r2, r3
 8003186:	d91d      	bls.n	80031c4 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003188:	231a      	movs	r3, #26
 800318a:	2220      	movs	r2, #32
 800318c:	189b      	adds	r3, r3, r2
 800318e:	19db      	adds	r3, r3, r7
 8003190:	2201      	movs	r2, #1
 8003192:	701a      	strb	r2, [r3, #0]
 8003194:	e12b      	b.n	80033ee <UART_SetConfig+0x546>
 8003196:	46c0      	nop			@ (mov r8, r8)
 8003198:	cfff69f3 	.word	0xcfff69f3
 800319c:	ffffcfff 	.word	0xffffcfff
 80031a0:	40008000 	.word	0x40008000
 80031a4:	11fff4ff 	.word	0x11fff4ff
 80031a8:	40013800 	.word	0x40013800
 80031ac:	40021000 	.word	0x40021000
 80031b0:	40004400 	.word	0x40004400
 80031b4:	40004800 	.word	0x40004800
 80031b8:	40004c00 	.word	0x40004c00
 80031bc:	00f42400 	.word	0x00f42400
 80031c0:	08004520 	.word	0x08004520
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80031c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031c6:	61bb      	str	r3, [r7, #24]
 80031c8:	2300      	movs	r3, #0
 80031ca:	61fb      	str	r3, [r7, #28]
 80031cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031d0:	4b92      	ldr	r3, [pc, #584]	@ (800341c <UART_SetConfig+0x574>)
 80031d2:	0052      	lsls	r2, r2, #1
 80031d4:	5ad3      	ldrh	r3, [r2, r3]
 80031d6:	613b      	str	r3, [r7, #16]
 80031d8:	2300      	movs	r3, #0
 80031da:	617b      	str	r3, [r7, #20]
 80031dc:	693a      	ldr	r2, [r7, #16]
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	69b8      	ldr	r0, [r7, #24]
 80031e2:	69f9      	ldr	r1, [r7, #28]
 80031e4:	f7fd f904 	bl	80003f0 <__aeabi_uldivmod>
 80031e8:	0002      	movs	r2, r0
 80031ea:	000b      	movs	r3, r1
 80031ec:	0e11      	lsrs	r1, r2, #24
 80031ee:	021d      	lsls	r5, r3, #8
 80031f0:	430d      	orrs	r5, r1
 80031f2:	0214      	lsls	r4, r2, #8
 80031f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	085b      	lsrs	r3, r3, #1
 80031fa:	60bb      	str	r3, [r7, #8]
 80031fc:	2300      	movs	r3, #0
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	68b8      	ldr	r0, [r7, #8]
 8003202:	68f9      	ldr	r1, [r7, #12]
 8003204:	1900      	adds	r0, r0, r4
 8003206:	4169      	adcs	r1, r5
 8003208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	603b      	str	r3, [r7, #0]
 800320e:	2300      	movs	r3, #0
 8003210:	607b      	str	r3, [r7, #4]
 8003212:	683a      	ldr	r2, [r7, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f7fd f8eb 	bl	80003f0 <__aeabi_uldivmod>
 800321a:	0002      	movs	r2, r0
 800321c:	000b      	movs	r3, r1
 800321e:	0013      	movs	r3, r2
 8003220:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003222:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003224:	23c0      	movs	r3, #192	@ 0xc0
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	429a      	cmp	r2, r3
 800322a:	d309      	bcc.n	8003240 <UART_SetConfig+0x398>
 800322c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800322e:	2380      	movs	r3, #128	@ 0x80
 8003230:	035b      	lsls	r3, r3, #13
 8003232:	429a      	cmp	r2, r3
 8003234:	d204      	bcs.n	8003240 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800323c:	60da      	str	r2, [r3, #12]
 800323e:	e0d6      	b.n	80033ee <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003240:	231a      	movs	r3, #26
 8003242:	2220      	movs	r2, #32
 8003244:	189b      	adds	r3, r3, r2
 8003246:	19db      	adds	r3, r3, r7
 8003248:	2201      	movs	r2, #1
 800324a:	701a      	strb	r2, [r3, #0]
 800324c:	e0cf      	b.n	80033ee <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800324e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003250:	69da      	ldr	r2, [r3, #28]
 8003252:	2380      	movs	r3, #128	@ 0x80
 8003254:	021b      	lsls	r3, r3, #8
 8003256:	429a      	cmp	r2, r3
 8003258:	d000      	beq.n	800325c <UART_SetConfig+0x3b4>
 800325a:	e070      	b.n	800333e <UART_SetConfig+0x496>
  {
    switch (clocksource)
 800325c:	231b      	movs	r3, #27
 800325e:	2220      	movs	r2, #32
 8003260:	189b      	adds	r3, r3, r2
 8003262:	19db      	adds	r3, r3, r7
 8003264:	781b      	ldrb	r3, [r3, #0]
 8003266:	2b08      	cmp	r3, #8
 8003268:	d015      	beq.n	8003296 <UART_SetConfig+0x3ee>
 800326a:	dc18      	bgt.n	800329e <UART_SetConfig+0x3f6>
 800326c:	2b04      	cmp	r3, #4
 800326e:	d00d      	beq.n	800328c <UART_SetConfig+0x3e4>
 8003270:	dc15      	bgt.n	800329e <UART_SetConfig+0x3f6>
 8003272:	2b00      	cmp	r3, #0
 8003274:	d002      	beq.n	800327c <UART_SetConfig+0x3d4>
 8003276:	2b02      	cmp	r3, #2
 8003278:	d005      	beq.n	8003286 <UART_SetConfig+0x3de>
 800327a:	e010      	b.n	800329e <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800327c:	f7fe fddc 	bl	8001e38 <HAL_RCC_GetPCLK1Freq>
 8003280:	0003      	movs	r3, r0
 8003282:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003284:	e014      	b.n	80032b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003286:	4b66      	ldr	r3, [pc, #408]	@ (8003420 <UART_SetConfig+0x578>)
 8003288:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800328a:	e011      	b.n	80032b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800328c:	f7fe fd48 	bl	8001d20 <HAL_RCC_GetSysClockFreq>
 8003290:	0003      	movs	r3, r0
 8003292:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003294:	e00c      	b.n	80032b0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003296:	2380      	movs	r3, #128	@ 0x80
 8003298:	021b      	lsls	r3, r3, #8
 800329a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800329c:	e008      	b.n	80032b0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800329e:	2300      	movs	r3, #0
 80032a0:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80032a2:	231a      	movs	r3, #26
 80032a4:	2220      	movs	r2, #32
 80032a6:	189b      	adds	r3, r3, r2
 80032a8:	19db      	adds	r3, r3, r7
 80032aa:	2201      	movs	r2, #1
 80032ac:	701a      	strb	r2, [r3, #0]
        break;
 80032ae:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d100      	bne.n	80032b8 <UART_SetConfig+0x410>
 80032b6:	e09a      	b.n	80033ee <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80032b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032bc:	4b57      	ldr	r3, [pc, #348]	@ (800341c <UART_SetConfig+0x574>)
 80032be:	0052      	lsls	r2, r2, #1
 80032c0:	5ad3      	ldrh	r3, [r2, r3]
 80032c2:	0019      	movs	r1, r3
 80032c4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80032c6:	f7fc ff1d 	bl	8000104 <__udivsi3>
 80032ca:	0003      	movs	r3, r0
 80032cc:	005a      	lsls	r2, r3, #1
 80032ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	085b      	lsrs	r3, r3, #1
 80032d4:	18d2      	adds	r2, r2, r3
 80032d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	0019      	movs	r1, r3
 80032dc:	0010      	movs	r0, r2
 80032de:	f7fc ff11 	bl	8000104 <__udivsi3>
 80032e2:	0003      	movs	r3, r0
 80032e4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032e8:	2b0f      	cmp	r3, #15
 80032ea:	d921      	bls.n	8003330 <UART_SetConfig+0x488>
 80032ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80032ee:	2380      	movs	r3, #128	@ 0x80
 80032f0:	025b      	lsls	r3, r3, #9
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d21c      	bcs.n	8003330 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	200e      	movs	r0, #14
 80032fc:	2420      	movs	r4, #32
 80032fe:	1903      	adds	r3, r0, r4
 8003300:	19db      	adds	r3, r3, r7
 8003302:	210f      	movs	r1, #15
 8003304:	438a      	bics	r2, r1
 8003306:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800330a:	085b      	lsrs	r3, r3, #1
 800330c:	b29b      	uxth	r3, r3
 800330e:	2207      	movs	r2, #7
 8003310:	4013      	ands	r3, r2
 8003312:	b299      	uxth	r1, r3
 8003314:	1903      	adds	r3, r0, r4
 8003316:	19db      	adds	r3, r3, r7
 8003318:	1902      	adds	r2, r0, r4
 800331a:	19d2      	adds	r2, r2, r7
 800331c:	8812      	ldrh	r2, [r2, #0]
 800331e:	430a      	orrs	r2, r1
 8003320:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	1902      	adds	r2, r0, r4
 8003328:	19d2      	adds	r2, r2, r7
 800332a:	8812      	ldrh	r2, [r2, #0]
 800332c:	60da      	str	r2, [r3, #12]
 800332e:	e05e      	b.n	80033ee <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003330:	231a      	movs	r3, #26
 8003332:	2220      	movs	r2, #32
 8003334:	189b      	adds	r3, r3, r2
 8003336:	19db      	adds	r3, r3, r7
 8003338:	2201      	movs	r2, #1
 800333a:	701a      	strb	r2, [r3, #0]
 800333c:	e057      	b.n	80033ee <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800333e:	231b      	movs	r3, #27
 8003340:	2220      	movs	r2, #32
 8003342:	189b      	adds	r3, r3, r2
 8003344:	19db      	adds	r3, r3, r7
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	2b08      	cmp	r3, #8
 800334a:	d015      	beq.n	8003378 <UART_SetConfig+0x4d0>
 800334c:	dc18      	bgt.n	8003380 <UART_SetConfig+0x4d8>
 800334e:	2b04      	cmp	r3, #4
 8003350:	d00d      	beq.n	800336e <UART_SetConfig+0x4c6>
 8003352:	dc15      	bgt.n	8003380 <UART_SetConfig+0x4d8>
 8003354:	2b00      	cmp	r3, #0
 8003356:	d002      	beq.n	800335e <UART_SetConfig+0x4b6>
 8003358:	2b02      	cmp	r3, #2
 800335a:	d005      	beq.n	8003368 <UART_SetConfig+0x4c0>
 800335c:	e010      	b.n	8003380 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800335e:	f7fe fd6b 	bl	8001e38 <HAL_RCC_GetPCLK1Freq>
 8003362:	0003      	movs	r3, r0
 8003364:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003366:	e014      	b.n	8003392 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003368:	4b2d      	ldr	r3, [pc, #180]	@ (8003420 <UART_SetConfig+0x578>)
 800336a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800336c:	e011      	b.n	8003392 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800336e:	f7fe fcd7 	bl	8001d20 <HAL_RCC_GetSysClockFreq>
 8003372:	0003      	movs	r3, r0
 8003374:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003376:	e00c      	b.n	8003392 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003378:	2380      	movs	r3, #128	@ 0x80
 800337a:	021b      	lsls	r3, r3, #8
 800337c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800337e:	e008      	b.n	8003392 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8003380:	2300      	movs	r3, #0
 8003382:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003384:	231a      	movs	r3, #26
 8003386:	2220      	movs	r2, #32
 8003388:	189b      	adds	r3, r3, r2
 800338a:	19db      	adds	r3, r3, r7
 800338c:	2201      	movs	r2, #1
 800338e:	701a      	strb	r2, [r3, #0]
        break;
 8003390:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003394:	2b00      	cmp	r3, #0
 8003396:	d02a      	beq.n	80033ee <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800339c:	4b1f      	ldr	r3, [pc, #124]	@ (800341c <UART_SetConfig+0x574>)
 800339e:	0052      	lsls	r2, r2, #1
 80033a0:	5ad3      	ldrh	r3, [r2, r3]
 80033a2:	0019      	movs	r1, r3
 80033a4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80033a6:	f7fc fead 	bl	8000104 <__udivsi3>
 80033aa:	0003      	movs	r3, r0
 80033ac:	001a      	movs	r2, r3
 80033ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	085b      	lsrs	r3, r3, #1
 80033b4:	18d2      	adds	r2, r2, r3
 80033b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	0019      	movs	r1, r3
 80033bc:	0010      	movs	r0, r2
 80033be:	f7fc fea1 	bl	8000104 <__udivsi3>
 80033c2:	0003      	movs	r3, r0
 80033c4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033c8:	2b0f      	cmp	r3, #15
 80033ca:	d90a      	bls.n	80033e2 <UART_SetConfig+0x53a>
 80033cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033ce:	2380      	movs	r3, #128	@ 0x80
 80033d0:	025b      	lsls	r3, r3, #9
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d205      	bcs.n	80033e2 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80033d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033d8:	b29a      	uxth	r2, r3
 80033da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	60da      	str	r2, [r3, #12]
 80033e0:	e005      	b.n	80033ee <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80033e2:	231a      	movs	r3, #26
 80033e4:	2220      	movs	r2, #32
 80033e6:	189b      	adds	r3, r3, r2
 80033e8:	19db      	adds	r3, r3, r7
 80033ea:	2201      	movs	r2, #1
 80033ec:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80033ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f0:	226a      	movs	r2, #106	@ 0x6a
 80033f2:	2101      	movs	r1, #1
 80033f4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80033f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f8:	2268      	movs	r2, #104	@ 0x68
 80033fa:	2101      	movs	r1, #1
 80033fc:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003400:	2200      	movs	r2, #0
 8003402:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003406:	2200      	movs	r2, #0
 8003408:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800340a:	231a      	movs	r3, #26
 800340c:	2220      	movs	r2, #32
 800340e:	189b      	adds	r3, r3, r2
 8003410:	19db      	adds	r3, r3, r7
 8003412:	781b      	ldrb	r3, [r3, #0]
}
 8003414:	0018      	movs	r0, r3
 8003416:	46bd      	mov	sp, r7
 8003418:	b010      	add	sp, #64	@ 0x40
 800341a:	bdb0      	pop	{r4, r5, r7, pc}
 800341c:	08004520 	.word	0x08004520
 8003420:	00f42400 	.word	0x00f42400

08003424 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003430:	2208      	movs	r2, #8
 8003432:	4013      	ands	r3, r2
 8003434:	d00b      	beq.n	800344e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	4a4a      	ldr	r2, [pc, #296]	@ (8003568 <UART_AdvFeatureConfig+0x144>)
 800343e:	4013      	ands	r3, r2
 8003440:	0019      	movs	r1, r3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	430a      	orrs	r2, r1
 800344c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003452:	2201      	movs	r2, #1
 8003454:	4013      	ands	r3, r2
 8003456:	d00b      	beq.n	8003470 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	4a43      	ldr	r2, [pc, #268]	@ (800356c <UART_AdvFeatureConfig+0x148>)
 8003460:	4013      	ands	r3, r2
 8003462:	0019      	movs	r1, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	430a      	orrs	r2, r1
 800346e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003474:	2202      	movs	r2, #2
 8003476:	4013      	ands	r3, r2
 8003478:	d00b      	beq.n	8003492 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	4a3b      	ldr	r2, [pc, #236]	@ (8003570 <UART_AdvFeatureConfig+0x14c>)
 8003482:	4013      	ands	r3, r2
 8003484:	0019      	movs	r1, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	430a      	orrs	r2, r1
 8003490:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003496:	2204      	movs	r2, #4
 8003498:	4013      	ands	r3, r2
 800349a:	d00b      	beq.n	80034b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	4a34      	ldr	r2, [pc, #208]	@ (8003574 <UART_AdvFeatureConfig+0x150>)
 80034a4:	4013      	ands	r3, r2
 80034a6:	0019      	movs	r1, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	430a      	orrs	r2, r1
 80034b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b8:	2210      	movs	r2, #16
 80034ba:	4013      	ands	r3, r2
 80034bc:	d00b      	beq.n	80034d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	4a2c      	ldr	r2, [pc, #176]	@ (8003578 <UART_AdvFeatureConfig+0x154>)
 80034c6:	4013      	ands	r3, r2
 80034c8:	0019      	movs	r1, r3
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	430a      	orrs	r2, r1
 80034d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034da:	2220      	movs	r2, #32
 80034dc:	4013      	ands	r3, r2
 80034de:	d00b      	beq.n	80034f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	4a25      	ldr	r2, [pc, #148]	@ (800357c <UART_AdvFeatureConfig+0x158>)
 80034e8:	4013      	ands	r3, r2
 80034ea:	0019      	movs	r1, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	430a      	orrs	r2, r1
 80034f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034fc:	2240      	movs	r2, #64	@ 0x40
 80034fe:	4013      	ands	r3, r2
 8003500:	d01d      	beq.n	800353e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	4a1d      	ldr	r2, [pc, #116]	@ (8003580 <UART_AdvFeatureConfig+0x15c>)
 800350a:	4013      	ands	r3, r2
 800350c:	0019      	movs	r1, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	430a      	orrs	r2, r1
 8003518:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800351e:	2380      	movs	r3, #128	@ 0x80
 8003520:	035b      	lsls	r3, r3, #13
 8003522:	429a      	cmp	r2, r3
 8003524:	d10b      	bne.n	800353e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	4a15      	ldr	r2, [pc, #84]	@ (8003584 <UART_AdvFeatureConfig+0x160>)
 800352e:	4013      	ands	r3, r2
 8003530:	0019      	movs	r1, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	430a      	orrs	r2, r1
 800353c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003542:	2280      	movs	r2, #128	@ 0x80
 8003544:	4013      	ands	r3, r2
 8003546:	d00b      	beq.n	8003560 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	4a0e      	ldr	r2, [pc, #56]	@ (8003588 <UART_AdvFeatureConfig+0x164>)
 8003550:	4013      	ands	r3, r2
 8003552:	0019      	movs	r1, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	605a      	str	r2, [r3, #4]
  }
}
 8003560:	46c0      	nop			@ (mov r8, r8)
 8003562:	46bd      	mov	sp, r7
 8003564:	b002      	add	sp, #8
 8003566:	bd80      	pop	{r7, pc}
 8003568:	ffff7fff 	.word	0xffff7fff
 800356c:	fffdffff 	.word	0xfffdffff
 8003570:	fffeffff 	.word	0xfffeffff
 8003574:	fffbffff 	.word	0xfffbffff
 8003578:	ffffefff 	.word	0xffffefff
 800357c:	ffffdfff 	.word	0xffffdfff
 8003580:	ffefffff 	.word	0xffefffff
 8003584:	ff9fffff 	.word	0xff9fffff
 8003588:	fff7ffff 	.word	0xfff7ffff

0800358c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b092      	sub	sp, #72	@ 0x48
 8003590:	af02      	add	r7, sp, #8
 8003592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2290      	movs	r2, #144	@ 0x90
 8003598:	2100      	movs	r1, #0
 800359a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800359c:	f7fd fc22 	bl	8000de4 <HAL_GetTick>
 80035a0:	0003      	movs	r3, r0
 80035a2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2208      	movs	r2, #8
 80035ac:	4013      	ands	r3, r2
 80035ae:	2b08      	cmp	r3, #8
 80035b0:	d12d      	bne.n	800360e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035b4:	2280      	movs	r2, #128	@ 0x80
 80035b6:	0391      	lsls	r1, r2, #14
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	4a47      	ldr	r2, [pc, #284]	@ (80036d8 <UART_CheckIdleState+0x14c>)
 80035bc:	9200      	str	r2, [sp, #0]
 80035be:	2200      	movs	r2, #0
 80035c0:	f000 f88e 	bl	80036e0 <UART_WaitOnFlagUntilTimeout>
 80035c4:	1e03      	subs	r3, r0, #0
 80035c6:	d022      	beq.n	800360e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035c8:	f3ef 8310 	mrs	r3, PRIMASK
 80035cc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80035ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80035d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80035d2:	2301      	movs	r3, #1
 80035d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035d8:	f383 8810 	msr	PRIMASK, r3
}
 80035dc:	46c0      	nop			@ (mov r8, r8)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2180      	movs	r1, #128	@ 0x80
 80035ea:	438a      	bics	r2, r1
 80035ec:	601a      	str	r2, [r3, #0]
 80035ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035f4:	f383 8810 	msr	PRIMASK, r3
}
 80035f8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2288      	movs	r2, #136	@ 0x88
 80035fe:	2120      	movs	r1, #32
 8003600:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2284      	movs	r2, #132	@ 0x84
 8003606:	2100      	movs	r1, #0
 8003608:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e060      	b.n	80036d0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2204      	movs	r2, #4
 8003616:	4013      	ands	r3, r2
 8003618:	2b04      	cmp	r3, #4
 800361a:	d146      	bne.n	80036aa <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800361c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800361e:	2280      	movs	r2, #128	@ 0x80
 8003620:	03d1      	lsls	r1, r2, #15
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	4a2c      	ldr	r2, [pc, #176]	@ (80036d8 <UART_CheckIdleState+0x14c>)
 8003626:	9200      	str	r2, [sp, #0]
 8003628:	2200      	movs	r2, #0
 800362a:	f000 f859 	bl	80036e0 <UART_WaitOnFlagUntilTimeout>
 800362e:	1e03      	subs	r3, r0, #0
 8003630:	d03b      	beq.n	80036aa <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003632:	f3ef 8310 	mrs	r3, PRIMASK
 8003636:	60fb      	str	r3, [r7, #12]
  return(result);
 8003638:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800363a:	637b      	str	r3, [r7, #52]	@ 0x34
 800363c:	2301      	movs	r3, #1
 800363e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	f383 8810 	msr	PRIMASK, r3
}
 8003646:	46c0      	nop			@ (mov r8, r8)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4922      	ldr	r1, [pc, #136]	@ (80036dc <UART_CheckIdleState+0x150>)
 8003654:	400a      	ands	r2, r1
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800365a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	f383 8810 	msr	PRIMASK, r3
}
 8003662:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003664:	f3ef 8310 	mrs	r3, PRIMASK
 8003668:	61bb      	str	r3, [r7, #24]
  return(result);
 800366a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800366c:	633b      	str	r3, [r7, #48]	@ 0x30
 800366e:	2301      	movs	r3, #1
 8003670:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	f383 8810 	msr	PRIMASK, r3
}
 8003678:	46c0      	nop			@ (mov r8, r8)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	689a      	ldr	r2, [r3, #8]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2101      	movs	r1, #1
 8003686:	438a      	bics	r2, r1
 8003688:	609a      	str	r2, [r3, #8]
 800368a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800368c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800368e:	6a3b      	ldr	r3, [r7, #32]
 8003690:	f383 8810 	msr	PRIMASK, r3
}
 8003694:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	228c      	movs	r2, #140	@ 0x8c
 800369a:	2120      	movs	r1, #32
 800369c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2284      	movs	r2, #132	@ 0x84
 80036a2:	2100      	movs	r1, #0
 80036a4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e012      	b.n	80036d0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2288      	movs	r2, #136	@ 0x88
 80036ae:	2120      	movs	r1, #32
 80036b0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	228c      	movs	r2, #140	@ 0x8c
 80036b6:	2120      	movs	r1, #32
 80036b8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2284      	movs	r2, #132	@ 0x84
 80036ca:	2100      	movs	r1, #0
 80036cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	0018      	movs	r0, r3
 80036d2:	46bd      	mov	sp, r7
 80036d4:	b010      	add	sp, #64	@ 0x40
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	01ffffff 	.word	0x01ffffff
 80036dc:	fffffedf 	.word	0xfffffedf

080036e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	603b      	str	r3, [r7, #0]
 80036ec:	1dfb      	adds	r3, r7, #7
 80036ee:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036f0:	e051      	b.n	8003796 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	3301      	adds	r3, #1
 80036f6:	d04e      	beq.n	8003796 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036f8:	f7fd fb74 	bl	8000de4 <HAL_GetTick>
 80036fc:	0002      	movs	r2, r0
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	69ba      	ldr	r2, [r7, #24]
 8003704:	429a      	cmp	r2, r3
 8003706:	d302      	bcc.n	800370e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d101      	bne.n	8003712 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e051      	b.n	80037b6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2204      	movs	r2, #4
 800371a:	4013      	ands	r3, r2
 800371c:	d03b      	beq.n	8003796 <UART_WaitOnFlagUntilTimeout+0xb6>
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	2b80      	cmp	r3, #128	@ 0x80
 8003722:	d038      	beq.n	8003796 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	2b40      	cmp	r3, #64	@ 0x40
 8003728:	d035      	beq.n	8003796 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	69db      	ldr	r3, [r3, #28]
 8003730:	2208      	movs	r2, #8
 8003732:	4013      	ands	r3, r2
 8003734:	2b08      	cmp	r3, #8
 8003736:	d111      	bne.n	800375c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2208      	movs	r2, #8
 800373e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	0018      	movs	r0, r3
 8003744:	f000 f83c 	bl	80037c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2290      	movs	r2, #144	@ 0x90
 800374c:	2108      	movs	r1, #8
 800374e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2284      	movs	r2, #132	@ 0x84
 8003754:	2100      	movs	r1, #0
 8003756:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e02c      	b.n	80037b6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	69da      	ldr	r2, [r3, #28]
 8003762:	2380      	movs	r3, #128	@ 0x80
 8003764:	011b      	lsls	r3, r3, #4
 8003766:	401a      	ands	r2, r3
 8003768:	2380      	movs	r3, #128	@ 0x80
 800376a:	011b      	lsls	r3, r3, #4
 800376c:	429a      	cmp	r2, r3
 800376e:	d112      	bne.n	8003796 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2280      	movs	r2, #128	@ 0x80
 8003776:	0112      	lsls	r2, r2, #4
 8003778:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	0018      	movs	r0, r3
 800377e:	f000 f81f 	bl	80037c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2290      	movs	r2, #144	@ 0x90
 8003786:	2120      	movs	r1, #32
 8003788:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2284      	movs	r2, #132	@ 0x84
 800378e:	2100      	movs	r1, #0
 8003790:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e00f      	b.n	80037b6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	69db      	ldr	r3, [r3, #28]
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	4013      	ands	r3, r2
 80037a0:	68ba      	ldr	r2, [r7, #8]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	425a      	negs	r2, r3
 80037a6:	4153      	adcs	r3, r2
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	001a      	movs	r2, r3
 80037ac:	1dfb      	adds	r3, r7, #7
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d09e      	beq.n	80036f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	0018      	movs	r0, r3
 80037b8:	46bd      	mov	sp, r7
 80037ba:	b004      	add	sp, #16
 80037bc:	bd80      	pop	{r7, pc}
	...

080037c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b08e      	sub	sp, #56	@ 0x38
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037c8:	f3ef 8310 	mrs	r3, PRIMASK
 80037cc:	617b      	str	r3, [r7, #20]
  return(result);
 80037ce:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80037d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80037d2:	2301      	movs	r3, #1
 80037d4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	f383 8810 	msr	PRIMASK, r3
}
 80037dc:	46c0      	nop			@ (mov r8, r8)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4926      	ldr	r1, [pc, #152]	@ (8003884 <UART_EndRxTransfer+0xc4>)
 80037ea:	400a      	ands	r2, r1
 80037ec:	601a      	str	r2, [r3, #0]
 80037ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	f383 8810 	msr	PRIMASK, r3
}
 80037f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037fa:	f3ef 8310 	mrs	r3, PRIMASK
 80037fe:	623b      	str	r3, [r7, #32]
  return(result);
 8003800:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003802:	633b      	str	r3, [r7, #48]	@ 0x30
 8003804:	2301      	movs	r3, #1
 8003806:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380a:	f383 8810 	msr	PRIMASK, r3
}
 800380e:	46c0      	nop			@ (mov r8, r8)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	689a      	ldr	r2, [r3, #8]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	491b      	ldr	r1, [pc, #108]	@ (8003888 <UART_EndRxTransfer+0xc8>)
 800381c:	400a      	ands	r2, r1
 800381e:	609a      	str	r2, [r3, #8]
 8003820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003822:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003826:	f383 8810 	msr	PRIMASK, r3
}
 800382a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003830:	2b01      	cmp	r3, #1
 8003832:	d118      	bne.n	8003866 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003834:	f3ef 8310 	mrs	r3, PRIMASK
 8003838:	60bb      	str	r3, [r7, #8]
  return(result);
 800383a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800383c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800383e:	2301      	movs	r3, #1
 8003840:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f383 8810 	msr	PRIMASK, r3
}
 8003848:	46c0      	nop			@ (mov r8, r8)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2110      	movs	r1, #16
 8003856:	438a      	bics	r2, r1
 8003858:	601a      	str	r2, [r3, #0]
 800385a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800385c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	f383 8810 	msr	PRIMASK, r3
}
 8003864:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	228c      	movs	r2, #140	@ 0x8c
 800386a:	2120      	movs	r1, #32
 800386c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800387a:	46c0      	nop			@ (mov r8, r8)
 800387c:	46bd      	mov	sp, r7
 800387e:	b00e      	add	sp, #56	@ 0x38
 8003880:	bd80      	pop	{r7, pc}
 8003882:	46c0      	nop			@ (mov r8, r8)
 8003884:	fffffedf 	.word	0xfffffedf
 8003888:	effffffe 	.word	0xeffffffe

0800388c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2284      	movs	r2, #132	@ 0x84
 8003898:	5c9b      	ldrb	r3, [r3, r2]
 800389a:	2b01      	cmp	r3, #1
 800389c:	d101      	bne.n	80038a2 <HAL_UARTEx_DisableFifoMode+0x16>
 800389e:	2302      	movs	r3, #2
 80038a0:	e027      	b.n	80038f2 <HAL_UARTEx_DisableFifoMode+0x66>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2284      	movs	r2, #132	@ 0x84
 80038a6:	2101      	movs	r1, #1
 80038a8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2288      	movs	r2, #136	@ 0x88
 80038ae:	2124      	movs	r1, #36	@ 0x24
 80038b0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2101      	movs	r1, #1
 80038c6:	438a      	bics	r2, r1
 80038c8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	4a0b      	ldr	r2, [pc, #44]	@ (80038fc <HAL_UARTEx_DisableFifoMode+0x70>)
 80038ce:	4013      	ands	r3, r2
 80038d0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	68fa      	ldr	r2, [r7, #12]
 80038de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2288      	movs	r2, #136	@ 0x88
 80038e4:	2120      	movs	r1, #32
 80038e6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2284      	movs	r2, #132	@ 0x84
 80038ec:	2100      	movs	r1, #0
 80038ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	0018      	movs	r0, r3
 80038f4:	46bd      	mov	sp, r7
 80038f6:	b004      	add	sp, #16
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	46c0      	nop			@ (mov r8, r8)
 80038fc:	dfffffff 	.word	0xdfffffff

08003900 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2284      	movs	r2, #132	@ 0x84
 800390e:	5c9b      	ldrb	r3, [r3, r2]
 8003910:	2b01      	cmp	r3, #1
 8003912:	d101      	bne.n	8003918 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003914:	2302      	movs	r3, #2
 8003916:	e02e      	b.n	8003976 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2284      	movs	r2, #132	@ 0x84
 800391c:	2101      	movs	r1, #1
 800391e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2288      	movs	r2, #136	@ 0x88
 8003924:	2124      	movs	r1, #36	@ 0x24
 8003926:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2101      	movs	r1, #1
 800393c:	438a      	bics	r2, r1
 800393e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	08d9      	lsrs	r1, r3, #3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	683a      	ldr	r2, [r7, #0]
 8003950:	430a      	orrs	r2, r1
 8003952:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	0018      	movs	r0, r3
 8003958:	f000 f854 	bl	8003a04 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2288      	movs	r2, #136	@ 0x88
 8003968:	2120      	movs	r1, #32
 800396a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2284      	movs	r2, #132	@ 0x84
 8003970:	2100      	movs	r1, #0
 8003972:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	0018      	movs	r0, r3
 8003978:	46bd      	mov	sp, r7
 800397a:	b004      	add	sp, #16
 800397c:	bd80      	pop	{r7, pc}
	...

08003980 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2284      	movs	r2, #132	@ 0x84
 800398e:	5c9b      	ldrb	r3, [r3, r2]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d101      	bne.n	8003998 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003994:	2302      	movs	r3, #2
 8003996:	e02f      	b.n	80039f8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2284      	movs	r2, #132	@ 0x84
 800399c:	2101      	movs	r1, #1
 800399e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2288      	movs	r2, #136	@ 0x88
 80039a4:	2124      	movs	r1, #36	@ 0x24
 80039a6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2101      	movs	r1, #1
 80039bc:	438a      	bics	r2, r1
 80039be:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	4a0e      	ldr	r2, [pc, #56]	@ (8003a00 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80039c8:	4013      	ands	r3, r2
 80039ca:	0019      	movs	r1, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	683a      	ldr	r2, [r7, #0]
 80039d2:	430a      	orrs	r2, r1
 80039d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	0018      	movs	r0, r3
 80039da:	f000 f813 	bl	8003a04 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2288      	movs	r2, #136	@ 0x88
 80039ea:	2120      	movs	r1, #32
 80039ec:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2284      	movs	r2, #132	@ 0x84
 80039f2:	2100      	movs	r1, #0
 80039f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	0018      	movs	r0, r3
 80039fa:	46bd      	mov	sp, r7
 80039fc:	b004      	add	sp, #16
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	f1ffffff 	.word	0xf1ffffff

08003a04 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003a04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d108      	bne.n	8003a26 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	226a      	movs	r2, #106	@ 0x6a
 8003a18:	2101      	movs	r1, #1
 8003a1a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2268      	movs	r2, #104	@ 0x68
 8003a20:	2101      	movs	r1, #1
 8003a22:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003a24:	e043      	b.n	8003aae <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003a26:	260f      	movs	r6, #15
 8003a28:	19bb      	adds	r3, r7, r6
 8003a2a:	2208      	movs	r2, #8
 8003a2c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003a2e:	200e      	movs	r0, #14
 8003a30:	183b      	adds	r3, r7, r0
 8003a32:	2208      	movs	r2, #8
 8003a34:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	0e5b      	lsrs	r3, r3, #25
 8003a3e:	b2da      	uxtb	r2, r3
 8003a40:	240d      	movs	r4, #13
 8003a42:	193b      	adds	r3, r7, r4
 8003a44:	2107      	movs	r1, #7
 8003a46:	400a      	ands	r2, r1
 8003a48:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	0f5b      	lsrs	r3, r3, #29
 8003a52:	b2da      	uxtb	r2, r3
 8003a54:	250c      	movs	r5, #12
 8003a56:	197b      	adds	r3, r7, r5
 8003a58:	2107      	movs	r1, #7
 8003a5a:	400a      	ands	r2, r1
 8003a5c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003a5e:	183b      	adds	r3, r7, r0
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	197a      	adds	r2, r7, r5
 8003a64:	7812      	ldrb	r2, [r2, #0]
 8003a66:	4914      	ldr	r1, [pc, #80]	@ (8003ab8 <UARTEx_SetNbDataToProcess+0xb4>)
 8003a68:	5c8a      	ldrb	r2, [r1, r2]
 8003a6a:	435a      	muls	r2, r3
 8003a6c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003a6e:	197b      	adds	r3, r7, r5
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	4a12      	ldr	r2, [pc, #72]	@ (8003abc <UARTEx_SetNbDataToProcess+0xb8>)
 8003a74:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003a76:	0019      	movs	r1, r3
 8003a78:	f7fc fbce 	bl	8000218 <__divsi3>
 8003a7c:	0003      	movs	r3, r0
 8003a7e:	b299      	uxth	r1, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	226a      	movs	r2, #106	@ 0x6a
 8003a84:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003a86:	19bb      	adds	r3, r7, r6
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	193a      	adds	r2, r7, r4
 8003a8c:	7812      	ldrb	r2, [r2, #0]
 8003a8e:	490a      	ldr	r1, [pc, #40]	@ (8003ab8 <UARTEx_SetNbDataToProcess+0xb4>)
 8003a90:	5c8a      	ldrb	r2, [r1, r2]
 8003a92:	435a      	muls	r2, r3
 8003a94:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003a96:	193b      	adds	r3, r7, r4
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	4a08      	ldr	r2, [pc, #32]	@ (8003abc <UARTEx_SetNbDataToProcess+0xb8>)
 8003a9c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003a9e:	0019      	movs	r1, r3
 8003aa0:	f7fc fbba 	bl	8000218 <__divsi3>
 8003aa4:	0003      	movs	r3, r0
 8003aa6:	b299      	uxth	r1, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2268      	movs	r2, #104	@ 0x68
 8003aac:	5299      	strh	r1, [r3, r2]
}
 8003aae:	46c0      	nop			@ (mov r8, r8)
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	b005      	add	sp, #20
 8003ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ab6:	46c0      	nop			@ (mov r8, r8)
 8003ab8:	08004538 	.word	0x08004538
 8003abc:	08004540 	.word	0x08004540

08003ac0 <std>:
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	b510      	push	{r4, lr}
 8003ac4:	0004      	movs	r4, r0
 8003ac6:	6003      	str	r3, [r0, #0]
 8003ac8:	6043      	str	r3, [r0, #4]
 8003aca:	6083      	str	r3, [r0, #8]
 8003acc:	8181      	strh	r1, [r0, #12]
 8003ace:	6643      	str	r3, [r0, #100]	@ 0x64
 8003ad0:	81c2      	strh	r2, [r0, #14]
 8003ad2:	6103      	str	r3, [r0, #16]
 8003ad4:	6143      	str	r3, [r0, #20]
 8003ad6:	6183      	str	r3, [r0, #24]
 8003ad8:	0019      	movs	r1, r3
 8003ada:	2208      	movs	r2, #8
 8003adc:	305c      	adds	r0, #92	@ 0x5c
 8003ade:	f000 f9ff 	bl	8003ee0 <memset>
 8003ae2:	4b0b      	ldr	r3, [pc, #44]	@ (8003b10 <std+0x50>)
 8003ae4:	6224      	str	r4, [r4, #32]
 8003ae6:	6263      	str	r3, [r4, #36]	@ 0x24
 8003ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8003b14 <std+0x54>)
 8003aea:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003aec:	4b0a      	ldr	r3, [pc, #40]	@ (8003b18 <std+0x58>)
 8003aee:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003af0:	4b0a      	ldr	r3, [pc, #40]	@ (8003b1c <std+0x5c>)
 8003af2:	6323      	str	r3, [r4, #48]	@ 0x30
 8003af4:	4b0a      	ldr	r3, [pc, #40]	@ (8003b20 <std+0x60>)
 8003af6:	429c      	cmp	r4, r3
 8003af8:	d005      	beq.n	8003b06 <std+0x46>
 8003afa:	4b0a      	ldr	r3, [pc, #40]	@ (8003b24 <std+0x64>)
 8003afc:	429c      	cmp	r4, r3
 8003afe:	d002      	beq.n	8003b06 <std+0x46>
 8003b00:	4b09      	ldr	r3, [pc, #36]	@ (8003b28 <std+0x68>)
 8003b02:	429c      	cmp	r4, r3
 8003b04:	d103      	bne.n	8003b0e <std+0x4e>
 8003b06:	0020      	movs	r0, r4
 8003b08:	3058      	adds	r0, #88	@ 0x58
 8003b0a:	f000 fa69 	bl	8003fe0 <__retarget_lock_init_recursive>
 8003b0e:	bd10      	pop	{r4, pc}
 8003b10:	08003d09 	.word	0x08003d09
 8003b14:	08003d31 	.word	0x08003d31
 8003b18:	08003d69 	.word	0x08003d69
 8003b1c:	08003d95 	.word	0x08003d95
 8003b20:	200001a4 	.word	0x200001a4
 8003b24:	2000020c 	.word	0x2000020c
 8003b28:	20000274 	.word	0x20000274

08003b2c <stdio_exit_handler>:
 8003b2c:	b510      	push	{r4, lr}
 8003b2e:	4a03      	ldr	r2, [pc, #12]	@ (8003b3c <stdio_exit_handler+0x10>)
 8003b30:	4903      	ldr	r1, [pc, #12]	@ (8003b40 <stdio_exit_handler+0x14>)
 8003b32:	4804      	ldr	r0, [pc, #16]	@ (8003b44 <stdio_exit_handler+0x18>)
 8003b34:	f000 f86c 	bl	8003c10 <_fwalk_sglue>
 8003b38:	bd10      	pop	{r4, pc}
 8003b3a:	46c0      	nop			@ (mov r8, r8)
 8003b3c:	2000001c 	.word	0x2000001c
 8003b40:	080042ed 	.word	0x080042ed
 8003b44:	2000002c 	.word	0x2000002c

08003b48 <cleanup_stdio>:
 8003b48:	6841      	ldr	r1, [r0, #4]
 8003b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8003b78 <cleanup_stdio+0x30>)
 8003b4c:	b510      	push	{r4, lr}
 8003b4e:	0004      	movs	r4, r0
 8003b50:	4299      	cmp	r1, r3
 8003b52:	d001      	beq.n	8003b58 <cleanup_stdio+0x10>
 8003b54:	f000 fbca 	bl	80042ec <_fflush_r>
 8003b58:	68a1      	ldr	r1, [r4, #8]
 8003b5a:	4b08      	ldr	r3, [pc, #32]	@ (8003b7c <cleanup_stdio+0x34>)
 8003b5c:	4299      	cmp	r1, r3
 8003b5e:	d002      	beq.n	8003b66 <cleanup_stdio+0x1e>
 8003b60:	0020      	movs	r0, r4
 8003b62:	f000 fbc3 	bl	80042ec <_fflush_r>
 8003b66:	68e1      	ldr	r1, [r4, #12]
 8003b68:	4b05      	ldr	r3, [pc, #20]	@ (8003b80 <cleanup_stdio+0x38>)
 8003b6a:	4299      	cmp	r1, r3
 8003b6c:	d002      	beq.n	8003b74 <cleanup_stdio+0x2c>
 8003b6e:	0020      	movs	r0, r4
 8003b70:	f000 fbbc 	bl	80042ec <_fflush_r>
 8003b74:	bd10      	pop	{r4, pc}
 8003b76:	46c0      	nop			@ (mov r8, r8)
 8003b78:	200001a4 	.word	0x200001a4
 8003b7c:	2000020c 	.word	0x2000020c
 8003b80:	20000274 	.word	0x20000274

08003b84 <global_stdio_init.part.0>:
 8003b84:	b510      	push	{r4, lr}
 8003b86:	4b09      	ldr	r3, [pc, #36]	@ (8003bac <global_stdio_init.part.0+0x28>)
 8003b88:	4a09      	ldr	r2, [pc, #36]	@ (8003bb0 <global_stdio_init.part.0+0x2c>)
 8003b8a:	2104      	movs	r1, #4
 8003b8c:	601a      	str	r2, [r3, #0]
 8003b8e:	4809      	ldr	r0, [pc, #36]	@ (8003bb4 <global_stdio_init.part.0+0x30>)
 8003b90:	2200      	movs	r2, #0
 8003b92:	f7ff ff95 	bl	8003ac0 <std>
 8003b96:	2201      	movs	r2, #1
 8003b98:	2109      	movs	r1, #9
 8003b9a:	4807      	ldr	r0, [pc, #28]	@ (8003bb8 <global_stdio_init.part.0+0x34>)
 8003b9c:	f7ff ff90 	bl	8003ac0 <std>
 8003ba0:	2202      	movs	r2, #2
 8003ba2:	2112      	movs	r1, #18
 8003ba4:	4805      	ldr	r0, [pc, #20]	@ (8003bbc <global_stdio_init.part.0+0x38>)
 8003ba6:	f7ff ff8b 	bl	8003ac0 <std>
 8003baa:	bd10      	pop	{r4, pc}
 8003bac:	200002dc 	.word	0x200002dc
 8003bb0:	08003b2d 	.word	0x08003b2d
 8003bb4:	200001a4 	.word	0x200001a4
 8003bb8:	2000020c 	.word	0x2000020c
 8003bbc:	20000274 	.word	0x20000274

08003bc0 <__sfp_lock_acquire>:
 8003bc0:	b510      	push	{r4, lr}
 8003bc2:	4802      	ldr	r0, [pc, #8]	@ (8003bcc <__sfp_lock_acquire+0xc>)
 8003bc4:	f000 fa0d 	bl	8003fe2 <__retarget_lock_acquire_recursive>
 8003bc8:	bd10      	pop	{r4, pc}
 8003bca:	46c0      	nop			@ (mov r8, r8)
 8003bcc:	200002e5 	.word	0x200002e5

08003bd0 <__sfp_lock_release>:
 8003bd0:	b510      	push	{r4, lr}
 8003bd2:	4802      	ldr	r0, [pc, #8]	@ (8003bdc <__sfp_lock_release+0xc>)
 8003bd4:	f000 fa06 	bl	8003fe4 <__retarget_lock_release_recursive>
 8003bd8:	bd10      	pop	{r4, pc}
 8003bda:	46c0      	nop			@ (mov r8, r8)
 8003bdc:	200002e5 	.word	0x200002e5

08003be0 <__sinit>:
 8003be0:	b510      	push	{r4, lr}
 8003be2:	0004      	movs	r4, r0
 8003be4:	f7ff ffec 	bl	8003bc0 <__sfp_lock_acquire>
 8003be8:	6a23      	ldr	r3, [r4, #32]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d002      	beq.n	8003bf4 <__sinit+0x14>
 8003bee:	f7ff ffef 	bl	8003bd0 <__sfp_lock_release>
 8003bf2:	bd10      	pop	{r4, pc}
 8003bf4:	4b04      	ldr	r3, [pc, #16]	@ (8003c08 <__sinit+0x28>)
 8003bf6:	6223      	str	r3, [r4, #32]
 8003bf8:	4b04      	ldr	r3, [pc, #16]	@ (8003c0c <__sinit+0x2c>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1f6      	bne.n	8003bee <__sinit+0xe>
 8003c00:	f7ff ffc0 	bl	8003b84 <global_stdio_init.part.0>
 8003c04:	e7f3      	b.n	8003bee <__sinit+0xe>
 8003c06:	46c0      	nop			@ (mov r8, r8)
 8003c08:	08003b49 	.word	0x08003b49
 8003c0c:	200002dc 	.word	0x200002dc

08003c10 <_fwalk_sglue>:
 8003c10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c12:	0014      	movs	r4, r2
 8003c14:	2600      	movs	r6, #0
 8003c16:	9000      	str	r0, [sp, #0]
 8003c18:	9101      	str	r1, [sp, #4]
 8003c1a:	68a5      	ldr	r5, [r4, #8]
 8003c1c:	6867      	ldr	r7, [r4, #4]
 8003c1e:	3f01      	subs	r7, #1
 8003c20:	d504      	bpl.n	8003c2c <_fwalk_sglue+0x1c>
 8003c22:	6824      	ldr	r4, [r4, #0]
 8003c24:	2c00      	cmp	r4, #0
 8003c26:	d1f8      	bne.n	8003c1a <_fwalk_sglue+0xa>
 8003c28:	0030      	movs	r0, r6
 8003c2a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003c2c:	89ab      	ldrh	r3, [r5, #12]
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d908      	bls.n	8003c44 <_fwalk_sglue+0x34>
 8003c32:	220e      	movs	r2, #14
 8003c34:	5eab      	ldrsh	r3, [r5, r2]
 8003c36:	3301      	adds	r3, #1
 8003c38:	d004      	beq.n	8003c44 <_fwalk_sglue+0x34>
 8003c3a:	0029      	movs	r1, r5
 8003c3c:	9800      	ldr	r0, [sp, #0]
 8003c3e:	9b01      	ldr	r3, [sp, #4]
 8003c40:	4798      	blx	r3
 8003c42:	4306      	orrs	r6, r0
 8003c44:	3568      	adds	r5, #104	@ 0x68
 8003c46:	e7ea      	b.n	8003c1e <_fwalk_sglue+0xe>

08003c48 <_puts_r>:
 8003c48:	6a03      	ldr	r3, [r0, #32]
 8003c4a:	b570      	push	{r4, r5, r6, lr}
 8003c4c:	0005      	movs	r5, r0
 8003c4e:	000e      	movs	r6, r1
 8003c50:	6884      	ldr	r4, [r0, #8]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <_puts_r+0x12>
 8003c56:	f7ff ffc3 	bl	8003be0 <__sinit>
 8003c5a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c5c:	07db      	lsls	r3, r3, #31
 8003c5e:	d405      	bmi.n	8003c6c <_puts_r+0x24>
 8003c60:	89a3      	ldrh	r3, [r4, #12]
 8003c62:	059b      	lsls	r3, r3, #22
 8003c64:	d402      	bmi.n	8003c6c <_puts_r+0x24>
 8003c66:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c68:	f000 f9bb 	bl	8003fe2 <__retarget_lock_acquire_recursive>
 8003c6c:	89a3      	ldrh	r3, [r4, #12]
 8003c6e:	071b      	lsls	r3, r3, #28
 8003c70:	d502      	bpl.n	8003c78 <_puts_r+0x30>
 8003c72:	6923      	ldr	r3, [r4, #16]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d11f      	bne.n	8003cb8 <_puts_r+0x70>
 8003c78:	0021      	movs	r1, r4
 8003c7a:	0028      	movs	r0, r5
 8003c7c:	f000 f8d2 	bl	8003e24 <__swsetup_r>
 8003c80:	2800      	cmp	r0, #0
 8003c82:	d019      	beq.n	8003cb8 <_puts_r+0x70>
 8003c84:	2501      	movs	r5, #1
 8003c86:	426d      	negs	r5, r5
 8003c88:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c8a:	07db      	lsls	r3, r3, #31
 8003c8c:	d405      	bmi.n	8003c9a <_puts_r+0x52>
 8003c8e:	89a3      	ldrh	r3, [r4, #12]
 8003c90:	059b      	lsls	r3, r3, #22
 8003c92:	d402      	bmi.n	8003c9a <_puts_r+0x52>
 8003c94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c96:	f000 f9a5 	bl	8003fe4 <__retarget_lock_release_recursive>
 8003c9a:	0028      	movs	r0, r5
 8003c9c:	bd70      	pop	{r4, r5, r6, pc}
 8003c9e:	3601      	adds	r6, #1
 8003ca0:	60a3      	str	r3, [r4, #8]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	da04      	bge.n	8003cb0 <_puts_r+0x68>
 8003ca6:	69a2      	ldr	r2, [r4, #24]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	dc16      	bgt.n	8003cda <_puts_r+0x92>
 8003cac:	290a      	cmp	r1, #10
 8003cae:	d014      	beq.n	8003cda <_puts_r+0x92>
 8003cb0:	6823      	ldr	r3, [r4, #0]
 8003cb2:	1c5a      	adds	r2, r3, #1
 8003cb4:	6022      	str	r2, [r4, #0]
 8003cb6:	7019      	strb	r1, [r3, #0]
 8003cb8:	68a3      	ldr	r3, [r4, #8]
 8003cba:	7831      	ldrb	r1, [r6, #0]
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	2900      	cmp	r1, #0
 8003cc0:	d1ed      	bne.n	8003c9e <_puts_r+0x56>
 8003cc2:	60a3      	str	r3, [r4, #8]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	da0f      	bge.n	8003ce8 <_puts_r+0xa0>
 8003cc8:	0022      	movs	r2, r4
 8003cca:	0028      	movs	r0, r5
 8003ccc:	310a      	adds	r1, #10
 8003cce:	f000 f867 	bl	8003da0 <__swbuf_r>
 8003cd2:	3001      	adds	r0, #1
 8003cd4:	d0d6      	beq.n	8003c84 <_puts_r+0x3c>
 8003cd6:	250a      	movs	r5, #10
 8003cd8:	e7d6      	b.n	8003c88 <_puts_r+0x40>
 8003cda:	0022      	movs	r2, r4
 8003cdc:	0028      	movs	r0, r5
 8003cde:	f000 f85f 	bl	8003da0 <__swbuf_r>
 8003ce2:	3001      	adds	r0, #1
 8003ce4:	d1e8      	bne.n	8003cb8 <_puts_r+0x70>
 8003ce6:	e7cd      	b.n	8003c84 <_puts_r+0x3c>
 8003ce8:	6823      	ldr	r3, [r4, #0]
 8003cea:	1c5a      	adds	r2, r3, #1
 8003cec:	6022      	str	r2, [r4, #0]
 8003cee:	220a      	movs	r2, #10
 8003cf0:	701a      	strb	r2, [r3, #0]
 8003cf2:	e7f0      	b.n	8003cd6 <_puts_r+0x8e>

08003cf4 <puts>:
 8003cf4:	b510      	push	{r4, lr}
 8003cf6:	4b03      	ldr	r3, [pc, #12]	@ (8003d04 <puts+0x10>)
 8003cf8:	0001      	movs	r1, r0
 8003cfa:	6818      	ldr	r0, [r3, #0]
 8003cfc:	f7ff ffa4 	bl	8003c48 <_puts_r>
 8003d00:	bd10      	pop	{r4, pc}
 8003d02:	46c0      	nop			@ (mov r8, r8)
 8003d04:	20000028 	.word	0x20000028

08003d08 <__sread>:
 8003d08:	b570      	push	{r4, r5, r6, lr}
 8003d0a:	000c      	movs	r4, r1
 8003d0c:	250e      	movs	r5, #14
 8003d0e:	5f49      	ldrsh	r1, [r1, r5]
 8003d10:	f000 f914 	bl	8003f3c <_read_r>
 8003d14:	2800      	cmp	r0, #0
 8003d16:	db03      	blt.n	8003d20 <__sread+0x18>
 8003d18:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003d1a:	181b      	adds	r3, r3, r0
 8003d1c:	6563      	str	r3, [r4, #84]	@ 0x54
 8003d1e:	bd70      	pop	{r4, r5, r6, pc}
 8003d20:	89a3      	ldrh	r3, [r4, #12]
 8003d22:	4a02      	ldr	r2, [pc, #8]	@ (8003d2c <__sread+0x24>)
 8003d24:	4013      	ands	r3, r2
 8003d26:	81a3      	strh	r3, [r4, #12]
 8003d28:	e7f9      	b.n	8003d1e <__sread+0x16>
 8003d2a:	46c0      	nop			@ (mov r8, r8)
 8003d2c:	ffffefff 	.word	0xffffefff

08003d30 <__swrite>:
 8003d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d32:	001f      	movs	r7, r3
 8003d34:	898b      	ldrh	r3, [r1, #12]
 8003d36:	0005      	movs	r5, r0
 8003d38:	000c      	movs	r4, r1
 8003d3a:	0016      	movs	r6, r2
 8003d3c:	05db      	lsls	r3, r3, #23
 8003d3e:	d505      	bpl.n	8003d4c <__swrite+0x1c>
 8003d40:	230e      	movs	r3, #14
 8003d42:	5ec9      	ldrsh	r1, [r1, r3]
 8003d44:	2200      	movs	r2, #0
 8003d46:	2302      	movs	r3, #2
 8003d48:	f000 f8e4 	bl	8003f14 <_lseek_r>
 8003d4c:	89a3      	ldrh	r3, [r4, #12]
 8003d4e:	4a05      	ldr	r2, [pc, #20]	@ (8003d64 <__swrite+0x34>)
 8003d50:	0028      	movs	r0, r5
 8003d52:	4013      	ands	r3, r2
 8003d54:	81a3      	strh	r3, [r4, #12]
 8003d56:	0032      	movs	r2, r6
 8003d58:	230e      	movs	r3, #14
 8003d5a:	5ee1      	ldrsh	r1, [r4, r3]
 8003d5c:	003b      	movs	r3, r7
 8003d5e:	f000 f901 	bl	8003f64 <_write_r>
 8003d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d64:	ffffefff 	.word	0xffffefff

08003d68 <__sseek>:
 8003d68:	b570      	push	{r4, r5, r6, lr}
 8003d6a:	000c      	movs	r4, r1
 8003d6c:	250e      	movs	r5, #14
 8003d6e:	5f49      	ldrsh	r1, [r1, r5]
 8003d70:	f000 f8d0 	bl	8003f14 <_lseek_r>
 8003d74:	89a3      	ldrh	r3, [r4, #12]
 8003d76:	1c42      	adds	r2, r0, #1
 8003d78:	d103      	bne.n	8003d82 <__sseek+0x1a>
 8003d7a:	4a05      	ldr	r2, [pc, #20]	@ (8003d90 <__sseek+0x28>)
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	81a3      	strh	r3, [r4, #12]
 8003d80:	bd70      	pop	{r4, r5, r6, pc}
 8003d82:	2280      	movs	r2, #128	@ 0x80
 8003d84:	0152      	lsls	r2, r2, #5
 8003d86:	4313      	orrs	r3, r2
 8003d88:	81a3      	strh	r3, [r4, #12]
 8003d8a:	6560      	str	r0, [r4, #84]	@ 0x54
 8003d8c:	e7f8      	b.n	8003d80 <__sseek+0x18>
 8003d8e:	46c0      	nop			@ (mov r8, r8)
 8003d90:	ffffefff 	.word	0xffffefff

08003d94 <__sclose>:
 8003d94:	b510      	push	{r4, lr}
 8003d96:	230e      	movs	r3, #14
 8003d98:	5ec9      	ldrsh	r1, [r1, r3]
 8003d9a:	f000 f8a9 	bl	8003ef0 <_close_r>
 8003d9e:	bd10      	pop	{r4, pc}

08003da0 <__swbuf_r>:
 8003da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003da2:	0006      	movs	r6, r0
 8003da4:	000d      	movs	r5, r1
 8003da6:	0014      	movs	r4, r2
 8003da8:	2800      	cmp	r0, #0
 8003daa:	d004      	beq.n	8003db6 <__swbuf_r+0x16>
 8003dac:	6a03      	ldr	r3, [r0, #32]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d101      	bne.n	8003db6 <__swbuf_r+0x16>
 8003db2:	f7ff ff15 	bl	8003be0 <__sinit>
 8003db6:	69a3      	ldr	r3, [r4, #24]
 8003db8:	60a3      	str	r3, [r4, #8]
 8003dba:	89a3      	ldrh	r3, [r4, #12]
 8003dbc:	071b      	lsls	r3, r3, #28
 8003dbe:	d502      	bpl.n	8003dc6 <__swbuf_r+0x26>
 8003dc0:	6923      	ldr	r3, [r4, #16]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d109      	bne.n	8003dda <__swbuf_r+0x3a>
 8003dc6:	0021      	movs	r1, r4
 8003dc8:	0030      	movs	r0, r6
 8003dca:	f000 f82b 	bl	8003e24 <__swsetup_r>
 8003dce:	2800      	cmp	r0, #0
 8003dd0:	d003      	beq.n	8003dda <__swbuf_r+0x3a>
 8003dd2:	2501      	movs	r5, #1
 8003dd4:	426d      	negs	r5, r5
 8003dd6:	0028      	movs	r0, r5
 8003dd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dda:	6923      	ldr	r3, [r4, #16]
 8003ddc:	6820      	ldr	r0, [r4, #0]
 8003dde:	b2ef      	uxtb	r7, r5
 8003de0:	1ac0      	subs	r0, r0, r3
 8003de2:	6963      	ldr	r3, [r4, #20]
 8003de4:	b2ed      	uxtb	r5, r5
 8003de6:	4283      	cmp	r3, r0
 8003de8:	dc05      	bgt.n	8003df6 <__swbuf_r+0x56>
 8003dea:	0021      	movs	r1, r4
 8003dec:	0030      	movs	r0, r6
 8003dee:	f000 fa7d 	bl	80042ec <_fflush_r>
 8003df2:	2800      	cmp	r0, #0
 8003df4:	d1ed      	bne.n	8003dd2 <__swbuf_r+0x32>
 8003df6:	68a3      	ldr	r3, [r4, #8]
 8003df8:	3001      	adds	r0, #1
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	60a3      	str	r3, [r4, #8]
 8003dfe:	6823      	ldr	r3, [r4, #0]
 8003e00:	1c5a      	adds	r2, r3, #1
 8003e02:	6022      	str	r2, [r4, #0]
 8003e04:	701f      	strb	r7, [r3, #0]
 8003e06:	6963      	ldr	r3, [r4, #20]
 8003e08:	4283      	cmp	r3, r0
 8003e0a:	d004      	beq.n	8003e16 <__swbuf_r+0x76>
 8003e0c:	89a3      	ldrh	r3, [r4, #12]
 8003e0e:	07db      	lsls	r3, r3, #31
 8003e10:	d5e1      	bpl.n	8003dd6 <__swbuf_r+0x36>
 8003e12:	2d0a      	cmp	r5, #10
 8003e14:	d1df      	bne.n	8003dd6 <__swbuf_r+0x36>
 8003e16:	0021      	movs	r1, r4
 8003e18:	0030      	movs	r0, r6
 8003e1a:	f000 fa67 	bl	80042ec <_fflush_r>
 8003e1e:	2800      	cmp	r0, #0
 8003e20:	d0d9      	beq.n	8003dd6 <__swbuf_r+0x36>
 8003e22:	e7d6      	b.n	8003dd2 <__swbuf_r+0x32>

08003e24 <__swsetup_r>:
 8003e24:	4b2d      	ldr	r3, [pc, #180]	@ (8003edc <__swsetup_r+0xb8>)
 8003e26:	b570      	push	{r4, r5, r6, lr}
 8003e28:	0005      	movs	r5, r0
 8003e2a:	6818      	ldr	r0, [r3, #0]
 8003e2c:	000c      	movs	r4, r1
 8003e2e:	2800      	cmp	r0, #0
 8003e30:	d004      	beq.n	8003e3c <__swsetup_r+0x18>
 8003e32:	6a03      	ldr	r3, [r0, #32]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d101      	bne.n	8003e3c <__swsetup_r+0x18>
 8003e38:	f7ff fed2 	bl	8003be0 <__sinit>
 8003e3c:	220c      	movs	r2, #12
 8003e3e:	5ea3      	ldrsh	r3, [r4, r2]
 8003e40:	071a      	lsls	r2, r3, #28
 8003e42:	d423      	bmi.n	8003e8c <__swsetup_r+0x68>
 8003e44:	06da      	lsls	r2, r3, #27
 8003e46:	d407      	bmi.n	8003e58 <__swsetup_r+0x34>
 8003e48:	2209      	movs	r2, #9
 8003e4a:	602a      	str	r2, [r5, #0]
 8003e4c:	2240      	movs	r2, #64	@ 0x40
 8003e4e:	2001      	movs	r0, #1
 8003e50:	4313      	orrs	r3, r2
 8003e52:	81a3      	strh	r3, [r4, #12]
 8003e54:	4240      	negs	r0, r0
 8003e56:	e03a      	b.n	8003ece <__swsetup_r+0xaa>
 8003e58:	075b      	lsls	r3, r3, #29
 8003e5a:	d513      	bpl.n	8003e84 <__swsetup_r+0x60>
 8003e5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e5e:	2900      	cmp	r1, #0
 8003e60:	d008      	beq.n	8003e74 <__swsetup_r+0x50>
 8003e62:	0023      	movs	r3, r4
 8003e64:	3344      	adds	r3, #68	@ 0x44
 8003e66:	4299      	cmp	r1, r3
 8003e68:	d002      	beq.n	8003e70 <__swsetup_r+0x4c>
 8003e6a:	0028      	movs	r0, r5
 8003e6c:	f000 f8bc 	bl	8003fe8 <_free_r>
 8003e70:	2300      	movs	r3, #0
 8003e72:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e74:	2224      	movs	r2, #36	@ 0x24
 8003e76:	89a3      	ldrh	r3, [r4, #12]
 8003e78:	4393      	bics	r3, r2
 8003e7a:	81a3      	strh	r3, [r4, #12]
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	6063      	str	r3, [r4, #4]
 8003e80:	6923      	ldr	r3, [r4, #16]
 8003e82:	6023      	str	r3, [r4, #0]
 8003e84:	2308      	movs	r3, #8
 8003e86:	89a2      	ldrh	r2, [r4, #12]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	81a3      	strh	r3, [r4, #12]
 8003e8c:	6923      	ldr	r3, [r4, #16]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d10b      	bne.n	8003eaa <__swsetup_r+0x86>
 8003e92:	21a0      	movs	r1, #160	@ 0xa0
 8003e94:	2280      	movs	r2, #128	@ 0x80
 8003e96:	89a3      	ldrh	r3, [r4, #12]
 8003e98:	0089      	lsls	r1, r1, #2
 8003e9a:	0092      	lsls	r2, r2, #2
 8003e9c:	400b      	ands	r3, r1
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d003      	beq.n	8003eaa <__swsetup_r+0x86>
 8003ea2:	0021      	movs	r1, r4
 8003ea4:	0028      	movs	r0, r5
 8003ea6:	f000 fa77 	bl	8004398 <__smakebuf_r>
 8003eaa:	220c      	movs	r2, #12
 8003eac:	5ea3      	ldrsh	r3, [r4, r2]
 8003eae:	2101      	movs	r1, #1
 8003eb0:	001a      	movs	r2, r3
 8003eb2:	400a      	ands	r2, r1
 8003eb4:	420b      	tst	r3, r1
 8003eb6:	d00b      	beq.n	8003ed0 <__swsetup_r+0xac>
 8003eb8:	2200      	movs	r2, #0
 8003eba:	60a2      	str	r2, [r4, #8]
 8003ebc:	6962      	ldr	r2, [r4, #20]
 8003ebe:	4252      	negs	r2, r2
 8003ec0:	61a2      	str	r2, [r4, #24]
 8003ec2:	2000      	movs	r0, #0
 8003ec4:	6922      	ldr	r2, [r4, #16]
 8003ec6:	4282      	cmp	r2, r0
 8003ec8:	d101      	bne.n	8003ece <__swsetup_r+0xaa>
 8003eca:	061a      	lsls	r2, r3, #24
 8003ecc:	d4be      	bmi.n	8003e4c <__swsetup_r+0x28>
 8003ece:	bd70      	pop	{r4, r5, r6, pc}
 8003ed0:	0799      	lsls	r1, r3, #30
 8003ed2:	d400      	bmi.n	8003ed6 <__swsetup_r+0xb2>
 8003ed4:	6962      	ldr	r2, [r4, #20]
 8003ed6:	60a2      	str	r2, [r4, #8]
 8003ed8:	e7f3      	b.n	8003ec2 <__swsetup_r+0x9e>
 8003eda:	46c0      	nop			@ (mov r8, r8)
 8003edc:	20000028 	.word	0x20000028

08003ee0 <memset>:
 8003ee0:	0003      	movs	r3, r0
 8003ee2:	1882      	adds	r2, r0, r2
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d100      	bne.n	8003eea <memset+0xa>
 8003ee8:	4770      	bx	lr
 8003eea:	7019      	strb	r1, [r3, #0]
 8003eec:	3301      	adds	r3, #1
 8003eee:	e7f9      	b.n	8003ee4 <memset+0x4>

08003ef0 <_close_r>:
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	b570      	push	{r4, r5, r6, lr}
 8003ef4:	4d06      	ldr	r5, [pc, #24]	@ (8003f10 <_close_r+0x20>)
 8003ef6:	0004      	movs	r4, r0
 8003ef8:	0008      	movs	r0, r1
 8003efa:	602b      	str	r3, [r5, #0]
 8003efc:	f7fc fdb7 	bl	8000a6e <_close>
 8003f00:	1c43      	adds	r3, r0, #1
 8003f02:	d103      	bne.n	8003f0c <_close_r+0x1c>
 8003f04:	682b      	ldr	r3, [r5, #0]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d000      	beq.n	8003f0c <_close_r+0x1c>
 8003f0a:	6023      	str	r3, [r4, #0]
 8003f0c:	bd70      	pop	{r4, r5, r6, pc}
 8003f0e:	46c0      	nop			@ (mov r8, r8)
 8003f10:	200002e0 	.word	0x200002e0

08003f14 <_lseek_r>:
 8003f14:	b570      	push	{r4, r5, r6, lr}
 8003f16:	0004      	movs	r4, r0
 8003f18:	0008      	movs	r0, r1
 8003f1a:	0011      	movs	r1, r2
 8003f1c:	001a      	movs	r2, r3
 8003f1e:	2300      	movs	r3, #0
 8003f20:	4d05      	ldr	r5, [pc, #20]	@ (8003f38 <_lseek_r+0x24>)
 8003f22:	602b      	str	r3, [r5, #0]
 8003f24:	f7fc fdc4 	bl	8000ab0 <_lseek>
 8003f28:	1c43      	adds	r3, r0, #1
 8003f2a:	d103      	bne.n	8003f34 <_lseek_r+0x20>
 8003f2c:	682b      	ldr	r3, [r5, #0]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d000      	beq.n	8003f34 <_lseek_r+0x20>
 8003f32:	6023      	str	r3, [r4, #0]
 8003f34:	bd70      	pop	{r4, r5, r6, pc}
 8003f36:	46c0      	nop			@ (mov r8, r8)
 8003f38:	200002e0 	.word	0x200002e0

08003f3c <_read_r>:
 8003f3c:	b570      	push	{r4, r5, r6, lr}
 8003f3e:	0004      	movs	r4, r0
 8003f40:	0008      	movs	r0, r1
 8003f42:	0011      	movs	r1, r2
 8003f44:	001a      	movs	r2, r3
 8003f46:	2300      	movs	r3, #0
 8003f48:	4d05      	ldr	r5, [pc, #20]	@ (8003f60 <_read_r+0x24>)
 8003f4a:	602b      	str	r3, [r5, #0]
 8003f4c:	f7fc fd56 	bl	80009fc <_read>
 8003f50:	1c43      	adds	r3, r0, #1
 8003f52:	d103      	bne.n	8003f5c <_read_r+0x20>
 8003f54:	682b      	ldr	r3, [r5, #0]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d000      	beq.n	8003f5c <_read_r+0x20>
 8003f5a:	6023      	str	r3, [r4, #0]
 8003f5c:	bd70      	pop	{r4, r5, r6, pc}
 8003f5e:	46c0      	nop			@ (mov r8, r8)
 8003f60:	200002e0 	.word	0x200002e0

08003f64 <_write_r>:
 8003f64:	b570      	push	{r4, r5, r6, lr}
 8003f66:	0004      	movs	r4, r0
 8003f68:	0008      	movs	r0, r1
 8003f6a:	0011      	movs	r1, r2
 8003f6c:	001a      	movs	r2, r3
 8003f6e:	2300      	movs	r3, #0
 8003f70:	4d05      	ldr	r5, [pc, #20]	@ (8003f88 <_write_r+0x24>)
 8003f72:	602b      	str	r3, [r5, #0]
 8003f74:	f7fc fd5f 	bl	8000a36 <_write>
 8003f78:	1c43      	adds	r3, r0, #1
 8003f7a:	d103      	bne.n	8003f84 <_write_r+0x20>
 8003f7c:	682b      	ldr	r3, [r5, #0]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d000      	beq.n	8003f84 <_write_r+0x20>
 8003f82:	6023      	str	r3, [r4, #0]
 8003f84:	bd70      	pop	{r4, r5, r6, pc}
 8003f86:	46c0      	nop			@ (mov r8, r8)
 8003f88:	200002e0 	.word	0x200002e0

08003f8c <__errno>:
 8003f8c:	4b01      	ldr	r3, [pc, #4]	@ (8003f94 <__errno+0x8>)
 8003f8e:	6818      	ldr	r0, [r3, #0]
 8003f90:	4770      	bx	lr
 8003f92:	46c0      	nop			@ (mov r8, r8)
 8003f94:	20000028 	.word	0x20000028

08003f98 <__libc_init_array>:
 8003f98:	b570      	push	{r4, r5, r6, lr}
 8003f9a:	2600      	movs	r6, #0
 8003f9c:	4c0c      	ldr	r4, [pc, #48]	@ (8003fd0 <__libc_init_array+0x38>)
 8003f9e:	4d0d      	ldr	r5, [pc, #52]	@ (8003fd4 <__libc_init_array+0x3c>)
 8003fa0:	1b64      	subs	r4, r4, r5
 8003fa2:	10a4      	asrs	r4, r4, #2
 8003fa4:	42a6      	cmp	r6, r4
 8003fa6:	d109      	bne.n	8003fbc <__libc_init_array+0x24>
 8003fa8:	2600      	movs	r6, #0
 8003faa:	f000 fa6d 	bl	8004488 <_init>
 8003fae:	4c0a      	ldr	r4, [pc, #40]	@ (8003fd8 <__libc_init_array+0x40>)
 8003fb0:	4d0a      	ldr	r5, [pc, #40]	@ (8003fdc <__libc_init_array+0x44>)
 8003fb2:	1b64      	subs	r4, r4, r5
 8003fb4:	10a4      	asrs	r4, r4, #2
 8003fb6:	42a6      	cmp	r6, r4
 8003fb8:	d105      	bne.n	8003fc6 <__libc_init_array+0x2e>
 8003fba:	bd70      	pop	{r4, r5, r6, pc}
 8003fbc:	00b3      	lsls	r3, r6, #2
 8003fbe:	58eb      	ldr	r3, [r5, r3]
 8003fc0:	4798      	blx	r3
 8003fc2:	3601      	adds	r6, #1
 8003fc4:	e7ee      	b.n	8003fa4 <__libc_init_array+0xc>
 8003fc6:	00b3      	lsls	r3, r6, #2
 8003fc8:	58eb      	ldr	r3, [r5, r3]
 8003fca:	4798      	blx	r3
 8003fcc:	3601      	adds	r6, #1
 8003fce:	e7f2      	b.n	8003fb6 <__libc_init_array+0x1e>
 8003fd0:	08004550 	.word	0x08004550
 8003fd4:	08004550 	.word	0x08004550
 8003fd8:	08004554 	.word	0x08004554
 8003fdc:	08004550 	.word	0x08004550

08003fe0 <__retarget_lock_init_recursive>:
 8003fe0:	4770      	bx	lr

08003fe2 <__retarget_lock_acquire_recursive>:
 8003fe2:	4770      	bx	lr

08003fe4 <__retarget_lock_release_recursive>:
 8003fe4:	4770      	bx	lr
	...

08003fe8 <_free_r>:
 8003fe8:	b570      	push	{r4, r5, r6, lr}
 8003fea:	0005      	movs	r5, r0
 8003fec:	1e0c      	subs	r4, r1, #0
 8003fee:	d010      	beq.n	8004012 <_free_r+0x2a>
 8003ff0:	3c04      	subs	r4, #4
 8003ff2:	6823      	ldr	r3, [r4, #0]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	da00      	bge.n	8003ffa <_free_r+0x12>
 8003ff8:	18e4      	adds	r4, r4, r3
 8003ffa:	0028      	movs	r0, r5
 8003ffc:	f000 f8e0 	bl	80041c0 <__malloc_lock>
 8004000:	4a1d      	ldr	r2, [pc, #116]	@ (8004078 <_free_r+0x90>)
 8004002:	6813      	ldr	r3, [r2, #0]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d105      	bne.n	8004014 <_free_r+0x2c>
 8004008:	6063      	str	r3, [r4, #4]
 800400a:	6014      	str	r4, [r2, #0]
 800400c:	0028      	movs	r0, r5
 800400e:	f000 f8df 	bl	80041d0 <__malloc_unlock>
 8004012:	bd70      	pop	{r4, r5, r6, pc}
 8004014:	42a3      	cmp	r3, r4
 8004016:	d908      	bls.n	800402a <_free_r+0x42>
 8004018:	6820      	ldr	r0, [r4, #0]
 800401a:	1821      	adds	r1, r4, r0
 800401c:	428b      	cmp	r3, r1
 800401e:	d1f3      	bne.n	8004008 <_free_r+0x20>
 8004020:	6819      	ldr	r1, [r3, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	1809      	adds	r1, r1, r0
 8004026:	6021      	str	r1, [r4, #0]
 8004028:	e7ee      	b.n	8004008 <_free_r+0x20>
 800402a:	001a      	movs	r2, r3
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d001      	beq.n	8004036 <_free_r+0x4e>
 8004032:	42a3      	cmp	r3, r4
 8004034:	d9f9      	bls.n	800402a <_free_r+0x42>
 8004036:	6811      	ldr	r1, [r2, #0]
 8004038:	1850      	adds	r0, r2, r1
 800403a:	42a0      	cmp	r0, r4
 800403c:	d10b      	bne.n	8004056 <_free_r+0x6e>
 800403e:	6820      	ldr	r0, [r4, #0]
 8004040:	1809      	adds	r1, r1, r0
 8004042:	1850      	adds	r0, r2, r1
 8004044:	6011      	str	r1, [r2, #0]
 8004046:	4283      	cmp	r3, r0
 8004048:	d1e0      	bne.n	800400c <_free_r+0x24>
 800404a:	6818      	ldr	r0, [r3, #0]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	1841      	adds	r1, r0, r1
 8004050:	6011      	str	r1, [r2, #0]
 8004052:	6053      	str	r3, [r2, #4]
 8004054:	e7da      	b.n	800400c <_free_r+0x24>
 8004056:	42a0      	cmp	r0, r4
 8004058:	d902      	bls.n	8004060 <_free_r+0x78>
 800405a:	230c      	movs	r3, #12
 800405c:	602b      	str	r3, [r5, #0]
 800405e:	e7d5      	b.n	800400c <_free_r+0x24>
 8004060:	6820      	ldr	r0, [r4, #0]
 8004062:	1821      	adds	r1, r4, r0
 8004064:	428b      	cmp	r3, r1
 8004066:	d103      	bne.n	8004070 <_free_r+0x88>
 8004068:	6819      	ldr	r1, [r3, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	1809      	adds	r1, r1, r0
 800406e:	6021      	str	r1, [r4, #0]
 8004070:	6063      	str	r3, [r4, #4]
 8004072:	6054      	str	r4, [r2, #4]
 8004074:	e7ca      	b.n	800400c <_free_r+0x24>
 8004076:	46c0      	nop			@ (mov r8, r8)
 8004078:	200002ec 	.word	0x200002ec

0800407c <sbrk_aligned>:
 800407c:	b570      	push	{r4, r5, r6, lr}
 800407e:	4e0f      	ldr	r6, [pc, #60]	@ (80040bc <sbrk_aligned+0x40>)
 8004080:	000d      	movs	r5, r1
 8004082:	6831      	ldr	r1, [r6, #0]
 8004084:	0004      	movs	r4, r0
 8004086:	2900      	cmp	r1, #0
 8004088:	d102      	bne.n	8004090 <sbrk_aligned+0x14>
 800408a:	f000 f9eb 	bl	8004464 <_sbrk_r>
 800408e:	6030      	str	r0, [r6, #0]
 8004090:	0029      	movs	r1, r5
 8004092:	0020      	movs	r0, r4
 8004094:	f000 f9e6 	bl	8004464 <_sbrk_r>
 8004098:	1c43      	adds	r3, r0, #1
 800409a:	d103      	bne.n	80040a4 <sbrk_aligned+0x28>
 800409c:	2501      	movs	r5, #1
 800409e:	426d      	negs	r5, r5
 80040a0:	0028      	movs	r0, r5
 80040a2:	bd70      	pop	{r4, r5, r6, pc}
 80040a4:	2303      	movs	r3, #3
 80040a6:	1cc5      	adds	r5, r0, #3
 80040a8:	439d      	bics	r5, r3
 80040aa:	42a8      	cmp	r0, r5
 80040ac:	d0f8      	beq.n	80040a0 <sbrk_aligned+0x24>
 80040ae:	1a29      	subs	r1, r5, r0
 80040b0:	0020      	movs	r0, r4
 80040b2:	f000 f9d7 	bl	8004464 <_sbrk_r>
 80040b6:	3001      	adds	r0, #1
 80040b8:	d1f2      	bne.n	80040a0 <sbrk_aligned+0x24>
 80040ba:	e7ef      	b.n	800409c <sbrk_aligned+0x20>
 80040bc:	200002e8 	.word	0x200002e8

080040c0 <_malloc_r>:
 80040c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040c2:	2203      	movs	r2, #3
 80040c4:	1ccb      	adds	r3, r1, #3
 80040c6:	4393      	bics	r3, r2
 80040c8:	3308      	adds	r3, #8
 80040ca:	0005      	movs	r5, r0
 80040cc:	001f      	movs	r7, r3
 80040ce:	2b0c      	cmp	r3, #12
 80040d0:	d234      	bcs.n	800413c <_malloc_r+0x7c>
 80040d2:	270c      	movs	r7, #12
 80040d4:	42b9      	cmp	r1, r7
 80040d6:	d833      	bhi.n	8004140 <_malloc_r+0x80>
 80040d8:	0028      	movs	r0, r5
 80040da:	f000 f871 	bl	80041c0 <__malloc_lock>
 80040de:	4e37      	ldr	r6, [pc, #220]	@ (80041bc <_malloc_r+0xfc>)
 80040e0:	6833      	ldr	r3, [r6, #0]
 80040e2:	001c      	movs	r4, r3
 80040e4:	2c00      	cmp	r4, #0
 80040e6:	d12f      	bne.n	8004148 <_malloc_r+0x88>
 80040e8:	0039      	movs	r1, r7
 80040ea:	0028      	movs	r0, r5
 80040ec:	f7ff ffc6 	bl	800407c <sbrk_aligned>
 80040f0:	0004      	movs	r4, r0
 80040f2:	1c43      	adds	r3, r0, #1
 80040f4:	d15f      	bne.n	80041b6 <_malloc_r+0xf6>
 80040f6:	6834      	ldr	r4, [r6, #0]
 80040f8:	9400      	str	r4, [sp, #0]
 80040fa:	9b00      	ldr	r3, [sp, #0]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d14a      	bne.n	8004196 <_malloc_r+0xd6>
 8004100:	2c00      	cmp	r4, #0
 8004102:	d052      	beq.n	80041aa <_malloc_r+0xea>
 8004104:	6823      	ldr	r3, [r4, #0]
 8004106:	0028      	movs	r0, r5
 8004108:	18e3      	adds	r3, r4, r3
 800410a:	9900      	ldr	r1, [sp, #0]
 800410c:	9301      	str	r3, [sp, #4]
 800410e:	f000 f9a9 	bl	8004464 <_sbrk_r>
 8004112:	9b01      	ldr	r3, [sp, #4]
 8004114:	4283      	cmp	r3, r0
 8004116:	d148      	bne.n	80041aa <_malloc_r+0xea>
 8004118:	6823      	ldr	r3, [r4, #0]
 800411a:	0028      	movs	r0, r5
 800411c:	1aff      	subs	r7, r7, r3
 800411e:	0039      	movs	r1, r7
 8004120:	f7ff ffac 	bl	800407c <sbrk_aligned>
 8004124:	3001      	adds	r0, #1
 8004126:	d040      	beq.n	80041aa <_malloc_r+0xea>
 8004128:	6823      	ldr	r3, [r4, #0]
 800412a:	19db      	adds	r3, r3, r7
 800412c:	6023      	str	r3, [r4, #0]
 800412e:	6833      	ldr	r3, [r6, #0]
 8004130:	685a      	ldr	r2, [r3, #4]
 8004132:	2a00      	cmp	r2, #0
 8004134:	d133      	bne.n	800419e <_malloc_r+0xde>
 8004136:	9b00      	ldr	r3, [sp, #0]
 8004138:	6033      	str	r3, [r6, #0]
 800413a:	e019      	b.n	8004170 <_malloc_r+0xb0>
 800413c:	2b00      	cmp	r3, #0
 800413e:	dac9      	bge.n	80040d4 <_malloc_r+0x14>
 8004140:	230c      	movs	r3, #12
 8004142:	602b      	str	r3, [r5, #0]
 8004144:	2000      	movs	r0, #0
 8004146:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004148:	6821      	ldr	r1, [r4, #0]
 800414a:	1bc9      	subs	r1, r1, r7
 800414c:	d420      	bmi.n	8004190 <_malloc_r+0xd0>
 800414e:	290b      	cmp	r1, #11
 8004150:	d90a      	bls.n	8004168 <_malloc_r+0xa8>
 8004152:	19e2      	adds	r2, r4, r7
 8004154:	6027      	str	r7, [r4, #0]
 8004156:	42a3      	cmp	r3, r4
 8004158:	d104      	bne.n	8004164 <_malloc_r+0xa4>
 800415a:	6032      	str	r2, [r6, #0]
 800415c:	6863      	ldr	r3, [r4, #4]
 800415e:	6011      	str	r1, [r2, #0]
 8004160:	6053      	str	r3, [r2, #4]
 8004162:	e005      	b.n	8004170 <_malloc_r+0xb0>
 8004164:	605a      	str	r2, [r3, #4]
 8004166:	e7f9      	b.n	800415c <_malloc_r+0x9c>
 8004168:	6862      	ldr	r2, [r4, #4]
 800416a:	42a3      	cmp	r3, r4
 800416c:	d10e      	bne.n	800418c <_malloc_r+0xcc>
 800416e:	6032      	str	r2, [r6, #0]
 8004170:	0028      	movs	r0, r5
 8004172:	f000 f82d 	bl	80041d0 <__malloc_unlock>
 8004176:	0020      	movs	r0, r4
 8004178:	2207      	movs	r2, #7
 800417a:	300b      	adds	r0, #11
 800417c:	1d23      	adds	r3, r4, #4
 800417e:	4390      	bics	r0, r2
 8004180:	1ac2      	subs	r2, r0, r3
 8004182:	4298      	cmp	r0, r3
 8004184:	d0df      	beq.n	8004146 <_malloc_r+0x86>
 8004186:	1a1b      	subs	r3, r3, r0
 8004188:	50a3      	str	r3, [r4, r2]
 800418a:	e7dc      	b.n	8004146 <_malloc_r+0x86>
 800418c:	605a      	str	r2, [r3, #4]
 800418e:	e7ef      	b.n	8004170 <_malloc_r+0xb0>
 8004190:	0023      	movs	r3, r4
 8004192:	6864      	ldr	r4, [r4, #4]
 8004194:	e7a6      	b.n	80040e4 <_malloc_r+0x24>
 8004196:	9c00      	ldr	r4, [sp, #0]
 8004198:	6863      	ldr	r3, [r4, #4]
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	e7ad      	b.n	80040fa <_malloc_r+0x3a>
 800419e:	001a      	movs	r2, r3
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	42a3      	cmp	r3, r4
 80041a4:	d1fb      	bne.n	800419e <_malloc_r+0xde>
 80041a6:	2300      	movs	r3, #0
 80041a8:	e7da      	b.n	8004160 <_malloc_r+0xa0>
 80041aa:	230c      	movs	r3, #12
 80041ac:	0028      	movs	r0, r5
 80041ae:	602b      	str	r3, [r5, #0]
 80041b0:	f000 f80e 	bl	80041d0 <__malloc_unlock>
 80041b4:	e7c6      	b.n	8004144 <_malloc_r+0x84>
 80041b6:	6007      	str	r7, [r0, #0]
 80041b8:	e7da      	b.n	8004170 <_malloc_r+0xb0>
 80041ba:	46c0      	nop			@ (mov r8, r8)
 80041bc:	200002ec 	.word	0x200002ec

080041c0 <__malloc_lock>:
 80041c0:	b510      	push	{r4, lr}
 80041c2:	4802      	ldr	r0, [pc, #8]	@ (80041cc <__malloc_lock+0xc>)
 80041c4:	f7ff ff0d 	bl	8003fe2 <__retarget_lock_acquire_recursive>
 80041c8:	bd10      	pop	{r4, pc}
 80041ca:	46c0      	nop			@ (mov r8, r8)
 80041cc:	200002e4 	.word	0x200002e4

080041d0 <__malloc_unlock>:
 80041d0:	b510      	push	{r4, lr}
 80041d2:	4802      	ldr	r0, [pc, #8]	@ (80041dc <__malloc_unlock+0xc>)
 80041d4:	f7ff ff06 	bl	8003fe4 <__retarget_lock_release_recursive>
 80041d8:	bd10      	pop	{r4, pc}
 80041da:	46c0      	nop			@ (mov r8, r8)
 80041dc:	200002e4 	.word	0x200002e4

080041e0 <__sflush_r>:
 80041e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041e2:	220c      	movs	r2, #12
 80041e4:	5e8b      	ldrsh	r3, [r1, r2]
 80041e6:	0005      	movs	r5, r0
 80041e8:	000c      	movs	r4, r1
 80041ea:	071a      	lsls	r2, r3, #28
 80041ec:	d456      	bmi.n	800429c <__sflush_r+0xbc>
 80041ee:	684a      	ldr	r2, [r1, #4]
 80041f0:	2a00      	cmp	r2, #0
 80041f2:	dc02      	bgt.n	80041fa <__sflush_r+0x1a>
 80041f4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80041f6:	2a00      	cmp	r2, #0
 80041f8:	dd4e      	ble.n	8004298 <__sflush_r+0xb8>
 80041fa:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80041fc:	2f00      	cmp	r7, #0
 80041fe:	d04b      	beq.n	8004298 <__sflush_r+0xb8>
 8004200:	2200      	movs	r2, #0
 8004202:	2080      	movs	r0, #128	@ 0x80
 8004204:	682e      	ldr	r6, [r5, #0]
 8004206:	602a      	str	r2, [r5, #0]
 8004208:	001a      	movs	r2, r3
 800420a:	0140      	lsls	r0, r0, #5
 800420c:	6a21      	ldr	r1, [r4, #32]
 800420e:	4002      	ands	r2, r0
 8004210:	4203      	tst	r3, r0
 8004212:	d033      	beq.n	800427c <__sflush_r+0x9c>
 8004214:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004216:	89a3      	ldrh	r3, [r4, #12]
 8004218:	075b      	lsls	r3, r3, #29
 800421a:	d506      	bpl.n	800422a <__sflush_r+0x4a>
 800421c:	6863      	ldr	r3, [r4, #4]
 800421e:	1ad2      	subs	r2, r2, r3
 8004220:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004222:	2b00      	cmp	r3, #0
 8004224:	d001      	beq.n	800422a <__sflush_r+0x4a>
 8004226:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004228:	1ad2      	subs	r2, r2, r3
 800422a:	2300      	movs	r3, #0
 800422c:	0028      	movs	r0, r5
 800422e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004230:	6a21      	ldr	r1, [r4, #32]
 8004232:	47b8      	blx	r7
 8004234:	89a2      	ldrh	r2, [r4, #12]
 8004236:	1c43      	adds	r3, r0, #1
 8004238:	d106      	bne.n	8004248 <__sflush_r+0x68>
 800423a:	6829      	ldr	r1, [r5, #0]
 800423c:	291d      	cmp	r1, #29
 800423e:	d846      	bhi.n	80042ce <__sflush_r+0xee>
 8004240:	4b29      	ldr	r3, [pc, #164]	@ (80042e8 <__sflush_r+0x108>)
 8004242:	40cb      	lsrs	r3, r1
 8004244:	07db      	lsls	r3, r3, #31
 8004246:	d542      	bpl.n	80042ce <__sflush_r+0xee>
 8004248:	2300      	movs	r3, #0
 800424a:	6063      	str	r3, [r4, #4]
 800424c:	6923      	ldr	r3, [r4, #16]
 800424e:	6023      	str	r3, [r4, #0]
 8004250:	04d2      	lsls	r2, r2, #19
 8004252:	d505      	bpl.n	8004260 <__sflush_r+0x80>
 8004254:	1c43      	adds	r3, r0, #1
 8004256:	d102      	bne.n	800425e <__sflush_r+0x7e>
 8004258:	682b      	ldr	r3, [r5, #0]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d100      	bne.n	8004260 <__sflush_r+0x80>
 800425e:	6560      	str	r0, [r4, #84]	@ 0x54
 8004260:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004262:	602e      	str	r6, [r5, #0]
 8004264:	2900      	cmp	r1, #0
 8004266:	d017      	beq.n	8004298 <__sflush_r+0xb8>
 8004268:	0023      	movs	r3, r4
 800426a:	3344      	adds	r3, #68	@ 0x44
 800426c:	4299      	cmp	r1, r3
 800426e:	d002      	beq.n	8004276 <__sflush_r+0x96>
 8004270:	0028      	movs	r0, r5
 8004272:	f7ff feb9 	bl	8003fe8 <_free_r>
 8004276:	2300      	movs	r3, #0
 8004278:	6363      	str	r3, [r4, #52]	@ 0x34
 800427a:	e00d      	b.n	8004298 <__sflush_r+0xb8>
 800427c:	2301      	movs	r3, #1
 800427e:	0028      	movs	r0, r5
 8004280:	47b8      	blx	r7
 8004282:	0002      	movs	r2, r0
 8004284:	1c43      	adds	r3, r0, #1
 8004286:	d1c6      	bne.n	8004216 <__sflush_r+0x36>
 8004288:	682b      	ldr	r3, [r5, #0]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d0c3      	beq.n	8004216 <__sflush_r+0x36>
 800428e:	2b1d      	cmp	r3, #29
 8004290:	d001      	beq.n	8004296 <__sflush_r+0xb6>
 8004292:	2b16      	cmp	r3, #22
 8004294:	d11a      	bne.n	80042cc <__sflush_r+0xec>
 8004296:	602e      	str	r6, [r5, #0]
 8004298:	2000      	movs	r0, #0
 800429a:	e01e      	b.n	80042da <__sflush_r+0xfa>
 800429c:	690e      	ldr	r6, [r1, #16]
 800429e:	2e00      	cmp	r6, #0
 80042a0:	d0fa      	beq.n	8004298 <__sflush_r+0xb8>
 80042a2:	680f      	ldr	r7, [r1, #0]
 80042a4:	600e      	str	r6, [r1, #0]
 80042a6:	1bba      	subs	r2, r7, r6
 80042a8:	9201      	str	r2, [sp, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	079b      	lsls	r3, r3, #30
 80042ae:	d100      	bne.n	80042b2 <__sflush_r+0xd2>
 80042b0:	694a      	ldr	r2, [r1, #20]
 80042b2:	60a2      	str	r2, [r4, #8]
 80042b4:	9b01      	ldr	r3, [sp, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	ddee      	ble.n	8004298 <__sflush_r+0xb8>
 80042ba:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80042bc:	0032      	movs	r2, r6
 80042be:	001f      	movs	r7, r3
 80042c0:	0028      	movs	r0, r5
 80042c2:	9b01      	ldr	r3, [sp, #4]
 80042c4:	6a21      	ldr	r1, [r4, #32]
 80042c6:	47b8      	blx	r7
 80042c8:	2800      	cmp	r0, #0
 80042ca:	dc07      	bgt.n	80042dc <__sflush_r+0xfc>
 80042cc:	89a2      	ldrh	r2, [r4, #12]
 80042ce:	2340      	movs	r3, #64	@ 0x40
 80042d0:	2001      	movs	r0, #1
 80042d2:	4313      	orrs	r3, r2
 80042d4:	b21b      	sxth	r3, r3
 80042d6:	81a3      	strh	r3, [r4, #12]
 80042d8:	4240      	negs	r0, r0
 80042da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80042dc:	9b01      	ldr	r3, [sp, #4]
 80042de:	1836      	adds	r6, r6, r0
 80042e0:	1a1b      	subs	r3, r3, r0
 80042e2:	9301      	str	r3, [sp, #4]
 80042e4:	e7e6      	b.n	80042b4 <__sflush_r+0xd4>
 80042e6:	46c0      	nop			@ (mov r8, r8)
 80042e8:	20400001 	.word	0x20400001

080042ec <_fflush_r>:
 80042ec:	690b      	ldr	r3, [r1, #16]
 80042ee:	b570      	push	{r4, r5, r6, lr}
 80042f0:	0005      	movs	r5, r0
 80042f2:	000c      	movs	r4, r1
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d102      	bne.n	80042fe <_fflush_r+0x12>
 80042f8:	2500      	movs	r5, #0
 80042fa:	0028      	movs	r0, r5
 80042fc:	bd70      	pop	{r4, r5, r6, pc}
 80042fe:	2800      	cmp	r0, #0
 8004300:	d004      	beq.n	800430c <_fflush_r+0x20>
 8004302:	6a03      	ldr	r3, [r0, #32]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d101      	bne.n	800430c <_fflush_r+0x20>
 8004308:	f7ff fc6a 	bl	8003be0 <__sinit>
 800430c:	220c      	movs	r2, #12
 800430e:	5ea3      	ldrsh	r3, [r4, r2]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d0f1      	beq.n	80042f8 <_fflush_r+0xc>
 8004314:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004316:	07d2      	lsls	r2, r2, #31
 8004318:	d404      	bmi.n	8004324 <_fflush_r+0x38>
 800431a:	059b      	lsls	r3, r3, #22
 800431c:	d402      	bmi.n	8004324 <_fflush_r+0x38>
 800431e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004320:	f7ff fe5f 	bl	8003fe2 <__retarget_lock_acquire_recursive>
 8004324:	0028      	movs	r0, r5
 8004326:	0021      	movs	r1, r4
 8004328:	f7ff ff5a 	bl	80041e0 <__sflush_r>
 800432c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800432e:	0005      	movs	r5, r0
 8004330:	07db      	lsls	r3, r3, #31
 8004332:	d4e2      	bmi.n	80042fa <_fflush_r+0xe>
 8004334:	89a3      	ldrh	r3, [r4, #12]
 8004336:	059b      	lsls	r3, r3, #22
 8004338:	d4df      	bmi.n	80042fa <_fflush_r+0xe>
 800433a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800433c:	f7ff fe52 	bl	8003fe4 <__retarget_lock_release_recursive>
 8004340:	e7db      	b.n	80042fa <_fflush_r+0xe>
	...

08004344 <__swhatbuf_r>:
 8004344:	b570      	push	{r4, r5, r6, lr}
 8004346:	000e      	movs	r6, r1
 8004348:	001d      	movs	r5, r3
 800434a:	230e      	movs	r3, #14
 800434c:	5ec9      	ldrsh	r1, [r1, r3]
 800434e:	0014      	movs	r4, r2
 8004350:	b096      	sub	sp, #88	@ 0x58
 8004352:	2900      	cmp	r1, #0
 8004354:	da0c      	bge.n	8004370 <__swhatbuf_r+0x2c>
 8004356:	89b2      	ldrh	r2, [r6, #12]
 8004358:	2380      	movs	r3, #128	@ 0x80
 800435a:	0011      	movs	r1, r2
 800435c:	4019      	ands	r1, r3
 800435e:	421a      	tst	r2, r3
 8004360:	d114      	bne.n	800438c <__swhatbuf_r+0x48>
 8004362:	2380      	movs	r3, #128	@ 0x80
 8004364:	00db      	lsls	r3, r3, #3
 8004366:	2000      	movs	r0, #0
 8004368:	6029      	str	r1, [r5, #0]
 800436a:	6023      	str	r3, [r4, #0]
 800436c:	b016      	add	sp, #88	@ 0x58
 800436e:	bd70      	pop	{r4, r5, r6, pc}
 8004370:	466a      	mov	r2, sp
 8004372:	f000 f853 	bl	800441c <_fstat_r>
 8004376:	2800      	cmp	r0, #0
 8004378:	dbed      	blt.n	8004356 <__swhatbuf_r+0x12>
 800437a:	23f0      	movs	r3, #240	@ 0xf0
 800437c:	9901      	ldr	r1, [sp, #4]
 800437e:	021b      	lsls	r3, r3, #8
 8004380:	4019      	ands	r1, r3
 8004382:	4b04      	ldr	r3, [pc, #16]	@ (8004394 <__swhatbuf_r+0x50>)
 8004384:	18c9      	adds	r1, r1, r3
 8004386:	424b      	negs	r3, r1
 8004388:	4159      	adcs	r1, r3
 800438a:	e7ea      	b.n	8004362 <__swhatbuf_r+0x1e>
 800438c:	2100      	movs	r1, #0
 800438e:	2340      	movs	r3, #64	@ 0x40
 8004390:	e7e9      	b.n	8004366 <__swhatbuf_r+0x22>
 8004392:	46c0      	nop			@ (mov r8, r8)
 8004394:	ffffe000 	.word	0xffffe000

08004398 <__smakebuf_r>:
 8004398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800439a:	2602      	movs	r6, #2
 800439c:	898b      	ldrh	r3, [r1, #12]
 800439e:	0005      	movs	r5, r0
 80043a0:	000c      	movs	r4, r1
 80043a2:	b085      	sub	sp, #20
 80043a4:	4233      	tst	r3, r6
 80043a6:	d007      	beq.n	80043b8 <__smakebuf_r+0x20>
 80043a8:	0023      	movs	r3, r4
 80043aa:	3347      	adds	r3, #71	@ 0x47
 80043ac:	6023      	str	r3, [r4, #0]
 80043ae:	6123      	str	r3, [r4, #16]
 80043b0:	2301      	movs	r3, #1
 80043b2:	6163      	str	r3, [r4, #20]
 80043b4:	b005      	add	sp, #20
 80043b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043b8:	ab03      	add	r3, sp, #12
 80043ba:	aa02      	add	r2, sp, #8
 80043bc:	f7ff ffc2 	bl	8004344 <__swhatbuf_r>
 80043c0:	9f02      	ldr	r7, [sp, #8]
 80043c2:	9001      	str	r0, [sp, #4]
 80043c4:	0039      	movs	r1, r7
 80043c6:	0028      	movs	r0, r5
 80043c8:	f7ff fe7a 	bl	80040c0 <_malloc_r>
 80043cc:	2800      	cmp	r0, #0
 80043ce:	d108      	bne.n	80043e2 <__smakebuf_r+0x4a>
 80043d0:	220c      	movs	r2, #12
 80043d2:	5ea3      	ldrsh	r3, [r4, r2]
 80043d4:	059a      	lsls	r2, r3, #22
 80043d6:	d4ed      	bmi.n	80043b4 <__smakebuf_r+0x1c>
 80043d8:	2203      	movs	r2, #3
 80043da:	4393      	bics	r3, r2
 80043dc:	431e      	orrs	r6, r3
 80043de:	81a6      	strh	r6, [r4, #12]
 80043e0:	e7e2      	b.n	80043a8 <__smakebuf_r+0x10>
 80043e2:	2380      	movs	r3, #128	@ 0x80
 80043e4:	89a2      	ldrh	r2, [r4, #12]
 80043e6:	6020      	str	r0, [r4, #0]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	81a3      	strh	r3, [r4, #12]
 80043ec:	9b03      	ldr	r3, [sp, #12]
 80043ee:	6120      	str	r0, [r4, #16]
 80043f0:	6167      	str	r7, [r4, #20]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d00c      	beq.n	8004410 <__smakebuf_r+0x78>
 80043f6:	0028      	movs	r0, r5
 80043f8:	230e      	movs	r3, #14
 80043fa:	5ee1      	ldrsh	r1, [r4, r3]
 80043fc:	f000 f820 	bl	8004440 <_isatty_r>
 8004400:	2800      	cmp	r0, #0
 8004402:	d005      	beq.n	8004410 <__smakebuf_r+0x78>
 8004404:	2303      	movs	r3, #3
 8004406:	89a2      	ldrh	r2, [r4, #12]
 8004408:	439a      	bics	r2, r3
 800440a:	3b02      	subs	r3, #2
 800440c:	4313      	orrs	r3, r2
 800440e:	81a3      	strh	r3, [r4, #12]
 8004410:	89a3      	ldrh	r3, [r4, #12]
 8004412:	9a01      	ldr	r2, [sp, #4]
 8004414:	4313      	orrs	r3, r2
 8004416:	81a3      	strh	r3, [r4, #12]
 8004418:	e7cc      	b.n	80043b4 <__smakebuf_r+0x1c>
	...

0800441c <_fstat_r>:
 800441c:	2300      	movs	r3, #0
 800441e:	b570      	push	{r4, r5, r6, lr}
 8004420:	4d06      	ldr	r5, [pc, #24]	@ (800443c <_fstat_r+0x20>)
 8004422:	0004      	movs	r4, r0
 8004424:	0008      	movs	r0, r1
 8004426:	0011      	movs	r1, r2
 8004428:	602b      	str	r3, [r5, #0]
 800442a:	f7fc fb2a 	bl	8000a82 <_fstat>
 800442e:	1c43      	adds	r3, r0, #1
 8004430:	d103      	bne.n	800443a <_fstat_r+0x1e>
 8004432:	682b      	ldr	r3, [r5, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d000      	beq.n	800443a <_fstat_r+0x1e>
 8004438:	6023      	str	r3, [r4, #0]
 800443a:	bd70      	pop	{r4, r5, r6, pc}
 800443c:	200002e0 	.word	0x200002e0

08004440 <_isatty_r>:
 8004440:	2300      	movs	r3, #0
 8004442:	b570      	push	{r4, r5, r6, lr}
 8004444:	4d06      	ldr	r5, [pc, #24]	@ (8004460 <_isatty_r+0x20>)
 8004446:	0004      	movs	r4, r0
 8004448:	0008      	movs	r0, r1
 800444a:	602b      	str	r3, [r5, #0]
 800444c:	f7fc fb27 	bl	8000a9e <_isatty>
 8004450:	1c43      	adds	r3, r0, #1
 8004452:	d103      	bne.n	800445c <_isatty_r+0x1c>
 8004454:	682b      	ldr	r3, [r5, #0]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d000      	beq.n	800445c <_isatty_r+0x1c>
 800445a:	6023      	str	r3, [r4, #0]
 800445c:	bd70      	pop	{r4, r5, r6, pc}
 800445e:	46c0      	nop			@ (mov r8, r8)
 8004460:	200002e0 	.word	0x200002e0

08004464 <_sbrk_r>:
 8004464:	2300      	movs	r3, #0
 8004466:	b570      	push	{r4, r5, r6, lr}
 8004468:	4d06      	ldr	r5, [pc, #24]	@ (8004484 <_sbrk_r+0x20>)
 800446a:	0004      	movs	r4, r0
 800446c:	0008      	movs	r0, r1
 800446e:	602b      	str	r3, [r5, #0]
 8004470:	f7fc fb2a 	bl	8000ac8 <_sbrk>
 8004474:	1c43      	adds	r3, r0, #1
 8004476:	d103      	bne.n	8004480 <_sbrk_r+0x1c>
 8004478:	682b      	ldr	r3, [r5, #0]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d000      	beq.n	8004480 <_sbrk_r+0x1c>
 800447e:	6023      	str	r3, [r4, #0]
 8004480:	bd70      	pop	{r4, r5, r6, pc}
 8004482:	46c0      	nop			@ (mov r8, r8)
 8004484:	200002e0 	.word	0x200002e0

08004488 <_init>:
 8004488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800448a:	46c0      	nop			@ (mov r8, r8)
 800448c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800448e:	bc08      	pop	{r3}
 8004490:	469e      	mov	lr, r3
 8004492:	4770      	bx	lr

08004494 <_fini>:
 8004494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004496:	46c0      	nop			@ (mov r8, r8)
 8004498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800449a:	bc08      	pop	{r3}
 800449c:	469e      	mov	lr, r3
 800449e:	4770      	bx	lr
