#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 13 23:19:29 2020
# Process ID: 3752
# Current directory: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8540 C:\Users\Misca\beuth_ws1920\ModellbasierterEntwurf\PYNQ-ts\boards\Pynq-Z1\resizer\bitstream\resizer\resizer.xpr
# Log file: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/vivado.log
# Journal file: C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.xpr
update_compile_order -fileset sources_1
set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {resizer_rst_ps7_0_100M_0 resizer_processing_system7_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {resizer_rst_ps7_0_100M_0 resizer_processing_system7_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/resizer.bd]
catch { config_ip_cache -export [get_ips -all resizer_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all resizer_xbar_0] }
catch { config_ip_cache -export [get_ips -all resizer_xbar_1] }
catch { config_ip_cache -export [get_ips -all resizer_axis_dwidth_converter_0_0] }
catch { config_ip_cache -export [get_ips -all resizer_axis_dwidth_converter_1_0] }
catch { config_ip_cache -export [get_ips -all resizer_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all resizer_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all resizer_resize_accel_0_1] }
catch { config_ip_cache -export [get_ips -all resizer_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all resizer_auto_us_0] }
catch { config_ip_cache -export [get_ips -all resizer_auto_us_1] }
catch { config_ip_cache -export [get_ips -all resizer_auto_pc_1] }
export_ip_user_files -of_objects [get_files C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/resizer.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/resizer.bd]
launch_runs -jobs 6 {resizer_axi_dma_0_0_synth_1 resizer_xbar_0_synth_1 resizer_xbar_1_synth_1 resizer_axis_dwidth_converter_0_0_synth_1 resizer_axis_dwidth_converter_1_0_synth_1 resizer_processing_system7_0_0_synth_1 resizer_rst_ps7_0_100M_0_synth_1 resizer_resize_accel_0_1_synth_1 resizer_auto_pc_0_synth_1 resizer_auto_us_0_synth_1 resizer_auto_us_1_synth_1 resizer_auto_pc_1_synth_1}
export_simulation -of_objects [get_files C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/resizer.bd] -directory C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.ip_user_files -ipstatic_source_dir C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.cache/compile_simlib/modelsim} {questa=C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.cache/compile_simlib/questa} {riviera=C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.cache/compile_simlib/riviera} {activehdl=C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_moments_0_Reg]
assign_bd_address [get_bd_addr_segs {moments_0/s_axi_AXILiteS/Reg }]
save_bd_design
report_ip_status -name ip_status 
reset_run resizer_axi_dma_0_0_synth_1
reset_run resizer_rst_ps7_0_100M_0_synth_1
reset_run resizer_resize_accel_0_1_synth_1
reset_run resizer_auto_pc_0_synth_1
reset_run resizer_auto_us_0_synth_1
reset_run resizer_auto_us_1_synth_1
reset_run resizer_auto_pc_1_synth_1
report_ip_status -name ip_status 
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run resizer_auto_pc_0_synth_1
reset_run resizer_axi_dma_0_0_synth_1
reset_run resizer_rst_ps7_0_100M_0_synth_1
reset_run resizer_resize_accel_0_1_synth_1
reset_run resizer_auto_pc_1_synth_1
reset_run resizer_auto_us_1_synth_1
reset_run resizer_auto_us_0_synth_1
export_ip_user_files -of_objects  [get_files C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/hdl/resizer_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/PYNQ-ts/boards/Pynq-Z1/resizer/bitstream/resizer/resizer.srcs/sources_1/bd/resizer/hdl/resizer_wrapper.v
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_intf_nets axis_dwidth_converter_0_M_AXIS] [get_bd_intf_nets resize_accel_0_dst] [get_bd_cells moments_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:resize_accel:1.0 resize_accel_0
endgroup
set_property location {2.5 947 35} [get_bd_cells resize_accel_0]
connect_bd_intf_net [get_bd_intf_pins resize_accel_0/s_axi_AXILiteS] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI]
connect_bd_intf_net [get_bd_intf_pins resize_accel_0/dst] [get_bd_intf_pins axis_dwidth_converter_1/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins resize_accel_0/src] [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins resize_accel_0/ap_clk]
regenerate_bd_layout
validate_bd_design
assign_bd_address [get_bd_addr_segs {resize_accel_0/s_axi_AXILiteS/Reg }]
report_ip_status -name ip_status 
set_property name moments_0 [get_bd_cells resize_accel_0]
report_ip_status -name ip_status 
reset_run resizer_xbar_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
reset_run resizer_axi_dma_0_0_synth_1
reset_run resizer_resize_accel_0_0_synth_1
reset_run resizer_auto_us_0_synth_1
reset_run resizer_auto_pc_0_synth_1
reset_run resizer_auto_us_1_synth_1
reset_run resizer_auto_pc_1_synth_1
