# Vignesh D.

FPGA and RTL Design Engineer  
Vivado, PetaLinux, SoC Integration

LinkedIn: https://www.linkedin.com/in/vignesh-vlsidev/  
Email: vignesh.d.off@gmail.com

---
 
## Projects

- YOLO object detection on Zynq MPSoC
- Haar based face detection on FPGA
- Real-time RTSP video streaming pipeline
- SDI video receive and transmit system
- SDI serializer and clocking logic design
- H.264/H.265 video encoding integration
- Embedded web server for UART configuration
- Single-cycle RISC-V RV32I processor RTL
- I2C, SPI, UART, APB peripheral modules

---

## Current Focus

- RTL coding and microarchitecture fundamentals
- AXI-Lite and AXI-Stream subsystem design
- Clocking, reset, and CDC concepts
- FPGA PSâ€“PL integration and memory mapping
- Embedded Linux on FPGA platforms

---

## Tools

Vivado, Vitis, PetaLinux  
Verilog, SystemVerilog  
C, Pyth
