
Base architecture
=================
RV64IMAFDCH (64 bits)
  I: Integer instructions
  M: Integer multiplication and division
  A: Atomic instructions
  F: Single-precision floating-point
  D: Double-precision floating-point
  C: Compressed instructions
  H: Hypervisor

ISA extensions
==============
Found 43 extensions
  Sdtrig       : Debug triggers
  Shcounterenw : Support writeable enables for any supported counter
  Shgatpa      : SvNNx4 mode supported for all modes supported by satp, as well as Bare
  Shtvala      : htval provides all needed values
  Shvsatpa     : vsatp supports all modes supported by satp
  Shvstvala    : vstval provides all needed values
  Shvstvecd    : vstvec supports Direct mode
  Ssccptr      : Main memory supports page table reads
  Sscounterenw : Support writeable enables for any supported counter
  Ssstrict     : Unimplemented reserved encodings raise illegal instruction exceptions
  Sstc         : Supervisor-level timer interrupts
  Sstvala      : stval provides all needed values
  Sstvecd      : stvec supports direct mode
  Ssu64xl      : UXLEN=64 must be supported
  Sv48         : Page-based 48-bit virtual-memory system
  Svadu        : Hardware updating of A/D Bits
  Svvptc       : Obviating memory-management instructions after marking PTEs valid
  Za64rs       : Reservation set size of 64 bytes
  Zaamo        : Atomic memory operations
  Zalrsc       : Load-reserved/store-conditional
  Zawrs        : Wait-on-reservation-set instructions
  Zba          : Address computation
  Zbb          : Bit manipulation
  Zbc          : Carryless multiplication
  Zbs          : Single-bit manipulation
  Zca          : Compressed instructions
  Zcd          : Compressed double precision FP loads and stores
  Zfa          : Additional FP instructions
  Zic64b       : Cache block size is 64 bytes
  Zicbom       : Cache-block management
  Zicbop       : Cache-block prefetching
  Zicboz       : Cache-block zeroing
  Ziccamoa     : Main memory supports all atomics in A
  Ziccif       : Main memory supports instruction fetch with atomicity requirement
  Zicclsm      : Main memory supports misaligned loads/stores
  Ziccrse      : Main memory supports forward progress on LR/SC sequences
  Zicntr       : Basic performance counters
  Zicsr        : Control and Status Register instructions
  Zifencei     : Instruction-fetch fence instruction
  Zihintntl    : Non-temporal locality hints
  Zihintpause  : Pause Hint
  Zihpm        : Hardware performance counters
  Zmmul        : Multiplication subset of M (MUL, MULH, MULHU, MULHSU, MULW)

ISA profiles
============
  RVI20U32 : No
  RVI20U64 : Yes
  RVA20U64 : No
  RVA20S64 : No
  RVA22U64 : No
  RVA22S64 : No
  RVA23U64 : No
  RVA23S64 : No
  RVB23U64 : No
  RVB23S64 : No

