;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* RX */
RX__0__DR EQU CYREG_GPIO_PRT0_DR
RX__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RX__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RX__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
RX__0__HSIOM_GPIO EQU 0
RX__0__HSIOM_I2C EQU 14
RX__0__HSIOM_I2C_SCL EQU 14
RX__0__HSIOM_MASK EQU 0x000F0000
RX__0__HSIOM_SHIFT EQU 16
RX__0__HSIOM_SPI EQU 15
RX__0__HSIOM_SPI_MOSI EQU 15
RX__0__HSIOM_UART EQU 9
RX__0__HSIOM_UART_RX EQU 9
RX__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX__0__INTR EQU CYREG_GPIO_PRT0_INTR
RX__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RX__0__MASK EQU 0x10
RX__0__PC EQU CYREG_GPIO_PRT0_PC
RX__0__PC2 EQU CYREG_GPIO_PRT0_PC2
RX__0__PORT EQU 0
RX__0__PS EQU CYREG_GPIO_PRT0_PS
RX__0__SHIFT EQU 4
RX__DR EQU CYREG_GPIO_PRT0_DR
RX__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RX__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RX__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RX__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX__INTR EQU CYREG_GPIO_PRT0_INTR
RX__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RX__MASK EQU 0x10
RX__PC EQU CYREG_GPIO_PRT0_PC
RX__PC2 EQU CYREG_GPIO_PRT0_PC2
RX__PORT EQU 0
RX__PS EQU CYREG_GPIO_PRT0_PS
RX__SHIFT EQU 4

/* TX */
TX__0__DR EQU CYREG_GPIO_PRT0_DR
TX__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TX__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TX__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TX__0__HSIOM_GPIO EQU 0
TX__0__HSIOM_I2C EQU 14
TX__0__HSIOM_I2C_SDA EQU 14
TX__0__HSIOM_MASK EQU 0x00F00000
TX__0__HSIOM_SHIFT EQU 20
TX__0__HSIOM_SPI EQU 15
TX__0__HSIOM_SPI_MISO EQU 15
TX__0__HSIOM_UART EQU 9
TX__0__HSIOM_UART_TX EQU 9
TX__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__0__INTR EQU CYREG_GPIO_PRT0_INTR
TX__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TX__0__MASK EQU 0x20
TX__0__PC EQU CYREG_GPIO_PRT0_PC
TX__0__PC2 EQU CYREG_GPIO_PRT0_PC2
TX__0__PORT EQU 0
TX__0__PS EQU CYREG_GPIO_PRT0_PS
TX__0__SHIFT EQU 5
TX__DR EQU CYREG_GPIO_PRT0_DR
TX__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TX__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TX__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TX__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__INTR EQU CYREG_GPIO_PRT0_INTR
TX__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TX__MASK EQU 0x20
TX__PC EQU CYREG_GPIO_PRT0_PC
TX__PC2 EQU CYREG_GPIO_PRT0_PC2
TX__PORT EQU 0
TX__PS EQU CYREG_GPIO_PRT0_PS
TX__SHIFT EQU 5

/* LED */
LED__0__DR EQU CYREG_GPIO_PRT0_DR
LED__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED__0__HSIOM_MASK EQU 0x00000F00
LED__0__HSIOM_SHIFT EQU 8
LED__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__0__INTR EQU CYREG_GPIO_PRT0_INTR
LED__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED__0__MASK EQU 0x04
LED__0__PC EQU CYREG_GPIO_PRT0_PC
LED__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LED__0__PORT EQU 0
LED__0__PS EQU CYREG_GPIO_PRT0_PS
LED__0__SHIFT EQU 2
LED__DR EQU CYREG_GPIO_PRT0_DR
LED__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LED__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LED__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LED__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__INTR EQU CYREG_GPIO_PRT0_INTR
LED__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LED__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LED__MASK EQU 0x04
LED__PC EQU CYREG_GPIO_PRT0_PC
LED__PC2 EQU CYREG_GPIO_PRT0_PC2
LED__PORT EQU 0
LED__PS EQU CYREG_GPIO_PRT0_PS
LED__SHIFT EQU 2

/* ADC_1 */
ADC_1_Bypass__0__DR EQU CYREG_GPIO_PRT2_DR
ADC_1_Bypass__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ADC_1_Bypass__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ADC_1_Bypass__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ADC_1_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_1_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_1_Bypass__0__HSIOM_SHIFT EQU 28
ADC_1_Bypass__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_1_Bypass__0__INTR EQU CYREG_GPIO_PRT2_INTR
ADC_1_Bypass__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_1_Bypass__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ADC_1_Bypass__0__MASK EQU 0x80
ADC_1_Bypass__0__PC EQU CYREG_GPIO_PRT2_PC
ADC_1_Bypass__0__PC2 EQU CYREG_GPIO_PRT2_PC2
ADC_1_Bypass__0__PORT EQU 2
ADC_1_Bypass__0__PS EQU CYREG_GPIO_PRT2_PS
ADC_1_Bypass__0__SHIFT EQU 7
ADC_1_Bypass__DR EQU CYREG_GPIO_PRT2_DR
ADC_1_Bypass__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ADC_1_Bypass__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ADC_1_Bypass__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ADC_1_Bypass__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_1_Bypass__INTR EQU CYREG_GPIO_PRT2_INTR
ADC_1_Bypass__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ADC_1_Bypass__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ADC_1_Bypass__MASK EQU 0x80
ADC_1_Bypass__PC EQU CYREG_GPIO_PRT2_PC
ADC_1_Bypass__PC2 EQU CYREG_GPIO_PRT2_PC2
ADC_1_Bypass__PORT EQU 2
ADC_1_Bypass__PS EQU CYREG_GPIO_PRT2_PS
ADC_1_Bypass__SHIFT EQU 7
ADC_1_cy_psoc4_sar_1__CLOCK_DIV_ID EQU 0x00000041
ADC_1_cy_psoc4_sar_1__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_1_cy_psoc4_sar_1__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_1_cy_psoc4_sar_1__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT_NEWVALUE EQU CYREG_SAR_CHAN_RESULT_NEWVALUE
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT_UPDATED EQU CYREG_SAR_CHAN_RESULT_UPDATED
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK_NEWVALUE EQU CYREG_SAR_CHAN_WORK_NEWVALUE
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK_UPDATED EQU CYREG_SAR_CHAN_WORK_UPDATED
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_1_cy_psoc4_sar_1__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_1_cy_psoc4_sar_1__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_1_cy_psoc4_sar_1__SAR_INTR EQU CYREG_SAR_INTR
ADC_1_cy_psoc4_sar_1__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_1_cy_psoc4_sar_1__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_1_cy_psoc4_sar_1__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_1_cy_psoc4_sar_1__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_1_cy_psoc4_sar_1__SAR_NUMBER EQU 0
ADC_1_cy_psoc4_sar_1__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_1_cy_psoc4_sar_1__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_1_cy_psoc4_sar_1__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_1_cy_psoc4_sar_1__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_1_cy_psoc4_sar_1__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_1_cy_psoc4_sar_1__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_1_intSarClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
ADC_1_intSarClock__DIV_ID EQU 0x00000041
ADC_1_intSarClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
ADC_1_intSarClock__PA_DIV_ID EQU 0x000000FF
ADC_1_intUabClock__DIV_ID EQU 0x00000040
ADC_1_intUabClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
ADC_1_intUabClock__PA_DIV_ID EQU 0x000000FF
ADC_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
ADC_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
ADC_1_IRQ__INTC_MASK EQU 0x8000
ADC_1_IRQ__INTC_NUMBER EQU 15
ADC_1_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR3
ADC_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
ADC_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* I2C_1 */
I2C_1_SCB__CTRL EQU CYREG_SCB2_CTRL
I2C_1_SCB__EZ_DATA0 EQU CYREG_SCB2_EZ_DATA0
I2C_1_SCB__EZ_DATA1 EQU CYREG_SCB2_EZ_DATA1
I2C_1_SCB__EZ_DATA10 EQU CYREG_SCB2_EZ_DATA10
I2C_1_SCB__EZ_DATA11 EQU CYREG_SCB2_EZ_DATA11
I2C_1_SCB__EZ_DATA12 EQU CYREG_SCB2_EZ_DATA12
I2C_1_SCB__EZ_DATA13 EQU CYREG_SCB2_EZ_DATA13
I2C_1_SCB__EZ_DATA14 EQU CYREG_SCB2_EZ_DATA14
I2C_1_SCB__EZ_DATA15 EQU CYREG_SCB2_EZ_DATA15
I2C_1_SCB__EZ_DATA16 EQU CYREG_SCB2_EZ_DATA16
I2C_1_SCB__EZ_DATA17 EQU CYREG_SCB2_EZ_DATA17
I2C_1_SCB__EZ_DATA18 EQU CYREG_SCB2_EZ_DATA18
I2C_1_SCB__EZ_DATA19 EQU CYREG_SCB2_EZ_DATA19
I2C_1_SCB__EZ_DATA2 EQU CYREG_SCB2_EZ_DATA2
I2C_1_SCB__EZ_DATA20 EQU CYREG_SCB2_EZ_DATA20
I2C_1_SCB__EZ_DATA21 EQU CYREG_SCB2_EZ_DATA21
I2C_1_SCB__EZ_DATA22 EQU CYREG_SCB2_EZ_DATA22
I2C_1_SCB__EZ_DATA23 EQU CYREG_SCB2_EZ_DATA23
I2C_1_SCB__EZ_DATA24 EQU CYREG_SCB2_EZ_DATA24
I2C_1_SCB__EZ_DATA25 EQU CYREG_SCB2_EZ_DATA25
I2C_1_SCB__EZ_DATA26 EQU CYREG_SCB2_EZ_DATA26
I2C_1_SCB__EZ_DATA27 EQU CYREG_SCB2_EZ_DATA27
I2C_1_SCB__EZ_DATA28 EQU CYREG_SCB2_EZ_DATA28
I2C_1_SCB__EZ_DATA29 EQU CYREG_SCB2_EZ_DATA29
I2C_1_SCB__EZ_DATA3 EQU CYREG_SCB2_EZ_DATA3
I2C_1_SCB__EZ_DATA30 EQU CYREG_SCB2_EZ_DATA30
I2C_1_SCB__EZ_DATA31 EQU CYREG_SCB2_EZ_DATA31
I2C_1_SCB__EZ_DATA4 EQU CYREG_SCB2_EZ_DATA4
I2C_1_SCB__EZ_DATA5 EQU CYREG_SCB2_EZ_DATA5
I2C_1_SCB__EZ_DATA6 EQU CYREG_SCB2_EZ_DATA6
I2C_1_SCB__EZ_DATA7 EQU CYREG_SCB2_EZ_DATA7
I2C_1_SCB__EZ_DATA8 EQU CYREG_SCB2_EZ_DATA8
I2C_1_SCB__EZ_DATA9 EQU CYREG_SCB2_EZ_DATA9
I2C_1_SCB__I2C_CFG EQU CYREG_SCB2_I2C_CFG
I2C_1_SCB__I2C_CTRL EQU CYREG_SCB2_I2C_CTRL
I2C_1_SCB__I2C_M_CMD EQU CYREG_SCB2_I2C_M_CMD
I2C_1_SCB__I2C_S_CMD EQU CYREG_SCB2_I2C_S_CMD
I2C_1_SCB__I2C_STATUS EQU CYREG_SCB2_I2C_STATUS
I2C_1_SCB__INTR_CAUSE EQU CYREG_SCB2_INTR_CAUSE
I2C_1_SCB__INTR_I2C_EC EQU CYREG_SCB2_INTR_I2C_EC
I2C_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB2_INTR_I2C_EC_MASK
I2C_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB2_INTR_I2C_EC_MASKED
I2C_1_SCB__INTR_M EQU CYREG_SCB2_INTR_M
I2C_1_SCB__INTR_M_MASK EQU CYREG_SCB2_INTR_M_MASK
I2C_1_SCB__INTR_M_MASKED EQU CYREG_SCB2_INTR_M_MASKED
I2C_1_SCB__INTR_M_SET EQU CYREG_SCB2_INTR_M_SET
I2C_1_SCB__INTR_RX EQU CYREG_SCB2_INTR_RX
I2C_1_SCB__INTR_RX_MASK EQU CYREG_SCB2_INTR_RX_MASK
I2C_1_SCB__INTR_RX_MASKED EQU CYREG_SCB2_INTR_RX_MASKED
I2C_1_SCB__INTR_RX_SET EQU CYREG_SCB2_INTR_RX_SET
I2C_1_SCB__INTR_S EQU CYREG_SCB2_INTR_S
I2C_1_SCB__INTR_S_MASK EQU CYREG_SCB2_INTR_S_MASK
I2C_1_SCB__INTR_S_MASKED EQU CYREG_SCB2_INTR_S_MASKED
I2C_1_SCB__INTR_S_SET EQU CYREG_SCB2_INTR_S_SET
I2C_1_SCB__INTR_SPI_EC EQU CYREG_SCB2_INTR_SPI_EC
I2C_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB2_INTR_SPI_EC_MASK
I2C_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB2_INTR_SPI_EC_MASKED
I2C_1_SCB__INTR_TX EQU CYREG_SCB2_INTR_TX
I2C_1_SCB__INTR_TX_MASK EQU CYREG_SCB2_INTR_TX_MASK
I2C_1_SCB__INTR_TX_MASKED EQU CYREG_SCB2_INTR_TX_MASKED
I2C_1_SCB__INTR_TX_SET EQU CYREG_SCB2_INTR_TX_SET
I2C_1_SCB__RX_CTRL EQU CYREG_SCB2_RX_CTRL
I2C_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB2_RX_FIFO_CTRL
I2C_1_SCB__RX_FIFO_RD EQU CYREG_SCB2_RX_FIFO_RD
I2C_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB2_RX_FIFO_RD_SILENT
I2C_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB2_RX_FIFO_STATUS
I2C_1_SCB__RX_MATCH EQU CYREG_SCB2_RX_MATCH
I2C_1_SCB__SPI_CTRL EQU CYREG_SCB2_SPI_CTRL
I2C_1_SCB__SPI_STATUS EQU CYREG_SCB2_SPI_STATUS
I2C_1_SCB__SS0_POSISTION EQU 0
I2C_1_SCB__SS1_POSISTION EQU 1
I2C_1_SCB__SS2_POSISTION EQU 2
I2C_1_SCB__SS3_POSISTION EQU 3
I2C_1_SCB__STATUS EQU CYREG_SCB2_STATUS
I2C_1_SCB__TX_CTRL EQU CYREG_SCB2_TX_CTRL
I2C_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB2_TX_FIFO_CTRL
I2C_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB2_TX_FIFO_STATUS
I2C_1_SCB__TX_FIFO_WR EQU CYREG_SCB2_TX_FIFO_WR
I2C_1_SCB__UART_CTRL EQU CYREG_SCB2_UART_CTRL
I2C_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB2_UART_FLOW_CTRL
I2C_1_SCB__UART_RX_CTRL EQU CYREG_SCB2_UART_RX_CTRL
I2C_1_SCB__UART_RX_STATUS EQU CYREG_SCB2_UART_RX_STATUS
I2C_1_SCB__UART_TX_CTRL EQU CYREG_SCB2_UART_TX_CTRL
I2C_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
I2C_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
I2C_1_SCB_IRQ__INTC_MASK EQU 0x400
I2C_1_SCB_IRQ__INTC_NUMBER EQU 10
I2C_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
I2C_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
I2C_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
I2C_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_1_SCBCLK__DIV_ID EQU 0x00000042
I2C_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
I2C_1_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_1_scl__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_1_scl__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_1_scl__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_1_scl__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_1_scl__0__HSIOM_GPIO EQU 0
I2C_1_scl__0__HSIOM_I2C EQU 14
I2C_1_scl__0__HSIOM_I2C_SCL EQU 14
I2C_1_scl__0__HSIOM_MASK EQU 0x0F000000
I2C_1_scl__0__HSIOM_SHIFT EQU 24
I2C_1_scl__0__HSIOM_SPI EQU 15
I2C_1_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_1_scl__0__HSIOM_UART EQU 9
I2C_1_scl__0__HSIOM_UART_RX EQU 9
I2C_1_scl__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_scl__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_1_scl__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_scl__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_1_scl__0__MASK EQU 0x40
I2C_1_scl__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_1_scl__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_1_scl__0__PORT EQU 3
I2C_1_scl__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_1_scl__0__SHIFT EQU 6
I2C_1_scl__DR EQU CYREG_GPIO_PRT3_DR
I2C_1_scl__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_1_scl__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_1_scl__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_1_scl__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_scl__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_1_scl__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_scl__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_1_scl__MASK EQU 0x40
I2C_1_scl__PC EQU CYREG_GPIO_PRT3_PC
I2C_1_scl__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_1_scl__PORT EQU 3
I2C_1_scl__PS EQU CYREG_GPIO_PRT3_PS
I2C_1_scl__SHIFT EQU 6
I2C_1_sda__0__DR EQU CYREG_GPIO_PRT3_DR
I2C_1_sda__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_1_sda__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_1_sda__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
I2C_1_sda__0__HSIOM_GPIO EQU 0
I2C_1_sda__0__HSIOM_I2C EQU 14
I2C_1_sda__0__HSIOM_I2C_SDA EQU 14
I2C_1_sda__0__HSIOM_MASK EQU 0xF0000000
I2C_1_sda__0__HSIOM_SHIFT EQU 28
I2C_1_sda__0__HSIOM_SPI EQU 15
I2C_1_sda__0__HSIOM_SPI_MISO EQU 15
I2C_1_sda__0__HSIOM_UART EQU 9
I2C_1_sda__0__HSIOM_UART_TX EQU 9
I2C_1_sda__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_sda__0__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_1_sda__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_sda__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_1_sda__0__MASK EQU 0x80
I2C_1_sda__0__PC EQU CYREG_GPIO_PRT3_PC
I2C_1_sda__0__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_1_sda__0__PORT EQU 3
I2C_1_sda__0__PS EQU CYREG_GPIO_PRT3_PS
I2C_1_sda__0__SHIFT EQU 7
I2C_1_sda__DR EQU CYREG_GPIO_PRT3_DR
I2C_1_sda__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
I2C_1_sda__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
I2C_1_sda__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
I2C_1_sda__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_sda__INTR EQU CYREG_GPIO_PRT3_INTR
I2C_1_sda__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
I2C_1_sda__INTSTAT EQU CYREG_GPIO_PRT3_INTR
I2C_1_sda__MASK EQU 0x80
I2C_1_sda__PC EQU CYREG_GPIO_PRT3_PC
I2C_1_sda__PC2 EQU CYREG_GPIO_PRT3_PC2
I2C_1_sda__PORT EQU 3
I2C_1_sda__PS EQU CYREG_GPIO_PRT3_PS
I2C_1_sda__SHIFT EQU 7

/* Pin_1 */
Pin_1__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_1__0__HSIOM_MASK EQU 0x000000F0
Pin_1__0__HSIOM_SHIFT EQU 4
Pin_1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_1__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_1__0__MASK EQU 0x02
Pin_1__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_1__0__PORT EQU 3
Pin_1__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_1__0__SHIFT EQU 1
Pin_1__DR EQU CYREG_GPIO_PRT3_DR
Pin_1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_1__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_1__MASK EQU 0x02
Pin_1__PC EQU CYREG_GPIO_PRT3_PC
Pin_1__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_1__PORT EQU 3
Pin_1__PS EQU CYREG_GPIO_PRT3_PS
Pin_1__SHIFT EQU 1

/* Pin_2 */
Pin_2__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_2__0__HSIOM_MASK EQU 0x00000F00
Pin_2__0__HSIOM_SHIFT EQU 8
Pin_2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_2__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_2__0__MASK EQU 0x04
Pin_2__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_2__0__PORT EQU 3
Pin_2__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_2__0__SHIFT EQU 2
Pin_2__DR EQU CYREG_GPIO_PRT3_DR
Pin_2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_2__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_2__MASK EQU 0x04
Pin_2__PC EQU CYREG_GPIO_PRT3_PC
Pin_2__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_2__PORT EQU 3
Pin_2__PS EQU CYREG_GPIO_PRT3_PS
Pin_2__SHIFT EQU 2

/* Pin_3 */
Pin_3__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_3__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_3__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_3__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_3__0__HSIOM_MASK EQU 0x0000F000
Pin_3__0__HSIOM_SHIFT EQU 12
Pin_3__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_3__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_3__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_3__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_3__0__MASK EQU 0x08
Pin_3__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_3__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_3__0__PORT EQU 3
Pin_3__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_3__0__SHIFT EQU 3
Pin_3__DR EQU CYREG_GPIO_PRT3_DR
Pin_3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_3__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_3__MASK EQU 0x08
Pin_3__PC EQU CYREG_GPIO_PRT3_PC
Pin_3__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_3__PORT EQU 3
Pin_3__PS EQU CYREG_GPIO_PRT3_PS
Pin_3__SHIFT EQU 3

/* Pin_4 */
Pin_4__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_4__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_4__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_4__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_4__0__HSIOM_MASK EQU 0x000F0000
Pin_4__0__HSIOM_SHIFT EQU 16
Pin_4__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_4__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_4__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_4__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_4__0__MASK EQU 0x10
Pin_4__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_4__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_4__0__PORT EQU 3
Pin_4__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_4__0__SHIFT EQU 4
Pin_4__DR EQU CYREG_GPIO_PRT3_DR
Pin_4__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_4__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_4__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_4__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_4__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_4__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_4__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_4__MASK EQU 0x10
Pin_4__PC EQU CYREG_GPIO_PRT3_PC
Pin_4__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_4__PORT EQU 3
Pin_4__PS EQU CYREG_GPIO_PRT3_PS
Pin_4__SHIFT EQU 4

/* Pin_5 */
Pin_5__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_5__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_5__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_5__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_5__0__HSIOM_MASK EQU 0x0000000F
Pin_5__0__HSIOM_SHIFT EQU 0
Pin_5__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_5__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_5__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_5__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_5__0__MASK EQU 0x01
Pin_5__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_5__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_5__0__PORT EQU 3
Pin_5__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_5__0__SHIFT EQU 0
Pin_5__DR EQU CYREG_GPIO_PRT3_DR
Pin_5__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_5__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_5__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_5__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_5__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_5__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_5__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_5__MASK EQU 0x01
Pin_5__PC EQU CYREG_GPIO_PRT3_PC
Pin_5__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_5__PORT EQU 3
Pin_5__PS EQU CYREG_GPIO_PRT3_PS
Pin_5__SHIFT EQU 0

/* Pin_6 */
Pin_6__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_6__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_6__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_6__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_6__0__HSIOM_MASK EQU 0xF0000000
Pin_6__0__HSIOM_SHIFT EQU 28
Pin_6__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_6__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_6__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_6__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_6__0__MASK EQU 0x80
Pin_6__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_6__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_6__0__PORT EQU 1
Pin_6__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_6__0__SHIFT EQU 7
Pin_6__DR EQU CYREG_GPIO_PRT1_DR
Pin_6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_6__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_6__MASK EQU 0x80
Pin_6__PC EQU CYREG_GPIO_PRT1_PC
Pin_6__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_6__PORT EQU 1
Pin_6__PS EQU CYREG_GPIO_PRT1_PS
Pin_6__SHIFT EQU 7

/* Pin_7 */
Pin_7__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_7__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_7__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_7__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_7__0__HSIOM_MASK EQU 0x0F000000
Pin_7__0__HSIOM_SHIFT EQU 24
Pin_7__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_7__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_7__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_7__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_7__0__MASK EQU 0x40
Pin_7__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_7__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_7__0__PORT EQU 1
Pin_7__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_7__0__SHIFT EQU 6
Pin_7__DR EQU CYREG_GPIO_PRT1_DR
Pin_7__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_7__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_7__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_7__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_7__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_7__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_7__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_7__MASK EQU 0x40
Pin_7__PC EQU CYREG_GPIO_PRT1_PC
Pin_7__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_7__PORT EQU 1
Pin_7__PS EQU CYREG_GPIO_PRT1_PS
Pin_7__SHIFT EQU 6

/* Pin_8 */
Pin_8__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_8__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_8__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_8__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_8__0__HSIOM_MASK EQU 0x00F00000
Pin_8__0__HSIOM_SHIFT EQU 20
Pin_8__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_8__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_8__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_8__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_8__0__MASK EQU 0x20
Pin_8__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_8__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_8__0__PORT EQU 1
Pin_8__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_8__0__SHIFT EQU 5
Pin_8__DR EQU CYREG_GPIO_PRT1_DR
Pin_8__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_8__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_8__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_8__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_8__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_8__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_8__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_8__MASK EQU 0x20
Pin_8__PC EQU CYREG_GPIO_PRT1_PC
Pin_8__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_8__PORT EQU 1
Pin_8__PS EQU CYREG_GPIO_PRT1_PS
Pin_8__SHIFT EQU 5

/* Pin_9 */
Pin_9__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_9__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_9__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_9__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_9__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_9__0__HSIOM_MASK EQU 0x000F0000
Pin_9__0__HSIOM_SHIFT EQU 16
Pin_9__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_9__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_9__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_9__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_9__0__MASK EQU 0x10
Pin_9__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_9__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_9__0__PORT EQU 1
Pin_9__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_9__0__SHIFT EQU 4
Pin_9__DR EQU CYREG_GPIO_PRT1_DR
Pin_9__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_9__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_9__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_9__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_9__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_9__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_9__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_9__MASK EQU 0x10
Pin_9__PC EQU CYREG_GPIO_PRT1_PC
Pin_9__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_9__PORT EQU 1
Pin_9__PS EQU CYREG_GPIO_PRT1_PS
Pin_9__SHIFT EQU 4

/* Pin_10 */
Pin_10__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_10__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_10__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_10__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_10__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_10__0__HSIOM_MASK EQU 0x0000F000
Pin_10__0__HSIOM_SHIFT EQU 12
Pin_10__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_10__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_10__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_10__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_10__0__MASK EQU 0x08
Pin_10__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_10__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_10__0__PORT EQU 1
Pin_10__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_10__0__SHIFT EQU 3
Pin_10__DR EQU CYREG_GPIO_PRT1_DR
Pin_10__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_10__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_10__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_10__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_10__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_10__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_10__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_10__MASK EQU 0x08
Pin_10__PC EQU CYREG_GPIO_PRT1_PC
Pin_10__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_10__PORT EQU 1
Pin_10__PS EQU CYREG_GPIO_PRT1_PS
Pin_10__SHIFT EQU 3

/* Pin_11 */
Pin_11__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_11__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_11__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_11__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_11__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_11__0__HSIOM_MASK EQU 0x00000F00
Pin_11__0__HSIOM_SHIFT EQU 8
Pin_11__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_11__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_11__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_11__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_11__0__MASK EQU 0x04
Pin_11__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_11__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_11__0__PORT EQU 1
Pin_11__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_11__0__SHIFT EQU 2
Pin_11__DR EQU CYREG_GPIO_PRT1_DR
Pin_11__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_11__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_11__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_11__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_11__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_11__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_11__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_11__MASK EQU 0x04
Pin_11__PC EQU CYREG_GPIO_PRT1_PC
Pin_11__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_11__PORT EQU 1
Pin_11__PS EQU CYREG_GPIO_PRT1_PS
Pin_11__SHIFT EQU 2

/* Pin_12 */
Pin_12__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_12__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_12__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_12__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_12__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_12__0__HSIOM_MASK EQU 0x000000F0
Pin_12__0__HSIOM_SHIFT EQU 4
Pin_12__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_12__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_12__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_12__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_12__0__MASK EQU 0x02
Pin_12__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_12__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_12__0__PORT EQU 1
Pin_12__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_12__0__SHIFT EQU 1
Pin_12__DR EQU CYREG_GPIO_PRT1_DR
Pin_12__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_12__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_12__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_12__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_12__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_12__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_12__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_12__MASK EQU 0x02
Pin_12__PC EQU CYREG_GPIO_PRT1_PC
Pin_12__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_12__PORT EQU 1
Pin_12__PS EQU CYREG_GPIO_PRT1_PS
Pin_12__SHIFT EQU 1

/* Pin_13 */
Pin_13__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_13__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_13__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_13__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_13__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_13__0__HSIOM_MASK EQU 0x0000000F
Pin_13__0__HSIOM_SHIFT EQU 0
Pin_13__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_13__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_13__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_13__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_13__0__MASK EQU 0x01
Pin_13__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_13__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_13__0__PORT EQU 1
Pin_13__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_13__0__SHIFT EQU 0
Pin_13__DR EQU CYREG_GPIO_PRT1_DR
Pin_13__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_13__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_13__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_13__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_13__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_13__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_13__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_13__MASK EQU 0x01
Pin_13__PC EQU CYREG_GPIO_PRT1_PC
Pin_13__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_13__PORT EQU 1
Pin_13__PS EQU CYREG_GPIO_PRT1_PS
Pin_13__SHIFT EQU 0

/* Pin_14 */
Pin_14__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_14__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_14__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_14__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_14__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_14__0__HSIOM_MASK EQU 0x000F0000
Pin_14__0__HSIOM_SHIFT EQU 16
Pin_14__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_14__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_14__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_14__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_14__0__MASK EQU 0x10
Pin_14__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_14__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_14__0__PORT EQU 2
Pin_14__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_14__0__SHIFT EQU 4
Pin_14__DR EQU CYREG_GPIO_PRT2_DR
Pin_14__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_14__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_14__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_14__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_14__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_14__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_14__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_14__MASK EQU 0x10
Pin_14__PC EQU CYREG_GPIO_PRT2_PC
Pin_14__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_14__PORT EQU 2
Pin_14__PS EQU CYREG_GPIO_PRT2_PS
Pin_14__SHIFT EQU 4

/* Pin_15 */
Pin_15__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_15__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_15__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_15__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_15__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_15__0__HSIOM_MASK EQU 0x0000F000
Pin_15__0__HSIOM_SHIFT EQU 12
Pin_15__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_15__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_15__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_15__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_15__0__MASK EQU 0x08
Pin_15__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_15__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_15__0__PORT EQU 2
Pin_15__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_15__0__SHIFT EQU 3
Pin_15__DR EQU CYREG_GPIO_PRT2_DR
Pin_15__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_15__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_15__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_15__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_15__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_15__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_15__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_15__MASK EQU 0x08
Pin_15__PC EQU CYREG_GPIO_PRT2_PC
Pin_15__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_15__PORT EQU 2
Pin_15__PS EQU CYREG_GPIO_PRT2_PS
Pin_15__SHIFT EQU 3

/* Pin_16 */
Pin_16__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_16__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_16__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_16__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_16__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_16__0__HSIOM_MASK EQU 0x000000F0
Pin_16__0__HSIOM_SHIFT EQU 4
Pin_16__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_16__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_16__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_16__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_16__0__MASK EQU 0x02
Pin_16__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_16__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_16__0__PORT EQU 2
Pin_16__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_16__0__SHIFT EQU 1
Pin_16__DR EQU CYREG_GPIO_PRT2_DR
Pin_16__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_16__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_16__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_16__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_16__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_16__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_16__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_16__MASK EQU 0x02
Pin_16__PC EQU CYREG_GPIO_PRT2_PC
Pin_16__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_16__PORT EQU 2
Pin_16__PS EQU CYREG_GPIO_PRT2_PS
Pin_16__SHIFT EQU 1

/* Pin_17 */
Pin_17__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_17__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_17__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_17__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_17__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_17__0__HSIOM_MASK EQU 0x00F00000
Pin_17__0__HSIOM_SHIFT EQU 20
Pin_17__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_17__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_17__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_17__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_17__0__MASK EQU 0x20
Pin_17__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_17__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_17__0__PORT EQU 3
Pin_17__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_17__0__SHIFT EQU 5
Pin_17__DR EQU CYREG_GPIO_PRT3_DR
Pin_17__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_17__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_17__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_17__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_17__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_17__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_17__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_17__MASK EQU 0x20
Pin_17__PC EQU CYREG_GPIO_PRT3_PC
Pin_17__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_17__PORT EQU 3
Pin_17__PS EQU CYREG_GPIO_PRT3_PS
Pin_17__SHIFT EQU 5

/* Pin_18 */
Pin_18__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_18__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_18__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_18__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_18__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_18__0__HSIOM_MASK EQU 0x00000F00
Pin_18__0__HSIOM_SHIFT EQU 8
Pin_18__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_18__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_18__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_18__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_18__0__MASK EQU 0x04
Pin_18__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_18__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_18__0__PORT EQU 2
Pin_18__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_18__0__SHIFT EQU 2
Pin_18__DR EQU CYREG_GPIO_PRT2_DR
Pin_18__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_18__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_18__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_18__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_18__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_18__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_18__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_18__MASK EQU 0x04
Pin_18__PC EQU CYREG_GPIO_PRT2_PC
Pin_18__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_18__PORT EQU 2
Pin_18__PS EQU CYREG_GPIO_PRT2_PS
Pin_18__SHIFT EQU 2

/* UART_1 */
UART_1_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_1_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
UART_1_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_1_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_1_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_1_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
UART_1_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
UART_1_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
UART_1_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
UART_1_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
UART_1_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
UART_1_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
UART_1_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_1_SCBCLK__DIV_ID EQU 0x00000043
UART_1_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
UART_1_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* Opamp_1 */
Opamp_1_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTB0_COMP_STAT
Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__CTB_CTB_CTRL EQU CYREG_CTB0_CTB_CTRL
Opamp_1_cy_psoc4_abuf__INTR EQU CYREG_CTB0_INTR
Opamp_1_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTB0_INTR_MASK
Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTB0_INTR_MASKED
Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SET EQU CYREG_CTB0_INTR_SET
Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTB0_OA0_COMP_TRIM
Opamp_1_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTB0_OA0_OFFSET_TRIM
Opamp_1_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTB0_OA_RES0_CTRL
Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM
Opamp_1_cy_psoc4_abuf__OA_SW EQU CYREG_CTB0_OA0_SW
Opamp_1_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTB0_OA0_SW_CLEAR

/* Opamp_2 */
Opamp_2_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTB0_COMP_STAT
Opamp_2_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
Opamp_2_cy_psoc4_abuf__CTB_CTB_CTRL EQU CYREG_CTB0_CTB_CTRL
Opamp_2_cy_psoc4_abuf__INTR EQU CYREG_CTB0_INTR
Opamp_2_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTB0_INTR_MASK
Opamp_2_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTB0_INTR_MASKED
Opamp_2_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__INTR_SET EQU CYREG_CTB0_INTR_SET
Opamp_2_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__INTR_SHIFT EQU 1
Opamp_2_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTB0_OA1_COMP_TRIM
Opamp_2_cy_psoc4_abuf__OA_NUMBER EQU 1
Opamp_2_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTB0_OA1_OFFSET_TRIM
Opamp_2_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTB0_OA_RES1_CTRL
Opamp_2_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTB0_OA1_SLOPE_OFFSET_TRIM
Opamp_2_cy_psoc4_abuf__OA_SW EQU CYREG_CTB0_OA1_SW
Opamp_2_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTB0_OA1_SW_CLEAR

/* Opamp_3 */
Opamp_3_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTB1_COMP_STAT
Opamp_3_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
Opamp_3_cy_psoc4_abuf__CTB_CTB_CTRL EQU CYREG_CTB1_CTB_CTRL
Opamp_3_cy_psoc4_abuf__INTR EQU CYREG_CTB1_INTR
Opamp_3_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTB1_INTR_MASK
Opamp_3_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
Opamp_3_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTB1_INTR_MASKED
Opamp_3_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
Opamp_3_cy_psoc4_abuf__INTR_SET EQU CYREG_CTB1_INTR_SET
Opamp_3_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
Opamp_3_cy_psoc4_abuf__INTR_SHIFT EQU 1
Opamp_3_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTB1_OA1_COMP_TRIM
Opamp_3_cy_psoc4_abuf__OA_NUMBER EQU 1
Opamp_3_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTB1_OA1_OFFSET_TRIM
Opamp_3_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTB1_OA_RES1_CTRL
Opamp_3_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTB1_OA1_SLOPE_OFFSET_TRIM
Opamp_3_cy_psoc4_abuf__OA_SW EQU CYREG_CTB1_OA1_SW
Opamp_3_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTB1_OA1_SW_CLEAR

/* PVref_1 */
PVref_1_cy_psoc4_pref_PRB_REF EQU CYREG_PASS_PRB_REF0

/* Pin_19_Addr0 */
Pin_19_Addr0__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_19_Addr0__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_19_Addr0__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_19_Addr0__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_19_Addr0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_19_Addr0__0__HSIOM_MASK EQU 0x0F000000
Pin_19_Addr0__0__HSIOM_SHIFT EQU 24
Pin_19_Addr0__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_19_Addr0__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_19_Addr0__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_19_Addr0__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_19_Addr0__0__MASK EQU 0x40
Pin_19_Addr0__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_19_Addr0__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_19_Addr0__0__PORT EQU 0
Pin_19_Addr0__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_19_Addr0__0__SHIFT EQU 6
Pin_19_Addr0__DR EQU CYREG_GPIO_PRT0_DR
Pin_19_Addr0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_19_Addr0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_19_Addr0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_19_Addr0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_19_Addr0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_19_Addr0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_19_Addr0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_19_Addr0__MASK EQU 0x40
Pin_19_Addr0__PC EQU CYREG_GPIO_PRT0_PC
Pin_19_Addr0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_19_Addr0__PORT EQU 0
Pin_19_Addr0__PS EQU CYREG_GPIO_PRT0_PS
Pin_19_Addr0__SHIFT EQU 6

/* Pin_20_Addr1 */
Pin_20_Addr1__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_20_Addr1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_20_Addr1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_20_Addr1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_20_Addr1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_20_Addr1__0__HSIOM_MASK EQU 0xF0000000
Pin_20_Addr1__0__HSIOM_SHIFT EQU 28
Pin_20_Addr1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_20_Addr1__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_20_Addr1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_20_Addr1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_20_Addr1__0__MASK EQU 0x80
Pin_20_Addr1__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_20_Addr1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_20_Addr1__0__PORT EQU 0
Pin_20_Addr1__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_20_Addr1__0__SHIFT EQU 7
Pin_20_Addr1__DR EQU CYREG_GPIO_PRT0_DR
Pin_20_Addr1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_20_Addr1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_20_Addr1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_20_Addr1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_20_Addr1__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_20_Addr1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_20_Addr1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_20_Addr1__MASK EQU 0x80
Pin_20_Addr1__PC EQU CYREG_GPIO_PRT0_PC
Pin_20_Addr1__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_20_Addr1__PORT EQU 0
Pin_20_Addr1__PS EQU CYREG_GPIO_PRT0_PS
Pin_20_Addr1__SHIFT EQU 7

/* Miscellaneous */
CyDesignWideVoltageReference_PRB_REF EQU CYREG_PASS_PRB_REF1
CYDEV_BANDGAP_REF_GAIN EQU 1
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1C2021AC
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4I
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4I_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 12
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PRB_VDDA_SLEEP EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_SYSTEM_PRB_SOURCE EQU 0
CYDEV_SYSTEM_PRB_VALUE EQU 15
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 2
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8pass4b_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
