
ubuntu-preinstalled/setfont:     file format elf32-littlearm


Disassembly of section .init:

00000e2c <.init>:
 e2c:	push	{r3, lr}
 e30:	bl	1734 <pclose@plt+0x5f8>
 e34:	pop	{r3, pc}

Disassembly of section .plt:

00000e38 <calloc@plt-0x14>:
     e38:	push	{lr}		; (str lr, [sp, #-4]!)
     e3c:	ldr	lr, [pc, #4]	; e48 <calloc@plt-0x4>
     e40:	add	lr, pc, lr
     e44:	ldr	pc, [lr, #8]!
     e48:	andeq	r6, r1, ip, ror r0

00000e4c <calloc@plt>:
     e4c:	add	ip, pc, #0, 12
     e50:	add	ip, ip, #90112	; 0x16000
     e54:	ldr	pc, [ip, #124]!	; 0x7c

00000e58 <strstr@plt>:
     e58:	add	ip, pc, #0, 12
     e5c:	add	ip, ip, #90112	; 0x16000
     e60:	ldr	pc, [ip, #116]!	; 0x74

00000e64 <raise@plt>:
     e64:	add	ip, pc, #0, 12
     e68:	add	ip, ip, #90112	; 0x16000
     e6c:	ldr	pc, [ip, #108]!	; 0x6c

00000e70 <strcmp@plt>:
     e70:	add	ip, pc, #0, 12
     e74:	add	ip, ip, #90112	; 0x16000
     e78:	ldr	pc, [ip, #100]!	; 0x64

00000e7c <__cxa_finalize@plt>:
     e7c:	add	ip, pc, #0, 12
     e80:	add	ip, ip, #90112	; 0x16000
     e84:	ldr	pc, [ip, #92]!	; 0x5c

00000e88 <strtol@plt>:
     e88:			; <UNDEFINED> instruction: 0x46c04778
     e8c:	add	ip, pc, #0, 12
     e90:	add	ip, ip, #90112	; 0x16000
     e94:	ldr	pc, [ip, #80]!	; 0x50

00000e98 <fopen@plt>:
     e98:	add	ip, pc, #0, 12
     e9c:	add	ip, ip, #90112	; 0x16000
     ea0:	ldr	pc, [ip, #72]!	; 0x48

00000ea4 <fflush@plt>:
     ea4:	add	ip, pc, #0, 12
     ea8:	add	ip, ip, #90112	; 0x16000
     eac:	ldr	pc, [ip, #64]!	; 0x40

00000eb0 <free@plt>:
     eb0:	add	ip, pc, #0, 12
     eb4:	add	ip, ip, #90112	; 0x16000
     eb8:	ldr	pc, [ip, #56]!	; 0x38

00000ebc <fgets@plt>:
     ebc:	add	ip, pc, #0, 12
     ec0:	add	ip, ip, #90112	; 0x16000
     ec4:	ldr	pc, [ip, #48]!	; 0x30

00000ec8 <ferror@plt>:
     ec8:	add	ip, pc, #0, 12
     ecc:	add	ip, ip, #90112	; 0x16000
     ed0:	ldr	pc, [ip, #40]!	; 0x28

00000ed4 <strndup@plt>:
     ed4:	add	ip, pc, #0, 12
     ed8:	add	ip, ip, #90112	; 0x16000
     edc:	ldr	pc, [ip, #32]!

00000ee0 <memcpy@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #90112	; 0x16000
     ee8:	ldr	pc, [ip, #24]!

00000eec <sleep@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #90112	; 0x16000
     ef4:	ldr	pc, [ip, #16]!

00000ef8 <dcgettext@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #90112	; 0x16000
     f00:	ldr	pc, [ip, #8]!

00000f04 <strdup@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #90112	; 0x16000
     f0c:	ldr	pc, [ip, #0]!

00000f10 <__stack_chk_fail@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #86016	; 0x15000
     f18:	ldr	pc, [ip, #4088]!	; 0xff8

00000f1c <realloc@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #86016	; 0x15000
     f24:	ldr	pc, [ip, #4080]!	; 0xff0

00000f28 <textdomain@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #86016	; 0x15000
     f30:	ldr	pc, [ip, #4072]!	; 0xfe8

00000f34 <perror@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #86016	; 0x15000
     f3c:	ldr	pc, [ip, #4064]!	; 0xfe0

00000f40 <__xstat@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #86016	; 0x15000
     f48:	ldr	pc, [ip, #4056]!	; 0xfd8

00000f4c <fwrite@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #86016	; 0x15000
     f54:	ldr	pc, [ip, #4048]!	; 0xfd0

00000f58 <ioctl@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #86016	; 0x15000
     f60:	ldr	pc, [ip, #4040]!	; 0xfc8

00000f64 <strcpy@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #86016	; 0x15000
     f6c:	ldr	pc, [ip, #4032]!	; 0xfc0

00000f70 <__strcpy_chk@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #86016	; 0x15000
     f78:	ldr	pc, [ip, #4024]!	; 0xfb8

00000f7c <fread@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #86016	; 0x15000
     f84:	ldr	pc, [ip, #4016]!	; 0xfb0

00000f88 <opendir@plt>:
     f88:	add	ip, pc, #0, 12
     f8c:	add	ip, ip, #86016	; 0x15000
     f90:	ldr	pc, [ip, #4008]!	; 0xfa8

00000f94 <malloc@plt>:
     f94:	add	ip, pc, #0, 12
     f98:	add	ip, ip, #86016	; 0x15000
     f9c:	ldr	pc, [ip, #4000]!	; 0xfa0

00000fa0 <__libc_start_main@plt>:
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #86016	; 0x15000
     fa8:	ldr	pc, [ip, #3992]!	; 0xf98

00000fac <strerror@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #86016	; 0x15000
     fb4:	ldr	pc, [ip, #3984]!	; 0xf90

00000fb8 <__vfprintf_chk@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #86016	; 0x15000
     fc0:	ldr	pc, [ip, #3976]!	; 0xf88

00000fc4 <seekdir@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #86016	; 0x15000
     fcc:	ldr	pc, [ip, #3968]!	; 0xf80

00000fd0 <__gmon_start__@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #86016	; 0x15000
     fd8:	ldr	pc, [ip, #3960]!	; 0xf78

00000fdc <open@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #86016	; 0x15000
     fe4:	ldr	pc, [ip, #3952]!	; 0xf70

00000fe8 <__ctype_b_loc@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #86016	; 0x15000
     ff0:	ldr	pc, [ip, #3944]!	; 0xf68

00000ff4 <exit@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #86016	; 0x15000
     ffc:	ldr	pc, [ip, #3936]!	; 0xf60

00001000 <feof@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #86016	; 0x15000
    1008:	ldr	pc, [ip, #3928]!	; 0xf58

0000100c <strlen@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #86016	; 0x15000
    1014:	ldr	pc, [ip, #3920]!	; 0xf50

00001018 <strchr@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #86016	; 0x15000
    1020:	ldr	pc, [ip, #3912]!	; 0xf48

00001024 <__errno_location@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #86016	; 0x15000
    102c:	ldr	pc, [ip, #3904]!	; 0xf40

00001030 <__sprintf_chk@plt>:
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #86016	; 0x15000
    1038:	ldr	pc, [ip, #3896]!	; 0xf38

0000103c <__isoc99_sscanf@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #86016	; 0x15000
    1044:	ldr	pc, [ip, #3888]!	; 0xf30

00001048 <memset@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #86016	; 0x15000
    1050:	ldr	pc, [ip, #3880]!	; 0xf28

00001054 <putchar@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #86016	; 0x15000
    105c:	ldr	pc, [ip, #3872]!	; 0xf20

00001060 <__printf_chk@plt>:
    1060:			; <UNDEFINED> instruction: 0x46c04778
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #86016	; 0x15000
    106c:	ldr	pc, [ip, #3860]!	; 0xf14

00001070 <write@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #86016	; 0x15000
    1078:	ldr	pc, [ip, #3852]!	; 0xf0c

0000107c <__fprintf_chk@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #86016	; 0x15000
    1084:	ldr	pc, [ip, #3844]!	; 0xf04

00001088 <access@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #86016	; 0x15000
    1090:	ldr	pc, [ip, #3836]!	; 0xefc

00001094 <fclose@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #86016	; 0x15000
    109c:	ldr	pc, [ip, #3828]!	; 0xef4

000010a0 <strtok@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #86016	; 0x15000
    10a8:	ldr	pc, [ip, #3820]!	; 0xeec

000010ac <setlocale@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #86016	; 0x15000
    10b4:	ldr	pc, [ip, #3812]!	; 0xee4

000010b8 <popen@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #86016	; 0x15000
    10c0:	ldr	pc, [ip, #3804]!	; 0xedc

000010c4 <readdir@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #86016	; 0x15000
    10cc:	ldr	pc, [ip, #3796]!	; 0xed4

000010d0 <strrchr@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #86016	; 0x15000
    10d8:	ldr	pc, [ip, #3788]!	; 0xecc

000010dc <bindtextdomain@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #86016	; 0x15000
    10e4:	ldr	pc, [ip, #3780]!	; 0xec4

000010e8 <isatty@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #86016	; 0x15000
    10f0:	ldr	pc, [ip, #3772]!	; 0xebc

000010f4 <strncmp@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #86016	; 0x15000
    10fc:	ldr	pc, [ip, #3764]!	; 0xeb4

00001100 <abort@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #86016	; 0x15000
    1108:	ldr	pc, [ip, #3756]!	; 0xeac

0000110c <close@plt>:
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #86016	; 0x15000
    1114:	ldr	pc, [ip, #3748]!	; 0xea4

00001118 <closedir@plt>:
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #86016	; 0x15000
    1120:	ldr	pc, [ip, #3740]!	; 0xe9c

00001124 <__snprintf_chk@plt>:
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #86016	; 0x15000
    112c:	ldr	pc, [ip, #3732]!	; 0xe94

00001130 <strspn@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #86016	; 0x15000
    1138:	ldr	pc, [ip, #3724]!	; 0xe8c

0000113c <pclose@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #86016	; 0x15000
    1144:	ldr	pc, [ip, #3716]!	; 0xe84

Disassembly of section .text:

00001148 <.text>:
    1148:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
    114c:	svcmi	0x00f0e92d
    1150:			; <UNDEFINED> instruction: 0xf2ad447b
    1154:	stmdavs	sp, {r2, r3, r5, r6, r8, sl, fp, lr}
    1158:			; <UNDEFINED> instruction: 0x460f461a
    115c:	strmi	r9, [r0], pc, lsl #6
    1160:	strcc	pc, [r0, #-2271]	; 0xfffff721
    1164:	strtmi	r2, [r8], -pc, lsr #2
    1168:	tstls	r1, #13828096	; 0xd30000
    116c:			; <UNDEFINED> instruction: 0xf8cd681b
    1170:			; <UNDEFINED> instruction: 0xf7ff3464
    1174:	smlatblt	r0, lr, pc, lr	; <UNPREDICTABLE>
    1178:	bls	3c8294 <progname@@Base+0x3b1250>
    117c:			; <UNDEFINED> instruction: 0xf8dfae19
    1180:	andcs	r3, r6, r8, ror #9
    1184:			; <UNDEFINED> instruction: 0xf8df9614
    1188:	ldmpl	r3, {r2, r5, r6, r7, sl, ip}^
    118c:	strbtmi	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1190:	tstls	r5, #2030043136	; 0x79000000
    1194:	andsvs	r4, sp, ip, ror r4
    1198:	svc	0x0088f7ff
    119c:	ldrbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    11a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    11a4:	svc	0x009af7ff
    11a8:			; <UNDEFINED> instruction: 0xf7ff4620
    11ac:			; <UNDEFINED> instruction: 0xf1b8eebe
    11b0:			; <UNDEFINED> instruction: 0xf04f0f01
    11b4:	eorsvs	r0, r3, r0, lsl #6
    11b8:	andhi	pc, r8, #64, 6
    11bc:	ldrtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    11c0:			; <UNDEFINED> instruction: 0xf8df2401
    11c4:			; <UNDEFINED> instruction: 0xf8df94b8
    11c8:	ldrbtmi	sl, [sl], #-1208	; 0xfffffb48
    11cc:	movwls	r4, #21753	; 0x54f9
    11d0:	movwls	r4, #50426	; 0xc4fa
    11d4:			; <UNDEFINED> instruction: 0x46939310
    11d8:	tstcc	r2, #3358720	; 0x334000
    11dc:	movwls	r9, #25353	; 0x6309
    11e0:	movwls	r9, #41742	; 0xa30e
    11e4:	movwcc	lr, #31181	; 0x79cd
    11e8:	movwls	r9, #54027	; 0xd30b
    11ec:			; <UNDEFINED> instruction: 0xf8dfe008
    11f0:	ldrbtmi	r2, [sl], #-1172	; 0xfffffb6c
    11f4:	movwcc	r6, #6163	; 0x1813
    11f8:	strcc	r6, [r1], #-19	; 0xffffffed
    11fc:	cfldr32le	mvfx4, [r0, #-640]!	; 0xfffffd80
    1200:	eorpl	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    1204:	adceq	r4, r6, r9, asr #12
    1208:			; <UNDEFINED> instruction: 0xf7ff4628
    120c:	stmdacs	r0, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
    1210:	bichi	pc, fp, r0
    1214:			; <UNDEFINED> instruction: 0x46284651
    1218:	mcr	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    121c:	rscle	r2, r6, r0, lsl #16
    1220:			; <UNDEFINED> instruction: 0x46284659
    1224:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1228:			; <UNDEFINED> instruction: 0xf0002800
    122c:			; <UNDEFINED> instruction: 0xf8df8081
    1230:			; <UNDEFINED> instruction: 0x46281458
    1234:			; <UNDEFINED> instruction: 0xf7ff4479
    1238:	stmdacs	r0, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    123c:	blls	1b5830 <progname@@Base+0x19e7ec>
    1240:	movwcc	r3, #1025	; 0x401
    1244:	movwcs	fp, #7960	; 0x1f18
    1248:	svclt	0x000845a0
    124c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    1250:			; <UNDEFINED> instruction: 0xf0402b00
    1254:	ldrtmi	r8, [lr], #-466	; 0xfffffe2e
    1258:	strmi	r3, [r0, #1025]!	; 0x401
    125c:	movwls	r6, #26739	; 0x6873
    1260:	blls	1785a0 <progname@@Base+0x16155c>
    1264:	bcs	27a90 <progname@@Base+0x10a4c>
    1268:	movwcs	fp, #3848	; 0xf08
    126c:			; <UNDEFINED> instruction: 0xf0402b00
    1270:	stmdals	r6, {r0, r4, r6, r7, r8, pc}
    1274:	ldc2l	0, cr15, [r2], {1}
    1278:	vmull.p8	<illegal reg q8.5>, d0, d4
    127c:	ldfged	f0, [r6, #-216]	; 0xffffff28
    1280:	teqcc	fp, r4, asr #12	; <UNPREDICTABLE>
    1284:			; <UNDEFINED> instruction: 0xf04f4620
    1288:			; <UNDEFINED> instruction: 0x462a33ff
    128c:			; <UNDEFINED> instruction: 0xf7ff9316
    1290:	ldmdblt	r8, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
    1294:	blcs	5b348 <progname@@Base+0x44304>
    1298:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
    129c:	bls	267ed8 <progname@@Base+0x250e94>
    12a0:			; <UNDEFINED> instruction: 0xf0404313
    12a4:	bls	2e14e8 <progname@@Base+0x2ca4a4>
    12a8:	movwmi	r9, #43271	; 0xa907
    12ac:	addhi	pc, r9, r0, asr #32
    12b0:	stmdbls	r8, {r1, r3, r8, r9, fp, ip, pc}
    12b4:			; <UNDEFINED> instruction: 0xf040430b
    12b8:	blls	3a17b0 <progname@@Base+0x38a76c>
    12bc:			; <UNDEFINED> instruction: 0xf0402b00
    12c0:	blls	161868 <progname@@Base+0x14a824>
    12c4:			; <UNDEFINED> instruction: 0xf0402b00
    12c8:	andcs	r8, r1, #100, 2
    12cc:	bls	525af8 <progname@@Base+0x50eab4>
    12d0:	ldrbtmi	r4, [fp], #-3054	; 0xfffff412
    12d4:	blls	359328 <progname@@Base+0x3422e4>
    12d8:			; <UNDEFINED> instruction: 0x4619b153
    12dc:			; <UNDEFINED> instruction: 0xf0014620
    12e0:	stmibmi	fp!, {r0, r1, r2, r5, r9, fp, ip, sp, lr, pc}^
    12e4:	movwcs	r4, #5664	; 0x1620
    12e8:	tstls	r0, #2030043136	; 0x79000000
    12ec:			; <UNDEFINED> instruction: 0xf960f001
    12f0:	blcs	27f24 <progname@@Base+0x10ee0>
    12f4:	svclt	0x00189b0c
    12f8:	movwls	r2, #49921	; 0xc301
    12fc:	blcs	27f18 <progname@@Base+0x10ed4>
    1300:	rschi	pc, pc, r0, asr #32
    1304:	blcs	27f30 <progname@@Base+0x10eec>
    1308:	sbcshi	pc, lr, r0, asr #32
    130c:	tstlt	fp, fp, lsl #22
    1310:			; <UNDEFINED> instruction: 0x46204619
    1314:	stc2l	0, cr15, [r6], {2}
    1318:	andcs	r9, r0, r1, lsl fp
    131c:	strbtcs	pc, [r4], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    1320:	addsmi	r6, sl, #1769472	; 0x1b0000
    1324:	orrshi	pc, r9, r0, asr #32
    1328:	sfmmi	f7, 3, [ip, #-52]!	; 0xffffffcc
    132c:	svchi	0x00f0e8bd
    1330:	movwls	r2, #21249	; 0x5301
    1334:	ldmibmi	r7, {r0, r5, r6, r8, r9, sl, sp, lr, pc}^
    1338:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    133c:	ldc	7, cr15, [r8, #1020]	; 0x3fc
    1340:	strcc	fp, [r1], #-2432	; 0xfffff680
    1344:	bl	fea27b68 <progname@@Base+0xfea10b24>
    1348:	blx	fecc1f60 <progname@@Base+0xfecaaf1c>
    134c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    1350:	svclt	0x00182a00
    1354:	blcs	9f60 <_IO_stdin_used@@Base+0x4e98>
    1358:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
    135c:	ldmdavs	r3!, {r1, r2, r3, r4, r5, sl, lr}^
    1360:	strb	r9, [sl, -r7, lsl #6]
    1364:	strtmi	r4, [r8], -ip, asr #19
    1368:			; <UNDEFINED> instruction: 0xf7ff4479
    136c:	stmiblt	r0, {r1, r7, r8, sl, fp, sp, lr, pc}
    1370:	bls	20e37c <progname@@Base+0x1f7338>
    1374:	movweq	lr, #19368	; 0x4ba8
    1378:			; <UNDEFINED> instruction: 0xf383fab3
    137c:	bcs	38f0 <pclose@plt+0x27b4>
    1380:	movwcs	fp, #7960	; 0x1f18
    1384:			; <UNDEFINED> instruction: 0xf0402b00
    1388:	ldrtmi	r8, [lr], #-312	; 0xfffffec8
    138c:	movwls	r6, #34931	; 0x8873
    1390:	stmibmi	r2, {r0, r1, r4, r5, r8, r9, sl, sp, lr, pc}^
    1394:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1398:	stcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    139c:	cmple	r9, r0, lsl #16
    13a0:	bls	28e3ac <progname@@Base+0x277368>
    13a4:	movweq	lr, #19368	; 0x4ba8
    13a8:			; <UNDEFINED> instruction: 0xf383fab3
    13ac:	bcs	3920 <pclose@plt+0x27e4>
    13b0:	movwcs	fp, #7960	; 0x1f18
    13b4:			; <UNDEFINED> instruction: 0xf0402b00
    13b8:	ldrtmi	r8, [lr], #-288	; 0xfffffee0
    13bc:	movwls	r6, #43123	; 0xa873
    13c0:	movwls	lr, #38683	; 0x971b
    13c4:	movwlt	r9, #2055	; 0x807
    13c8:			; <UNDEFINED> instruction: 0xae1849b5
    13cc:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
    13d0:			; <UNDEFINED> instruction: 0xf7ff6037
    13d4:	strmi	lr, [r5], -r2, ror #26
    13d8:			; <UNDEFINED> instruction: 0xf0002800
    13dc:			; <UNDEFINED> instruction: 0xf10d8138
    13e0:			; <UNDEFINED> instruction: 0x4602085c
    13e4:	movwcs	r9, #6407	; 0x1907
    13e8:	strls	r4, [r1], -r0, lsr #12
    13ec:	andhi	pc, r0, sp, asr #17
    13f0:			; <UNDEFINED> instruction: 0xf0009717
    13f4:	strtmi	pc, [r0], -r1, lsr #20
    13f8:	ldrdcs	pc, [r0], -r8
    13fc:			; <UNDEFINED> instruction: 0x46296833
    1400:	cdp2	0, 13, cr15, cr6, cr2, {0}
    1404:			; <UNDEFINED> instruction: 0xf7ff4628
    1408:	blls	23cd28 <progname@@Base+0x225ce4>
    140c:	stmibmi	r5!, {r0, r1, r5, r7, r8, ip, sp, pc}
    1410:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    1414:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1418:	stmdacs	r0, {r0, r2, r9, sl, lr}
    141c:	tsthi	r1, r0	; <UNPREDICTABLE>
    1420:	stmdbls	r8, {r9, sp}
    1424:	ldrmi	r9, [r3], -r1, lsl #4
    1428:	strmi	r9, [r2], -r0, lsl #4
    142c:			; <UNDEFINED> instruction: 0xf0004620
    1430:	strtmi	pc, [r8], -r3, lsl #20
    1434:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1438:	tstlt	r1, sl, lsl #18
    143c:			; <UNDEFINED> instruction: 0xf0014620
    1440:	blls	3c008c <progname@@Base+0x3a9048>
    1444:			; <UNDEFINED> instruction: 0xf43f2b00
    1448:	ldrmi	sl, [r9], -r6, asr #30
    144c:			; <UNDEFINED> instruction: 0xf0024620
    1450:	strb	pc, [r0, -r9, asr #28]	; <UNPREDICTABLE>
    1454:			; <UNDEFINED> instruction: 0x46284994
    1458:			; <UNDEFINED> instruction: 0xf7ff4479
    145c:	ldmdblt	r8, {r1, r3, r8, sl, fp, sp, lr, pc}^
    1460:	strcc	r9, [r1], #-2830	; 0xfffff4f2
    1464:			; <UNDEFINED> instruction: 0xf0402b00
    1468:	strmi	r8, [r0, #200]!	; 0xc8
    146c:	sbchi	pc, r5, r0
    1470:	ldmdavs	r3!, {r1, r2, r3, r4, r5, sl, lr}^
    1474:	strb	r9, [r0], lr, lsl #6
    1478:	strtmi	r4, [r8], -ip, lsl #19
    147c:			; <UNDEFINED> instruction: 0xf7ff4479
    1480:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    1484:	stmibmi	sl, {r0, r2, r3, r4, r5, ip, lr, pc}
    1488:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    148c:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    1490:	cmnle	r0, r0, lsl #16
    1494:	strmi	r3, [r0, #1025]!	; 0x401
    1498:	adchi	pc, pc, r0
    149c:	blcs	280d0 <progname@@Base+0x1108c>
    14a0:	adchi	pc, fp, r0, asr #32
    14a4:	stmibmi	r3, {r1, r2, r3, r4, r5, sl, lr}
    14a8:	ldrbtmi	r6, [r9], #-2163	; 0xfffff78d
    14ac:			; <UNDEFINED> instruction: 0x461d4618
    14b0:	ldcl	7, cr15, [lr], {255}	; 0xff
    14b4:	stmdacs	r0, {r2, r3, r8, r9, fp, ip, pc}
    14b8:	movwcs	fp, #7944	; 0x1f08
    14bc:	strtmi	r9, [fp], -ip, lsl #6
    14c0:	movwcs	fp, #3848	; 0xf08
    14c4:	ldr	r9, [r8], fp, lsl #6
    14c8:	strtmi	r9, [r0], -ip, lsl #22
    14cc:	ldmdbls	r3, {r4, r9, fp, ip, pc}
    14d0:	andls	r9, r1, #134217728	; 0x8000000
    14d4:	blls	4a58dc <progname@@Base+0x48e898>
    14d8:	ldmdbls	r4, {r0, r3, r9, fp, ip, pc}
    14dc:	stc2	0, cr15, [r2]
    14e0:			; <UNDEFINED> instruction: 0x4620e714
    14e4:	cdp2	0, 15, cr15, cr6, cr2, {0}
    14e8:	ldmdbmi	r3!, {r2, r3, r8, r9, sl, sp, lr, pc}^
    14ec:	andcs	r2, r0, r5, lsl #4
    14f0:			; <UNDEFINED> instruction: 0xf7ff4479
    14f4:	tstcs	r0, r2, lsl #26
    14f8:	andcs	r4, r1, r2, lsl #12
    14fc:	stc2	0, cr15, [r6, #-4]!
    1500:	strcc	lr, [r1], #-1725	; 0xfffff943
    1504:	rsbsle	r4, r8, r0, lsr #11
    1508:	blcs	28144 <progname@@Base+0x11100>
    150c:	ldrtmi	sp, [lr], #-373	; 0xfffffe8b
    1510:	ldmdavs	r3!, {r1, r3, r5, r6, r8, fp, lr}^
    1514:			; <UNDEFINED> instruction: 0x46184479
    1518:			; <UNDEFINED> instruction: 0xf7ff461d
    151c:	blls	43c7cc <progname@@Base+0x425788>
    1520:	svclt	0x00082800
    1524:	tstls	r0, #67108864	; 0x4000000
    1528:	svclt	0x0008462b
    152c:	movwls	r2, #54016	; 0xd300
    1530:	andls	lr, r9, #103809024	; 0x6300000
    1534:	blmi	18bb2e0 <progname@@Base+0x18a429c>
    1538:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    153c:	blls	1ada30 <progname@@Base+0x1969ec>
    1540:	stmdbmi	r0!, {r0, r1, r3, r4, r5, r6, r8, r9, ip, sp, pc}^
    1544:	bls	189550 <progname@@Base+0x17250c>
    1548:			; <UNDEFINED> instruction: 0xf7ff4479
    154c:	strtmi	lr, [r0], -ip, lsl #27
    1550:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    1554:	ldmdbmi	ip, {r5, r6, r7, r9, sl, sp, lr, pc}^
    1558:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    155c:	stc	7, cr15, [r8], {255}	; 0xff
    1560:	ldmdbmi	sl, {r4, r6, r7, r8, ip, sp, pc}^
    1564:	strtmi	r2, [r8], -r2, lsl #4
    1568:			; <UNDEFINED> instruction: 0xf7ff4479
    156c:	strmi	lr, [r1], -r4, asr #27
    1570:	eorsle	r2, r9, r0, lsl #16
    1574:	blcs	b5f628 <progname@@Base+0xb485e4>
    1578:	blls	275684 <progname@@Base+0x25e640>
    157c:	svcvc	0x0080f5b3
    1580:	blls	5356f0 <progname@@Base+0x51e6ac>
    1584:	blls	252df0 <progname@@Base+0x23bdac>
    1588:	eorpl	pc, r3, r1, asr #16
    158c:	movwls	r3, #37633	; 0x9301
    1590:	movwcs	lr, #1587	; 0x633
    1594:	ldrb	r9, [r4, -r9, lsl #6]
    1598:	andcs	r4, r1, #78848	; 0x13400
    159c:	addsvs	r4, sl, fp, ror r4
    15a0:	blmi	133ae54 <progname@@Base+0x1323e10>
    15a4:	movwls	r4, #25723	; 0x647b
    15a8:	stmdbmi	fp, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    15ac:	strmi	r2, [r3], r5, lsl #4
    15b0:			; <UNDEFINED> instruction: 0xf7ff4479
    15b4:	blls	57c844 <progname@@Base+0x565800>
    15b8:	blmi	121b628 <progname@@Base+0x12045e4>
    15bc:			; <UNDEFINED> instruction: 0x4601447b
    15c0:			; <UNDEFINED> instruction: 0xf7ff2001
    15c4:			; <UNDEFINED> instruction: 0x4658ed50
    15c8:	ldc	7, cr15, [r4, #-1020]	; 0xfffffc04
    15cc:	movwls	r9, #29453	; 0x730d
    15d0:	movwls	r9, #25358	; 0x630e
    15d4:	stmib	sp, {r0, r3, r8, r9, ip, pc}^
    15d8:	stmib	sp, {r0, r1, r3, r8, r9, ip, sp}^
    15dc:	movwls	r3, #33554	; 0x8312
    15e0:	movwls	r9, #21258	; 0x530a
    15e4:			; <UNDEFINED> instruction: 0xe6449310
    15e8:	andcs	r1, sl, #168, 24	; 0xa800
    15ec:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    15f0:	andsls	r1, r3, r3, asr #28
    15f4:			; <UNDEFINED> instruction: 0xf67f2b1f
    15f8:			; <UNDEFINED> instruction: 0xf000ae00
    15fc:	stclne	8, cr15, [r8], #-1020	; 0xfffffc04
    1600:	tstcs	r0, sl, lsl #4
    1604:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    1608:	andsls	r1, r2, r3, asr #28
    160c:			; <UNDEFINED> instruction: 0xf67f2b1f
    1610:	udf	#10964	; 0x2ad4
    1614:	andcs	r4, r5, #819200	; 0xc8000
    1618:	ldrbtmi	r4, [r9], #-2866	; 0xfffff4ce
    161c:	andcs	r9, r0, pc, lsl #24
    1620:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    1624:	stcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1628:	strmi	r2, [r2], -r1, lsl #2
    162c:			; <UNDEFINED> instruction: 0xf7ff4620
    1630:	subcs	lr, r0, r6, lsr #26
    1634:	ldcl	7, cr15, [lr], {255}	; 0xff
    1638:	andcs	r4, r5, #704512	; 0xac000
    163c:	ldrbtmi	r4, [r9], #-2857	; 0xfffff4d7
    1640:	stmdals	r8, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1644:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    1648:			; <UNDEFINED> instruction: 0xf7ff2049
    164c:	stmdals	r7, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
    1650:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1654:			; <UNDEFINED> instruction: 0xf7ff2049
    1658:			; <UNDEFINED> instruction: 0xf7ffecce
    165c:	svclt	0x0000ec5a
    1660:	andeq	r5, r1, r0, ror sp
    1664:	andeq	r0, r0, r8, lsl r1
    1668:	andeq	r0, r0, r4, lsl r1
    166c:	andeq	r5, r0, r8, lsr #3
    1670:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    1674:	ldrdeq	r4, [r0], -r2
    1678:	andeq	r4, r0, r2, ror #17
    167c:	andeq	r4, r0, r0, asr #17
    1680:	ldrdeq	r4, [r0], -r8
    1684:	andeq	r5, r1, lr, lsr #28
    1688:	andeq	r4, r0, ip, ror r8
    168c:	andeq	r5, r0, r6, rrx
    1690:	andeq	r4, r0, r8, asr #17
    1694:	andeq	r4, r0, sl, ror r7
    1698:	andeq	r4, r0, r0, asr r7
    169c:	andeq	r4, r0, r6, lsr #14
    16a0:	ldrdeq	r4, [r0], -lr
    16a4:	muleq	r0, sl, r7
    16a8:	andeq	r4, r0, r8, ror #12
    16ac:	andeq	r4, r0, r8, asr #12
    16b0:	andeq	r4, r0, r6, asr #12
    16b4:	andeq	r4, r0, lr, lsl r6
    16b8:	andeq	r4, r0, ip, asr r6
    16bc:			; <UNDEFINED> instruction: 0x000045b4
    16c0:	andeq	r5, r1, r8, ror #21
    16c4:	andeq	r4, r0, ip, lsr r6
    16c8:	andeq	r4, r0, sl, ror r5
    16cc:	andeq	r4, r0, r0, ror r5
    16d0:	andeq	r5, r1, r4, lsl #21
    16d4:	muleq	r0, r4, sp
    16d8:	andeq	r4, r0, r0, ror #9
    16dc:	andeq	r4, r0, r0, ror #9
    16e0:	andeq	r4, r0, r2, ror #9
    16e4:	andeq	r0, r0, r0, lsr #2
    16e8:	muleq	r0, lr, r4
    16ec:	bleq	3d830 <progname@@Base+0x267ec>
    16f0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    16f4:	strbtmi	fp, [sl], -r2, lsl #24
    16f8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    16fc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1700:	ldrmi	sl, [sl], #776	; 0x308
    1704:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1708:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    170c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1710:			; <UNDEFINED> instruction: 0xf85a4b06
    1714:	stmdami	r6, {r0, r1, ip, sp}
    1718:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    171c:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    1720:	stcl	7, cr15, [lr], #1020	; 0x3fc
    1724:	andeq	r5, r1, r0, lsr #15
    1728:	andeq	r0, r0, r8, lsl #2
    172c:	andeq	r0, r0, ip, lsr #2
    1730:	andeq	r0, r0, r0, lsr r1
    1734:	ldr	r3, [pc, #20]	; 1750 <pclose@plt+0x614>
    1738:	ldr	r2, [pc, #20]	; 1754 <pclose@plt+0x618>
    173c:	add	r3, pc, r3
    1740:	ldr	r2, [r3, r2]
    1744:	cmp	r2, #0
    1748:	bxeq	lr
    174c:	b	fd0 <__gmon_start__@plt>
    1750:	andeq	r5, r1, r0, lsl #15
    1754:	andeq	r0, r0, r8, lsr #2
    1758:	blmi	1d3778 <progname@@Base+0x1bc734>
    175c:	bmi	1d2944 <progname@@Base+0x1bb900>
    1760:	addmi	r4, r3, #2063597568	; 0x7b000000
    1764:	andle	r4, r3, sl, ror r4
    1768:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    176c:	ldrmi	fp, [r8, -r3, lsl #2]
    1770:	svclt	0x00004770
    1774:	andeq	r5, r1, r0, asr #17
    1778:			; <UNDEFINED> instruction: 0x000158bc
    177c:	andeq	r5, r1, ip, asr r7
    1780:	andeq	r0, r0, r0, lsl r1
    1784:	blmi	2537ac <progname@@Base+0x23c768>
    1788:	bmi	252970 <progname@@Base+0x23b92c>
    178c:	bne	652980 <progname@@Base+0x63b93c>
    1790:	addne	r4, r9, sl, ror r4
    1794:	bicsvc	lr, r1, r1, lsl #22
    1798:	andle	r1, r3, r9, asr #32
    179c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    17a0:	ldrmi	fp, [r8, -r3, lsl #2]
    17a4:	svclt	0x00004770
    17a8:	muleq	r1, r4, r8
    17ac:	muleq	r1, r0, r8
    17b0:	andeq	r5, r1, r0, lsr r7
    17b4:	andeq	r0, r0, r8, lsr r1
    17b8:	blmi	2aebe0 <progname@@Base+0x297b9c>
    17bc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    17c0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    17c4:	blmi	26fd78 <progname@@Base+0x258d34>
    17c8:	ldrdlt	r5, [r3, -r3]!
    17cc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    17d0:			; <UNDEFINED> instruction: 0xf7ff6818
    17d4:			; <UNDEFINED> instruction: 0xf7ffeb54
    17d8:	blmi	1c16dc <progname@@Base+0x1aa698>
    17dc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    17e0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    17e4:	andeq	r5, r1, lr, asr r8
    17e8:	andeq	r5, r1, r0, lsl #14
    17ec:	andeq	r0, r0, ip, lsl #2
    17f0:	andeq	r5, r1, r2, lsr r8
    17f4:	andeq	r5, r1, lr, lsr r8
    17f8:	svclt	0x0000e7c4
    17fc:	andcs	fp, r5, #8, 10	; 0x2000000
    1800:	andcs	r4, r0, r9, lsl #22
    1804:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    1808:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
    180c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1810:	bl	1cbf814 <progname@@Base+0x1ca87d0>
    1814:	tstcs	r1, r7, lsl #22
    1818:			; <UNDEFINED> instruction: 0x4602447b
    181c:			; <UNDEFINED> instruction: 0xf7ff4620
    1820:	subcs	lr, r0, lr, lsr #24
    1824:	bl	ff9bf828 <progname@@Base+0xff9a87e4>
    1828:			; <UNDEFINED> instruction: 0x000156ba
    182c:	andeq	r0, r0, r0, lsr #2
    1830:			; <UNDEFINED> instruction: 0x000038bc
    1834:	andeq	r3, r0, ip, lsl #27
    1838:	svcmi	0x00f0e92d
    183c:	cfstr32cc	mvfx15, [r0, #692]	; 0x2b4
    1840:			; <UNDEFINED> instruction: 0xa190f8df
    1844:	stclmi	0, cr11, [r4, #-572]!	; 0xfffffdc4
    1848:	ldrbtmi	sl, [sl], #3598	; 0xe0e
    184c:	movwls	r9, #12551	; 0x3107
    1850:	ldmdbeq	r4, {r1, r2, r5, r7, r8, ip, sp, lr, pc}
    1854:	andcc	pc, r5, sl, asr r8	; <UNPREDICTABLE>
    1858:	streq	pc, [ip, #-422]	; 0xfffffe5a
    185c:	svcne	0x00349500
    1860:			; <UNDEFINED> instruction: 0x464a4690
    1864:	movwls	r4, #22047	; 0x561f
    1868:	vst2.8	{d22-d23}, [pc :256]!
    186c:			; <UNDEFINED> instruction: 0xf8467700
    1870:			; <UNDEFINED> instruction: 0xf50d7c14
    1874:	strbcc	r3, [r0, -r0, lsl #15]!
    1878:			; <UNDEFINED> instruction: 0xf1a64621
    187c:	ldmdavs	pc!, {r4, r8, r9}	; <UNPREDICTABLE>
    1880:			; <UNDEFINED> instruction: 0xf50d9704
    1884:	ldrcc	r3, [r4, -r0, lsl #15]!
    1888:			; <UNDEFINED> instruction: 0xf50d603d
    188c:	strbcc	r3, [r4, #-1408]!	; 0xfffffa80
    1890:	ldrdlt	pc, [r0], -r5
    1894:	stc2l	0, cr15, [r8, #-8]!
    1898:			; <UNDEFINED> instruction: 0xf0402800
    189c:			; <UNDEFINED> instruction: 0xf8568095
    18a0:			; <UNDEFINED> instruction: 0x46053c10
    18a4:	ldcne	8, cr15, [r4], {86}	; 0x56
    18a8:	ldrmi	r4, [sl], -r0, lsr #12
    18ac:			; <UNDEFINED> instruction: 0xf0029306
    18b0:	blls	100d44 <progname@@Base+0xe9d00>
    18b4:	smlatbeq	r8, r6, r1, pc	; <UNPREDICTABLE>
    18b8:	stceq	0, cr15, [r1], {79}	; 0x4f
    18bc:			; <UNDEFINED> instruction: 0xf8569301
    18c0:	tstls	r0, r4, lsl ip
    18c4:	ldcne	8, cr15, [r0], {86}	; 0x56
    18c8:	strmi	r4, [r2], -r7, lsl #12
    18cc:			; <UNDEFINED> instruction: 0x7c03e946
    18d0:			; <UNDEFINED> instruction: 0xf0014640
    18d4:			; <UNDEFINED> instruction: 0xf1bbfec9
    18d8:	andle	r0, r8, r0, lsl #30
    18dc:	stccc	8, cr15, [r8], {86}	; 0x56
    18e0:	movweq	pc, #8611	; 0x21a3	; <UNPREDICTABLE>
    18e4:			; <UNDEFINED> instruction: 0xf383fab3
    18e8:			; <UNDEFINED> instruction: 0xf8cb095b
    18ec:			; <UNDEFINED> instruction: 0xf8563000
    18f0:	stmdacs	r0, {r2, r3, sl, fp}
    18f4:			; <UNDEFINED> instruction: 0xf856d047
    18f8:	blcs	10950 <_IO_stdin_used@@Base+0xb888>
    18fc:	blls	1b8d68 <progname@@Base+0x1a1d24>
    1900:	bleq	1fdd54 <progname@@Base+0x1e6d10>
    1904:			; <UNDEFINED> instruction: 0xf103bf48
    1908:	b	13c4548 <progname@@Base+0x13ad504>
    190c:	blx	2c48c2 <progname@@Base+0x2ad87e>
    1910:	b	13ff534 <progname@@Base+0x13e84f0>
    1914:	strbmi	r1, [r3], -fp, asr #22
    1918:	ldrtmi	r2, [r9], -r1, lsl #4
    191c:			; <UNDEFINED> instruction: 0xf7ff4620
    1920:	stmdacs	r1, {r1, r2, r4, r8, r9, fp, sp, lr, pc}
    1924:			; <UNDEFINED> instruction: 0xf8d9d13e
    1928:	strcc	r3, [r1, #-0]
    192c:	adcmi	r4, fp, #92, 8	; 0x5c000000
    1930:	blmi	ab8cfc <progname@@Base+0xaa1cb8>
    1934:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1938:	bls	12ff6c <progname@@Base+0x118f28>
    193c:			; <UNDEFINED> instruction: 0xf856b112
    1940:	andsvs	r3, r3, r4, lsl ip
    1944:	orrcc	pc, r0, #54525952	; 0x3400000
    1948:	ldmdavs	sl, {r2, r4, r5, r8, r9, ip, sp}
    194c:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    1950:	teqle	ip, sl	; <illegal shifter operand>
    1954:	cfstr32cc	mvfx15, [r0, #52]	; 0x34
    1958:	pop	{r0, r1, r2, r3, ip, sp, pc}
    195c:	stmdbmi	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1960:	andcs	r2, r0, r5, lsl #4
    1964:			; <UNDEFINED> instruction: 0xf7ff4479
    1968:			; <UNDEFINED> instruction: 0xf856eac8
    196c:	blls	1cc9a4 <progname@@Base+0x1b5960>
    1970:			; <UNDEFINED> instruction: 0xf8569301
    1974:	andls	r3, r0, #16, 24	; 0x1000
    1978:	ldccs	8, cr15, [r4], {86}	; 0x56
    197c:	andcs	r4, r1, r1, lsl #12
    1980:	bl	1c3f984 <progname@@Base+0x1c28940>
    1984:	blmi	5fb8f0 <progname@@Base+0x5e48ac>
    1988:	ldmdbmi	r7, {r0, r2, r9, sp}
    198c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1990:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1994:	b	fec3f998 <progname@@Base+0xfec28954>
    1998:	strmi	r2, [r2], -r1, lsl #2
    199c:			; <UNDEFINED> instruction: 0xf7ff4620
    19a0:	strb	lr, [sl, lr, ror #22]
    19a4:	andcs	r4, r5, #15360	; 0x3c00
    19a8:	andcs	r4, r0, r0, lsl r9
    19ac:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    19b0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    19b4:	b	fe83f9b8 <progname@@Base+0xfe828974>
    19b8:	strmi	r2, [r2], -r1, lsl #2
    19bc:			; <UNDEFINED> instruction: 0xf7ff4620
    19c0:	subcs	lr, sl, lr, asr fp
    19c4:	bl	5bf9c8 <progname@@Base+0x5a8984>
    19c8:			; <UNDEFINED> instruction: 0xf7ff2047
    19cc:			; <UNDEFINED> instruction: 0xf7ffeb14
    19d0:	svclt	0x0000eaa0
    19d4:	andeq	r5, r1, r6, ror r6
    19d8:	andeq	r0, r0, r8, lsl r1
    19dc:	andeq	r5, r1, ip, ror #13
    19e0:	andeq	r3, r0, ip, ror ip
    19e4:	andeq	r0, r0, r0, lsr #2
    19e8:	andeq	r3, r0, r0, lsr #24
    19ec:	andeq	r3, r0, r8, lsl ip
    19f0:	svcmi	0x00f0e92d
    19f4:			; <UNDEFINED> instruction: 0xf1194691
    19f8:			; <UNDEFINED> instruction: 0xf1020407
    19fc:	ldrmi	r0, [sl], lr, lsl #4
    1a00:	mvnscc	pc, #-1073741824	; 0xc0000000
    1a04:	qsaxmi	fp, r2, r8
    1a08:	sbcsne	fp, r2, r9, lsl #1
    1a0c:	blcs	7d3244 <progname@@Base+0x7bc200>
    1a10:	andls	r4, r5, r5, ror r9
    1a14:	andls	r4, r6, #2030043136	; 0x79000000
    1a18:	blx	2a5e3e <progname@@Base+0x28edfa>
    1a1c:			; <UNDEFINED> instruction: 0xf8ddf702
    1a20:	vhadd.s8	q4, q0, q6
    1a24:			; <UNDEFINED> instruction: 0xf10980d4
    1a28:	blcs	7cea2c <progname@@Base+0x7b79e8>
    1a2c:	adcshi	pc, ip, r0, lsl #4
    1a30:	stccs	6, cr4, [r0, #276]	; 0x114
    1a34:	strbne	lr, [r2], -pc, asr #20
    1a38:	svclt	0x00b89b12
    1a3c:	blx	18b046 <progname@@Base+0x174002>
    1a40:	blcs	3ee5c <progname@@Base+0x27e18>
    1a44:	ldrbmi	fp, [r3], -r8, lsl #30
    1a48:			; <UNDEFINED> instruction: 0x46289312
    1a4c:	blx	3bda58 <progname@@Base+0x3a6a14>
    1a50:	tstcs	r0, sl, lsr #12
    1a54:			; <UNDEFINED> instruction: 0xf7ff4683
    1a58:			; <UNDEFINED> instruction: 0xf1b8eaf8
    1a5c:	svclt	0x00c40f00
    1a60:	strcs	r4, [r0, #-1627]	; 0xfffff9a5
    1a64:	strtmi	sp, [r1], -sl, lsl #26
    1a68:			; <UNDEFINED> instruction: 0x463a4618
    1a6c:			; <UNDEFINED> instruction: 0xf7ff3501
    1a70:	strmi	lr, [r8, #2616]!	; 0xa38
    1a74:			; <UNDEFINED> instruction: 0x4603443c
    1a78:	mvnsle	r4, r3, lsr r4
    1a7c:	stcle	14, cr2, [lr, #-0]
    1a80:	andcs	r9, r0, #6144	; 0x1800
    1a84:	ldrmi	r0, [lr], #-667	; 0xfffffd65
    1a88:	ldrbmi	r4, [lr], #-1115	; 0xfffffba5
    1a8c:	blne	7fae0 <progname@@Base+0x68a9c>
    1a90:	svclt	0x00182900
    1a94:	addsmi	r2, lr, #268435456	; 0x10000000
    1a98:	bcs	36280 <progname@@Base+0x1f23c>
    1a9c:	blmi	14f5f78 <progname@@Base+0x14def34>
    1aa0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1aa4:	blls	4ae738 <progname@@Base+0x4976f4>
    1aa8:	bl	fe8e8300 <progname@@Base+0xfe8d12bc>
    1aac:	blx	fecc26dc <progname@@Base+0xfecab698>
    1ab0:	bcs	3e8c4 <progname@@Base+0x27880>
    1ab4:	cmpne	r3, #323584	; 0x4f000
    1ab8:	movwcs	fp, #3848	; 0xf08
    1abc:	blcs	13324 <_IO_stdin_used@@Base+0xe25c>
    1ac0:	blls	4b602c <progname@@Base+0x49efe8>
    1ac4:	subsle	r4, lr, r3, asr r5
    1ac8:	blcs	28720 <progname@@Base+0x116dc>
    1acc:	stmdbmi	r8, {r0, r1, r6, ip, lr, pc}^
    1ad0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1ad4:	b	43fad8 <progname@@Base+0x428a94>
    1ad8:			; <UNDEFINED> instruction: 0xf8cd9b14
    1adc:	strbmi	sl, [r2], -r0
    1ae0:	blls	4a66f0 <progname@@Base+0x48f6ac>
    1ae4:	strbmi	r9, [fp], -r1, lsl #6
    1ae8:	andcs	r4, r1, r1, lsl #12
    1aec:	b	feebfaf0 <progname@@Base+0xfeea8aac>
    1af0:			; <UNDEFINED> instruction: 0x46429b12
    1af4:	stmdals	r5, {r0, r3, r4, r6, r9, sl, lr}
    1af8:	strbmi	r9, [fp], -r0, lsl #6
    1afc:	stc2	0, cr15, [r8, #-8]
    1b00:	cmple	lr, r0, lsl #16
    1b04:	pop	{r0, r3, ip, sp, pc}
    1b08:	mcrls	15, 0, r8, cr7, cr0, {7}
    1b0c:	blmi	e4a328 <progname@@Base+0xe332e4>
    1b10:	ldmdbmi	r9!, {sp}
    1b14:	ldrbtmi	r5, [r9], #-2293	; 0xfffff70b
    1b18:			; <UNDEFINED> instruction: 0xf7ff682c
    1b1c:	blmi	dfc2dc <progname@@Base+0xde5298>
    1b20:	ldmpl	r6!, {r0, r8, sp}^
    1b24:			; <UNDEFINED> instruction: 0x46026833
    1b28:			; <UNDEFINED> instruction: 0xf7ff4620
    1b2c:	ldmdbmi	r4!, {r3, r5, r7, r9, fp, sp, lr, pc}
    1b30:	andcs	r2, r0, r5, lsl #4
    1b34:	stmdavs	ip!, {r0, r3, r4, r5, r6, sl, lr}
    1b38:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b3c:	tstcs	r1, r3, lsr r8
    1b40:	strtmi	r4, [r0], -r2, lsl #12
    1b44:	b	fe6bfb48 <progname@@Base+0xfe6a8b04>
    1b48:			; <UNDEFINED> instruction: 0xf7ff6828
    1b4c:	andcs	lr, r2, ip, lsr #19
    1b50:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b54:	stmdbmi	fp!, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
    1b58:	ldmdals	r4, {r0, r2, r9, sp}
    1b5c:			; <UNDEFINED> instruction: 0xf7ff4479
    1b60:	blls	4bc298 <progname@@Base+0x4a5254>
    1b64:	movwge	lr, #2509	; 0x9cd
    1b68:	strbmi	r4, [fp], -r1, lsl #12
    1b6c:	andcs	r4, r1, r2, asr #12
    1b70:	b	1e3fb74 <progname@@Base+0x1e28b30>
    1b74:	stmdbmi	r4!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    1b78:	andcs	r2, r0, r5, lsl #4
    1b7c:			; <UNDEFINED> instruction: 0xf7ff4479
    1b80:	blls	53c278 <progname@@Base+0x525234>
    1b84:	stmdbmi	r1!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1b88:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1b8c:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b90:			; <UNDEFINED> instruction: 0x46429b12
    1b94:	strbmi	r9, [fp], -r0, lsl #6
    1b98:	andcs	r4, r1, r1, lsl #12
    1b9c:	b	18bfba0 <progname@@Base+0x18a8b5c>
    1ba0:	subcs	lr, r7, r6, lsr #15
    1ba4:	b	9bfba8 <progname@@Base+0x9a8b64>
    1ba8:	andcs	r9, r5, #1792	; 0x700
    1bac:	andcs	r4, r0, r1, lsl fp
    1bb0:	stmiapl	r3!, {r0, r1, r2, r4, r8, fp, lr}^
    1bb4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1bb8:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bbc:	strmi	r4, [r2], -fp, asr #12
    1bc0:	strtmi	r2, [r0], -r1, lsl #2
    1bc4:	b	16bfbc8 <progname@@Base+0x16a8b84>
    1bc8:			; <UNDEFINED> instruction: 0xf7ff2041
    1bcc:			; <UNDEFINED> instruction: 0x9c07ea14
    1bd0:	blmi	20a3ec <progname@@Base+0x1f33a8>
    1bd4:	stmdbmi	pc, {sp}	; <UNPREDICTABLE>
    1bd8:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    1bdc:			; <UNDEFINED> instruction: 0xf7ff681c
    1be0:	ldrbmi	lr, [r3], -ip, lsl #19
    1be4:	svclt	0x0000e7eb
    1be8:	andeq	r5, r1, ip, lsr #9
    1bec:	andeq	r5, r1, r0, lsl #11
    1bf0:	strdeq	r3, [r0], -r6
    1bf4:	andeq	r0, r0, r0, lsr #2
    1bf8:	andeq	r3, r0, r6, lsr #22
    1bfc:	andeq	r0, r0, r4, lsl r1
    1c00:	andeq	r3, r0, ip, lsr #22
    1c04:	muleq	r0, ip, fp
    1c08:	andeq	r3, r0, r4, lsl #22
    1c0c:	andeq	r3, r0, r2, lsr #22
    1c10:	andeq	r3, r0, r0, ror sl
    1c14:	andeq	r3, r0, lr, lsr #20
    1c18:	push	{r0, r1, r4, r5, r6, r8, r9, fp, lr}
    1c1c:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    1c20:	ldrmi	fp, [ip], -sp, lsl #1
    1c24:	blmi	1c66848 <progname@@Base+0x1c4f804>
    1c28:	stmiapl	r3!, {r0, r1, ip, pc}^
    1c2c:	ldmdavs	fp, {r2, r8, r9, ip, pc}
    1c30:	cdpne	3, 1, cr9, cr3, cr11, {0}
    1c34:	vcgt.u8	d25, d0, d1
    1c38:	strhcs	r8, [ip], -r7
    1c3c:	blx	13672 <_IO_stdin_used@@Base+0xe5aa>
    1c40:			; <UNDEFINED> instruction: 0xf04f1003
    1c44:	stmdavs	fp, {r8, fp}
    1c48:	and	fp, ip, r3, lsl r9
    1c4c:	cmplt	r3, fp, lsl r8
    1c50:	bcs	1bec0 <progname@@Base+0x4e7c>
    1c54:	ldmdavs	r2, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    1c58:	mvnsle	r2, r0, lsl #20
    1c5c:			; <UNDEFINED> instruction: 0xf109681b
    1c60:	blcs	406c <pclose@plt+0x2f30>
    1c64:	strdcc	sp, [ip, -r4]
    1c68:	mvnle	r4, r1, lsl #5
    1c6c:	addeq	lr, r9, pc, asr #20
    1c70:			; <UNDEFINED> instruction: 0xf0014f5f
    1c74:	blmi	1800068 <progname@@Base+0x17e9024>
    1c78:	ldrbtmi	r2, [pc], #-1536	; 1c80 <pclose@plt+0xb44>
    1c7c:	movwls	r4, #1147	; 0x47b
    1c80:	ssatmi	r4, #17, sp, asr #22
    1c84:	andsls	pc, r4, sp, asr #17
    1c88:	movwls	r4, #25723	; 0x647b
    1c8c:	ldrbtmi	r4, [fp], #-2907	; 0xfffff4a5
    1c90:	strmi	r9, [r2], r2, lsl #6
    1c94:			; <UNDEFINED> instruction: 0xf8db9b00
    1c98:	ldmdavs	r9, {ip, pc}^
    1c9c:	cmnle	ip, r0, lsl #18
    1ca0:	svceq	0x0000f1b9
    1ca4:			; <UNDEFINED> instruction: 0x464dd010
    1ca8:	stccs	8, cr6, [r0], {172}	; 0xac
    1cac:	stmdavs	r3!, {r0, r1, r2, r3, r5, ip, lr, pc}
    1cb0:	suble	r2, r1, r0, lsl #22
    1cb4:	cmple	pc, r0, lsl #18
    1cb8:	tstcs	r0, sp, lsr #16
    1cbc:	mvnsle	r2, r0, lsl #26
    1cc0:	andcs	fp, sl, r1, lsl r1
    1cc4:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cc8:			; <UNDEFINED> instruction: 0xf1089b01
    1ccc:			; <UNDEFINED> instruction: 0xf10b0801
    1cd0:	strbmi	r0, [r3, #-2828]	; 0xfffff4f4
    1cd4:			; <UNDEFINED> instruction: 0xf8ddd1de
    1cd8:	ldrmi	r9, [r1, #20]!
    1cdc:	blmi	1236298 <progname@@Base+0x121f254>
    1ce0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1ce4:	cmple	r4, r0, lsl #22
    1ce8:	bge	267cfc <progname@@Base+0x250cb8>
    1cec:			; <UNDEFINED> instruction: 0xf8ad2100
    1cf0:			; <UNDEFINED> instruction: 0xf8cd6024
    1cf4:			; <UNDEFINED> instruction: 0xf001a028
    1cf8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    1cfc:	blls	13626c <progname@@Base+0x11f228>
    1d00:	ldmdavs	fp, {r0, r1, r3, r9, fp, ip, pc}
    1d04:			; <UNDEFINED> instruction: 0xd16c429a
    1d08:	pop	{r0, r2, r3, ip, sp, pc}
    1d0c:	stmdbcs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1d10:	stmdbls	r6, {r1, r4, r6, r7, ip, lr, pc}
    1d14:			; <UNDEFINED> instruction: 0xf7ff2001
    1d18:	stmdbls	r2, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    1d1c:			; <UNDEFINED> instruction: 0xf7ff2001
    1d20:	ldmdavs	r9!, {r1, r5, r7, r8, fp, sp, lr, pc}^
    1d24:	stmdbcs	r0, {r0, r2, r3, r5, fp, sp, lr}
    1d28:	eorcs	sp, ip, r8, asr #1
    1d2c:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d30:	stccs	8, cr6, [r0, #-484]	; 0xfffffe1c
    1d34:			; <UNDEFINED> instruction: 0xe7c3d1b8
    1d38:	bl	29bfc8 <progname@@Base+0x284f84>
    1d3c:			; <UNDEFINED> instruction: 0xf82a0386
    1d40:	strcc	r2, [r1], -r6, lsr #32
    1d44:	andhi	pc, r2, r3, lsr #17
    1d48:	adcsle	r2, r5, r0, lsl #18
    1d4c:	andcs	r4, r1, sp, lsr #18
    1d50:			; <UNDEFINED> instruction: 0xf7ff4479
    1d54:	strb	lr, [r4, r8, lsl #19]!
    1d58:	andcs	r4, r1, fp, lsr #18
    1d5c:	ldrdls	pc, [ip], pc	; <UNPREDICTABLE>
    1d60:			; <UNDEFINED> instruction: 0xf7ff4479
    1d64:	ldrbtmi	lr, [r9], #2432	; 0x980
    1d68:	strbmi	r6, [r9], -r2, lsr #17
    1d6c:			; <UNDEFINED> instruction: 0xf7ff2001
    1d70:	stmdavs	r4!, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    1d74:	mvnsle	r2, r0, lsl #24
    1d78:	stmdbmi	r5!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    1d7c:	andcs	r4, r1, r2, asr #12
    1d80:			; <UNDEFINED> instruction: 0xf7ff4479
    1d84:	blls	3c34c <progname@@Base+0x25308>
    1d88:			; <UNDEFINED> instruction: 0xf1b96859
    1d8c:	orrle	r0, sl, r0, lsl #30
    1d90:	stmdbmi	r0!, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    1d94:	andcs	r2, r0, r5, lsl #4
    1d98:			; <UNDEFINED> instruction: 0xf7ff4479
    1d9c:	strmi	lr, [r1], -lr, lsr #17
    1da0:			; <UNDEFINED> instruction: 0xf7ff2001
    1da4:	ldr	lr, [pc, r0, ror #18]
    1da8:	strmi	r2, [r6], -r0
    1dac:			; <UNDEFINED> instruction: 0xf85ef001
    1db0:	ldr	r4, [r4, r2, lsl #13]
    1db4:			; <UNDEFINED> instruction: 0xf7ff2047
    1db8:	ldmdbmi	r7, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    1dbc:	andcs	r2, r0, r5, lsl #4
    1dc0:			; <UNDEFINED> instruction: 0xf7ff4479
    1dc4:	stcls	8, cr14, [r7], {154}	; 0x9a
    1dc8:	tstcs	r1, r4, lsl fp
    1dcc:	stmiapl	r2!, {r2, r4, r9, fp, lr}
    1dd0:	ldmdavs	r3, {r2, r5, r6, r7, fp, ip, lr}
    1dd4:	stmdavs	r0!, {r1, r9, sl, lr}
    1dd8:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ddc:			; <UNDEFINED> instruction: 0xf7ff2046
    1de0:			; <UNDEFINED> instruction: 0xf7ffe90a
    1de4:	svclt	0x0000e896
    1de8:	andeq	r5, r1, r2, lsr #5
    1dec:	andeq	r0, r0, r8, lsl r1
    1df0:	andeq	r5, r1, r6, lsr #7
    1df4:	andeq	r5, r1, r4, lsr #7
    1df8:	andeq	r3, r0, ip, ror #21
    1dfc:	andeq	r3, r0, r2, lsr #21
    1e00:	andeq	r5, r1, r0, asr #6
    1e04:	ldrdeq	r3, [r0], -r8
    1e08:	andeq	r3, r0, r4, lsl sl
    1e0c:	andeq	r3, r0, r2, asr #19
    1e10:	muleq	r0, ip, r9
    1e14:			; <UNDEFINED> instruction: 0x000039b8
    1e18:	andeq	r3, r0, r4, ror r9
    1e1c:	andeq	r0, r0, r0, lsr #2
    1e20:	andeq	r0, r0, r4, lsl r1
    1e24:	svcmi	0x00f0e92d
    1e28:	cfstr32pl	mvfx15, [r4, #692]!	; 0x2b4
    1e2c:			; <UNDEFINED> instruction: 0xf8dfb087
    1e30:	ldrmi	r4, [sp], -r0, lsl #14
    1e34:	andsls	r2, r3, r1, lsl #20
    1e38:			; <UNDEFINED> instruction: 0xf8df447c
    1e3c:	ldrls	r0, [r5], #-1784	; 0xfffff908
    1e40:	stmdapl	r3!, {r0, r1, r2, r3, r9, ip, pc}
    1e44:	adcpl	pc, r4, sp, lsl #10
    1e48:	andseq	pc, r4, r0, lsl #2
    1e4c:	ldmdavs	fp, {r2, r4, r8, r9, ip, pc}
    1e50:			; <UNDEFINED> instruction: 0xf0006003
    1e54:	stmdals	pc, {r0, r1, r8, pc}	; <UNPREDICTABLE>
    1e58:	movwcs	sl, #3102	; 0xc1e
    1e5c:	addsmi	r1, r8, #34, 30	; 0x88
    1e60:	stccc	8, cr15, [r4], {68}	; 0x44
    1e64:	sbchi	pc, r4, r0, asr #6
    1e68:	strpl	pc, [r6, #1293]!	; 0x50d
    1e6c:			; <UNDEFINED> instruction: 0x06c8f8df
    1e70:	ldrmi	r3, [sl], r8, lsl #10
    1e74:			; <UNDEFINED> instruction: 0xf50d4478
    1e78:	stmdavs	sp!, {r0, r1, r2, r3, r7, r8, r9, fp, sp, lr}
    1e7c:	ldrdls	r4, [lr], -r1
    1e80:			; <UNDEFINED> instruction: 0xf8df429d
    1e84:			; <UNDEFINED> instruction: 0xf8cd56b8
    1e88:	svclt	0x0018a034
    1e8c:	ldrbtmi	r4, [sp], #-1562	; 0xfffff9e6
    1e90:	ldrls	r1, [r2, #-3851]	; 0xfffff0f5
    1e94:			; <UNDEFINED> instruction: 0xf1009309
    1e98:	andsls	r0, r1, #24, 6	; 0x60000000
    1e9c:			; <UNDEFINED> instruction: 0xf8cd9310
    1ea0:			; <UNDEFINED> instruction: 0xf8cda028
    1ea4:			; <UNDEFINED> instruction: 0xf8cda01c
    1ea8:	ands	sl, sp, r0, lsr #32
    1eac:			; <UNDEFINED> instruction: 0xf0404293
    1eb0:	ldmdavs	r2!, {r0, r5, r6, r7, r9, pc}
    1eb4:	beq	7e2e4 <progname@@Base+0x672a0>
    1eb8:	ldrmi	r6, [r1], #2107	; 0x83b
    1ebc:	stmdals	r8, {r0, r1, r2, r9, fp, ip, pc}
    1ec0:	ldrmi	r4, [sl], #-1609	; 0xfffff9b7
    1ec4:	andls	r9, r7, #41943040	; 0x2800000
    1ec8:			; <UNDEFINED> instruction: 0xffd8f000
    1ecc:	ldmdavs	r2!, {r0, r1, r3, r8, r9, fp, ip, pc}
    1ed0:			; <UNDEFINED> instruction: 0x46076819
    1ed4:	bl	fea65efc <progname@@Base+0xfea4eeb8>
    1ed8:	ldrtmi	r0, [r8], #-2
    1edc:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ee0:	ldrbmi	r9, [r3, #-2831]	; 0xfffff4f1
    1ee4:	addhi	pc, r8, r0
    1ee8:	bls	3a8b14 <progname@@Base+0x391ad0>
    1eec:			; <UNDEFINED> instruction: 0xf8539910
    1ef0:	movwls	r5, #40708	; 0x9f04
    1ef4:	ldrbmi	r4, [fp], -r8, lsr #12
    1ef8:	cdp2	0, 3, cr15, cr6, cr2, {0}
    1efc:	cmple	r5, r0, lsl #16
    1f00:	strcs	r9, [r0, #-2577]	; 0xfffff5ef
    1f04:	tsteq	r8, #164, 2	; 0x29	; <UNPREDICTABLE>
    1f08:	ldreq	pc, [r0], -r4, lsr #3
    1f0c:	streq	pc, [ip, -r4, lsr #3]
    1f10:	andls	r9, r4, #0, 12
    1f14:	stmdaeq	r8, {r2, r5, r7, r8, ip, sp, lr, pc}
    1f18:			; <UNDEFINED> instruction: 0xf1a49a07
    1f1c:	smladls	r2, ip, r1, r0
    1f20:	andhi	pc, r4, sp, asr #17
    1f24:			; <UNDEFINED> instruction: 0xf1a49203
    1f28:			; <UNDEFINED> instruction: 0xf8db0214
    1f2c:	stmdb	r4, {}^	; <UNPREDICTABLE>
    1f30:	stmdb	r4, {r0, r1, r2, r8, sl, ip, lr}^
    1f34:			; <UNDEFINED> instruction: 0xf8445505
    1f38:	movwls	r5, #48140	; 0xbc0c
    1f3c:			; <UNDEFINED> instruction: 0xf848f001
    1f40:			; <UNDEFINED> instruction: 0xf0402800
    1f44:	andls	r8, ip, r9, asr r2
    1f48:			; <UNDEFINED> instruction: 0xf0024658
    1f4c:	ldmdb	r4, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    1f50:			; <UNDEFINED> instruction: 0xf1001003
    1f54:	andcc	r0, r7, lr, lsl #6
    1f58:			; <UNDEFINED> instruction: 0x4603bf58
    1f5c:	ldceq	8, cr15, [r0], {84}	; 0x54
    1f60:	blx	462d6 <progname@@Base+0x2f292>
    1f64:			; <UNDEFINED> instruction: 0xf002f103
    1f68:	blls	4c1c1c <progname@@Base+0x4aabd8>
    1f6c:	ldmdavs	fp, {r2, r3, r9, fp, ip, pc}
    1f70:	bllt	14d378c <progname@@Base+0x14bc748>
    1f74:	tstlt	r3, sl, lsl #22
    1f78:			; <UNDEFINED> instruction: 0xf040429d
    1f7c:	bls	362928 <progname@@Base+0x34b8e4>
    1f80:	ldrdcc	pc, [r0], -r8
    1f84:	orrsle	r2, r1, r0, lsl #20
    1f88:	ldr	r9, [r2, sp, lsl #6]
    1f8c:	ldrbmi	r9, [fp], -lr, lsl #18
    1f90:	strmi	r4, [sl], -r8, lsr #12
    1f94:	eorcc	r3, r4, #44, 2
    1f98:	stc2l	0, cr15, [r6, #8]!
    1f9c:	adcle	r2, pc, r0, lsl #16
    1fa0:	andcs	r9, r5, #5376	; 0x1500
    1fa4:	ldrcc	pc, [r8, #2271]	; 0x8df
    1fa8:			; <UNDEFINED> instruction: 0xf8df2000
    1fac:	stmiapl	r3!, {r3, r4, r7, r8, sl, ip}^
    1fb0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1fb4:	svc	0x00a0f7fe
    1fb8:	tstcs	r1, fp, lsr #12
    1fbc:	strtmi	r4, [r0], -r2, lsl #12
    1fc0:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fc4:			; <UNDEFINED> instruction: 0xf7ff2042
    1fc8:			; <UNDEFINED> instruction: 0xf8dfe816
    1fcc:			; <UNDEFINED> instruction: 0x4610157c
    1fd0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1fd4:	svc	0x0090f7fe
    1fd8:			; <UNDEFINED> instruction: 0xf10b9500
    1fdc:			; <UNDEFINED> instruction: 0xf8d80208
    1fe0:	andls	r3, r1, #0
    1fe4:			; <UNDEFINED> instruction: 0x4601683a
    1fe8:			; <UNDEFINED> instruction: 0xf7ff2001
    1fec:			; <UNDEFINED> instruction: 0xe7c1e83c
    1ff0:	movwls	r4, #54813	; 0xd61d
    1ff4:	movwcc	lr, #31181	; 0x79cd
    1ff8:			; <UNDEFINED> instruction: 0xf50d9b07
    1ffc:	andcs	r5, r0, r6, lsr #5
    2000:	strtmi	r9, [fp], -r1, lsl #6
    2004:	stcls	8, cr6, [r8, #-72]	; 0xffffffb8
    2008:	andls	r9, r0, #2
    200c:	bls	3538b8 <progname@@Base+0x33c874>
    2010:			; <UNDEFINED> instruction: 0xf7ff9813
    2014:	strtmi	pc, [r8], -sp, ror #25
    2018:	svc	0x004af7fe
    201c:	adcpl	pc, r6, #54525952	; 0x3400000
    2020:	stcne	8, cr15, [r4], {84}	; 0x54
    2024:	sfmne	f3, 4, [fp], {8}
    2028:	svclt	0x00186812
    202c:	bcs	ac38 <_IO_stdin_used@@Base+0x5b70>
    2030:	movwcs	fp, #3864	; 0xf18
    2034:			; <UNDEFINED> instruction: 0xf50db96b
    2038:	tstcc	r4, #164, 6	; 0x90000002
    203c:	blls	51c0ac <progname@@Base+0x505068>
    2040:	addsmi	r6, sl, #1769472	; 0x1b0000
    2044:	rsbshi	pc, r1, #64	; 0x40
    2048:	cfstr32pl	mvfx15, [r4, #52]!	; 0x34
    204c:	pop	{r0, r1, r2, ip, sp, pc}
    2050:	bls	1e6018 <progname@@Base+0x1cefd4>
    2054:			; <UNDEFINED> instruction: 0xf7ff9813
    2058:	ubfx	pc, pc, #27, #13
    205c:	stmdavc	r6!, {r2, r3, fp, sp, lr}
    2060:			; <UNDEFINED> instruction: 0xf0402e00
    2064:	lgnnee	f0, #0.0
    2068:	vpadd.i8	d18, d0, d15
    206c:			; <UNDEFINED> instruction: 0xf8df819b
    2070:			; <UNDEFINED> instruction: 0xf50d74dc
    2074:			; <UNDEFINED> instruction: 0xf8df6b8f
    2078:	ldrbtmi	r4, [pc], #-1240	; 2080 <pclose@plt+0xf44>
    207c:	ldrbtmi	r4, [ip], #-1627	; 0xfffff9a5
    2080:	ldmdaeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}
    2084:			; <UNDEFINED> instruction: 0x4641463a
    2088:			; <UNDEFINED> instruction: 0xf0024620
    208c:	strmi	pc, [r5], -sp, ror #26
    2090:			; <UNDEFINED> instruction: 0xf0402800
    2094:			; <UNDEFINED> instruction: 0xf8df80ba
    2098:	ldrbtmi	r3, [fp], #-1212	; 0xfffffb44
    209c:	blcs	5c110 <progname@@Base+0x450cc>
    20a0:			; <UNDEFINED> instruction: 0xf8dfdd0b
    20a4:	andcs	r1, r5, #180, 8	; 0xb4000000
    20a8:	ldrbtmi	r2, [r9], #-0
    20ac:	svc	0x0024f7fe
    20b0:	strmi	r4, [r1], -r2, lsr #12
    20b4:			; <UNDEFINED> instruction: 0xf7fe2001
    20b8:			; <UNDEFINED> instruction: 0xf50defd6
    20bc:	ldcge	3, cr5, [lr], {166}	; 0xa6
    20c0:			; <UNDEFINED> instruction: 0xf1a43308
    20c4:			; <UNDEFINED> instruction: 0xf1a40a04
    20c8:			; <UNDEFINED> instruction: 0x26000810
    20cc:			; <UNDEFINED> instruction: 0xf1a4681b
    20d0:	smladcs	r8, r8, r1, r0
    20d4:	blcs	139e4 <_IO_stdin_used@@Base+0xe91c>
    20d8:	movweq	pc, #33188	; 0x81a4	; <UNPREDICTABLE>
    20dc:	ldrmi	r9, [r8], -r8, lsl #6
    20e0:	ldrbmi	fp, [r3], -ip, lsl #30
    20e4:	movwls	r2, #17152	; 0x4300
    20e8:	tsteq	ip, #164, 2	; 0x29	; <UNPREDICTABLE>
    20ec:	movwls	r9, #36866	; 0x9002
    20f0:			; <UNDEFINED> instruction: 0xf1a44618
    20f4:	stmib	sp, {r2, r3, r8, r9}^
    20f8:			; <UNDEFINED> instruction: 0xf1a43000
    20fc:			; <UNDEFINED> instruction: 0xf8db0314
    2100:	strls	r0, [r3], -r0
    2104:	strvs	lr, [r6], -r4, asr #18
    2108:	strvs	lr, [r3], -r4, asr #18
    210c:	ldcvs	8, cr15, [r0], {68}	; 0x44
    2110:	stcvs	8, cr15, [r4], {68}	; 0x44
    2114:	ldcvc	8, cr15, [ip], {68}	; 0x44
    2118:			; <UNDEFINED> instruction: 0xf0009107
    211c:	stmdacs	r0, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    2120:	sbchi	pc, sl, r0
    2124:			; <UNDEFINED> instruction: 0xf0024658
    2128:			; <UNDEFINED> instruction: 0xf854fd0b
    212c:			; <UNDEFINED> instruction: 0xf1b99c10
    2130:	ldcle	15, cr0, [r7, #-92]!	; 0xffffffa4
    2134:	andscs	r9, r8, #7168	; 0x1c00
    2138:	strtne	pc, [r0], #-2271	; 0xfffff721
    213c:	ldrbtmi	r6, [r9], #-2075	; 0xfffff7e5
    2140:			; <UNDEFINED> instruction: 0x461f4618
    2144:	svc	0x00d6f7fe
    2148:	stmdacs	r0, {r1, r9, sl, lr}
    214c:	rscshi	pc, sp, r0, asr #32
    2150:			; <UNDEFINED> instruction: 0xf10744b9
    2154:	strbmi	r0, [r9, #-280]	; 0xfffffee8
    2158:	tsthi	r0, r0, lsl #1	; <UNPREDICTABLE>
    215c:	ldrbmi	r9, [r3], r7, lsl #30
    2160:	strmi	r4, [fp], -r6, lsl #12
    2164:	movwcc	r4, #5656	; 0x1618
    2168:	mulgt	r0, r0, r8
    216c:	svceq	0x000af1bc
    2170:	strbmi	sp, [fp, #-2]
    2174:	mvnsle	r4, #24, 12	; 0x1800000
    2178:			; <UNDEFINED> instruction: 0xf0004548
    217c:			; <UNDEFINED> instruction: 0xf5b281bf
    2180:			; <UNDEFINED> instruction: 0xf8007f80
    2184:			; <UNDEFINED> instruction: 0xf0006b01
    2188:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r7, r8, pc}
    218c:			; <UNDEFINED> instruction: 0xf84b3201
    2190:			; <UNDEFINED> instruction: 0xf8d81f04
    2194:	bl	c619c <progname@@Base+0xaf158>
    2198:	strmi	r0, [r1, #2305]	; 0x901
    219c:	rschi	pc, lr, r0, asr #4
    21a0:	ldrb	r4, [lr, r1, lsl #12]
    21a4:	andeq	pc, r0, #1073741878	; 0x40000036
    21a8:			; <UNDEFINED> instruction: 0xf389fa5f
    21ac:	svclt	0x0058b2d2
    21b0:			; <UNDEFINED> instruction: 0xf1a34253
    21b4:	blx	fec0225c <progname@@Base+0xfebeb218>
    21b8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    21bc:	svclt	0x00082b00
    21c0:	stmdacs	r0, {r0, sp}
    21c4:	orrshi	pc, r5, r0
    21c8:	ldrbeq	pc, [pc, #265]!	; 22d9 <pclose@plt+0x119d>	; <UNPREDICTABLE>
    21cc:	ldcne	8, cr15, [r8], {84}	; 0x54
    21d0:	stmdbeq	r9!, {r0, r3, r4, r5, r9, fp, sp, lr, pc}
    21d4:	strtmi	fp, [r9], r8, lsr #30
    21d8:	addvc	pc, r0, #1325400064	; 0x4f000000
    21dc:			; <UNDEFINED> instruction: 0xf8444419
    21e0:	b	13cd208 <progname@@Base+0x13b61c4>
    21e4:	ldrmi	r2, [r3], -r9, lsr #10
    21e8:			; <UNDEFINED> instruction: 0xf8442208
    21ec:			; <UNDEFINED> instruction: 0xf10b2c1c
    21f0:	stmib	sp, {r3, r9}^
    21f4:			; <UNDEFINED> instruction: 0xf50d3201
    21f8:	strtmi	r5, [fp], -r6, lsr #5
    21fc:	ldmdavs	r2, {r0, r1, r4, fp, ip, pc}
    2200:	andcs	r9, r8, #0, 4
    2204:	blx	ffd4020a <progname@@Base+0xffd291c6>
    2208:	ldclmi	7, cr14, [r5], {21}
    220c:			; <UNDEFINED> instruction: 0x463a465b
    2210:	ldrbtmi	r4, [ip], #-1601	; 0xfffff9bf
    2214:			; <UNDEFINED> instruction: 0xf0024620
    2218:	strmi	pc, [r5], -r7, lsr #25
    221c:			; <UNDEFINED> instruction: 0xf43f2800
    2220:	ldclmi	15, cr10, [r0], {58}	; 0x3a
    2224:			; <UNDEFINED> instruction: 0x463a465b
    2228:	ldrbtmi	r4, [ip], #-1601	; 0xfffff9bf
    222c:			; <UNDEFINED> instruction: 0xf0024620
    2230:			; <UNDEFINED> instruction: 0x4605fc9b
    2234:			; <UNDEFINED> instruction: 0xf43f2800
    2238:	stclmi	15, cr10, [fp], {46}	; 0x2e
    223c:			; <UNDEFINED> instruction: 0x4641463a
    2240:	ldrbtmi	r4, [ip], #-1627	; 0xfffff9a5
    2244:			; <UNDEFINED> instruction: 0xf0024620
    2248:	strmi	pc, [r5], -pc, lsl #25
    224c:			; <UNDEFINED> instruction: 0xf43f2800
    2250:	ldcls	15, cr10, [r5], {34}	; 0x22
    2254:	blmi	fee8aa70 <progname@@Base+0xfee73a2c>
    2258:	stmibmi	r4, {r4, r5, r9, sl, lr}^
    225c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2260:			; <UNDEFINED> instruction: 0xf7fe681c
    2264:	stmdbls	pc, {r1, r3, r6, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2268:	strtmi	r4, [r0], -r2, lsl #12
    226c:	svc	0x0006f7fe
    2270:			; <UNDEFINED> instruction: 0xf7fe2042
    2274:	bmi	fefbdd7c <progname@@Base+0xfefa6d38>
    2278:	blvs	fe3ff6b4 <progname@@Base+0xfe3e8670>
    227c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    2280:			; <UNDEFINED> instruction: 0xf102465b
    2284:			; <UNDEFINED> instruction: 0xf0020118
    2288:	andls	pc, pc, pc, ror #24
    228c:			; <UNDEFINED> instruction: 0xf43f2800
    2290:	ldmibmi	r8!, {r1, r8, r9, sl, fp, sp, pc}
    2294:	blmi	fea8aab0 <progname@@Base+0xfea73a6c>
    2298:	ldrbtmi	r2, [r9], #-0
    229c:	stmiapl	fp!, {r0, r2, r4, r8, sl, fp, ip, pc}^
    22a0:			; <UNDEFINED> instruction: 0xf7fe681d
    22a4:	strtmi	lr, [r3], -sl, lsr #28
    22a8:	strmi	r2, [r2], -r1, lsl #2
    22ac:			; <UNDEFINED> instruction: 0xf7fe4628
    22b0:	subcs	lr, r2, r6, ror #29
    22b4:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    22b8:			; <UNDEFINED> instruction: 0xf0024658
    22bc:			; <UNDEFINED> instruction: 0xf854fc41
    22c0:			; <UNDEFINED> instruction: 0xf8545c1c
    22c4:	stclne	12, cr6, [fp, #32]!
    22c8:	tsteq	lr, r5, lsl #2	; <UNPREDICTABLE>
    22cc:	stceq	8, cr15, [ip], {84}	; 0x54
    22d0:	ssaxmi	fp, r9, r8
    22d4:	blx	186602 <progname@@Base+0x16f5be>
    22d8:			; <UNDEFINED> instruction: 0xf002f101
    22dc:			; <UNDEFINED> instruction: 0xf50dfd71
    22e0:	strls	r5, [r1], -r6, lsr #3
    22e4:	movweq	lr, #31499	; 0x7b0b
    22e8:	strtmi	r6, [sl], -r9, lsl #16
    22ec:	tstls	r0, r2, lsl #6
    22f0:	ldcne	8, cr15, [r4], {84}	; 0x54
    22f4:	ldmdals	r3, {r0, r1, r9, sl, lr}
    22f8:	blx	1ec02fe <progname@@Base+0x1ea92ba>
    22fc:	stcne	8, cr15, [r4], {84}	; 0x54
    2300:			; <UNDEFINED> instruction: 0xf50db181
    2304:	movwcc	r5, #33702	; 0x83a6
    2308:	blcs	1c37c <progname@@Base+0x5338>
    230c:	mrcge	4, 4, APSR_nzcv, cr3, cr15, {3}
    2310:	ldmdals	r3, {r3, r8, r9, fp, ip, pc}
    2314:			; <UNDEFINED> instruction: 0xf7ff681a
    2318:			; <UNDEFINED> instruction: 0xf8dafc7f
    231c:	blcs	e324 <_IO_stdin_used@@Base+0x925c>
    2320:	mcrge	4, 4, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    2324:	adcpl	pc, r6, #54525952	; 0x3400000
    2328:	andcc	r9, r8, #15360	; 0x3c00
    232c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    2330:	bcs	1c380 <progname@@Base+0x533c>
    2334:	movwcs	fp, #3864	; 0xf18
    2338:			; <UNDEFINED> instruction: 0xf43f2b00
    233c:	stmibmi	lr, {r2, r3, r4, r5, r6, r9, sl, fp, sp, pc}
    2340:	ldrbtmi	r9, [r9], #-2067	; 0xfffff7ed
    2344:	stc2	0, cr15, [lr], #4
    2348:	vmin.s8	q15, q1, <illegal reg q10.5>
    234c:	ldrmi	r6, [r9, #820]	; 0x334
    2350:	addshi	pc, r5, r0, asr #32
    2354:			; <UNDEFINED> instruction: 0xf0002d00
    2358:	stccs	0, cr8, [lr, #-856]	; 0xfffffca8
    235c:	sbchi	pc, r1, r0
    2360:	cmnle	r0, r0, lsl sp
    2364:	ldrtmi	r2, [sl], -r8, lsr #2
    2368:	vst3.8	{d20-d22}, [pc], sl
    236c:			; <UNDEFINED> instruction: 0xf8447380
    2370:	ldrmi	r3, [r1], -r8, lsl #24
    2374:			; <UNDEFINED> instruction: 0xf8442208
    2378:			; <UNDEFINED> instruction: 0xe7382c1c
    237c:			; <UNDEFINED> instruction: 0x53a6f50d
    2380:			; <UNDEFINED> instruction: 0x51a6f50d
    2384:	tstcc	r4, r8, lsl #6
    2388:	ldmdavs	fp, {r0, r1, r4, fp, ip, pc}
    238c:	strtmi	r9, [fp], -r2, lsl #6
    2390:	tstls	r1, r9, lsl #16
    2394:			; <UNDEFINED> instruction: 0x51a6f50d
    2398:	tstls	r0, r9, lsl #16
    239c:			; <UNDEFINED> instruction: 0xf7ff4621
    23a0:	strb	pc, [r8], -r1, asr #26	; <UNPREDICTABLE>
    23a4:			; <UNDEFINED> instruction: 0xf50d4f75
    23a8:	blmi	1d57640 <progname@@Base+0x1d405fc>
    23ac:	blvs	fe3ff7e8 <progname@@Base+0xfe3e87a4>
    23b0:	andscs	r4, r4, #2130706432	; 0x7f000000
    23b4:	ldmdaeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}
    23b8:	stmdbls	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    23bc:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    23c0:	mrc	7, 1, APSR_nzcv, cr6, cr14, {7}
    23c4:	ldrtmi	r4, [sl], -r1, asr #12
    23c8:	ldrbmi	r4, [fp], -r0, lsr #12
    23cc:	blx	ff33e3de <progname@@Base+0xff32739a>
    23d0:			; <UNDEFINED> instruction: 0xf43f2800
    23d4:	stclmi	14, cr10, [fp], #-384	; 0xfffffe80
    23d8:			; <UNDEFINED> instruction: 0x4641463a
    23dc:	ldrbtmi	r4, [ip], #-1627	; 0xfffff9a5
    23e0:			; <UNDEFINED> instruction: 0xf0024620
    23e4:	stmdacs	r0, {r0, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    23e8:	mrcge	4, 2, APSR_nzcv, cr5, cr15, {1}
    23ec:	ldrtmi	r4, [r0], -r6, ror #18
    23f0:	andcs	r4, r5, #84992	; 0x14c00
    23f4:			; <UNDEFINED> instruction: 0xe7514479
    23f8:	andcs	r9, r5, #5376	; 0x1500
    23fc:			; <UNDEFINED> instruction: 0x46284b50
    2400:	stmiapl	r3!, {r1, r5, r6, r8, fp, lr}^
    2404:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2408:	ldcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    240c:	movweq	pc, #33035	; 0x810b	; <UNPREDICTABLE>
    2410:	strmi	r2, [r2], -r1, lsl #2
    2414:			; <UNDEFINED> instruction: 0xf7fe4620
    2418:			; <UNDEFINED> instruction: 0x4658ee32
    241c:	blx	fe43e42e <progname@@Base+0xfe4273ea>
    2420:			; <UNDEFINED> instruction: 0xf7fe2041
    2424:	stccs	13, cr14, [r8, #-928]	; 0xfffffc60
    2428:	ldcls	0, cr13, [r5], {84}	; 0x54
    242c:	blmi	110ac48 <progname@@Base+0x10f3c04>
    2430:	ldmdbmi	r7, {r4, r5, r9, sl, lr}^
    2434:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2438:			; <UNDEFINED> instruction: 0xf7fe681c
    243c:			; <UNDEFINED> instruction: 0x462bed5e
    2440:	strmi	r2, [r2], -r1, lsl #2
    2444:			; <UNDEFINED> instruction: 0xf7fe4620
    2448:	subcs	lr, r0, sl, lsl lr
    244c:	ldcl	7, cr15, [r2, #1016]	; 0x3f8
    2450:	andcs	r4, r5, #80, 18	; 0x140000
    2454:	ldrbtmi	r4, [r9], #-2874	; 0xfffff4c6
    2458:	ldcls	0, cr2, [r5], {-0}
    245c:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    2460:	stcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    2464:	strmi	r2, [r2], -r1, lsl #2
    2468:			; <UNDEFINED> instruction: 0xf7fe4620
    246c:	subcs	lr, r1, r8, lsl #28
    2470:	stcl	7, cr15, [r0, #1016]	; 0x3f8
    2474:	andcs	r4, r5, #72, 18	; 0x120000
    2478:	ldrbtmi	r4, [r9], #-2865	; 0xfffff4cf
    247c:			; <UNDEFINED> instruction: 0xf5b9e7ec
    2480:			; <UNDEFINED> instruction: 0xf47f4f00
    2484:	ldcls	14, cr10, [r5], {143}	; 0x8f
    2488:	blmi	b4aca4 <progname@@Base+0xb33c60>
    248c:	stmdbmi	r3, {r4, r5, r9, sl, lr}^
    2490:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2494:			; <UNDEFINED> instruction: 0xf7fe681c
    2498:	tstcs	r1, r0, lsr sp
    249c:	strtmi	r4, [r0], -r2, lsl #12
    24a0:	stcl	7, cr15, [ip, #1016]!	; 0x3f8
    24a4:	ldrmi	r9, [sl], -r9, lsl #22
    24a8:	andsvs	r2, r3, r8, lsl #6
    24ac:	addmi	pc, r0, #1325400064	; 0x4f000000
    24b0:	andcs	pc, r0, r8, asr #17
    24b4:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    24b8:	andsvs	r9, r3, r8, lsl #20
    24bc:	adcpl	pc, r6, #54525952	; 0x3400000
    24c0:	ldmdblt	r2, {r1, r4, fp, sp, lr}^
    24c4:			; <UNDEFINED> instruction: 0xf50d9a07
    24c8:	strcs	r5, [r0, #-166]!	; 0xffffff5a
    24cc:	andscs	r6, r0, #1114112	; 0x110000
    24d0:	str	r6, [ip], r2
    24d4:	teqvs	r4, r1, asr #12	; <UNPREDICTABLE>
    24d8:	bls	1fc1f4 <progname@@Base+0x1e51b0>
    24dc:	ldmdavs	r1, {r5, r8, sl, sp}
    24e0:	vmax.s8	d30, d17, d5
    24e4:	ldr	r0, [lr, -lr, lsr #2]!
    24e8:	andcs	r4, r5, #737280	; 0xb4000
    24ec:	ldrbtmi	r4, [r9], #-2836	; 0xfffff4ec
    24f0:	stmdbmi	ip!, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    24f4:	blmi	48ad10 <progname@@Base+0x473ccc>
    24f8:			; <UNDEFINED> instruction: 0xe7ae4479
    24fc:	andcs	r4, r5, #688128	; 0xa8000
    2500:	ldrbtmi	r4, [r9], #-2831	; 0xfffff4f1
    2504:	ldcls	7, cr14, [r5], {168}	; 0xa8
    2508:	blmi	34ad24 <progname@@Base+0x333ce0>
    250c:	stmdbmi	r7!, {r3, r5, r9, sl, lr}
    2510:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2514:			; <UNDEFINED> instruction: 0xf7fe681c
    2518:	strdcs	lr, [r1, -r0]
    251c:	strtmi	r4, [r0], -r2, lsl #12
    2520:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    2524:			; <UNDEFINED> instruction: 0xf7fe2040
    2528:			; <UNDEFINED> instruction: 0xf7feed66
    252c:	svclt	0x0000ecf2
    2530:	andeq	r5, r1, r8, lsl #1
    2534:	andeq	r0, r0, r8, lsl r1
    2538:			; <UNDEFINED> instruction: 0x00014ebc
    253c:	muleq	r1, r2, r1
    2540:	andeq	r0, r0, r0, lsr #2
    2544:	andeq	r3, r0, r8, lsr r8
    2548:	andeq	r3, r0, r2, lsl #20
    254c:			; <UNDEFINED> instruction: 0x00014cb6
    2550:	andeq	r3, r0, r6, lsl r7
    2554:	andeq	r4, r1, r6, lsl #31
    2558:	andeq	r3, r0, sl, asr r7
    255c:	andeq	r3, r0, r6, ror #13
    2560:	andeq	r3, r0, sl, lsl #11
    2564:	andeq	r3, r0, r2, asr r5
    2568:	andeq	r3, r0, r6, asr #10
    256c:	andeq	r3, r0, sl, asr #10
    2570:			; <UNDEFINED> instruction: 0x00014ab2
    2574:	andeq	r3, r0, lr, asr #10
    2578:	ldrdeq	r3, [r0], -sl
    257c:	andeq	r4, r1, r0, lsl #19
    2580:	andeq	r3, r0, ip, lsl #8
    2584:			; <UNDEFINED> instruction: 0x000033b6
    2588:	ldrdeq	r3, [r0], -ip
    258c:	muleq	r0, r0, r5
    2590:	andeq	r3, r0, sl, asr #9
    2594:	andeq	r3, r0, r6, lsr #11
    2598:			; <UNDEFINED> instruction: 0x000035be
    259c:			; <UNDEFINED> instruction: 0x000034b2
    25a0:	andeq	r3, r0, r6, ror r3
    25a4:	andeq	r3, r0, r4, lsl #9
    25a8:	andeq	r3, r0, lr, lsr r3
    25ac:	andeq	r3, r0, lr, ror #6
    25b0:	andcs	fp, r3, #16, 10	; 0x4000000
    25b4:			; <UNDEFINED> instruction: 0xf7fe460c
    25b8:	stmdacs	r3, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    25bc:	ldfltd	f5, [r0, #-0]
    25c0:	strtmi	r4, [r2], -r3, lsl #18
    25c4:	ldrbtmi	r2, [r9], #-1
    25c8:			; <UNDEFINED> instruction: 0x4010e8bd
    25cc:	stcllt	7, cr15, [r8, #-1016]	; 0xfffffc08
    25d0:	andeq	r3, r0, r6, lsr pc
    25d4:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    25d8:	svclt	0x0000e7ea
    25dc:	ldrdeq	r3, [r0], -sl
    25e0:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    25e4:	svclt	0x0000e7e4
    25e8:	ldrdeq	r3, [r0], -r2
    25ec:	andcs	r4, r2, #68, 22	; 0x11000
    25f0:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
    25f4:	addlt	r4, r5, r3, asr #26
    25f8:	strmi	r4, [r4], -r3, asr #18
    25fc:	ldrbtmi	r5, [r9], #-2398	; 0xfffff6a2
    2600:	movwls	r6, #14387	; 0x3833
    2604:	ldcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2608:			; <UNDEFINED> instruction: 0x1ca5b958
    260c:			; <UNDEFINED> instruction: 0x4628493f
    2610:			; <UNDEFINED> instruction: 0xf7fe4479
    2614:	strmi	lr, [r7], -lr, lsl #27
    2618:			; <UNDEFINED> instruction: 0xf7fe4628
    261c:	addmi	lr, r7, #248, 24	; 0xf800
    2620:	strtmi	sp, [r0], -r5, asr #32
    2624:			; <UNDEFINED> instruction: 0xf7fe7827
    2628:	svccs	0x0030ecf2
    262c:	eorle	r4, pc, r5, lsl #12
    2630:			; <UNDEFINED> instruction: 0x46204937
    2634:			; <UNDEFINED> instruction: 0xf7fe4479
    2638:	adcmi	lr, r8, #124, 26	; 0x1f00
    263c:	ldmdbmi	r5!, {r0, r2, r6, ip, lr, pc}
    2640:	strtmi	r2, [r0], -r2, lsl #4
    2644:			; <UNDEFINED> instruction: 0xf7fe4479
    2648:	stmdacs	r0, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}
    264c:	stccs	15, cr11, [r6, #-32]	; 0xffffffe0
    2650:	stccs	0, cr13, [r3, #-268]	; 0xfffffef4
    2654:	svccs	0x0027d017
    2658:	bge	76abc <progname@@Base+0x5fa78>
    265c:	stmdage	r2, {r8, sp}
    2660:	strls	r3, [r2], #-1025	; 0xfffffbff
    2664:			; <UNDEFINED> instruction: 0xf934f001
    2668:	andls	r9, r0, r1, lsl #22
    266c:	blls	b0c20 <progname@@Base+0x99bdc>
    2670:	bcs	9e06e0 <progname@@Base+0x9c969c>
    2674:	ldmdavc	fp, {r0, r3, r8, ip, lr, pc}^
    2678:	bls	f0b6c <progname@@Base+0xd9b28>
    267c:	addsmi	r6, sl, #3342336	; 0x330000
    2680:	andlt	sp, r5, fp, lsr r1
    2684:	svccs	0x0027bdf0
    2688:			; <UNDEFINED> instruction: 0xf04fd019
    268c:	udf	#17167	; 0x430f
    2690:	strtmi	r4, [r0], -r1, lsr #18
    2694:			; <UNDEFINED> instruction: 0xf7fe4479
    2698:	adcmi	lr, r8, #76, 26	; 0x1300
    269c:	ldmdbmi	pc, {r3, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    26a0:	strbtmi	r4, [sl], -r0, lsr #12
    26a4:			; <UNDEFINED> instruction: 0xf7fe4479
    26a8:	stmdals	r0, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    26ac:	ldmdbmi	ip, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    26b0:	strbtmi	r4, [sl], -r8, lsr #12
    26b4:			; <UNDEFINED> instruction: 0xf7fe4479
    26b8:	stmdals	r0, {r1, r6, r7, sl, fp, sp, lr, pc}
    26bc:	stmiavc	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    26c0:	svclt	0x00082b27
    26c4:	bicle	r7, r8, r0, ror #16
    26c8:	ldmdbmi	r6, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    26cc:	strbtmi	r4, [sl], -r0, lsr #12
    26d0:			; <UNDEFINED> instruction: 0xf7fe4479
    26d4:	stmdals	r0, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
    26d8:	stcne	7, cr14, [r5], #828	; 0x33c
    26dc:			; <UNDEFINED> instruction: 0x46284912
    26e0:			; <UNDEFINED> instruction: 0xf7fe4479
    26e4:	stmdacs	r4, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
    26e8:	ldmdbmi	r0, {r0, r2, r4, r5, r7, r8, ip, lr, pc}
    26ec:	strbtmi	r4, [sl], -r8, lsr #12
    26f0:			; <UNDEFINED> instruction: 0xf7fe4479
    26f4:	stmdals	r0, {r2, r5, r7, sl, fp, sp, lr, pc}
    26f8:			; <UNDEFINED> instruction: 0xf7fee7bf
    26fc:	svclt	0x0000ec0a
    2700:	andeq	r4, r1, lr, asr #17
    2704:	andeq	r0, r0, r8, lsl r1
    2708:	andeq	r3, r0, sl, lsl r6
    270c:	andeq	r3, r0, ip, lsl #12
    2710:	andeq	r3, r0, r4, lsl r6
    2714:	andeq	r3, r0, r4, lsl r6
    2718:	andeq	r3, r0, r4, lsr #11
    271c:	andeq	r3, r0, r0, lsr #11
    2720:	andeq	r3, r0, r0, lsl #11
    2724:	andeq	r3, r0, r4, lsl #11
    2728:	andeq	r3, r0, ip, lsr r5
    272c:	andeq	r3, r0, r4, asr #10
    2730:	svcmi	0x00f0e92d
    2734:	cfstr32pl	mvfx15, [r4, #692]!	; 0x2b4
    2738:			; <UNDEFINED> instruction: 0xb0854fba
    273c:			; <UNDEFINED> instruction: 0x460d4bba
    2740:	andls	r4, r4, pc, ror r4
    2744:			; <UNDEFINED> instruction: 0xf50dac24
    2748:	ldmpl	fp!, {r2, r5, r7, ip, lr}^
    274c:	addspl	pc, r4, #54525952	; 0x3400000
    2750:	cfldr32pl	mvfx15, [ip], {13}
    2754:			; <UNDEFINED> instruction: 0xf1a4300c
    2758:	andcc	r0, fp, #14680064	; 0xe00000
    275c:			; <UNDEFINED> instruction: 0xf10c4619
    2760:	stmdavs	r9, {r0, r1, r3, sl, fp}
    2764:	vst2.8	{d25-d28}, [pc], r3
    2768:	andvs	r4, r1, r0, ror r3
    276c:	svccc	0x0001f802
    2770:	strbmi	r1, [r2, #-3161]!	; 0xfffff3a7
    2774:	svccc	0x0002f826
    2778:	mvnsle	fp, fp, lsl #5
    277c:			; <UNDEFINED> instruction: 0xf0002d00
    2780:			; <UNDEFINED> instruction: 0xf50d8082
    2784:	bmi	fea6081c <progname@@Base+0xfea497d8>
    2788:	bleq	33ee30 <progname@@Base+0x327dec>
    278c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    2790:	tsteq	r4, r2, lsl #2	; <UNPREDICTABLE>
    2794:			; <UNDEFINED> instruction: 0xf002465b
    2798:	strmi	pc, [r2], r7, ror #19
    279c:			; <UNDEFINED> instruction: 0xf0402800
    27a0:	mcrge	1, 0, r8, cr10, cr6, {0}
    27a4:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
    27a8:	ldrtmi	r2, [r2], -r3
    27ac:			; <UNDEFINED> instruction: 0xf7fe4649
    27b0:	strmi	lr, [r5], -r8, asr #23
    27b4:			; <UNDEFINED> instruction: 0xf0402800
    27b8:	blmi	fe762b98 <progname@@Base+0xfe74bb54>
    27bc:	ldmpl	fp!, {r1, r4, r5, r6, r7, r9, fp, sp, lr}^
    27c0:	svcvc	0x0080f5b2
    27c4:	rsbsle	r6, r5, fp, lsl r8
    27c8:	svcvc	0x0000f5b2
    27cc:	addshi	pc, ip, r0
    27d0:			; <UNDEFINED> instruction: 0xf0402b00
    27d4:	movwcs	r8, #189	; 0xbd
    27d8:	subsge	pc, r8, #14614528	; 0xdf0000
    27dc:	ldrmi	r9, [lr], -r9, lsl #6
    27e0:			; <UNDEFINED> instruction: 0xf50d9307
    27e4:	blmi	fe517a5c <progname@@Base+0xfe500a18>
    27e8:			; <UNDEFINED> instruction: 0xf858340c
    27ec:	ldrbtmi	r9, [sl], #3084	; 0xc0c
    27f0:	movwls	r4, #21627	; 0x547b
    27f4:	ldrbtmi	r4, [fp], #-2961	; 0xfffff46f
    27f8:	strbmi	r9, [sl], -r8, lsl #6
    27fc:			; <UNDEFINED> instruction: 0x462021ff
    2800:	bl	1740800 <progname@@Base+0x17297bc>
    2804:	eorsle	r2, r6, r0, lsl #16
    2808:	ldmdblt	r6!, {r0, r8, sl, ip, sp}
    280c:	strtmi	r9, [r0], -r5, lsl #18
    2810:	bl	8c0810 <progname@@Base+0x8a97cc>
    2814:	svclt	0x00181c06
    2818:	ldrbmi	r2, [r1], -r1, lsl #12
    281c:			; <UNDEFINED> instruction: 0xf7fe4620
    2820:	stmdacs	r0, {r6, sl, fp, sp, lr, pc}
    2824:	stmdavc	r2, {r0, r3, r5, r6, r7, ip, lr, pc}
    2828:	bcs	8e6838 <progname@@Base+0x8cf7f4>
    282c:	stmdbls	r8, {r0, r2, r5, r6, r7, ip, lr, pc}
    2830:			; <UNDEFINED> instruction: 0xf7fe2000
    2834:	andls	lr, r6, r6, lsr ip
    2838:	sbcsle	r2, lr, r0, lsl #16
    283c:	ldrmi	r9, [r8], -r2, lsl #22
    2840:	mrc2	7, 6, pc, cr4, cr15, {7}
    2844:	andls	r9, r2, r6, lsl #20
    2848:			; <UNDEFINED> instruction: 0xf7ff4610
    284c:	blls	c2390 <progname@@Base+0xab34c>
    2850:	svclt	0x00982bff
    2854:	svccc	0x0080f5b0
    2858:	blls	1f75f8 <progname@@Base+0x1e05b4>
    285c:	teqle	ip, r0, lsl #22
    2860:	mvnscs	r4, sl, asr #12
    2864:			; <UNDEFINED> instruction: 0xf04f4620
    2868:	strls	r3, [r9, #-1023]	; 0xfffffc01
    286c:			; <UNDEFINED> instruction: 0xf7fe9307
    2870:	stmdacs	r0, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    2874:	blls	1f6f9c <progname@@Base+0x1dff58>
    2878:			; <UNDEFINED> instruction: 0xf0402b00
    287c:			; <UNDEFINED> instruction: 0x465880ba
    2880:			; <UNDEFINED> instruction: 0xf95ef002
    2884:			; <UNDEFINED> instruction: 0xf50dbb6e
    2888:	strcc	r5, [ip], #-1172	; 0xfffffb6c
    288c:	stmdals	r4, {r0, r5, r9, sl, lr}
    2890:			; <UNDEFINED> instruction: 0xf87af001
    2894:			; <UNDEFINED> instruction: 0xf0402800
    2898:			; <UNDEFINED> instruction: 0xf50d8081
    289c:	movwcc	r5, #50084	; 0xc3a4
    28a0:	blls	dc910 <progname@@Base+0xc58cc>
    28a4:	addsmi	r6, sl, #1769472	; 0x1b0000
    28a8:			; <UNDEFINED> instruction: 0xf50dd17b
    28ac:	andlt	r5, r5, r4, lsr #27
    28b0:	svchi	0x00f0e8bd
    28b4:			; <UNDEFINED> instruction: 0xf50db9eb
    28b8:			; <UNDEFINED> instruction: 0xf8585494
    28bc:	strcc	r3, [ip], #-3084	; 0xfffff3f4
    28c0:	vst1.8	{d18-d21}, [pc], r1
    28c4:	strtmi	r7, [r0], -r0, lsl #3
    28c8:	bl	16408c8 <progname@@Base+0x1629884>
    28cc:			; <UNDEFINED> instruction: 0xf0402801
    28d0:	ldrbmi	r8, [r8], -r4, lsr #1
    28d4:			; <UNDEFINED> instruction: 0xf934f002
    28d8:			; <UNDEFINED> instruction: 0xf04fe7d8
    28dc:	movwls	r3, #29695	; 0x73ff
    28e0:	stcge	7, cr14, [r1], #-556	; 0xfffffdd4
    28e4:	stmdals	r4, {r0, r5, r9, sl, lr}
    28e8:			; <UNDEFINED> instruction: 0xf872f001
    28ec:	sbcsle	r2, r4, r0, lsl #16
    28f0:	ldmdbmi	r3, {r2, r4, r6, sp, lr, pc}^
    28f4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    28f8:	b	fffc08f8 <progname@@Base+0xfffa98b4>
    28fc:	strmi	r4, [r1], -sl, asr #12
    2900:			; <UNDEFINED> instruction: 0xf7fe2001
    2904:			; <UNDEFINED> instruction: 0xe7d6ebb0
    2908:			; <UNDEFINED> instruction: 0x3c0cbb6b
    290c:	stccc	8, cr15, [ip], {88}	; 0x58
    2910:	vst1.8	{d18-d21}, [pc], r1
    2914:	strtmi	r7, [r0], -r0, lsl #2
    2918:	bl	c40918 <progname@@Base+0xc298d4>
    291c:			; <UNDEFINED> instruction: 0xd12d2801
    2920:			; <UNDEFINED> instruction: 0xf0024658
    2924:	ldrb	pc, [sp, sp, lsl #18]	; <UNPREDICTABLE>
    2928:	adcpl	pc, r4, #54525952	; 0x3400000
    292c:			; <UNDEFINED> instruction: 0xf10228ff
    2930:	bl	83178 <progname@@Base+0x6c134>
    2934:	svclt	0x00c80243
    2938:			; <UNDEFINED> instruction: 0xf5a22601
    293c:			; <UNDEFINED> instruction: 0xf82252a0
    2940:			; <UNDEFINED> instruction: 0xf73f0c0c
    2944:			; <UNDEFINED> instruction: 0xf50daf5a
    2948:	andcc	r5, ip, #148, 4	; 0x40000009
    294c:	smmls	r4, r0, r4, r5
    2950:	andcs	r4, r5, #60, 18	; 0xf0000
    2954:			; <UNDEFINED> instruction: 0xf7fe4479
    2958:			; <UNDEFINED> instruction: 0x464aead0
    295c:	andcs	r4, r1, r1, lsl #12
    2960:	bl	fe040960 <progname@@Base+0xfe02991c>
    2964:	ldmdbmi	r8!, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    2968:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    296c:	b	ff14096c <progname@@Base+0xff129928>
    2970:	strmi	r4, [r1], -sl, asr #12
    2974:			; <UNDEFINED> instruction: 0xf7fe2001
    2978:			; <UNDEFINED> instruction: 0xe7c6eb76
    297c:	andcs	r4, r5, #835584	; 0xcc000
    2980:	ldrbtmi	r4, [r9], #-2867	; 0xfffff4cd
    2984:	strdcs	r5, [r0], -fp
    2988:			; <UNDEFINED> instruction: 0xf7fe681c
    298c:			; <UNDEFINED> instruction: 0xf1a8eab6
    2990:	tstcs	r1, r4, lsl #6
    2994:	strtmi	r4, [r0], -r2, lsl #12
    2998:	bl	1c40998 <progname@@Base+0x1c29954>
    299c:			; <UNDEFINED> instruction: 0xf7fe2001
    29a0:			; <UNDEFINED> instruction: 0xf7feeb2a
    29a4:			; <UNDEFINED> instruction: 0x4648eab6
    29a8:	b	ff1409a8 <progname@@Base+0xff129964>
    29ac:	stmdbmi	r9!, {r3, r5, r8, r9, fp, lr}
    29b0:	ldrbmi	r2, [r0], -r5, lsl #4
    29b4:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    29b8:			; <UNDEFINED> instruction: 0xf7fe681c
    29bc:			; <UNDEFINED> instruction: 0x2101ea9e
    29c0:	strtmi	r4, [r0], -r2, lsl #12
    29c4:	bl	16c09c4 <progname@@Base+0x16a9980>
    29c8:			; <UNDEFINED> instruction: 0xf7fe2001
    29cc:	blmi	83d624 <progname@@Base+0x8265e0>
    29d0:	stmdbmi	r1!, {r0, r2, r9, sp}
    29d4:	ldmpl	fp!, {sp}^
    29d8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    29dc:	b	fe3409dc <progname@@Base+0xfe329998>
    29e0:	tstcs	r1, fp, lsr #12
    29e4:	strtmi	r4, [r0], -r2, lsl #12
    29e8:	bl	12409e8 <progname@@Base+0x12299a4>
    29ec:			; <UNDEFINED> instruction: 0xf7fe2001
    29f0:	blmi	5fd600 <progname@@Base+0x5e65bc>
    29f4:	ldmdbmi	r9, {r0, r2, r9, sp}
    29f8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    29fc:			; <UNDEFINED> instruction: 0xf7fe681c
    2a00:	blls	27d3f8 <progname@@Base+0x2663b4>
    2a04:	movwls	r2, #257	; 0x101
    2a08:	movweq	pc, #16808	; 0x41a8	; <UNPREDICTABLE>
    2a0c:	strtmi	r4, [r0], -r2, lsl #12
    2a10:	bl	d40a10 <progname@@Base+0xd299cc>
    2a14:			; <UNDEFINED> instruction: 0xf7fe2001
    2a18:	ldmdbmi	r1, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    2a1c:	blmi	30b238 <progname@@Base+0x2f41f4>
    2a20:			; <UNDEFINED> instruction: 0xe7af4479
    2a24:	andeq	r4, r1, r0, lsl #15
    2a28:	andeq	r0, r0, r8, lsl r1
    2a2c:	ldrdeq	r4, [r1], -sl
    2a30:	andeq	r0, r0, r4, lsr r1
    2a34:	andeq	r3, r0, r2, ror #10
    2a38:	andeq	r3, r0, r8, ror #8
    2a3c:	andeq	r3, r0, lr, asr r5
    2a40:	andeq	r3, r0, r2, lsr #7
    2a44:	ldrdeq	r3, [r0], -r0
    2a48:	andeq	r3, r0, sl, lsl #7
    2a4c:	andeq	r3, r0, lr, asr #6
    2a50:	andeq	r0, r0, r0, lsr #2
    2a54:	andeq	r3, r0, sl, asr #5
    2a58:	andeq	r3, r0, r4, lsl #5
    2a5c:	andeq	r3, r0, r2, ror #6
    2a60:			; <UNDEFINED> instruction: 0x000032b0
    2a64:	ldrbmi	lr, [r0, sp, lsr #18]!
    2a68:	mcrrmi	6, 0, r4, r1, cr15
    2a6c:	cfstr64vc	mvdx15, [r2, #-692]	; 0xfffffd4c
    2a70:	strmi	r4, [r2], r0, asr #22
    2a74:	stmdbmi	r0, {r2, r3, r4, r5, r6, sl, lr}^
    2a78:	stmiapl	r6!, {r3, r4, r5, r9, sl, lr}^
    2a7c:	ldmdavs	r3!, {r0, r3, r4, r5, r6, sl, lr}
    2a80:			; <UNDEFINED> instruction: 0xf7fe93c1
    2a84:	stmdacs	r0, {r1, r3, r9, fp, sp, lr, pc}
    2a88:			; <UNDEFINED> instruction: 0xf50dd066
    2a8c:	strmi	r7, [r5], -r1, lsl #16
    2a90:			; <UNDEFINED> instruction: 0xf10d4650
    2a94:	strbmi	r0, [r1], -r4, lsl #18
    2a98:			; <UNDEFINED> instruction: 0xff64f000
    2a9c:			; <UNDEFINED> instruction: 0x4649bbb8
    2aa0:			; <UNDEFINED> instruction: 0xf0004650
    2aa4:			; <UNDEFINED> instruction: 0xf10dff83
    2aa8:	vhsub.s8	d0, d13, d2
    2aac:	biclt	r2, r8, r2, lsl #2
    2ab0:	strtmi	r4, [fp], -r0, asr #12
    2ab4:	vst1.8	{d18-d21}, [pc], r1
    2ab8:			; <UNDEFINED> instruction: 0xf7fe7180
    2abc:	stmdacs	r1, {r3, r6, r9, fp, sp, lr, pc}
    2ac0:			; <UNDEFINED> instruction: 0x4628d150
    2ac4:	b	ff9c0ac4 <progname@@Base+0xff9a9a80>
    2ac8:	stmiapl	r3!, {r2, r3, r5, r8, r9, fp, lr}^
    2acc:	bllt	feadcb40 <progname@@Base+0xfeac5afc>
    2ad0:	ldmdavs	r3!, {r0, r6, r7, r9, fp, ip, pc}
    2ad4:	teqle	sp, sl	; <illegal shifter operand>
    2ad8:	cfstr64vc	mvdx15, [r2, #-52]	; 0xffffffcc
    2adc:			; <UNDEFINED> instruction: 0x87f0e8bd
    2ae0:	rscle	r4, r5, sl, lsl #5
    2ae4:	svccc	0x0002f832
    2ae8:	mvnseq	pc, #35	; 0x23
    2aec:	svcmi	0x0070f5b3
    2af0:			; <UNDEFINED> instruction: 0x4648d0f6
    2af4:	andcs	r4, r1, #45088768	; 0x2b00000
    2af8:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    2afc:	b	9c0afc <progname@@Base+0x9a9ab8>
    2b00:	sbcsle	r2, lr, r1, lsl #16
    2b04:	andcs	r4, r5, #491520	; 0x78000
    2b08:	ldrbtmi	r4, [r9], #-2846	; 0xfffff4e2
    2b0c:	ldrbmi	lr, [r0], -r9
    2b10:			; <UNDEFINED> instruction: 0xf0004649
    2b14:	stmdacs	r0, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    2b18:	ldmdbmi	fp, {r0, r1, r3, r5, r6, r7, ip, lr, pc}
    2b1c:	blmi	64b338 <progname@@Base+0x6342f4>
    2b20:	stmiapl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
    2b24:	ldmdavs	ip, {sp}
    2b28:	stmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b2c:	strmi	r2, [r2], -r1, lsl #2
    2b30:			; <UNDEFINED> instruction: 0xf7fe4620
    2b34:	andcs	lr, r1, r4, lsr #21
    2b38:	b	1740b38 <progname@@Base+0x1729af4>
    2b3c:	andcs	r4, r5, #311296	; 0x4c000
    2b40:	ldrbtmi	r2, [r9], #-0
    2b44:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b48:			; <UNDEFINED> instruction: 0x4601463a
    2b4c:			; <UNDEFINED> instruction: 0xf7fe2001
    2b50:	ldr	lr, [sp, sl, lsl #21]!
    2b54:	ldmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b58:			; <UNDEFINED> instruction: 0xf7fe4638
    2b5c:	andcs	lr, r1, ip, ror #19
    2b60:	b	1240b60 <progname@@Base+0x1229b1c>
    2b64:	andcs	r4, r5, #163840	; 0x28000
    2b68:	ldrbtmi	r4, [r9], #-2822	; 0xfffff4fa
    2b6c:	svclt	0x0000e7d9
    2b70:	andeq	r4, r1, ip, asr #8
    2b74:	andeq	r0, r0, r8, lsl r1
    2b78:	andeq	r3, r0, r0, lsr r1
    2b7c:	andeq	r0, r0, r4, lsr r1
    2b80:	muleq	r0, lr, r2
    2b84:	andeq	r0, r0, r0, lsr #2
    2b88:	andeq	r3, r0, ip, ror #4
    2b8c:	andeq	r3, r0, r2, lsl #5
    2b90:	andeq	r3, r0, lr, lsr r2
    2b94:	tstcs	r2, r0, lsl r5
    2b98:			; <UNDEFINED> instruction: 0xf7fe4604
    2b9c:	stmdacs	r0, {r5, r9, fp, sp, lr, pc}
    2ba0:	vldrlt	d13, [r0, #-0]
    2ba4:	strtmi	r2, [r0], -r1, lsl #2
    2ba8:	b	640ba8 <progname@@Base+0x629b64>
    2bac:	ble	ffe0cbb4 <progname@@Base+0xffdf5b70>
    2bb0:	tstcs	r0, r0, lsr #12
    2bb4:	b	4c0bb4 <progname@@Base+0x4a9b70>
    2bb8:	rscvc	lr, r0, r0, asr #20
    2bbc:	svclt	0x0000bd10
    2bc0:	tstcs	r0, r4, lsl fp
    2bc4:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
    2bc8:	addlt	fp, r3, r0, lsr r5
    2bcc:			; <UNDEFINED> instruction: 0x4605589c
    2bd0:	andne	pc, r3, sp, lsl #17
    2bd4:	movwls	r6, #6179	; 0x1823
    2bd8:	b	fe1c0bd8 <progname@@Base+0xfe1a9b94>
    2bdc:	andcs	fp, r0, r0, lsr r9
    2be0:	stmdavs	r3!, {r0, r9, fp, ip, pc}
    2be4:			; <UNDEFINED> instruction: 0xd112429a
    2be8:	ldclt	0, cr11, [r0, #-12]!
    2bec:			; <UNDEFINED> instruction: 0xf10d4628
    2bf0:			; <UNDEFINED> instruction: 0xf6440203
    2bf4:			; <UNDEFINED> instruction: 0xf7fe3133
    2bf8:	stmdacs	r0, {r4, r5, r7, r8, fp, sp, lr, pc}
    2bfc:			; <UNDEFINED> instruction: 0xf89dd1ef
    2c00:	stmdacc	r1, {r0, r1}
    2c04:	svclt	0x008c2801
    2c08:	andcs	r2, r1, r0
    2c0c:			; <UNDEFINED> instruction: 0xf7fee7e8
    2c10:	svclt	0x0000e980
    2c14:	strdeq	r4, [r1], -sl
    2c18:	andeq	r0, r0, r8, lsl r1
    2c1c:	mcrmi	5, 1, fp, cr9, cr0, {3}
    2c20:	hvclt	33870	; 0x844e
    2c24:			; <UNDEFINED> instruction: 0xf7ff4605
    2c28:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
    2c2c:			; <UNDEFINED> instruction: 0xf7ffdb38
    2c30:	orrslt	pc, r0, #796	; 0x31c
    2c34:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2c38:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
    2c3c:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    2c40:	and	r3, r2, r4, lsl #10
    2c44:	bleq	140da0 <progname@@Base+0x129d5c>
    2c48:			; <UNDEFINED> instruction: 0xf7ffb170
    2c4c:	cdpne	15, 0, cr15, cr4, cr3, {5}
    2c50:			; <UNDEFINED> instruction: 0xf7ffdbf8
    2c54:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2c58:	strtmi	sp, [r0], -ip, ror #3
    2c5c:	b	15c0c5c <progname@@Base+0x15a9c18>
    2c60:	bleq	140dbc <progname@@Base+0x129d78>
    2c64:	mvnsle	r2, r0, lsl #16
    2c68:	strtmi	r4, [r0], -r4, lsl #12
    2c6c:			; <UNDEFINED> instruction: 0xffa8f7ff
    2c70:	bicsle	r2, pc, r0, lsl #16
    2c74:	cfstrscs	mvf3, [r3], {1}
    2c78:	blmi	57745c <progname@@Base+0x560418>
    2c7c:	ldmdbmi	r5, {r0, r2, r9, sp}
    2c80:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    2c84:			; <UNDEFINED> instruction: 0xf7fe681c
    2c88:	tstcs	r1, r8, lsr r9
    2c8c:	strtmi	r4, [r0], -r2, lsl #12
    2c90:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c94:			; <UNDEFINED> instruction: 0xf7fe2001
    2c98:	strtmi	lr, [r0], -lr, lsr #19
    2c9c:	b	dc0c9c <progname@@Base+0xda9c58>
    2ca0:	andcs	r4, r5, #11264	; 0x2c00
    2ca4:	andcs	r4, r0, ip, lsl #18
    2ca8:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    2cac:			; <UNDEFINED> instruction: 0xf7fe681c
    2cb0:	strtmi	lr, [fp], -r4, lsr #18
    2cb4:	strmi	r2, [r2], -r1, lsl #2
    2cb8:			; <UNDEFINED> instruction: 0xf7fe4620
    2cbc:	andcs	lr, r1, r0, ror #19
    2cc0:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cc4:	andeq	r4, r1, r0, lsr #5
    2cc8:	andeq	r4, r1, ip, asr #2
    2ccc:	andeq	r3, r0, sl, ror #3
    2cd0:	andeq	r0, r0, r0, lsr #2
    2cd4:	andeq	r3, r0, sl, asr #3
    2cd8:	andeq	r3, r0, lr, lsl #3
    2cdc:	svcmi	0x00f0e92d
    2ce0:			; <UNDEFINED> instruction: 0xf8dfb089
    2ce4:	mvfgesp	f0, #0.0
    2ce8:			; <UNDEFINED> instruction: 0xf10d4a49
    2cec:	stmdbmi	r9, {r2, r3, r9, fp}^
    2cf0:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
    2cf4:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
    2cf8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    2cfc:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    2d00:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
    2d04:	ldrdmi	pc, [r0], -r9
    2d08:	movwgt	r3, #13572	; 0x3504
    2d0c:	andsvc	r4, sl, r3, asr #16
    2d10:	strls	r2, [r7], #-768	; 0xfffffd00
    2d14:			; <UNDEFINED> instruction: 0xf8ad4478
    2d18:	and	r3, r2, r9, lsl r0
    2d1c:	bleq	140e78 <progname@@Base+0x129e34>
    2d20:			; <UNDEFINED> instruction: 0xf7ffb1f8
    2d24:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
    2d28:			; <UNDEFINED> instruction: 0xf7ffdbf8
    2d2c:	orrlt	pc, r8, r9, asr #30
    2d30:			; <UNDEFINED> instruction: 0xf6444652
    2d34:	strtmi	r3, [r0], -r4, asr #2
    2d38:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d3c:	blle	24cd44 <progname@@Base+0x235d00>
    2d40:	blcs	e9954 <progname@@Base+0xd2910>
    2d44:	blcs	76e90 <progname@@Base+0x5fe4c>
    2d48:			; <UNDEFINED> instruction: 0xf1b7bf08
    2d4c:	svclt	0x00083fff
    2d50:	rscle	r4, r3, r7, lsr #12
    2d54:			; <UNDEFINED> instruction: 0xf7fe4620
    2d58:			; <UNDEFINED> instruction: 0xf855e9da
    2d5c:	stmdacs	r0, {r2, r8, r9, fp}
    2d60:			; <UNDEFINED> instruction: 0xf8dfd1df
    2d64:			; <UNDEFINED> instruction: 0xf10db0bc
    2d68:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
    2d6c:	strd	r4, [r2], -fp
    2d70:	cfstr32cs	mvfx3, [sp, #-4]
    2d74:	movwcs	sp, #12327	; 0x3027
    2d78:	ldrmi	r2, [r9], -r1, lsl #4
    2d7c:	strlt	lr, [r0, #-2509]	; 0xfffff633
    2d80:			; <UNDEFINED> instruction: 0xf7fe4650
    2d84:			; <UNDEFINED> instruction: 0x4630e9d0
    2d88:			; <UNDEFINED> instruction: 0xff04f7ff
    2d8c:	blle	ffbca5a4 <progname@@Base+0xffbb3560>
    2d90:			; <UNDEFINED> instruction: 0xff16f7ff
    2d94:	bge	ef3bc <progname@@Base+0xd8378>
    2d98:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
    2d9c:			; <UNDEFINED> instruction: 0xf7fe4620
    2da0:	stmdacs	r0, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    2da4:	blls	f99d0 <progname@@Base+0xe298c>
    2da8:	andsle	r2, lr, r3, lsl #22
    2dac:	svclt	0x00082b01
    2db0:	svccc	0x00fff1b7
    2db4:	strtmi	fp, [r7], -r8, lsl #30
    2db8:			; <UNDEFINED> instruction: 0x4620d0da
    2dbc:			; <UNDEFINED> instruction: 0xf7fe3501
    2dc0:	vstrcs.16	s28, [sp, #-332]	; 0xfffffeb4	; <UNPREDICTABLE>
    2dc4:	blmi	5f7528 <progname@@Base+0x5e04e4>
    2dc8:	ldmdbmi	r7, {r0, r2, r9, sp}
    2dcc:			; <UNDEFINED> instruction: 0xf8582000
    2dd0:	ldrbtmi	r3, [r9], #-3
    2dd4:			; <UNDEFINED> instruction: 0xf7fe681c
    2dd8:			; <UNDEFINED> instruction: 0x2101e890
    2ddc:	strtmi	r4, [r0], -r2, lsl #12
    2de0:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2de4:			; <UNDEFINED> instruction: 0xf7fe2001
    2de8:			; <UNDEFINED> instruction: 0x1c7be906
    2dec:	bls	1f7214 <progname@@Base+0x1e01d0>
    2df0:			; <UNDEFINED> instruction: 0xf8d94620
    2df4:	addsmi	r3, sl, #0
    2df8:	andlt	sp, r9, r6, lsl #2
    2dfc:	svchi	0x00f0e8bd
    2e00:			; <UNDEFINED> instruction: 0xf7fe4638
    2e04:	ldrb	lr, [r2, r4, lsl #19]!
    2e08:	stm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e0c:	ldrdeq	r4, [r1], -r0
    2e10:	andeq	r3, r0, sl, lsr #2
    2e14:	andeq	r0, r0, r8, lsl r1
    2e18:	andeq	r4, r1, r6, lsl #1
    2e1c:	andeq	r3, r0, r4, lsl r1
    2e20:	andeq	r2, r0, r8, ror #29
    2e24:	andeq	r0, r0, r0, lsr #2
    2e28:	andeq	r3, r0, sl, ror r0
    2e2c:	andcs	r4, r5, #2816	; 0xb00
    2e30:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    2e34:	andcs	r4, r0, sl, lsl #22
    2e38:	stmiapl	r3!, {r1, r3, r8, fp, lr}^
    2e3c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    2e40:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e44:	tstcs	r1, r8, lsl #22
    2e48:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    2e4c:	strtmi	r4, [r8], -r2, lsl #12
    2e50:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e54:			; <UNDEFINED> instruction: 0xf7fe2047
    2e58:	svclt	0x0000e8ce
    2e5c:	andeq	r4, r1, lr, lsl #1
    2e60:	andeq	r0, r0, r0, lsr #2
    2e64:	andeq	r3, r0, r0, lsl #1
    2e68:	andeq	r0, r0, r4, lsl r1
    2e6c:			; <UNDEFINED> instruction: 0xf7feb508
    2e70:			; <UNDEFINED> instruction: 0xb100e892
    2e74:			; <UNDEFINED> instruction: 0xf7ffbd08
    2e78:	svclt	0x0000ffd9
    2e7c:			; <UNDEFINED> instruction: 0xf7feb508
    2e80:	tstlt	r0, lr, asr #16
    2e84:			; <UNDEFINED> instruction: 0xf7ffbd08
    2e88:	svclt	0x0000ffd1
    2e8c:			; <UNDEFINED> instruction: 0xf7feb508
    2e90:	tstlt	r0, sl, lsr r8
    2e94:			; <UNDEFINED> instruction: 0xf7ffbd08
    2e98:	svclt	0x0000ffc9
    2e9c:			; <UNDEFINED> instruction: 0xf7feb508
    2ea0:	tstlt	r0, sl, lsl r8
    2ea4:			; <UNDEFINED> instruction: 0xf7ffbd08
    2ea8:	svclt	0x0000ffc1
    2eac:	strlt	fp, [r8, #-288]	; 0xfffffee0
    2eb0:	svc	0x00fef7fd
    2eb4:	stclt	0, cr2, [r8, #-0]
    2eb8:	ldrbmi	r2, [r0, -r0]!
    2ebc:	tstcs	r1, lr, lsl #8
    2ec0:	ldrblt	r4, [r0, #2844]!	; 0xb1c
    2ec4:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
    2ec8:	bge	26f0e0 <progname@@Base+0x25809c>
    2ecc:			; <UNDEFINED> instruction: 0x46064c1b
    2ed0:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
    2ed4:	blvc	141024 <progname@@Base+0x129fe0>
    2ed8:	ldrdgt	pc, [r0], -r5
    2edc:	bmi	6676ec <progname@@Base+0x6506a8>
    2ee0:	andgt	pc, ip, sp, asr #17
    2ee4:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
    2ee8:	ldmdapl	ip, {r0, sl, ip, pc}
    2eec:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
    2ef0:			; <UNDEFINED> instruction: 0xf7fe681b
    2ef4:	ldrtmi	lr, [sl], -r4, asr #17
    2ef8:	tstcs	r1, r0, lsr #16
    2efc:			; <UNDEFINED> instruction: 0xf7fe9b02
    2f00:	mcrcs	8, 0, lr, cr0, cr12, {2}
    2f04:	ldrtmi	sp, [r0], -sl, lsl #26
    2f08:			; <UNDEFINED> instruction: 0xf7fe6824
    2f0c:	bmi	3bd054 <progname@@Base+0x3a6010>
    2f10:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2f14:	strtmi	r4, [r0], -r3, lsl #12
    2f18:	ldm	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f1c:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
    2f20:			; <UNDEFINED> instruction: 0xd104429a
    2f24:	pop	{r2, ip, sp, pc}
    2f28:	strdlt	r4, [r3], -r0
    2f2c:			; <UNDEFINED> instruction: 0xf7fd4770
    2f30:	svclt	0x0000eff0
    2f34:	strdeq	r3, [r1], -ip
    2f38:	andeq	r0, r0, r8, lsl r1
    2f3c:	andeq	r0, r0, r4, lsl r1
    2f40:	andeq	r0, r0, r0, lsr #2
    2f44:	andeq	r2, r0, sl, ror #31
    2f48:	andeq	r2, r0, r6, asr #31
    2f4c:	strmi	fp, [r6], -ip, lsl #8
    2f50:			; <UNDEFINED> instruction: 0x460d4b19
    2f54:	addlt	fp, r4, r0, lsl #11
    2f58:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
    2f5c:	ldfeqd	f7, [r8], {13}
    2f60:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
    2f64:	ldmpl	sl, {r0, r8, sp}
    2f68:	blvc	1410e0 <progname@@Base+0x12a09c>
    2f6c:	andgt	pc, r8, sp, asr #17
    2f70:	ldrdgt	pc, [r0], -r2
    2f74:			; <UNDEFINED> instruction: 0xf8cd4a14
    2f78:	ldrbtmi	ip, [sl], #-12
    2f7c:	strls	r5, [r1], #-2332	; 0xfffff6e4
    2f80:	blls	58ff8 <progname@@Base+0x41fb4>
    2f84:	ldmdavs	fp, {r5, fp, sp, lr}
    2f88:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f8c:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
    2f90:	blls	8b39c <progname@@Base+0x74358>
    2f94:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f98:	stcle	13, cr2, [sl, #-0]
    2f9c:	stmdavs	r4!, {r3, r5, r9, sl, lr}
    2fa0:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fa4:	tstcs	r1, r9, lsl #20
    2fa8:			; <UNDEFINED> instruction: 0x4603447a
    2fac:			; <UNDEFINED> instruction: 0xf7fe4620
    2fb0:	ldrtmi	lr, [r0], -r6, ror #16
    2fb4:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fb8:	andeq	r3, r1, r6, ror #30
    2fbc:	andeq	r0, r0, r8, lsl r1
    2fc0:	andeq	r0, r0, r4, lsl r1
    2fc4:	andeq	r0, r0, r0, lsr #2
    2fc8:	andeq	r2, r0, r6, asr pc
    2fcc:	andeq	r2, r0, r0, lsr pc
    2fd0:	svcmi	0x00f0e92d
    2fd4:			; <UNDEFINED> instruction: 0xf8dfb097
    2fd8:	strmi	r4, [pc], -r4, lsr #9
    2fdc:			; <UNDEFINED> instruction: 0xf8df4698
    2fe0:	ldmib	sp, {r5, r7, sl, ip}^
    2fe4:	ldrbtmi	fp, [ip], #-800	; 0xfffffce0
    2fe8:	strls	r4, [r9], #-1682	; 0xfffff96e
    2fec:	movwls	r9, #18978	; 0x4a22
    2ff0:	andls	r5, r6, #6488064	; 0x630000
    2ff4:	movwls	r9, #35364	; 0x8a24
    2ff8:	andls	r6, r7, #1769472	; 0x1b0000
    2ffc:	stmdacs	r0, {r0, r2, r4, r8, r9, ip, pc}
    3000:	rscshi	pc, r5, r0
    3004:	vst1.8	{d20-d22}, [pc], r6
    3008:			; <UNDEFINED> instruction: 0xf7ff4080
    300c:	strcs	pc, [r0], #-3887	; 0xfffff0d1
    3010:	stmibmi	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    3014:	bl	fea54830 <progname@@Base+0xfea3d7ec>
    3018:	stmdbne	r8!, {r2, r9}
    301c:	tstcs	r1, r3, lsr r6
    3020:	svc	0x00acf7fd
    3024:	ldrtmi	r4, [r0], -r4, lsl #8
    3028:	svc	0x004ef7fd
    302c:			; <UNDEFINED> instruction: 0xf0402800
    3030:	ldrtmi	r8, [r0], -lr, asr #3
    3034:	svc	0x00e4f7fd
    3038:	strmi	fp, [r1, #2376]!	; 0x948
    303c:	b	13f93f0 <progname@@Base+0x13e23ac>
    3040:	strtmi	r0, [r8], -r9, asr #18
    3044:			; <UNDEFINED> instruction: 0xf7ff4649
    3048:			; <UNDEFINED> instruction: 0x4605ff19
    304c:	smlattlt	r7, r3, r7, lr
    3050:			; <UNDEFINED> instruction: 0xf1ba603d
    3054:	andle	r0, r1, r0, lsl #30
    3058:	andmi	pc, r0, sl, asr #17
    305c:			; <UNDEFINED> instruction: 0xf2402c03
    3060:	stmdavc	fp!, {r0, r1, r3, r4, r5, r7, pc}
    3064:			; <UNDEFINED> instruction: 0xf0002b36
    3068:	ldfcsd	f0, [pc], {97}	; 0x61
    306c:	adcshi	pc, r4, r0, asr #4
    3070:			; <UNDEFINED> instruction: 0xf0402b72
    3074:	stmdavc	fp!, {r0, r4, r5, r7, pc}^
    3078:			; <UNDEFINED> instruction: 0xf0402bb5
    307c:	stmiavc	fp!, {r0, r2, r3, r5, r7, pc}
    3080:			; <UNDEFINED> instruction: 0xf0402b4a
    3084:	stmiavc	fp!, {r0, r3, r5, r7, pc}^
    3088:			; <UNDEFINED> instruction: 0xf0402b86
    308c:	stmdavs	r8!, {r0, r2, r5, r7, pc}
    3090:	ldfeqd	f7, [r4], #-52	; 0xffffffcc
    3094:	stmiavs	sl!, {r0, r3, r5, r6, fp, sp, lr}
    3098:	stmia	ip!, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    309c:	stmdbvs	r8!, {r0, r1, r2, r3}
    30a0:	stmibvs	sl!, {r0, r3, r5, r6, r8, fp, sp, lr}
    30a4:	vmlsls.f16	s12, s29, s23	; <UNPREDICTABLE>
    30a8:	andeq	lr, pc, ip, lsr #17
    30ac:			; <UNDEFINED> instruction: 0xf0402e00
    30b0:			; <UNDEFINED> instruction: 0xf89d81cc
    30b4:			; <UNDEFINED> instruction: 0xf89d6049
    30b8:			; <UNDEFINED> instruction: 0xf89d103d
    30bc:			; <UNDEFINED> instruction: 0xf89d0048
    30c0:			; <UNDEFINED> instruction: 0xf89d303c
    30c4:	bl	b210 <_IO_stdin_used@@Base+0x6148>
    30c8:			; <UNDEFINED> instruction: 0xf89d2006
    30cc:	bl	db1cc <progname@@Base+0xc4188>
    30d0:			; <UNDEFINED> instruction: 0xf89d2301
    30d4:			; <UNDEFINED> instruction: 0xf89d1050
    30d8:			; <UNDEFINED> instruction: 0xf89dc045
    30dc:	bl	6720c <progname@@Base+0x501c8>
    30e0:	bl	cb4f0 <progname@@Base+0xb44ac>
    30e4:			; <UNDEFINED> instruction: 0xf89d4306
    30e8:			; <UNDEFINED> instruction: 0xf89d2044
    30ec:			; <UNDEFINED> instruction: 0xf89d6046
    30f0:	bl	bb240 <progname@@Base+0xa41fc>
    30f4:	bl	b92c <_IO_stdin_used@@Base+0x6864>
    30f8:			; <UNDEFINED> instruction: 0xf89d4009
    30fc:	bl	a7230 <progname@@Base+0x901ec>
    3100:			; <UNDEFINED> instruction: 0xf89d4206
    3104:	bl	5b228 <progname@@Base+0x441e4>
    3108:			; <UNDEFINED> instruction: 0xf89d410e
    310c:			; <UNDEFINED> instruction: 0xf89dc053
    3110:	bl	3b214 <progname@@Base+0x241d0>
    3114:	bl	49b140 <progname@@Base+0x4840fc>
    3118:			; <UNDEFINED> instruction: 0xf89d6206
    311c:	andls	r9, r5, #64	; 0x40
    3120:	tstvs	ip, r1, lsl #22
    3124:	andcs	fp, r1, #24, 30	; 0x60
    3128:	movwvs	lr, #60163	; 0xeb03
    312c:	stmdbeq	r1, {r0, r3, ip, sp, lr, pc}
    3130:	andls	fp, r3, #24, 30	; 0x60
    3134:	orrshi	pc, r7, r0
    3138:			; <UNDEFINED> instruction: 0xf0002800
    313c:	bls	1637a8 <progname@@Base+0x14c764>
    3140:			; <UNDEFINED> instruction: 0xf002fb00
    3144:	adcsmi	r1, r4, #12976128	; 0xc60000
    3148:	cmphi	r4, r0, asr #1	; <UNPREDICTABLE>
    314c:	svclt	0x00181ba2
    3150:			; <UNDEFINED> instruction: 0xf1b92201
    3154:	svclt	0x00180f00
    3158:	bcs	b960 <_IO_stdin_used@@Base+0x6898>
    315c:	cmphi	sl, r0, asr #32	; <UNPREDICTABLE>
    3160:	svceq	0x0000f1b8
    3164:	svccs	0x0000bf18
    3168:	ldmdavs	sl!, {r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
    316c:			; <UNDEFINED> instruction: 0xf8c8189b
    3170:			; <UNDEFINED> instruction: 0xf1bb3000
    3174:	andle	r0, r1, r0, lsl #30
    3178:	andeq	pc, r0, fp, asr #17
    317c:	tstlt	fp, r6, lsl #22
    3180:	andsvs	r9, sl, r5, lsl #20
    3184:	tstlt	r3, r4, lsl #22
    3188:	blls	1db1f4 <progname@@Base+0x1c41b0>
    318c:	bls	8efde0 <progname@@Base+0x8d8d9c>
    3190:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3194:	svcls	0x00079b05
    3198:	ldmdavs	r8!, {r0, r4, r6, r7, fp, ip}
    319c:			; <UNDEFINED> instruction: 0xf101fb08
    31a0:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    31a4:			; <UNDEFINED> instruction: 0xf1b96038
    31a8:	teqle	sp, r0, lsl #30
    31ac:	ldrtmi	r9, [ip], -r3, lsr #20
    31b0:	blx	2295ce <progname@@Base+0x21258a>
    31b4:	strbmi	pc, [sl], -r2, lsl #16	; <UNPREDICTABLE>
    31b8:	stmdavs	r0!, {sp, lr, pc}
    31bc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    31c0:	movweq	lr, #35584	; 0x8b00
    31c4:			; <UNDEFINED> instruction: 0xf8404589
    31c8:	addsvs	r2, sl, r8
    31cc:	stmdaeq	ip, {r3, r8, ip, sp, lr, pc}
    31d0:	mvnsle	r6, #91	; 0x5b
    31d4:	and	r2, r1, r0
    31d8:	rscscc	pc, pc, pc, asr #32
    31dc:	bls	569e04 <progname@@Base+0x552dc0>
    31e0:	addsmi	r6, sl, #1769472	; 0x1b0000
    31e4:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
    31e8:	pop	{r0, r1, r2, r4, ip, sp, pc}
    31ec:			; <UNDEFINED> instruction: 0xf1ba8ff0
    31f0:	svclt	0x00180f00
    31f4:	svclt	0x001c2f00
    31f8:	ldrdmi	pc, [r0], -sl
    31fc:			; <UNDEFINED> instruction: 0xf47f683d
    3200:	stmibmi	r0!, {r0, r2, r3, r5, r8, r9, sl, fp, sp, pc}
    3204:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3208:	mrc	7, 3, APSR_nzcv, cr6, cr13, {7}
    320c:	blmi	fe7aa238 <progname@@Base+0xfe7931f4>
    3210:	bmi	fe78b61c <progname@@Base+0xfe7745d8>
    3214:	stmiapl	r4!, {r1, r5, r7, fp, ip, lr}^
    3218:			; <UNDEFINED> instruction: 0x46026813
    321c:			; <UNDEFINED> instruction: 0xf7fd6820
    3220:	subcs	lr, r6, lr, lsr #30
    3224:	mcr	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3228:	strtmi	r9, [ip], #-2851	; 0xfffff4dd
    322c:	strls	r2, [r6, -r0, lsl #14]
    3230:	vqrdmulh.s<illegal width 8>	d15, d3, d8
    3234:	stmibne	fp!, {r2, r8, r9, ip, pc}
    3238:	bls	127e6c <progname@@Base+0x110e28>
    323c:			; <UNDEFINED> instruction: 0xf64f2500
    3240:	stmne	r6, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr}
    3244:	stmib	r6, {r0, r1, r2, r7, ip, lr}^
    3248:	addsmi	r6, ip, #262144	; 0x40000
    324c:	addhi	pc, r7, r0
    3250:	bcs	29a64 <progname@@Base+0x12a20>
    3254:	mrrcne	0, 4, sp, sl, cr0
    3258:	ldmdavc	r9, {r0, r1, r3, r9, ip, pc}
    325c:	ldrshle	r2, [r0], #-159	; 0xffffff61
    3260:	strdle	r2, [fp], #-158	; 0xffffff62
    3264:	bne	ff86da9c <progname@@Base+0xff856a58>
    3268:	movwls	sl, #47115	; 0xb80b
    326c:	blx	c3f276 <progname@@Base+0xc28232>
    3270:	strmi	r9, [r2], ip, lsl #20
    3274:			; <UNDEFINED> instruction: 0xf0402a00
    3278:	stccs	0, cr8, [r1, #-536]	; 0xfffffde8
    327c:	ldmdavs	r3!, {r1, r2, r4, r8, sl, fp, ip, lr, pc}^
    3280:	ldrdlt	pc, [r8], -r3
    3284:	ldrmi	lr, [fp], r0
    3288:	ldrdcc	pc, [r0], -fp
    328c:	mvnsle	r2, r0, lsl #22
    3290:	ldrmi	r2, [r9], ip
    3294:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    3298:	blt	7d9a0 <progname@@Base+0x6695c>
    329c:	andls	pc, r0, r0, asr #17
    32a0:	andeq	pc, r0, fp, asr #17
    32a4:	bls	2d06b0 <progname@@Base+0x2b966c>
    32a8:	bfi	r4, r3, #12, #3
    32ac:			; <UNDEFINED> instruction: 0xf7ff200c
    32b0:	pkhtbmi	pc, r3, sp, asr #27	; <UNPREDICTABLE>
    32b4:			; <UNDEFINED> instruction: 0xf7ff200c
    32b8:	ldmdavs	r3!, {r0, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    32bc:	beq	7d9c4 <progname@@Base+0x66980>
    32c0:	stmib	fp, {r0, r1, r2, sp, lr}^
    32c4:			; <UNDEFINED> instruction: 0xf8c33001
    32c8:			; <UNDEFINED> instruction: 0xf8cbb000
    32cc:			; <UNDEFINED> instruction: 0xf8c67000
    32d0:	stccs	0, cr11, [r0, #-16]
    32d4:	strb	sp, [r5, r7, ror #1]!
    32d8:	bcs	49e68 <progname@@Base+0x32e24>
    32dc:	ldrmi	sp, [sl], -fp, ror #26
    32e0:	tstls	fp, r9, asr ip
    32e4:	blge	c1334 <progname@@Base+0xaa2f0>
    32e8:	ldmdavc	fp, {r0, r1, r3, r9, ip, pc}^
    32ec:	bcs	fdc1c <progname@@Base+0xe6bd8>
    32f0:	andle	r4, r6, r2, asr #11
    32f4:	mvnsvc	pc, #82837504	; 0x4f00000
    32f8:			; <UNDEFINED> instruction: 0xd1be459a
    32fc:	ldrmi	r2, [r3], -r1, lsl #10
    3300:	stmdbls	r4, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
    3304:	tstcc	ip, r6, lsl #22
    3308:	stmdbls	r5, {r2, r8, ip, pc}
    330c:	movwls	r3, #25345	; 0x6301
    3310:	andle	r4, r3, #-1342177272	; 0xb0000008
    3314:	bls	1d4b68 <progname@@Base+0x1bdb24>
    3318:	usada8	lr, r0, r8, r6
    331c:			; <UNDEFINED> instruction: 0xf43f4294
    3320:	ldmdbmi	fp, {r0, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    3324:	andcs	r2, r0, r5, lsl #4
    3328:	sub	r4, r8, r9, ror r4
    332c:	blcs	1214e0 <progname@@Base+0x10a49c>
    3330:	svcge	0x0052f47f
    3334:	mulls	r2, r5, r8
    3338:	svceq	0x0005f1b9
    333c:			; <UNDEFINED> instruction: 0xf019d86f
    3340:	stmiavc	r8!, {r0, r8, r9, sl, fp}^
    3344:	stmdbeq	r6, {r0, r3, ip, sp, lr, pc}
    3348:	tsteq	r8, pc, asr #32	; <UNPREDICTABLE>
    334c:			; <UNDEFINED> instruction: 0xf44fbf14
    3350:	vst1.8	{d23-d26}, [pc], r0
    3354:	andls	r7, r5, #128, 4
    3358:	andls	r2, r3, #0, 4
    335c:	stmdbmi	sp, {r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    3360:	andcs	r2, r0, r5, lsl #4
    3364:			; <UNDEFINED> instruction: 0xf7fd4479
    3368:	bmi	123ea90 <progname@@Base+0x1227a4c>
    336c:	tstcs	r1, r9, lsl #24
    3370:	stmiapl	r2!, {r0, r2, r6, r8, r9, fp, lr}
    3374:	ldmdavs	r3, {r2, r5, r6, r7, fp, ip, lr}
    3378:	stmdavs	r0!, {r1, r9, sl, lr}
    337c:	mrc	7, 3, APSR_nzcv, cr14, cr13, {7}
    3380:			; <UNDEFINED> instruction: 0xf7fd2041
    3384:	ldcne	14, cr14, [r3], {56}	; 0x38
    3388:	andcc	sp, r1, #45	; 0x2d
    338c:	stmdbmi	r2, {r2, r5, ip, lr, pc}^
    3390:	andcs	r2, r0, r5, lsl #4
    3394:			; <UNDEFINED> instruction: 0xf7fd4479
    3398:			; <UNDEFINED> instruction: 0x4602edb0
    339c:	stmdals	r9, {r1, r3, r4, r5, r8, r9, fp, lr}
    33a0:	ldfmis	f2, [sl], #-4
    33a4:	stmiapl	r0, {r2, r8, fp, ip, lr}^
    33a8:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
    33ac:	mcr	7, 3, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    33b0:			; <UNDEFINED> instruction: 0xf7fd2041
    33b4:	ldmdbmi	r9!, {r5, r9, sl, fp, sp, lr, pc}
    33b8:	stmdals	r3, {r0, r2, r9, sp}
    33bc:			; <UNDEFINED> instruction: 0xf7fd4479
    33c0:	bmi	cbea38 <progname@@Base+0xca79f4>
    33c4:	tstcs	r1, r9, lsl #24
    33c8:	stmiapl	r2!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
    33cc:	ldmdbmi	r4!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    33d0:	andcs	r2, r0, r5, lsl #4
    33d4:			; <UNDEFINED> instruction: 0xe7f24479
    33d8:	andcs	r4, r5, #819200	; 0xc8000
    33dc:	ldrbtmi	r2, [r9], #-0
    33e0:	stc	7, cr15, [sl, #1012]	; 0x3f4
    33e4:	ldmdbmi	r0!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    33e8:	andcs	r2, r0, r5, lsl #4
    33ec:			; <UNDEFINED> instruction: 0xf7fd4479
    33f0:	ldrb	lr, [r2, r4, lsl #27]
    33f4:	andcs	r4, r5, #737280	; 0xb4000
    33f8:	ldrbtmi	r2, [r9], #-0
    33fc:	ldcl	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    3400:	blmi	86a82c <progname@@Base+0x8537e8>
    3404:	bmi	84b810 <progname@@Base+0x8347cc>
    3408:	stmiapl	sp!, {r1, r3, r5, r7, fp, ip, lr}^
    340c:	ldmdavs	r3, {sl, ip, pc}
    3410:	stmdavs	r8!, {r1, r9, sl, lr}
    3414:	mrc	7, 1, APSR_nzcv, cr2, cr13, {7}
    3418:			; <UNDEFINED> instruction: 0xf7fd2041
    341c:	stmdbmi	r4!, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    3420:	andcs	r2, r0, r5, lsl #4
    3424:			; <UNDEFINED> instruction: 0xf7fd4479
    3428:	stcls	13, cr14, [r9], {104}	; 0x68
    342c:	tstcs	r1, r7, lsl sl
    3430:	stmiavc	sp!, {r0, r2, r4, r8, r9, fp, lr}
    3434:	stmiapl	r4!, {r1, r5, r7, fp, ip, lr}^
    3438:	ldmdavs	r3, {r8, sl, ip, pc}
    343c:	stmdavs	r0!, {r1, r9, sl, lr}
    3440:	mrc	7, 0, APSR_nzcv, cr12, cr13, {7}
    3444:			; <UNDEFINED> instruction: 0xf7fd2041
    3448:	ldmdbmi	sl, {r1, r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    344c:	andcs	r2, r0, r5, lsl #4
    3450:			; <UNDEFINED> instruction: 0xf7fd4479
    3454:	stcls	13, cr14, [r9], {82}	; 0x52
    3458:	tstcs	r1, ip, lsl #20
    345c:	stmiapl	r2!, {r1, r3, r8, r9, fp, lr}
    3460:	strls	r5, [r0], -r4, ror #17
    3464:	ldmdbmi	r4, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3468:	andcs	r4, r5, #16, 12	; 0x1000000
    346c:			; <UNDEFINED> instruction: 0xe7a64479
    3470:	andcs	r4, r5, #294912	; 0x48000
    3474:			; <UNDEFINED> instruction: 0xe7a24479
    3478:	stcl	7, cr15, [sl, #-1012]	; 0xfffffc0c
    347c:	ldrdeq	r3, [r1], -sl
    3480:	andeq	r0, r0, r8, lsl r1
    3484:	strdeq	r2, [r0], -sl
    3488:	andeq	r0, r0, r0, lsr #2
    348c:	andeq	r0, r0, r4, lsl r1
    3490:	andeq	r2, r0, ip, lsr #26
    3494:	andeq	r2, r0, ip, ror #24
    3498:	andeq	r2, r0, r8, lsl #25
    349c:	andeq	r2, r0, r8, ror ip
    34a0:	andeq	r2, r0, ip, lsl #22
    34a4:	andeq	r2, r0, lr, lsr #24
    34a8:	andeq	r2, r0, r0, lsl #24
    34ac:	andeq	r2, r0, lr, lsr #23
    34b0:	strdeq	r2, [r0], -ip
    34b4:	strdeq	r2, [r0], -r4
    34b8:	strdeq	r2, [r0], -ip
    34bc:	andeq	r2, r0, r4, lsl fp
    34c0:	mvnsmi	lr, #737280	; 0xb4000
    34c4:	stclmi	6, cr4, [r1, #-12]
    34c8:	stmdami	r1, {r0, r1, r2, r4, r9, sl, lr}^
    34cc:	ldrbtmi	fp, [sp], #-133	; 0xffffff7b
    34d0:	stmdapl	lr!, {r2, r3, r9, sl, fp, ip}
    34d4:	andls	r6, r3, #3276800	; 0x320000
    34d8:	rsclt	sp, r2, #96256	; 0x17800
    34dc:	ldfcsp	f3, [pc], #-828	; 31a8 <pclose@plt+0x206c>
    34e0:	andcs	sp, r5, r2, lsr r8
    34e4:	strmi	r2, [r0], r1, lsl #2
    34e8:	andcs	pc, r9, sp, lsl #17
    34ec:	andcs	sl, r1, #256	; 0x100
    34f0:			; <UNDEFINED> instruction: 0xf7fd4420
    34f4:	stmdacs	r1, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    34f8:	cmple	pc, r1, lsl #13
    34fc:	stmiapl	fp!, {r0, r2, r4, r5, r8, r9, fp, lr}^
    3500:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}^
    3504:	ldmdavs	r3!, {r0, r1, r9, fp, ip, pc}
    3508:			; <UNDEFINED> instruction: 0xd143429a
    350c:	pop	{r0, r2, ip, sp, pc}
    3510:	strdcs	r8, [r4], -r0
    3514:	andmi	pc, r8, sp, lsr #17
    3518:	smlabbcs	r2, r0, r6, r4
    351c:	eorcs	lr, r8, r6, ror #15
    3520:	ldc	7, cr15, [r8, #1012]	; 0x3f4
    3524:	svcmi	0x002cb387
    3528:			; <UNDEFINED> instruction: 0xf10d4444
    352c:	ldrbtmi	r0, [pc], #-1290	; 3534 <pclose@plt+0x23f8>
    3530:	blcs	81588 <progname@@Base+0x6a544>
    3534:	andcs	r4, r1, r9, lsr r6
    3538:	ldc	7, cr15, [r4, #1012]	; 0x3f4
    353c:	mvnsle	r4, r5, lsr #5
    3540:			; <UNDEFINED> instruction: 0xf7fd2029
    3544:	ldrb	lr, [sp, r8, lsl #27]
    3548:	andeq	pc, r9, sp, lsl #2
    354c:			; <UNDEFINED> instruction: 0xf04f213f
    3550:	and	r0, r0, r6, lsl #16
    3554:			; <UNDEFINED> instruction: 0xf0044690
    3558:	subne	r0, r9, pc, lsr r2
    355c:	bcc	fe005bf4 <progname@@Base+0xfdfeebb0>
    3560:	stmdbcs	r1, {fp, ip, sp, lr, pc}
    3564:	rscscc	pc, pc, #8, 2
    3568:			; <UNDEFINED> instruction: 0x0c01ea34
    356c:			; <UNDEFINED> instruction: 0xf1a8d1f2
    3570:	bge	105580 <progname@@Base+0xee53c>
    3574:	cfstrscc	mvf4, [r2], {66}	; 0x42
    3578:	strbeq	lr, [r1], #-2980	; 0xfffff45c
    357c:			; <UNDEFINED> instruction: 0xf1c84640
    3580:			; <UNDEFINED> instruction: 0xf8020106
    3584:	ldr	r4, [r1, ip, lsl #24]!
    3588:			; <UNDEFINED> instruction: 0x46484914
    358c:			; <UNDEFINED> instruction: 0xf7fd4479
    3590:	strb	lr, [r8, sl, ror #26]
    3594:	ldc	7, cr15, [ip], #1012	; 0x3f4
    3598:	andcs	r4, r5, #17408	; 0x4400
    359c:	andcs	r4, r0, r1, lsl r9
    35a0:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    35a4:			; <UNDEFINED> instruction: 0xf7fd681d
    35a8:	strtmi	lr, [r3], -r8, lsr #25
    35ac:	strmi	r2, [r2], -r1, lsl #2
    35b0:			; <UNDEFINED> instruction: 0xf7fd4628
    35b4:	andcs	lr, r1, r4, ror #26
    35b8:	ldc	7, cr15, [ip, #-1012]	; 0xfffffc0c
    35bc:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    35c0:	ldc	7, cr15, [r8], #1012	; 0x3f4
    35c4:			; <UNDEFINED> instruction: 0xf7fd2001
    35c8:	svclt	0x0000ed16
    35cc:	strdeq	r3, [r1], -r2
    35d0:	andeq	r0, r0, r8, lsl r1
    35d4:	andeq	r0, r0, ip, lsl r1
    35d8:	andeq	r2, r0, lr, ror fp
    35dc:	andeq	r2, r0, ip, asr #13
    35e0:	andeq	r0, r0, r0, lsr #2
    35e4:	ldrdeq	r2, [r0], -r6
    35e8:	ldrdeq	r2, [r0], -lr
    35ec:			; <UNDEFINED> instruction: 0x4603b530
    35f0:	addlt	r4, r3, sl, lsl ip
    35f4:	ldrbtmi	r4, [ip], #-3354	; 0xfffff2e6
    35f8:	stmdavs	r0!, {r2, r5, r6, r8, fp, ip, lr}
    35fc:			; <UNDEFINED> instruction: 0xb1a29001
    3600:			; <UNDEFINED> instruction: 0xf04f2900
    3604:	ldrmi	r0, [r1], -r1, lsl #4
    3608:	andeq	pc, r2, sp, lsl #2
    360c:	ldrbcs	fp, [lr, #3860]!	; 0xf14
    3610:			; <UNDEFINED> instruction: 0xf88d25ff
    3614:			; <UNDEFINED> instruction: 0xf7fd5002
    3618:	stmdacs	r1, {r1, r3, r4, r7, sl, fp, sp, lr, pc}
    361c:	bls	77a80 <progname@@Base+0x60a3c>
    3620:	addsmi	r6, sl, #2293760	; 0x230000
    3624:	andlt	sp, r3, r1, lsl r1
    3628:			; <UNDEFINED> instruction: 0xf64fbd30
    362c:	andcs	r7, r1, #255	; 0xff
    3630:	ldrbvc	pc, [lr, #1615]!	; 0x64f	; <UNPREDICTABLE>
    3634:	svclt	0x00082900
    3638:	tstcs	r2, r5, lsl #12
    363c:	andeq	lr, r1, sp, lsl #22
    3640:	andpl	pc, r2, sp, lsr #17
    3644:	stc	7, cr15, [r2], {253}	; 0xfd
    3648:			; <UNDEFINED> instruction: 0xf7fde7e7
    364c:	stmdami	r5, {r1, r5, r6, sl, fp, sp, lr, pc}
    3650:			; <UNDEFINED> instruction: 0xf7fd4478
    3654:	andcs	lr, r1, r0, ror ip
    3658:	stcl	7, cr15, [ip], {253}	; 0xfd
    365c:	andeq	r3, r1, sl, asr #17
    3660:	andeq	r0, r0, r8, lsl r1
    3664:	andeq	r2, r0, r4, ror #20
    3668:	mvnsmi	lr, sp, lsr #18
    366c:	stfeqd	f7, [r7], {17}
    3670:			; <UNDEFINED> instruction: 0xf1014e43
    3674:	svcmi	0x0043040e
    3678:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    367c:			; <UNDEFINED> instruction: 0xf5a34619
    3680:	svclt	0x00587380
    3684:	ldmibpl	r7!, {r2, r5, r6, r9, sl, lr}^
    3688:	vld1.32	{d4-d6}, [r3 :64], r4
    368c:	strmi	r7, [r3], -r0, lsl #5
    3690:	bcs	2f8c0 <progname@@Base+0x1887c>
    3694:	stccs	15, cr11, [r8, #-32]	; 0xffffffe0
    3698:	b	13dd780 <progname@@Base+0x13c673c>
    369c:			; <UNDEFINED> instruction: 0xf8dd04e4
    36a0:	svclt	0x00188040
    36a4:	blx	30beb2 <progname@@Base+0x2f4e6e>
    36a8:			; <UNDEFINED> instruction: 0xf8ddf404
    36ac:	andls	lr, r9, r4, asr #32
    36b0:	andcs	fp, r0, #8, 30
    36b4:	andcs	sp, r2, #39	; 0x27
    36b8:	andcs	pc, r0, r8, asr #17
    36bc:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    36c0:	andcs	r9, r1, #1073741825	; 0x40000001
    36c4:	stmdage	r1, {r0, r6, r9, sl, lr}
    36c8:	cdpeq	0, 0, cr15, cr1, cr14, {0}
    36cc:	strcs	r9, [r0], #-1030	; 0xfffffbfa
    36d0:	strgt	lr, [r7, #-2509]	; 0xfffff633
    36d4:	ldrbpl	pc, [r2, #-587]!	; 0xfffffdb5	; <UNPREDICTABLE>
    36d8:	ands	pc, r0, sp, lsl #17
    36dc:	strbvs	pc, [sl, #-712]	; 0xfffffd38	; <UNPREDICTABLE>
    36e0:	andhi	pc, ip, sp, asr #17
    36e4:	strpl	lr, [r1], #-2509	; 0xfffff633
    36e8:	andsmi	pc, r1, sp, lsl #17
    36ec:	andsmi	pc, r2, sp, lsr #17
    36f0:	stc	7, cr15, [ip], #-1012	; 0xfffffc0c
    36f4:	teqle	r2, r1, lsl #16
    36f8:	ldmdavs	fp!, {r0, r3, r9, fp, ip, pc}
    36fc:			; <UNDEFINED> instruction: 0xd12c429a
    3700:	pop	{r1, r3, ip, sp, pc}
    3704:			; <UNDEFINED> instruction: 0xf8d881f0
    3708:	stmdacs	r2, {}	; <UNPREDICTABLE>
    370c:			; <UNDEFINED> instruction: 0xf5b1d0d6
    3710:	vmax.f32	d23, d0, d0
    3714:			; <UNDEFINED> instruction: 0xf8ad4036
    3718:	svclt	0x00080004
    371c:			; <UNDEFINED> instruction: 0xf01e2201
    3720:			; <UNDEFINED> instruction: 0xf88d0f02
    3724:	tstle	r1, r6
    3728:	svceq	0x0001f01e
    372c:			; <UNDEFINED> instruction: 0xf89dbf1e
    3730:			; <UNDEFINED> instruction: 0xf0422006
    3734:			; <UNDEFINED> instruction: 0xf88d0202
    3738:	tstcs	r4, r6
    373c:	bl	34bf48 <progname@@Base+0x334f04>
    3740:			; <UNDEFINED> instruction: 0xf88d0001
    3744:			; <UNDEFINED> instruction: 0xf7fd4007
    3748:	ldrb	lr, [r3, r2, lsl #24]
    374c:	mulcs	r6, sp, r8
    3750:	andeq	pc, r4, #66	; 0x42
    3754:	andcs	pc, r6, sp, lsl #17
    3758:			; <UNDEFINED> instruction: 0xf7fde7ef
    375c:	blmi	2be6cc <progname@@Base+0x2a7688>
    3760:	stmdbmi	sl, {r0, r2, r9, sp}
    3764:	ldmpl	r3!, {sp}^
    3768:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    376c:	bl	ff141768 <progname@@Base+0xff12a724>
    3770:	strmi	r2, [r2], -r1, lsl #2
    3774:			; <UNDEFINED> instruction: 0xf7fd4620
    3778:	subcs	lr, sl, r2, lsl #25
    377c:	ldc	7, cr15, [sl], #-1012	; 0xfffffc0c
    3780:	andeq	r3, r1, r6, asr #16
    3784:	andeq	r0, r0, r8, lsl r1
    3788:	andeq	r0, r0, r0, lsr #2
    378c:	andeq	r2, r0, ip, asr r9
    3790:	ldrbmi	lr, [r0, sp, lsr #18]!
    3794:	streq	pc, [lr], -r2, lsl #2
    3798:	ldrmi	fp, [r5], -r2, lsl #1
    379c:			; <UNDEFINED> instruction: 0xf8df3207
    37a0:	stflsd	f1, [ip], {36}	; 0x24
    37a4:	svclt	0x0058468a
    37a8:	ldrbtmi	r4, [r9], #1558	; 0x616
    37ac:			; <UNDEFINED> instruction: 0x460610f7
    37b0:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
    37b4:			; <UNDEFINED> instruction: 0xf707fb03
    37b8:	subsle	r2, fp, r0, lsl #24
    37bc:	svceq	0x0000f1b8
    37c0:			; <UNDEFINED> instruction: 0x4622dd10
    37c4:	stceq	0, cr15, [r0], {79}	; 0x4f
    37c8:	teqlt	r1, r1, lsl r8
    37cc:	smlabblt	r8, r8, r8, r6
    37d0:	stmdblt	r8, {fp, sp, lr}^
    37d4:	stmdbcs	r0, {r0, r3, fp, sp, lr}
    37d8:			; <UNDEFINED> instruction: 0xf10cd1f8
    37dc:	andcc	r0, ip, #256	; 0x100
    37e0:	mvnsle	r4, r4, asr #11
    37e4:	and	r2, r0, r1, lsl #4
    37e8:	strtmi	r2, [r9], -r3, lsl #4
    37ec:	stmdage	fp, {r0, r9, ip, pc}
    37f0:	andls	r4, r0, sl, lsl r6
    37f4:	ldrtmi	r4, [r0], -r3, asr #12
    37f8:			; <UNDEFINED> instruction: 0xff36f7ff
    37fc:			; <UNDEFINED> instruction: 0x46504639
    3800:			; <UNDEFINED> instruction: 0x46424633
    3804:			; <UNDEFINED> instruction: 0xf7fd9d0b
    3808:			; <UNDEFINED> instruction: 0xf1a5eba2
    380c:	blx	fed44c1c <progname@@Base+0xfed2dbd8>
    3810:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    3814:	cmple	r3, r0, asr #10
    3818:	svccc	0x00fff1b4
    381c:	eorle	r4, r5, r1, lsr #13
    3820:	svceq	0x0000f1b8
    3824:	movwcs	sp, #49186	; 0xc022
    3828:	stmdami	r8, {r0, r1, r8, r9, fp, ip, sp, lr, pc}
    382c:	ldrdvc	pc, [r0], -r9
    3830:	ldmvs	ip!, {r0, r1, r2, r3, r4, r7, r8, ip, sp, pc}
    3834:	stmdavs	r3!, {r2, r4, r5, r6, r8, ip, sp, pc}
    3838:	strtmi	fp, [sl], -r3, lsr #2
    383c:	ldrtmi	r2, [r0], -r1, lsl #2
    3840:	mrc2	7, 6, pc, cr4, cr15, {7}
    3844:	strtmi	r6, [sl], -r1, lsr #17
    3848:			; <UNDEFINED> instruction: 0xf7ff4630
    384c:	stmdavs	r4!, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    3850:	mvnsle	r2, r0, lsl #24
    3854:	svccs	0x0000683f
    3858:			; <UNDEFINED> instruction: 0xf109d1eb
    385c:	strtmi	r0, [sl], -ip, lsl #18
    3860:	ldrtmi	r2, [r0], -r0, lsl #2
    3864:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    3868:	bicsle	r4, pc, r1, asr #11
    386c:	andlt	r4, r2, r8, lsr #12
    3870:			; <UNDEFINED> instruction: 0x87f0e8bd
    3874:			; <UNDEFINED> instruction: 0x4629461a
    3878:	strls	sl, [r1], #-2827	; 0xfffff4f5
    387c:	strbmi	r9, [r3], -r0, lsl #6
    3880:	mrc2	7, 7, pc, cr2, cr15, {7}
    3884:			; <UNDEFINED> instruction: 0x46394633
    3888:			; <UNDEFINED> instruction: 0x46424650
    388c:			; <UNDEFINED> instruction: 0xf7fd9d0b
    3890:			; <UNDEFINED> instruction: 0xf1a5eb5e
    3894:	blx	fed44ca4 <progname@@Base+0xfed2dc60>
    3898:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
    389c:	rscle	r4, r5, r0, lsl #11
    38a0:	andcs	r4, r5, #9216	; 0x2400
    38a4:	andcs	r4, r0, r9, lsl #18
    38a8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    38ac:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    38b0:	bl	8c18ac <progname@@Base+0x8aa868>
    38b4:	strmi	r2, [r2], -r1, lsl #2
    38b8:			; <UNDEFINED> instruction: 0xf7fd4620
    38bc:	subcs	lr, sl, r0, ror #23
    38c0:	bl	fe6418bc <progname@@Base+0xfe62a878>
    38c4:	andeq	r3, r1, r6, lsl r7
    38c8:	andeq	r0, r0, r0, lsr #2
    38cc:	andeq	r1, r0, ip, lsl sp
    38d0:	ldrdgt	pc, [r0], -r0
    38d4:			; <UNDEFINED> instruction: 0x4607b4f0
    38d8:			; <UNDEFINED> instruction: 0xf8144664
    38dc:	strteq	r5, [fp], -r1, lsl #22
    38e0:	orrcs	sp, r0, #222298112	; 0xd400000
    38e4:	subsne	r2, fp, r0, lsl #12
    38e8:	b	4caac0 <progname@@Base+0x4b3a7c>
    38ec:	strtmi	r0, [r6], -r5
    38f0:	stmdbcs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    38f4:	addmi	fp, ip, #24, 30	; 0x60
    38f8:	stccs	12, cr13, [r1], {45}	; 0x2d
    38fc:			; <UNDEFINED> instruction: 0xf89cd022
    3900:	blcc	4790c <progname@@Base+0x308c8>
    3904:			; <UNDEFINED> instruction: 0xf10c402b
    3908:			; <UNDEFINED> instruction: 0xf0010502
    390c:	cdpcs	6, 8, cr0, cr0, cr0, {6}
    3910:	strbtmi	sp, [r4], #-280	; 0xfffffee8
    3914:	teqeq	pc, r1	; <UNPREDICTABLE>
    3918:	b	10543b4 <progname@@Base+0x103d370>
    391c:	andle	r1, fp, r3, lsl #7
    3920:	blne	8197c <progname@@Base+0x6a938>
    3924:	strbeq	pc, [r0], r1	; <UNPREDICTABLE>
    3928:	smlabble	fp, r0, lr, r2
    392c:			; <UNDEFINED> instruction: 0xf00142a5
    3930:	b	1043e34 <progname@@Base+0x102cdf0>
    3934:	mvnsle	r1, r3, lsl #7
    3938:	eorsvs	r4, ip, r8, lsl r6
    393c:	andsvs	r2, r3, r0, lsl #6
    3940:			; <UNDEFINED> instruction: 0x4770bcf0
    3944:	mvnscc	pc, #79	; 0x4f
    3948:	ldcllt	0, cr6, [r0], #76	; 0x4c
    394c:	stmdbcs	r0, {r4, r5, r6, r8, r9, sl, lr}
    3950:	strtmi	fp, [r8], -r8, lsr #31
    3954:			; <UNDEFINED> instruction: 0xf06fdaf1
    3958:	andcs	r0, r0, r1, lsl #6
    395c:	ldcllt	0, cr6, [r0], #76	; 0x4c
    3960:	svclt	0x00004770
    3964:	strmi	fp, [sl], -r8, lsl #10
    3968:	cmpcc	r0, r4, asr #12	; <UNPREDICTABLE>
    396c:	b	ffd41968 <progname@@Base+0xffd2a924>
    3970:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    3974:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    3978:	b	ff741974 <progname@@Base+0xff72a930>
    397c:	rscscc	pc, pc, pc, asr #32
    3980:	svclt	0x0000bd08
    3984:	andeq	r2, r0, lr, ror #14
    3988:	strmi	fp, [sl], -r8, lsl #10
    398c:	cmpcc	r1, r4, asr #12	; <UNPREDICTABLE>
    3990:	b	ff8c198c <progname@@Base+0xff8aa948>
    3994:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    3998:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    399c:	b	ff2c1998 <progname@@Base+0xff2aa954>
    39a0:	rscscc	pc, pc, pc, asr #32
    39a4:	svclt	0x0000bd08
    39a8:	andeq	r2, r0, r6, asr r7
    39ac:	strmi	fp, [sl], -r8, lsl #10
    39b0:	msrcc	(UNDEF: 105), r4
    39b4:	b	ff4419b0 <progname@@Base+0xff42a96c>
    39b8:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    39bc:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    39c0:	b	fee419bc <progname@@Base+0xfee2a978>
    39c4:	rscscc	pc, pc, pc, asr #32
    39c8:	svclt	0x0000bd08
    39cc:	andeq	r2, r0, lr, lsr r7
    39d0:	strmi	fp, [sl], -r8, lsl #10
    39d4:	msrcc	(UNDEF: 106), r4
    39d8:	b	fefc19d4 <progname@@Base+0xfefaa990>
    39dc:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    39e0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    39e4:	b	fe9c19e0 <progname@@Base+0xfe9aa99c>
    39e8:	rscscc	pc, pc, pc, asr #32
    39ec:	svclt	0x0000bd08
    39f0:	andeq	r2, r0, sl, lsr #14
    39f4:	mvnsmi	lr, #737280	; 0xb4000
    39f8:	ldcmi	0, cr11, [r6, #-540]!	; 0xfffffde4
    39fc:	blmi	daea10 <progname@@Base+0xd979cc>
    3a00:	ldrbtmi	r4, [sp], #-1672	; 0xfffff978
    3a04:			; <UNDEFINED> instruction: 0xf6444622
    3a08:	strcs	r3, [r0, -r6, ror #2]
    3a0c:	strmi	r5, [r1], lr, ror #17
    3a10:	andvc	pc, ip, sp, lsr #17
    3a14:	ldmdavs	r3!, {r2, r8, r9, sl, ip, pc}
    3a18:			; <UNDEFINED> instruction: 0xf7fd9305
    3a1c:	movtlt	lr, #35486	; 0x8a9e
    3a20:	bl	41a1c <progname@@Base+0x2a9d8>
    3a24:	blcs	31da38 <progname@@Base+0x3069f4>
    3a28:			; <UNDEFINED> instruction: 0xf8bdd131
    3a2c:	cmnlt	r7, #12
    3a30:			; <UNDEFINED> instruction: 0xf7fd00b8
    3a34:			; <UNDEFINED> instruction: 0x9004eab0
    3a38:	eorsle	r2, r6, r0, lsl #16
    3a3c:	strtmi	r4, [r2], -r8, asr #12
    3a40:	msrcc	(UNDEF: 102), r4
    3a44:	b	fe241a40 <progname@@Base+0xfe22a9fc>
    3a48:			; <UNDEFINED> instruction: 0xf8bdbb40
    3a4c:	adcsmi	r3, fp, #12
    3a50:	blmi	8b7a98 <progname@@Base+0x8a0a54>
    3a54:	stmdbmi	r2!, {r0, r2, r9, sp}
    3a58:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    3a5c:			; <UNDEFINED> instruction: 0xf7fd681d
    3a60:			; <UNDEFINED> instruction: 0xf8bdea4c
    3a64:	ldrtmi	r2, [fp], -ip
    3a68:	andls	r2, r0, #1073741824	; 0x40000000
    3a6c:	strtmi	r4, [r8], -r2, lsl #12
    3a70:	bl	141a6c <progname@@Base+0x12aa28>
    3a74:	muleq	r3, r4, r8
    3a78:	stm	r8, {r8, r9, sp}
    3a7c:	bls	143a90 <progname@@Base+0x12ca4c>
    3a80:	ldmdavs	r3!, {r3, r4, r9, sl, lr}
    3a84:			; <UNDEFINED> instruction: 0xd123429a
    3a88:	pop	{r0, r1, r2, ip, sp, pc}
    3a8c:	ldmdami	r5, {r4, r5, r6, r7, r8, r9, pc}
    3a90:			; <UNDEFINED> instruction: 0xf7fd4478
    3a94:			; <UNDEFINED> instruction: 0xf04fea50
    3a98:	udf	#831	; 0x33f
    3a9c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    3aa0:	b	1241a9c <progname@@Base+0x122aa58>
    3aa4:	mvnscc	pc, #79	; 0x4f
    3aa8:	blmi	33da54 <progname@@Base+0x326a10>
    3aac:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    3ab0:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    3ab4:			; <UNDEFINED> instruction: 0xf7fd681c
    3ab8:	blmi	37e340 <progname@@Base+0x3672fc>
    3abc:	stmiapl	fp!, {r0, r8, sp}^
    3ac0:			; <UNDEFINED> instruction: 0x4602681b
    3ac4:			; <UNDEFINED> instruction: 0xf7fd4620
    3ac8:			; <UNDEFINED> instruction: 0xf04feada
    3acc:			; <UNDEFINED> instruction: 0xe7d633ff
    3ad0:	b	7c1acc <progname@@Base+0x7aaa88>
    3ad4:			; <UNDEFINED> instruction: 0x000134be
    3ad8:	andeq	r0, r0, r8, lsl r1
    3adc:	andeq	r0, r0, r0, lsr #2
    3ae0:	ldrdeq	r2, [r0], -lr
    3ae4:	andeq	r2, r0, ip, lsl #13
    3ae8:	andeq	r2, r0, lr, lsl #13
    3aec:	andeq	r2, r0, sl, lsl #8
    3af0:	andeq	r0, r0, r4, lsl r1
    3af4:	push	{r0, r1, r2, r5, r8, r9, fp, lr}
    3af8:			; <UNDEFINED> instruction: 0x460541f0
    3afc:	ldrbtmi	r4, [fp], #-2086	; 0xfffff7da
    3b00:	ldrmi	fp, [r6], -r4, lsl #1
    3b04:	andhi	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    3b08:	ldrdcc	pc, [r0], -r8
    3b0c:	stmdbcs	r0, {r0, r1, r8, r9, ip, pc}
    3b10:	stmdavs	r8, {r3, r4, r5, ip, lr, pc}
    3b14:	stmhi	fp, {r0, r8, r9, sl, fp, sp, pc}
    3b18:	adcshi	r9, fp, r1
    3b1c:	movwlt	lr, #57363	; 0xe013
    3b20:			; <UNDEFINED> instruction: 0xf6444632
    3b24:	strtmi	r3, [r8], -r7, ror #2
    3b28:	b	5c1b24 <progname@@Base+0x5aaae0>
    3b2c:			; <UNDEFINED> instruction: 0xf7fdb1d0
    3b30:	stmdavs	r3, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    3b34:	tstle	lr, ip, lsl #22
    3b38:			; <UNDEFINED> instruction: 0x3008f8bd
    3b3c:	ldmdale	sl, {r0, r1, r5, r6, r8, r9, fp, sp}
    3b40:			; <UNDEFINED> instruction: 0xf8ad3301
    3b44:	ldrtmi	r3, [sl], -r8
    3b48:	msrcc	(UNDEF: 104), r4
    3b4c:			; <UNDEFINED> instruction: 0xf7fd4628
    3b50:	strmi	lr, [r4], -r4, lsl #20
    3b54:	rscle	r2, r2, r0, lsl #16
    3b58:			; <UNDEFINED> instruction: 0xf04f4810
    3b5c:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    3b60:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b64:	strtmi	r9, [r0], -r3, lsl #20
    3b68:	ldrdcc	pc, [r0], -r8
    3b6c:			; <UNDEFINED> instruction: 0xd10e429a
    3b70:	pop	{r2, ip, sp, pc}
    3b74:	stmdami	sl, {r4, r5, r6, r7, r8, pc}
    3b78:	ldrbtcc	pc, [pc], #79	; 3b80 <pclose@plt+0x2a44>	; <UNPREDICTABLE>
    3b7c:			; <UNDEFINED> instruction: 0xf7fd4478
    3b80:	ubfx	lr, sl, #19, #16
    3b84:	tstls	r1, r1, lsl #30
    3b88:	andne	pc, r8, sp, lsr #17
    3b8c:			; <UNDEFINED> instruction: 0xf7fde7db
    3b90:	svclt	0x0000e9c0
    3b94:	andeq	r3, r1, r2, asr #7
    3b98:	andeq	r0, r0, r8, lsl r1
    3b9c:	andeq	r2, r0, r2, lsl #12
    3ba0:	strdeq	r2, [r0], -r4
    3ba4:			; <UNDEFINED> instruction: 0x460db570
    3ba8:	strmi	r4, [r6], -ip, lsl #24
    3bac:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    3bb0:	stmiavs	r0!, {r8, r9, ip}
    3bb4:	mulle	r9, r9, r2
    3bb8:	bl	167e4 <_IO_stdin_used@@Base+0x1171c>
    3bbc:	ldrbtmi	r0, [fp], #-641	; 0xfffffd7f
    3bc0:	mcrrne	0, 5, r8, sl, cr6
    3bc4:	eorpl	pc, r1, r0, lsr #16
    3bc8:	ldcllt	0, cr6, [r0, #-104]!	; 0xffffff98
    3bcc:	orrpl	pc, r0, r1, lsl #10
    3bd0:			; <UNDEFINED> instruction: 0xf7ff6061
    3bd4:	stmdavs	r1!, {r0, r1, r4, r6, r8, fp, ip, sp, lr, pc}
    3bd8:	strb	r6, [sp, r0, lsr #1]!
    3bdc:	andeq	r3, r1, r0, lsl #9
    3be0:	andeq	r3, r1, lr, ror #8
    3be4:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    3be8:	blcs	261c7c <progname@@Base+0x24ac38>
    3bec:	blcs	833854 <progname@@Base+0x81c810>
    3bf0:			; <UNDEFINED> instruction: 0xf814d105
    3bf4:	blcs	253800 <progname@@Base+0x23c7bc>
    3bf8:	blcs	833860 <progname@@Base+0x81c81c>
    3bfc:	blcs	1577fe8 <progname@@Base+0x1560fa4>
    3c00:	stmdavc	r3!, {r3, r5, r8, ip, lr, pc}^
    3c04:			; <UNDEFINED> instruction: 0xd1252b2b
    3c08:			; <UNDEFINED> instruction: 0xf7fd4605
    3c0c:	stmiavc	r2!, {r1, r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    3c10:			; <UNDEFINED> instruction: 0xf8336803
    3c14:	ldrbeq	r2, [r2], #18
    3c18:	stmiavc	r2!, {r2, r3, r4, r8, sl, ip, lr, pc}^
    3c1c:	andscs	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    3c20:	ldrle	r0, [r7, #-1232]	; 0xfffffb30
    3c24:			; <UNDEFINED> instruction: 0xf8337922
    3c28:	ldrbeq	r2, [r1], #18
    3c2c:	stmdbvc	r2!, {r1, r4, r8, sl, ip, lr, pc}^
    3c30:	andscs	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    3c34:	strle	r0, [sp, #-1234]	; 0xfffffb2e
    3c38:			; <UNDEFINED> instruction: 0xf83379a2
    3c3c:			; <UNDEFINED> instruction: 0xf4111012
    3c40:	smlabble	r7, r0, r1, r5
    3c44:	stcne	13, cr1, [r0], #652	; 0x28c
    3c48:	andscs	r6, r0, #43	; 0x2b
    3c4c:	ldrhtmi	lr, [r8], -sp
    3c50:	ldmdblt	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c54:	rscscc	pc, pc, pc, asr #32
    3c58:	svclt	0x0000bd38
    3c5c:	bmi	4168a0 <progname@@Base+0x3ff85c>
    3c60:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    3c64:	ldmpl	lr, {r2, r7, ip, sp, pc}
    3c68:	strmi	sl, [r5], -r1, lsl #24
    3c6c:	strtmi	r4, [r1], -r8, lsl #12
    3c70:	movwls	r6, #14387	; 0x3833
    3c74:	mrc2	7, 5, pc, cr14, cr15, {7}
    3c78:	bls	f21c0 <progname@@Base+0xdb17c>
    3c7c:	ldm	r4, {r0, r1, r4, r5, fp, sp, lr}
    3c80:	addsmi	r0, sl, #3
    3c84:	andeq	lr, r3, r5, lsl #17
    3c88:	tstle	r4, r8, lsr #12
    3c8c:	ldcllt	0, cr11, [r0, #-16]!
    3c90:			; <UNDEFINED> instruction: 0xf7fd2001
    3c94:			; <UNDEFINED> instruction: 0xf7fde9b0
    3c98:	svclt	0x0000e93c
    3c9c:	andeq	r3, r1, r0, ror #4
    3ca0:	andeq	r0, r0, r8, lsl r1
    3ca4:	svcmi	0x00f0e92d
    3ca8:	cfstr32cc	mvfx15, [r8, #692]	; 0x2b4
    3cac:	mvnlt	pc, #14614528	; 0xdf0000
    3cb0:	ldclmi	0, cr11, [sl], #580	; 0x244
    3cb4:	ldrbtmi	sl, [fp], #3856	; 0xf10
    3cb8:	andls	r9, r9, r4, lsl #2
    3cbc:	strcc	pc, [r8, #1293]	; 0x50d
    3cc0:	andmi	pc, r4, fp, asr r8	; <UNPREDICTABLE>
    3cc4:	stmdbeq	ip, {r0, r1, r2, r5, r7, r8, ip, sp, lr, pc}
    3cc8:	ldrcc	r4, [ip, #-2805]!	; 0xfffff50b
    3ccc:	strbmi	r4, [fp], -r8, lsl #12
    3cd0:	ldrbtmi	r9, [sl], #-1032	; 0xfffffbf8
    3cd4:			; <UNDEFINED> instruction: 0xf1026824
    3cd8:	eorvs	r0, ip, r0, lsl r1
    3cdc:			; <UNDEFINED> instruction: 0xff44f000
    3ce0:			; <UNDEFINED> instruction: 0xf0402800
    3ce4:	blmi	ffbe435c <progname@@Base+0xffbcd318>
    3ce8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    3cec:	blcs	1dd60 <progname@@Base+0x6d1c>
    3cf0:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
    3cf4:			; <UNDEFINED> instruction: 0xf50d4bec
    3cf8:	ldrcc	r5, [ip], -r1, lsl #13
    3cfc:	movwls	r4, #25723	; 0x647b
    3d00:	ldrbtmi	r4, [fp], #-3050	; 0xfffff416
    3d04:	blmi	ffaa8928 <progname@@Base+0xffa918e4>
    3d08:	movwls	r4, #21627	; 0x547b
    3d0c:	ldrdcs	pc, [r0], -r9
    3d10:	orrcc	pc, r0, pc, asr #8
    3d14:			; <UNDEFINED> instruction: 0xf7fd4630
    3d18:	stmdacs	r0, {r1, r4, r6, r7, fp, sp, lr, pc}
    3d1c:	tstcs	sl, r3, ror r0
    3d20:			; <UNDEFINED> instruction: 0xf7fd4630
    3d24:	stmdacs	r0, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    3d28:	addshi	pc, r6, r0
    3d2c:	andvc	r2, r2, r0, lsl #4
    3d30:			; <UNDEFINED> instruction: 0xf1a77833
    3d34:			; <UNDEFINED> instruction: 0xf8470514
    3d38:			; <UNDEFINED> instruction: 0x46306c14
    3d3c:	svclt	0x00182b20
    3d40:	tstle	r6, r9, lsl #22
    3d44:	svccc	0x0001f810
    3d48:	svclt	0x00182b09
    3d4c:	rscsle	r2, r9, r0, lsr #22
    3d50:			; <UNDEFINED> instruction: 0xf1a36028
    3d54:	blx	fee05de8 <progname@@Base+0xfedeeda4>
    3d58:	b	1401f80 <progname@@Base+0x13eaf3c>
    3d5c:	blcs	9ec4 <_IO_stdin_used@@Base+0x4dfc>
    3d60:			; <UNDEFINED> instruction: 0xf04fbf08
    3d64:			; <UNDEFINED> instruction: 0xf1b80801
    3d68:	bicle	r0, pc, r0, lsl #30
    3d6c:	beq	440410 <progname@@Base+0x4293cc>
    3d70:	ldrbmi	r4, [r1], -r2, asr #12
    3d74:	stm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d78:	strmi	r6, [r4], -fp, lsr #16
    3d7c:	ldceq	8, cr15, [r0], {87}	; 0x57
    3d80:			; <UNDEFINED> instruction: 0xd1014298
    3d84:	andcc	lr, r1, r0, lsr #2
    3d88:	stmdavc	r3, {r3, r5, sp, lr}
    3d8c:	svclt	0x00182b09
    3d90:	rscsle	r2, r8, r0, lsr #22
    3d94:	rsbsle	r2, r3, sp, lsr #22
    3d98:	svcvc	0x0000f5b4
    3d9c:	rscs	sp, pc, r3, lsl #6
    3da0:			; <UNDEFINED> instruction: 0xf7ff4620
    3da4:			; <UNDEFINED> instruction: 0x4628feff
    3da8:			; <UNDEFINED> instruction: 0xff1cf7ff
    3dac:	ble	ffdcb5b8 <progname@@Base+0xffdb4574>
    3db0:	ldmdavc	r3, {r1, r3, r5, fp, sp, lr}
    3db4:	svclt	0x00182b09
    3db8:	tstle	r6, r0, lsr #22
    3dbc:	eorvs	r3, sl, r1, lsl #4
    3dc0:	blcs	261e14 <progname@@Base+0x24add0>
    3dc4:	blcs	833a2c <progname@@Base+0x81c9e8>
    3dc8:	blcs	381b0 <progname@@Base+0x2116c>
    3dcc:	blcs	8f3a34 <progname@@Base+0x8dc9f0>
    3dd0:	blmi	fee38048 <progname@@Base+0xfee21004>
    3dd4:	stmdbls	r7, {r0, r2, r9, sp}
    3dd8:			; <UNDEFINED> instruction: 0xf85b2000
    3ddc:	ldmdavs	ip, {r0, r1, ip, sp}
    3de0:	stm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3de4:	tstcs	r1, sl, lsr #16
    3de8:	andls	r9, r0, #4, 22	; 0x1000
    3dec:	strtmi	r4, [r0], -r2, lsl #12
    3df0:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3df4:	ldrdcs	pc, [r0], -r9
    3df8:	orrcc	pc, r0, pc, asr #8
    3dfc:			; <UNDEFINED> instruction: 0xf7fd4630
    3e00:	stmdacs	r0, {r1, r2, r3, r4, r6, fp, sp, lr, pc}
    3e04:	strmi	sp, [r4], -fp, lsl #3
    3e08:			; <UNDEFINED> instruction: 0xf0004648
    3e0c:	blmi	feac3878 <progname@@Base+0xfeaac834>
    3e10:			; <UNDEFINED> instruction: 0xf85b4daa
    3e14:	ldrbtmi	r3, [sp], #-3
    3e18:	ldmdavs	r8, {r1, r3, r5, fp, sp, lr}
    3e1c:			; <UNDEFINED> instruction: 0xf0004310
    3e20:	stmiavs	fp!, {r2, r3, r5, r7, pc}
    3e24:			; <UNDEFINED> instruction: 0x81aa4621
    3e28:	andeq	pc, ip, #1073741825	; 0x40000001
    3e2c:			; <UNDEFINED> instruction: 0x612b9809
    3e30:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3e34:			; <UNDEFINED> instruction: 0xf0402800
    3e38:	eorvs	r8, r8, pc, ror #1
    3e3c:	orrcc	pc, r8, #54525952	; 0x3400000
    3e40:	ldmdavs	sl, {r2, r3, r4, r5, r8, r9, ip, sp}
    3e44:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
    3e48:			; <UNDEFINED> instruction: 0xf040429a
    3e4c:			; <UNDEFINED> instruction: 0xf50d80f4
    3e50:	andslt	r3, r1, r8, lsl #27
    3e54:	svchi	0x00f0e8bd
    3e58:	andcs	r4, r5, #153600	; 0x25800
    3e5c:			; <UNDEFINED> instruction: 0xf85b9906
    3e60:	ldmdavs	ip, {r0, r1, ip, sp}
    3e64:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e68:			; <UNDEFINED> instruction: 0x21014b95
    3e6c:			; <UNDEFINED> instruction: 0xf85b9a04
    3e70:	andls	r3, r0, #3
    3e74:			; <UNDEFINED> instruction: 0x4602681b
    3e78:			; <UNDEFINED> instruction: 0xf7fd4620
    3e7c:	ldrb	lr, [r7, -r0, lsl #18]
    3e80:	ldrbmi	r3, [r1], -r1
    3e84:	eorvs	r2, r8, r0, lsl #4
    3e88:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e8c:	ldrdge	pc, [r0], -sl
    3e90:	ldrmi	r6, [sl, #2091]	; 0x82b
    3e94:			; <UNDEFINED> instruction: 0xf0004680
    3e98:			; <UNDEFINED> instruction: 0xf5b480c8
    3e9c:			; <UNDEFINED> instruction: 0xf8c57f00
    3ea0:	rsbsle	sl, sp, #0
    3ea4:			; <UNDEFINED> instruction: 0xf43f2800
    3ea8:	addmi	sl, r4, #504	; 0x1f8
    3eac:			; <UNDEFINED> instruction: 0xf5b0bfd8
    3eb0:			; <UNDEFINED> instruction: 0xf2807f00
    3eb4:			; <UNDEFINED> instruction: 0xf89a809c
    3eb8:	blcs	24fec0 <progname@@Base+0x238e7c>
    3ebc:	blcs	833b24 <progname@@Base+0x81cae0>
    3ec0:	ldrbmi	fp, [r3], -r8, lsl #30
    3ec4:	movwcc	sp, #4359	; 0x1107
    3ec8:	ldmdavc	sl, {r0, r1, r3, r5, sp, lr}
    3ecc:	svclt	0x00182a09
    3ed0:	rscsle	r2, r8, r0, lsr #20
    3ed4:	andcs	r4, r4, #161480704	; 0x9a00000
    3ed8:	ldrbmi	r9, [r0], -r5, lsl #18
    3edc:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ee0:			; <UNDEFINED> instruction: 0xf10ab950
    3ee4:	eorvs	r0, fp, r4, lsl #6
    3ee8:	strtmi	r4, [r0], -r1, lsr #12
    3eec:			; <UNDEFINED> instruction: 0xf7ff3401
    3ef0:	strmi	pc, [r0, #3673]!	; 0xe59
    3ef4:	smmlsr	fp, r8, sl, sp
    3ef8:			; <UNDEFINED> instruction: 0xf7ff4628
    3efc:	stmdavs	fp!, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    3f00:	bcs	821f70 <progname@@Base+0x80af2c>
    3f04:	bcs	273b6c <progname@@Base+0x25cb28>
    3f08:	smlabble	r6, r2, r6, r4
    3f0c:	eorvs	r3, fp, r1, lsl #6
    3f10:	bcs	261f80 <progname@@Base+0x24af3c>
    3f14:	bcs	833b7c <progname@@Base+0x81cb38>
    3f18:	bcs	b78300 <progname@@Base+0xb612bc>
    3f1c:			; <UNDEFINED> instruction: 0x4620d012
    3f20:	strcc	r4, [r1], #-1617	; 0xfffff9af
    3f24:	mrc2	7, 1, pc, cr14, cr15, {7}
    3f28:	ble	ffe155b0 <progname@@Base+0xffdfe56c>
    3f2c:	stmdbmi	r5!, {r6, r8, r9, sl, sp, lr, pc}^
    3f30:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3f34:	svc	0x00e0f7fc
    3f38:			; <UNDEFINED> instruction: 0x46011f3a
    3f3c:			; <UNDEFINED> instruction: 0xf7fd2001
    3f40:			; <UNDEFINED> instruction: 0xe6d7e892
    3f44:	movwcc	r4, #5672	; 0x1628
    3f48:			; <UNDEFINED> instruction: 0xf7ff602b
    3f4c:	svceq	0x00c3fe4b
    3f50:	bicsvc	lr, sl, #339968	; 0x53000
    3f54:	bl	fe838520 <progname@@Base+0xfe8214dc>
    3f58:	bl	fea04788 <progname@@Base+0xfe9ed744>
    3f5c:	addmi	r0, sl, #4, 2
    3f60:	addhi	pc, r1, r0, asr #32
    3f64:	beq	13ee14 <progname@@Base+0x127dd0>
    3f68:	tsteq	sl, r4, lsl #22
    3f6c:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    3f70:	mrc2	7, 0, pc, cr8, cr15, {7}
    3f74:	ble	ffdd55fc <progname@@Base+0xffdbe5b8>
    3f78:	blmi	13bdbe8 <progname@@Base+0x13a6ba4>
    3f7c:	ldmdbmi	r2, {r0, r2, r9, sp}^
    3f80:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    3f84:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    3f88:	svc	0x00b6f7fc
    3f8c:	tstcs	r1, ip, asr #22
    3f90:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    3f94:			; <UNDEFINED> instruction: 0x4602681b
    3f98:			; <UNDEFINED> instruction: 0xf7fd4620
    3f9c:	smlsldx	lr, sp, r0, r8
    3fa0:	andcs	r4, r5, #68, 22	; 0x11000
    3fa4:	andcs	r4, r0, r9, asr #18
    3fa8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    3fac:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    3fb0:	svc	0x00a2f7fc
    3fb4:	tstcs	r1, r0, lsl #8
    3fb8:	strmi	r9, [r2], -r4, lsl #22
    3fbc:			; <UNDEFINED> instruction: 0xf7fd4628
    3fc0:	subcs	lr, r1, lr, asr r8
    3fc4:	ldmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fc8:	strbmi	r4, [r0], -r1, asr #18
    3fcc:	andcs	r4, r5, #58368	; 0xe400
    3fd0:			; <UNDEFINED> instruction: 0xf85b4479
    3fd4:	ldmdavs	ip, {r0, r1, ip, sp}
    3fd8:	svc	0x008ef7fc
    3fdc:	tstcs	r1, r3, lsr r6
    3fe0:	strtmi	r4, [r0], -r2, lsl #12
    3fe4:	stmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fe8:			; <UNDEFINED> instruction: 0xf7fd2041
    3fec:	blmi	c7e004 <progname@@Base+0xc66fc0>
    3ff0:	ldmdbmi	r8!, {r0, r2, r9, sp}
    3ff4:			; <UNDEFINED> instruction: 0xf85b2000
    3ff8:	ldrbtmi	r3, [r9], #-3
    3ffc:			; <UNDEFINED> instruction: 0xf7fc681c
    4000:			; <UNDEFINED> instruction: 0xf8cdef7c
    4004:	mrscs	r8, (UNDEF: 1)
    4008:	strmi	r9, [r2], -r4, lsl #22
    400c:			; <UNDEFINED> instruction: 0xf7fd4620
    4010:	subcs	lr, r1, r6, lsr r8
    4014:	svc	0x00eef7fc
    4018:			; <UNDEFINED> instruction: 0xf7fc2001
    401c:	stmdals	r4, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4020:	svc	0x0088f7fc
    4024:			; <UNDEFINED> instruction: 0xf7fc2042
    4028:	stmdbmi	fp!, {r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    402c:	blmi	84c848 <progname@@Base+0x835804>
    4030:	ldrbtmi	r2, [r9], #-0
    4034:			; <UNDEFINED> instruction: 0xf7fce7cd
    4038:	blmi	7bfdf0 <progname@@Base+0x7a8dac>
    403c:	stmdbmi	r7!, {r0, r2, r9, sp}
    4040:			; <UNDEFINED> instruction: 0xf85b2000
    4044:	ldrbtmi	r3, [r9], #-3
    4048:			; <UNDEFINED> instruction: 0xf7fc681d
    404c:			; <UNDEFINED> instruction: 0xf8cdef56
    4050:	tstcs	r1, r4
    4054:	strls	r9, [r0], #-2820	; 0xfffff4fc
    4058:	strtmi	r4, [r8], -r2, lsl #12
    405c:	stmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4060:			; <UNDEFINED> instruction: 0xf7fc2041
    4064:	strmi	lr, [r6], -r8, asr #31
    4068:	blmi	4958d0 <progname@@Base+0x47e88c>
    406c:	ldmdbmi	ip, {r0, r2, r9, sp}
    4070:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    4074:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    4078:	svc	0x003ef7fc
    407c:	andhi	pc, ip, sp, asr #17
    4080:	blls	10c48c <progname@@Base+0xf5448>
    4084:	stmib	sp, {r1, sl, ip, pc}^
    4088:	strmi	sl, [r2], -r0, lsl #12
    408c:			; <UNDEFINED> instruction: 0xf7fc4628
    4090:	strdcs	lr, [r1], #-246	; 0xffffff0a
    4094:	svc	0x00aef7fc
    4098:	andeq	r3, r1, sl, lsl #4
    409c:	andeq	r0, r0, r8, lsl r1
    40a0:	ldrdeq	r3, [r1], -r2
    40a4:	andeq	r0, r0, r4, lsr r1
    40a8:	andeq	r2, r0, r4, lsr #9
    40ac:	andeq	r2, r0, lr, asr #11
    40b0:	andeq	r2, r0, r0, lsr #10
    40b4:	andeq	r0, r0, r0, lsr #2
    40b8:	andeq	r0, r0, r4, lsr #2
    40bc:	andeq	r3, r1, r6, lsl r2
    40c0:	andeq	r0, r0, r4, lsl r1
    40c4:	andeq	r2, r0, sl, asr #4
    40c8:	andeq	r2, r0, ip, ror #6
    40cc:	andeq	r2, r0, r8, lsr #4
    40d0:	strdeq	r2, [r0], -r0
    40d4:	andeq	r2, r0, lr, lsl #4
    40d8:	andeq	r2, r0, lr, lsl #3
    40dc:	andeq	r2, r0, sl, ror #3
    40e0:	andeq	r2, r0, r4, lsl #4
    40e4:	svcmi	0x00f0e92d
    40e8:			; <UNDEFINED> instruction: 0xf8df468b
    40ec:	addlt	r9, r7, ip, lsr #1
    40f0:	strmi	r4, [r4], -sl, lsr #22
    40f4:	stmdbmi	sl!, {r0, r3, r4, r5, r6, r7, sl, lr}
    40f8:			; <UNDEFINED> instruction: 0xf8594658
    40fc:	ldrbtmi	sl, [r9], #-3
    4100:	ldrdcc	pc, [r0], -sl
    4104:			; <UNDEFINED> instruction: 0xf7fc9305
    4108:	stmdacs	r0, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
    410c:			; <UNDEFINED> instruction: 0x4621d03b
    4110:	stmdage	r3, {r0, r1, r2, r9, sl, lr}
    4114:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
    4118:			; <UNDEFINED> instruction: 0x600cf8bd
    411c:	cmnlt	lr, r4, lsl #24
    4120:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
    4124:	streq	lr, [r6], r4, lsl #22
    4128:	stmdahi	r3!, {r3, r4, r5, r6, r7, sl, lr}^
    412c:			; <UNDEFINED> instruction: 0xf8344642
    4130:	tstcs	r1, r4, lsl #22
    4134:	strls	r4, [r0, #-1592]	; 0xfffff9c8
    4138:	svc	0x00a0f7fc
    413c:	mvnsle	r4, r6, lsr #5
    4140:			; <UNDEFINED> instruction: 0xf7fc4638
    4144:	blmi	63ffec <progname@@Base+0x628fa8>
    4148:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    414c:	ldmdblt	fp!, {r0, r1, r3, r4, fp, sp, lr}
    4150:			; <UNDEFINED> instruction: 0xf8da9a05
    4154:	addsmi	r3, sl, #0
    4158:	andlt	sp, r7, fp, lsl r1
    415c:	svchi	0x00f0e8bd
    4160:	andcs	r4, r5, #294912	; 0x48000
    4164:	ldrbtmi	r2, [r9], #-0
    4168:	mcr	7, 6, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    416c:			; <UNDEFINED> instruction: 0xf8da9a05
    4170:	addsmi	r3, sl, #0
    4174:	tstle	ip, r1, lsl #12
    4178:	andcs	r4, r1, sl, asr r6
    417c:	pop	{r0, r1, r2, ip, sp, pc}
    4180:			; <UNDEFINED> instruction: 0xf7fc4ff0
    4184:	ldrbmi	fp, [r8], -sp, ror #30
    4188:	mrc	7, 6, APSR_nzcv, cr4, cr12, {7}
    418c:			; <UNDEFINED> instruction: 0xf7fc2001
    4190:			; <UNDEFINED> instruction: 0xf7fcef32
    4194:	svclt	0x0000eebe
    4198:	andeq	r2, r1, ip, asr #27
    419c:	andeq	r0, r0, r8, lsl r1
    41a0:	andeq	r1, r0, lr, lsr #21
    41a4:	andeq	r2, r0, r4, lsl r2
    41a8:	andeq	r0, r0, r4, lsr r1
    41ac:	andeq	r2, r0, r6, ror #3
    41b0:	svcmi	0x00f0e92d
    41b4:	mcrrmi	0, 8, fp, r0, cr11
    41b8:			; <UNDEFINED> instruction: 0x460f4698
    41bc:	ldrbtmi	r4, [ip], #-1537	; 0xfffff9ff
    41c0:	stmdage	r7, {r2, sl, ip, pc}
    41c4:			; <UNDEFINED> instruction: 0x46254691
    41c8:	stmdbpl	fp!, {r2, r3, r4, r5, sl, fp, lr}
    41cc:	ldmdavs	fp, {r0, r2, r8, r9, ip, pc}
    41d0:			; <UNDEFINED> instruction: 0xf7ff9309
    41d4:			; <UNDEFINED> instruction: 0xf8bdfd43
    41d8:			; <UNDEFINED> instruction: 0xf1b9301c
    41dc:			; <UNDEFINED> instruction: 0xf8dd0f00
    41e0:	movwls	fp, #4128	; 0x1020
    41e4:	blls	7b774 <progname@@Base+0x64730>
    41e8:	beq	4032c <progname@@Base+0x292e8>
    41ec:	bl	2d6ac4 <progname@@Base+0x2bfa80>
    41f0:	blmi	d05804 <progname@@Base+0xcee7c0>
    41f4:	movwls	r4, #13435	; 0x347b
    41f8:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    41fc:	blls	128e0c <progname@@Base+0x111dc8>
    4200:			; <UNDEFINED> instruction: 0x464b589e
    4204:			; <UNDEFINED> instruction: 0x469a46d1
    4208:	bcs	1e2d8 <progname@@Base+0x7294>
    420c:	blls	786dc <progname@@Base+0x61698>
    4210:	ldmdblt	fp, {r2, r3, r4, r6, r9, sl, lr}
    4214:	strcc	lr, [r4], #-15
    4218:	andle	r4, ip, r5, lsr #5
    421c:	strbmi	r8, [fp, #-2147]	; 0xfffff79d
    4220:	ldmdavs	r3!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    4224:	ldmiblt	r3!, {r0, r5, fp, pc}^
    4228:	ldrtmi	r4, [r8], -r2, asr #12
    422c:			; <UNDEFINED> instruction: 0xf7ff3404
    4230:	adcmi	pc, r5, #1163264	; 0x11c000
    4234:			; <UNDEFINED> instruction: 0xf109d1f2
    4238:	strbmi	r0, [r2], -r1, lsl #18
    423c:	ldrtmi	r2, [r8], -r0, lsl #2
    4240:			; <UNDEFINED> instruction: 0xf9d4f7ff
    4244:	bicsle	r4, pc, sl, asr #11
    4248:	stmiblt	fp, {r0, r1, r4, r5, fp, sp, lr}^
    424c:	bls	116ed0 <progname@@Base+0xffe8c>
    4250:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4254:	blls	172968 <progname@@Base+0x15b924>
    4258:	ldmdavs	fp, {r0, r3, r9, fp, ip, pc}
    425c:			; <UNDEFINED> instruction: 0xd129429a
    4260:	pop	{r0, r1, r3, ip, sp, pc}
    4264:			; <UNDEFINED> instruction: 0x460a8ff0
    4268:	stmdbls	r2, {r0, sp}
    426c:	mrc	7, 7, APSR_nzcv, cr10, cr12, {7}
    4270:	ldrb	r8, [r9, r1, lsr #16]
    4274:	stmdbls	r3, {r1, r3, r6, r9, sl, lr}
    4278:			; <UNDEFINED> instruction: 0xf7fc2001
    427c:			; <UNDEFINED> instruction: 0xe7c6eef4
    4280:			; <UNDEFINED> instruction: 0xf7fc200a
    4284:	strb	lr, [r1, r8, ror #29]!
    4288:	andcs	r4, r5, #278528	; 0x44000
    428c:	ldrbtmi	r2, [r9], #-0
    4290:	mrc	7, 1, APSR_nzcv, cr2, cr12, {7}
    4294:	bls	26aeb0 <progname@@Base+0x253e6c>
    4298:	addsmi	r6, sl, #1769472	; 0x1b0000
    429c:	tstle	r9, r1, lsl #12
    42a0:	andlt	r2, fp, r1
    42a4:	svcmi	0x00f0e8bd
    42a8:	mrclt	7, 6, APSR_nzcv, cr10, cr12, {7}
    42ac:	bls	116ec4 <progname@@Base+0xffe80>
    42b0:			; <UNDEFINED> instruction: 0xe7c958d6
    42b4:	mcr	7, 1, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    42b8:	andeq	r2, r1, r2, lsl #26
    42bc:	andeq	r0, r0, r8, lsl r1
    42c0:	andeq	r0, r0, ip, lsl r1
    42c4:	andeq	r2, r0, r4, ror r1
    42c8:	andeq	r2, r0, lr, ror r1
    42cc:	andeq	r0, r0, r4, lsr r1
    42d0:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    42d4:	andcs	fp, r0, #8, 10	; 0x2000000
    42d8:	msrcc	(UNDEF: 109), r4
    42dc:	mrc	7, 1, APSR_nzcv, cr12, cr12, {7}
    42e0:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    42e4:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    42e8:	mcr	7, 1, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    42ec:	rscscc	pc, pc, pc, asr #32
    42f0:	svclt	0x0000bd08
    42f4:	ldrdeq	r2, [r0], -r6
    42f8:	push	{r0, r1, r4, r6, r7, r8, sl, fp, ip}
    42fc:			; <UNDEFINED> instruction: 0xf10247f0
    4300:	svclt	0x0058050e
    4304:			; <UNDEFINED> instruction: 0xf04f461d
    4308:	rscne	r0, sp, r0, lsr #16
    430c:	vmlsne.f32	s29, s10, s30
    4310:	movweq	lr, #23470	; 0x5bae
    4314:	stmdbeq	r0, {r1, r2, r3, r6, r7, r8, ip, sp, lr, pc}
    4318:	strmi	r1, [r3], #-3164	; 0xfffff3a4
    431c:	strtmi	r4, [r0], #-607	; 0xfffffda1
    4320:	svclt	0x00c22900
    4324:			; <UNDEFINED> instruction: 0x4684463e
    4328:	beq	4046c <progname@@Base+0x29428>
    432c:	bcs	3b77c <progname@@Base+0x24738>
    4330:			; <UNDEFINED> instruction: 0xf81cdd0a
    4334:	ldmiblt	fp, {r0, sl, fp, ip, sp}
    4338:	and	r4, r2, r3, ror #12
    433c:	blmi	82390 <progname@@Base+0x6b34c>
    4340:	ldmibne	ip, {r2, r4, r5, r6, r8, fp, ip, sp, pc}
    4344:	lfmle	f4, 2, [r9], #660	; 0x294
    4348:	beq	80778 <progname@@Base+0x69734>
    434c:	ldrbmi	r4, [r1, #-1268]	; 0xfffffb0c
    4350:	mvnle	r4, lr, asr #8
    4354:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    4358:	andeq	lr, r5, r0, lsr #23
    435c:	bicsle	r4, pc, pc, lsr #8
    4360:	pop	{r6, r9, sl, lr}
    4364:	svclt	0x000087f0
    4368:	svcmi	0x00f0e92d
    436c:	cdpmi	0, 4, cr11, cr15, cr11, {4}
    4370:			; <UNDEFINED> instruction: 0xf8df460d
    4374:			; <UNDEFINED> instruction: 0x4614c13c
    4378:	ldmdavs	r7, {r1, r2, r3, r4, r5, r6, sl, lr}
    437c:	cmncc	r2, r4, asr #12	; <UNPREDICTABLE>
    4380:			; <UNDEFINED> instruction: 0xf856aa03
    4384:	ldrmi	r8, [r9], ip
    4388:	strvc	lr, [r7, #-2509]	; 0xfffff633
    438c:			; <UNDEFINED> instruction: 0xf04f2301
    4390:	movwls	r0, #15360	; 0x3c00
    4394:	ldrdvc	pc, [r0], -r8
    4398:			; <UNDEFINED> instruction: 0xf8cd2320
    439c:	pkhbtmi	ip, r2, r0
    43a0:	movwcc	lr, #22989	; 0x59cd
    43a4:	svcls	0x00149709
    43a8:	ldcl	7, cr15, [r6, #1008]	; 0x3f0
    43ac:	suble	r2, r2, r0, lsl #16
    43b0:	mrc	7, 1, APSR_nzcv, cr8, cr12, {7}
    43b4:	strmi	r6, [r3], r3, lsl #16
    43b8:			; <UNDEFINED> instruction: 0xf0333b16
    43bc:	cmple	r8, r0, lsl r3
    43c0:	svceq	0x0000f1b9
    43c4:	movwcs	sp, #32770	; 0x8002
    43c8:	andcc	pc, r0, r9, asr #17
    43cc:	bge	5e460 <progname@@Base+0x4741c>
    43d0:	msrcc	(UNDEF: 107), r4
    43d4:	strls	r4, [r2, #-1616]	; 0xfffff9b0
    43d8:	andcc	pc, r4, sp, lsr #17
    43dc:			; <UNDEFINED> instruction: 0xf8ad2300
    43e0:			; <UNDEFINED> instruction: 0xf7fc3006
    43e4:	ldrhlt	lr, [r0, #218]!	; 0xda
    43e8:	ldrdeq	pc, [r0], -fp
    43ec:			; <UNDEFINED> instruction: 0xf0303816
    43f0:	teqle	r5, r0, lsl r0
    43f4:	blcs	fffde488 <progname@@Base+0xfffc7444>
    43f8:	stccs	13, cr13, [r0, #-256]	; 0xffffff00
    43fc:	strtmi	sp, [sl], -lr, asr #32
    4400:			; <UNDEFINED> instruction: 0xf6444650
    4404:			; <UNDEFINED> instruction: 0xf7fc3160
    4408:	bllt	fe03fab0 <progname@@Base+0xfe028a6c>
    440c:	orrvc	pc, r0, #1325400064	; 0x4f000000
    4410:	mvnlt	r6, r3, lsr #32
    4414:	bls	25c4fc <progname@@Base+0x2454b8>
    4418:	ldrdcc	pc, [r0], -r8
    441c:			; <UNDEFINED> instruction: 0xd143429a
    4420:	pop	{r0, r1, r3, ip, sp, pc}
    4424:			; <UNDEFINED> instruction: 0xf8bd8ff0
    4428:	eorvs	r3, r3, r4
    442c:			; <UNDEFINED> instruction: 0xf8bdb17f
    4430:	eorsvs	r3, fp, r6
    4434:	blls	1fe3f8 <progname@@Base+0x1e73b4>
    4438:	tstlt	pc, r3, lsr #32
    443c:	eorsvs	r9, fp, r6, lsl #22
    4440:	svceq	0x0000f1b9
    4444:	blls	1787e8 <progname@@Base+0x1617a4>
    4448:	andcc	pc, r0, r9, asr #17
    444c:	andcs	lr, r0, r3, ror #15
    4450:	ldmdami	r8, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4454:			; <UNDEFINED> instruction: 0xf7fc4478
    4458:			; <UNDEFINED> instruction: 0xf04fed6e
    445c:			; <UNDEFINED> instruction: 0xe7da30ff
    4460:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    4464:	stcl	7, cr15, [r6, #-1008]!	; 0xfffffc10
    4468:	rscscc	pc, pc, pc, asr #32
    446c:	ldmdami	r3, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4470:			; <UNDEFINED> instruction: 0xf7fc4478
    4474:			; <UNDEFINED> instruction: 0xf04fed60
    4478:			; <UNDEFINED> instruction: 0xe7cc30ff
    447c:	andcs	r4, r5, #16, 18	; 0x40000
    4480:	ldrbtmi	r4, [r9], #-2832	; 0xfffff4f0
    4484:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    4488:	ldc	7, cr15, [r6, #-1008]!	; 0xfffffc10
    448c:	strmi	r2, [r2], -r1, lsl #2
    4490:			; <UNDEFINED> instruction: 0xf7fc4620
    4494:			; <UNDEFINED> instruction: 0xf04fedf4
    4498:			; <UNDEFINED> instruction: 0xe7bc30ff
    449c:	strtmi	r4, [r8], -sl, lsl #18
    44a0:	andcs	r4, r5, #8, 22	; 0x2000
    44a4:			; <UNDEFINED> instruction: 0xe7ed4479
    44a8:	ldc	7, cr15, [r2, #-1008]!	; 0xfffffc10
    44ac:	andeq	r2, r1, r8, asr #22
    44b0:	andeq	r0, r0, r8, lsl r1
    44b4:	andeq	r1, r0, r8, ror pc
    44b8:	andeq	r1, r0, lr, ror pc
    44bc:	ldrdeq	r1, [r0], -r0
    44c0:	andeq	r1, r0, r2, ror pc
    44c4:	andeq	r0, r0, r0, lsr #2
    44c8:	andeq	r1, r0, r4, ror pc
    44cc:	addlt	fp, r4, r0, ror r5
    44d0:	strcs	r4, [r0, #-3085]	; 0xfffff3f3
    44d4:	strtmi	r4, [fp], -sp, lsl #28
    44d8:			; <UNDEFINED> instruction: 0x4629447c
    44dc:	stmibpl	r4!, {r1, r9, fp, sp, pc}
    44e0:	strls	r9, [r2, #-1280]	; 0xfffffb00
    44e4:	strls	r6, [r3, #-2085]	; 0xfffff7db
    44e8:			; <UNDEFINED> instruction: 0xff3ef7ff
    44ec:	stmdals	r2, {r4, r5, r8, fp, ip, sp, pc}
    44f0:	stmdavs	r3!, {r0, r1, r9, fp, ip, pc}
    44f4:			; <UNDEFINED> instruction: 0xd104429a
    44f8:	ldcllt	0, cr11, [r0, #-16]!
    44fc:	addvc	pc, r0, pc, asr #8
    4500:			; <UNDEFINED> instruction: 0xf7fce7f6
    4504:	svclt	0x0000ed06
    4508:	andeq	r2, r1, r8, ror #19
    450c:	andeq	r0, r0, r8, lsl r1
    4510:	svcmi	0x00f0e92d
    4514:			; <UNDEFINED> instruction: 0xf8df4607
    4518:	ldrmi	r8, [fp], r4, asr #3
    451c:	addslt	r4, r1, r0, ror r8
    4520:			; <UNDEFINED> instruction: 0x460e44f8
    4524:	ldcls	6, cr4, [sl, #-80]	; 0xffffffb0
    4528:	andls	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    452c:	ldrdcc	pc, [r0], -r9
    4530:	ldrbmi	r9, [fp], -pc, lsl #6
    4534:	svceq	0x0000f1bb
    4538:	movwcs	sp, #33025	; 0x8101
    453c:	ldmdblt	sp!, {r0, r1, r3, r4, r7, r9, sl, lr}
    4540:			; <UNDEFINED> instruction: 0x4621465a
    4544:	movwls	r4, #17968	; 0x4630
    4548:	mrc2	7, 6, pc, cr6, cr15, {7}
    454c:	strmi	r9, [r5], -r4, lsl #22
    4550:	beq	94098c <progname@@Base+0x929948>
    4554:	cmncc	r2, r4, asr #12	; <UNPREDICTABLE>
    4558:	movwls	r4, #46648	; 0xb638
    455c:	movwcs	r4, #1618	; 0x652
    4560:	strpl	lr, [ip], #-2509	; 0xfffff633
    4564:	stmib	sp, {r1, r2, r3, r9, sl, ip, pc}^
    4568:			; <UNDEFINED> instruction: 0xf7fc3309
    456c:	orrslt	lr, r8, #62976	; 0xf600
    4570:	svceq	0x0008f1bb
    4574:			; <UNDEFINED> instruction: 0xf7fcd17b
    4578:	stmdavs	r1, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}
    457c:			; <UNDEFINED> instruction: 0xf1a14683
    4580:			; <UNDEFINED> instruction: 0xf0320216
    4584:	cmnle	r2, r0, lsl r3
    4588:	svcvc	0x0080f5b4
    458c:			; <UNDEFINED> instruction: 0xf5b4bf18
    4590:	svclt	0x00b47f00
    4594:	andcs	r2, r0, #268435456	; 0x10000000
    4598:	svclt	0x00142916
    459c:			; <UNDEFINED> instruction: 0xf0022200
    45a0:	bllt	484dac <progname@@Base+0x46dd68>
    45a4:			; <UNDEFINED> instruction: 0xf644aa07
    45a8:	ldrtmi	r3, [r8], -ip, ror #2
    45ac:	andsmi	pc, ip, sp, lsr #17
    45b0:	andspl	pc, lr, sp, lsr #17
    45b4:			; <UNDEFINED> instruction: 0xf7fc9608
    45b8:	ldrdlt	lr, [r8, #-192]!	; 0xffffff40
    45bc:	ldrdcc	pc, [r0], -fp
    45c0:			; <UNDEFINED> instruction: 0xf0333b16
    45c4:	cmple	r9, r0, lsl r3
    45c8:			; <UNDEFINED> instruction: 0x46384632
    45cc:	msrcc	(UNDEF: 97), r4
    45d0:	stcl	7, cr15, [r2], {252}	; 0xfc
    45d4:	teqle	r1, r0, lsl #16
    45d8:	bls	3cc5e0 <progname@@Base+0x3b559c>
    45dc:	ldrdcc	pc, [r0], -r9
    45e0:			; <UNDEFINED> instruction: 0xd179429a
    45e4:	pop	{r0, r4, ip, sp, pc}
    45e8:			; <UNDEFINED> instruction: 0xf5b48ff0
    45ec:			; <UNDEFINED> instruction: 0xf04f7f80
    45f0:	svclt	0x00cb0101
    45f4:	addmi	pc, r0, pc, asr #8
    45f8:	andpl	pc, r0, pc, asr #8
    45fc:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    4600:	orrvc	pc, r0, #1325400064	; 0x4f000000
    4604:			; <UNDEFINED> instruction: 0xf7fc9305
    4608:	andls	lr, r4, r2, lsr #24
    460c:	suble	r2, lr, r0, lsl #16
    4610:	ldrtmi	r0, [r1], -r2, ror #2
    4614:	stcl	7, cr15, [r4], #-1008	; 0xfffffc10
    4618:	ldrbmi	r9, [r2], -r4, lsl #22
    461c:	cmncc	r2, r4, asr #12	; <UNPREDICTABLE>
    4620:	movwls	r4, #58936	; 0xe638
    4624:	movwls	r9, #56069	; 0xdb05
    4628:	ldc	7, cr15, [r6], {252}	; 0xfc
    462c:	stmdals	r4, {r1, r7, r9, sl, lr}
    4630:	ldc	7, cr15, [lr], #-1008	; 0xfffffc10
    4634:	svceq	0x0000f1ba
    4638:			; <UNDEFINED> instruction: 0xe7cdd1b4
    463c:	tstcs	r1, r9, lsr #20
    4640:	strcs	r4, [r8], -r9, lsr #22
    4644:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    4648:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    464c:	ldmdavs	r3, {r0, r1, ip, pc}
    4650:	ldmdavs	r8!, {r1, r2, r5, r9, fp, lr}
    4654:	strls	r4, [r2, #-1146]	; 0xfffffb86
    4658:	strmi	lr, [r0], -sp, asr #19
    465c:	stc	7, cr15, [lr, #-1008]	; 0xfffffc10
    4660:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    4664:	stcl	7, cr15, [r6], #-1008	; 0xfffffc10
    4668:	rscscc	pc, pc, pc, asr #32
    466c:	stmdami	r1!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    4670:			; <UNDEFINED> instruction: 0xf7fc4478
    4674:			; <UNDEFINED> instruction: 0xf04fec60
    4678:			; <UNDEFINED> instruction: 0xe7ae30ff
    467c:	tstcs	r1, r9, lsl sl
    4680:			; <UNDEFINED> instruction: 0x26084b19
    4684:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    4688:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    468c:	ldmdavs	r3, {r0, r1, ip, pc}
    4690:	ldmdavs	r8!, {r0, r3, r4, r9, fp, lr}
    4694:	strls	r4, [r2, #-1146]	; 0xfffffb86
    4698:	strmi	lr, [r0], -sp, asr #19
    469c:	stcl	7, cr15, [lr], #1008	; 0x3f0
    46a0:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    46a4:	mcrr	7, 15, pc, r6, cr12	; <UNPREDICTABLE>
    46a8:	rscscc	pc, pc, pc, asr #32
    46ac:	blmi	3be508 <progname@@Base+0x3a74c4>
    46b0:	ldmdbmi	r3, {r0, r2, r9, sp}
    46b4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    46b8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    46bc:	ldc	7, cr15, [ip], {252}	; 0xfc
    46c0:	tstcs	r1, r8, lsl #22
    46c4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    46c8:			; <UNDEFINED> instruction: 0x4602681b
    46cc:			; <UNDEFINED> instruction: 0xf7fc4620
    46d0:			; <UNDEFINED> instruction: 0xf04fecd6
    46d4:			; <UNDEFINED> instruction: 0xe78030ff
    46d8:	ldc	7, cr15, [sl], {252}	; 0xfc
    46dc:	andeq	r2, r1, r0, lsr #19
    46e0:	andeq	r0, r0, r8, lsl r1
    46e4:	andeq	r0, r0, r4, lsl r1
    46e8:	andeq	r0, r0, r0, lsr #2
    46ec:	andeq	r1, r0, ip, asr #28
    46f0:	andeq	r1, r0, r2, ror #28
    46f4:	andeq	r1, r0, r4, ror #27
    46f8:	ldrdeq	r1, [r0], -r4
    46fc:	andeq	r1, r0, sl, ror #27
    4700:	andeq	r1, r0, r4, lsl #16
    4704:	mvnsmi	lr, sp, lsr #18
    4708:			; <UNDEFINED> instruction: 0xf101b082
    470c:	strmi	r0, [sp], -r8, lsl #12
    4710:			; <UNDEFINED> instruction: 0xf7fc4680
    4714:			; <UNDEFINED> instruction: 0x4604ec7c
    4718:			; <UNDEFINED> instruction: 0xf7fc4630
    471c:	strtmi	lr, [r0], #-3192	; 0xfffff388
    4720:			; <UNDEFINED> instruction: 0xf7fc3002
    4724:	mvnlt	lr, r8, lsr ip
    4728:			; <UNDEFINED> instruction: 0xf04f4b10
    472c:	strdcs	r3, [r1, -pc]
    4730:	ldrbtmi	r9, [fp], #-1537	; 0xfffff9ff
    4734:	andhi	pc, r0, sp, asr #17
    4738:			; <UNDEFINED> instruction: 0xf7fc4607
    473c:	stmdbmi	ip, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    4740:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    4744:	ldc	7, cr15, [r8], #1008	; 0x3f0
    4748:	rsbvs	r2, fp, r1, lsl #6
    474c:	eorvs	r4, r8, r4, lsl #12
    4750:			; <UNDEFINED> instruction: 0xf7fc4638
    4754:	blx	fed3f614 <progname@@Base+0xfed285d0>
    4758:	stmdbeq	r0, {r2, r7, ip, sp, lr, pc}^
    475c:	andlt	r4, r2, r0, asr #4
    4760:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4764:	rscscc	pc, pc, pc, asr #32
    4768:	svclt	0x0000e7f9
    476c:	andeq	r1, r0, r6, lsr #27
    4770:	muleq	r0, lr, r9
    4774:	push	{r0, r1, r3, r5, r8, r9, fp, lr}
    4778:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    477c:	addslt	r4, r9, sl, lsr #24
    4780:	streq	pc, [r8, -r0, lsl #2]
    4784:	strbtmi	r4, [sl], -r0, lsl #13
    4788:			; <UNDEFINED> instruction: 0xf8532003
    478c:	ldrtmi	r9, [r9], -r4
    4790:	ldrdcc	pc, [r0], -r9
    4794:			; <UNDEFINED> instruction: 0xf7fc9317
    4798:	ldrdcc	lr, [r1], -r4
    479c:	blls	138898 <progname@@Base+0x121854>
    47a0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    47a4:	svcmi	0x0000f5b3
    47a8:	tstcs	r4, r7, lsr r1
    47ac:			; <UNDEFINED> instruction: 0xf7fc4638
    47b0:	andcc	lr, r1, ip, ror #24
    47b4:			; <UNDEFINED> instruction: 0x212ed031
    47b8:			; <UNDEFINED> instruction: 0xf7fc4638
    47bc:	strmi	lr, [r6], -sl, lsl #25
    47c0:	ldfmid	f3, [sl], {168}	; 0xa8
    47c4:	stmdavs	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    47c8:	strcc	fp, [r8], #-397	; 0xfffffe73
    47cc:	strcc	lr, [r8], #-3
    47d0:	stcpl	8, cr15, [r4], {84}	; 0x54
    47d4:			; <UNDEFINED> instruction: 0xf854b15d
    47d8:	ldrtmi	r1, [r0], -r8, lsl #24
    47dc:	bl	12427d4 <progname@@Base+0x122b790>
    47e0:	mvnsle	r2, r0, lsl #16
    47e4:	strtmi	r4, [r8], -r1, asr #12
    47e8:			; <UNDEFINED> instruction: 0xff8cf7ff
    47ec:	ldmdbmi	r0, {r0, r2, r3, sp, lr, pc}
    47f0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    47f4:	bl	14427ec <progname@@Base+0x142b7a8>
    47f8:			; <UNDEFINED> instruction: 0xf8c82200
    47fc:	blx	fec0c814 <progname@@Base+0xfebf57d0>
    4800:			; <UNDEFINED> instruction: 0xf8c8f380
    4804:	ldmdbeq	fp, {}^	; <UNPREDICTABLE>
    4808:	bls	5d5170 <progname@@Base+0x5be12c>
    480c:	ldrdcc	pc, [r0], -r9
    4810:			; <UNDEFINED> instruction: 0xd105429a
    4814:	pop	{r0, r3, r4, ip, sp, pc}
    4818:			; <UNDEFINED> instruction: 0xf04f83f0
    481c:	udf	#17167	; 0x430f
    4820:	bl	1dc2818 <progname@@Base+0x1dab7d4>
    4824:	andeq	r2, r1, r6, asr #14
    4828:	andeq	r0, r0, r8, lsl r1
    482c:	andeq	r2, r1, r0, asr #16
    4830:	andeq	r1, r0, lr, ror #17
    4834:	svcmi	0x00f0e92d
    4838:	ldcmi	0, cr11, [r9], #668	; 0x29c
    483c:	ldcls	6, cr4, [r0, #-56]!	; 0xffffffc8
    4840:	smlabbls	r5, r0, r6, r4
    4844:	ldmibmi	r7!, {r2, r3, r4, r5, r6, sl, lr}
    4848:	mulls	r8, r3, r6
    484c:	movwls	r2, #41472	; 0xa200
    4850:	strls	r4, [r9, #-1571]	; 0xfffff9dd
    4854:	stmdapl	r4!, {r4, r5, r9, sl, lr}^
    4858:	stmdavs	r3!, {r1, r3, r5, r6, sp, lr}
    485c:	strls	r6, [fp], #-42	; 0xffffffd6
    4860:			; <UNDEFINED> instruction: 0xf7fc9325
    4864:	stmdacs	r0, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
    4868:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
    486c:	ldrtmi	r4, [r0], -r7, lsl #12
    4870:	bl	ff342868 <progname@@Base+0xff32b824>
    4874:	andls	r2, r3, pc, lsr #2
    4878:			; <UNDEFINED> instruction: 0xf7fc4640
    487c:	strmi	lr, [r1], lr, asr #23
    4880:			; <UNDEFINED> instruction: 0xf0002800
    4884:			; <UNDEFINED> instruction: 0x46408134
    4888:	smlatbeq	r8, r9, fp, lr
    488c:	bl	8c2884 <progname@@Base+0x8ab840>
    4890:	stmdacs	r0, {r2, ip, pc}
    4894:	teqhi	sl, r0	; <UNPREDICTABLE>
    4898:	strcs	r4, [r0], -r3, lsr #23
    489c:	movwls	r4, #50299	; 0xc47b
    48a0:	ldrbtmi	r4, [fp], #-2978	; 0xfffff45e
    48a4:			; <UNDEFINED> instruction: 0xf04f930d
    48a8:	movwls	r3, #29695	; 0x73ff
    48ac:			; <UNDEFINED> instruction: 0xf7fc4638
    48b0:	strmi	lr, [r4], -sl, lsl #24
    48b4:			; <UNDEFINED> instruction: 0xf0002800
    48b8:			; <UNDEFINED> instruction: 0xf10480d2
    48bc:	strtmi	r0, [r8], -fp, lsl #10
    48c0:	bl	fe9428b8 <progname@@Base+0xfe92b874>
    48c4:	strmi	r2, [r0], r2, lsl #16
    48c8:	ldmibmi	r9, {r0, r2, r3, fp, ip, lr, pc}
    48cc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    48d0:	b	ff3c28c8 <progname@@Base+0xff3ab884>
    48d4:	rscle	r2, r9, r0, lsl #16
    48d8:			; <UNDEFINED> instruction: 0x46284996
    48dc:			; <UNDEFINED> instruction: 0xf7fc4479
    48e0:	stmdacs	r0, {r3, r6, r7, r9, fp, sp, lr, pc}
    48e4:	blls	f8c74 <progname@@Base+0xe1c30>
    48e8:	beq	c0cfc <progname@@Base+0xa9cb8>
    48ec:			; <UNDEFINED> instruction: 0xf5ba44c2
    48f0:	ldmle	fp, {r7, r8, r9, sl, fp, ip, lr}^
    48f4:	stmdaeq	r0, {r0, r1, r3, r4, r8, ip, sp, lr, pc}
    48f8:			; <UNDEFINED> instruction: 0xf04fbf18
    48fc:			; <UNDEFINED> instruction: 0xf1b90801
    4900:			; <UNDEFINED> instruction: 0xf0000f00
    4904:	stmdbls	r4, {r0, r1, r6, r7, pc}
    4908:			; <UNDEFINED> instruction: 0xf7fc4628
    490c:	stmdacs	r0, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    4910:	adcshi	pc, r5, r0, asr #32
    4914:	movwls	r2, #25345	; 0x6301
    4918:			; <UNDEFINED> instruction: 0xf7fc4650
    491c:			; <UNDEFINED> instruction: 0x4682eb3c
    4920:			; <UNDEFINED> instruction: 0xf0002800
    4924:	blls	164b58 <progname@@Base+0x14db14>
    4928:	rscscc	pc, pc, #79	; 0x4f
    492c:	strls	r2, [r1, #-257]	; 0xfffffeff
    4930:	blmi	fe069538 <progname@@Base+0xfe0524f4>
    4934:			; <UNDEFINED> instruction: 0xf7fc447b
    4938:	bge	3bf730 <progname@@Base+0x3a86ec>
    493c:	andcs	r4, r3, r1, asr r6
    4940:	b	fffc2938 <progname@@Base+0xfffab8f4>
    4944:	blls	4b2e0c <progname@@Base+0x49bdc8>
    4948:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    494c:	svcmi	0x0080f5b3
    4950:	adchi	pc, r4, r0
    4954:			; <UNDEFINED> instruction: 0xf7fc4650
    4958:	b	167f410 <progname@@Base+0x16683cc>
    495c:			; <UNDEFINED> instruction: 0xd1a50306
    4960:	strtmi	r7, [ip], -r3, ror #21
    4964:	stmdavc	sl, {r3, r8, fp, ip, pc}
    4968:	addsmi	fp, r3, #-1073741804	; 0xc0000014
    496c:	and	sp, r7, r2
    4970:			; <UNDEFINED> instruction: 0xd105429a
    4974:	svccc	0x0001f814
    4978:	svccs	0x0001f811
    497c:	mvnsle	r2, r0, lsl #22
    4980:	orrsle	r2, r3, r0, lsl #20
    4984:	tstcs	r1, r9, lsl #22
    4988:			; <UNDEFINED> instruction: 0xf1039501
    498c:	blls	1451b4 <progname@@Base+0x12e170>
    4990:			; <UNDEFINED> instruction: 0x46104615
    4994:			; <UNDEFINED> instruction: 0xf04f9300
    4998:	blls	31159c <progname@@Base+0x2fa558>
    499c:	bl	1242994 <progname@@Base+0x122b950>
    49a0:	bge	39624c <progname@@Base+0x37f208>
    49a4:			; <UNDEFINED> instruction: 0xf7fc2003
    49a8:	stmdacs	r0, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    49ac:	svcge	0x007ef47f
    49b0:			; <UNDEFINED> instruction: 0xf4039b12
    49b4:			; <UNDEFINED> instruction: 0xf5b34370
    49b8:			; <UNDEFINED> instruction: 0xf47f4f00
    49bc:	mcrls	15, 0, sl, cr10, cr7, {3}
    49c0:	stccs	8, cr6, [r0, #-212]	; 0xffffff2c
    49c4:	addshi	pc, r6, r0
    49c8:	smlsdls	r6, ip, fp, r4
    49cc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    49d0:	mul	r4, r8, r6
    49d4:	svcpl	0x0004f856
    49d8:			; <UNDEFINED> instruction: 0xf0002d00
    49dc:	strtmi	r8, [r9], -sl, lsl #1
    49e0:			; <UNDEFINED> instruction: 0xf7fc4620
    49e4:	stmdacs	r0, {r1, r2, r6, r9, fp, sp, lr, pc}
    49e8:	addhi	pc, r6, r0
    49ec:			; <UNDEFINED> instruction: 0xf7fc4628
    49f0:	strtmi	lr, [r9], -lr, lsl #22
    49f4:	strmi	r4, [r2], -r7, lsl #12
    49f8:			; <UNDEFINED> instruction: 0xf7fc4620
    49fc:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    4a00:			; <UNDEFINED> instruction: 0xf1b8d1e8
    4a04:	rscle	r0, r5, r0, lsl #30
    4a08:	stmibne	r5!, {r0, r2, r3, r8, r9, fp, ip, pc}^
    4a0c:			; <UNDEFINED> instruction: 0xf1034647
    4a10:	and	r0, r5, r8, lsl #20
    4a14:	beq	240e44 <progname@@Base+0x229e00>
    4a18:	stcvc	8, cr15, [r4], {90}	; 0x5a
    4a1c:	sbcsle	r2, r9, r0, lsl #30
    4a20:	stcne	8, cr15, [r8], {90}	; 0x5a
    4a24:			; <UNDEFINED> instruction: 0xf7fc4628
    4a28:	stmdacs	r0, {r2, r5, r9, fp, sp, lr, pc}
    4a2c:			; <UNDEFINED> instruction: 0x46b8d1f2
    4a30:	strbmi	r9, [r0], -r9, lsl #18
    4a34:			; <UNDEFINED> instruction: 0xf7ff9f06
    4a38:	andls	pc, r7, r5, ror #28
    4a3c:	tstlt	r3, r4, lsl #22
    4a40:			; <UNDEFINED> instruction: 0xf7fc4618
    4a44:			; <UNDEFINED> instruction: 0x4638ea36
    4a48:	bl	19c2a40 <progname@@Base+0x19ab9fc>
    4a4c:	bls	96b680 <progname@@Base+0x95463c>
    4a50:	ldmdavs	fp, {r0, r1, r2, fp, ip, pc}
    4a54:			; <UNDEFINED> instruction: 0xd160429a
    4a58:	pop	{r0, r1, r2, r5, ip, sp, pc}
    4a5c:			; <UNDEFINED> instruction: 0xf0868ff0
    4a60:			; <UNDEFINED> instruction: 0xf1bb0601
    4a64:	svclt	0x00d40f00
    4a68:			; <UNDEFINED> instruction: 0xf0062600
    4a6c:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
    4a70:	strmi	sp, [r1], -r4, ror #1
    4a74:			; <UNDEFINED> instruction: 0xf7fc4638
    4a78:	strcs	lr, [r1], -r6, lsr #21
    4a7c:	b	63e6dc <progname@@Base+0x627698>
    4a80:			; <UNDEFINED> instruction: 0xf43f0806
    4a84:	movwcs	sl, #3859	; 0xf13
    4a88:	strb	r9, [r5, -r6, lsl #6]
    4a8c:	stmdaeq	r6, {r3, r4, r9, fp, sp, lr, pc}
    4a90:			; <UNDEFINED> instruction: 0xf8cdbf18
    4a94:			; <UNDEFINED> instruction: 0xf43f9018
    4a98:	ldr	sl, [sp, -r0, ror #30]!
    4a9c:	stmiblt	fp!, {r1, r2, r8, r9, fp, ip, pc}
    4aa0:	svceq	0x0000f1b8
    4aa4:	svcge	0x0056f43f
    4aa8:			; <UNDEFINED> instruction: 0xf10b9b09
    4aac:			; <UNDEFINED> instruction: 0x465132ff
    4ab0:	movwls	r9, #2056	; 0x808
    4ab4:			; <UNDEFINED> instruction: 0xf7ff9b0a
    4ab8:			; <UNDEFINED> instruction: 0x9007febd
    4abc:	blcs	2b6e0 <progname@@Base+0x1469c>
    4ac0:	svcge	0x0048f47f
    4ac4:			; <UNDEFINED> instruction: 0xf7fc4650
    4ac8:			; <UNDEFINED> instruction: 0xe7b7e9f4
    4acc:	strmi	r9, [r2], -r9, lsl #22
    4ad0:			; <UNDEFINED> instruction: 0xf1094651
    4ad4:	movwls	r0, #1
    4ad8:			; <UNDEFINED> instruction: 0xf7ff9b0a
    4adc:	stmdacs	r0, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    4ae0:			; <UNDEFINED> instruction: 0x4643bf14
    4ae4:	andls	r2, r7, r0, lsl #6
    4ae8:	rscle	r2, r7, r0, lsl #22
    4aec:	ldrdls	lr, [r4], -ip
    4af0:	svcls	0x0006e6d2
    4af4:	ldrb	r2, [r9], r0, lsl #12
    4af8:	svcls	0x00069809
    4afc:	mrc2	7, 1, pc, cr10, cr15, {7}
    4b00:	ldr	r9, [fp, r7]
    4b04:	mvnscc	pc, #79	; 0x4f
    4b08:	ldr	r9, [pc, r7, lsl #6]
    4b0c:			; <UNDEFINED> instruction: 0xf04f4638
    4b10:	movwls	r3, #29695	; 0x73ff
    4b14:	bl	42b0c <progname@@Base+0x2bac8>
    4b18:			; <UNDEFINED> instruction: 0xf7fce798
    4b1c:	svclt	0x0000e9fa
    4b20:	andeq	r2, r1, ip, ror r6
    4b24:	andeq	r0, r0, r8, lsl r1
    4b28:	andeq	r1, r0, ip, asr #24
    4b2c:	andeq	r2, r1, r2, ror #14
    4b30:	andeq	r1, r0, r2, lsl ip
    4b34:	andeq	r1, r0, r8, lsl #24
    4b38:			; <UNDEFINED> instruction: 0x00001bb4
    4b3c:	andeq	r2, r1, r8, lsr r6
    4b40:	stmdavs	r3, {r7, r8, ip, sp, pc}
    4b44:	stmdavs	r2, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
    4b48:			; <UNDEFINED> instruction: 0x4604b510
    4b4c:	stmdblt	r2!, {r3, r4, r9, sl, lr}
    4b50:	b	fe842b48 <progname@@Base+0xfe82bb04>
    4b54:	eorvs	r2, r3, r0, lsl #6
    4b58:			; <UNDEFINED> instruction: 0xf7fcbd10
    4b5c:	movwcs	lr, #2800	; 0xaf0
    4b60:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    4b64:	svclt	0x00004770
    4b68:	svcmi	0x00f0e92d
    4b6c:	stcmi	0, cr11, [r0], {163}	; 0xa3
    4b70:			; <UNDEFINED> instruction: 0xf8df4699
    4b74:			; <UNDEFINED> instruction: 0xf103c200
    4b78:	ldrbtmi	r0, [ip], #-1288	; 0xfffffaf8
    4b7c:	strmi	r9, [r7], -r5, lsl #2
    4b80:			; <UNDEFINED> instruction: 0xf8542600
    4b84:	strtmi	r1, [r3], -ip
    4b88:			; <UNDEFINED> instruction: 0xf8c94628
    4b8c:	andls	r6, r7, #4
    4b90:	tstls	r6, ip, lsl #12
    4b94:	ldrtmi	r6, [r9], -r3, lsr #16
    4b98:	andvs	pc, r0, r9, asr #17
    4b9c:			; <UNDEFINED> instruction: 0xf7fc9321
    4ba0:	strbmi	lr, [r8], -r2, ror #19
    4ba4:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    4ba8:	rsble	r2, r0, r0, lsl #16
    4bac:	blcs	be2ca0 <progname@@Base+0xbcbc5c>
    4bb0:	blls	178d6c <progname@@Base+0x161d28>
    4bb4:			; <UNDEFINED> instruction: 0xb3a6681e
    4bb8:	stcls	12, cr4, [r5, #-444]	; 0xfffffe44
    4bbc:			; <UNDEFINED> instruction: 0xf8dd447c
    4bc0:			; <UNDEFINED> instruction: 0x4623801c
    4bc4:	ldrmi	r4, [r9], ip, asr #12
    4bc8:			; <UNDEFINED> instruction: 0xf7fc4630
    4bcc:	strmi	lr, [r4], r0, lsr #20
    4bd0:	subsle	r2, r6, r0, lsl #16
    4bd4:	ldmne	r3!, {r1, r6, r9, sl, fp, ip}
    4bd8:	bcs	a9bea8 <progname@@Base+0xa84e64>
    4bdc:	eor	sp, r2, r4
    4be0:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    4be4:			; <UNDEFINED> instruction: 0xd1212a2a
    4be8:	bl	feb12bf4 <progname@@Base+0xfeafbbb0>
    4bec:	strmi	r0, [r1], -r0, lsl #20
    4bf0:	mvnsle	r2, r0, lsl #16
    4bf4:			; <UNDEFINED> instruction: 0xf7fc4648
    4bf8:	strmi	lr, [r6], -r6, lsl #19
    4bfc:	ldrbmi	fp, [r2], -lr, lsl #3
    4c00:	strbmi	r9, [r3], -r0, lsl #8
    4c04:			; <UNDEFINED> instruction: 0x46384631
    4c08:	mrc2	7, 0, pc, cr4, cr15, {7}
    4c0c:	ldrtmi	r4, [r0], -r2, lsl #13
    4c10:	stmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c14:	svceq	0x0000f1ba
    4c18:			; <UNDEFINED> instruction: 0xf855d029
    4c1c:	cdpcs	15, 0, cr6, cr0, cr4, {0}
    4c20:	strcs	sp, [r1], #-466	; 0xfffffe2e
    4c24:	strmi	lr, [r1], -r4, lsr #32
    4c28:	beq	40d6c <progname@@Base+0x29d28>
    4c2c:	svclt	0x00042a2f
    4c30:	mvnscc	pc, r0, lsl #2
    4c34:	tstle	r7, r3, ror r8
    4c38:	sbcsle	r2, fp, r0, lsl #18
    4c3c:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    4c40:	tstle	r1, pc, lsr #20
    4c44:	ldrb	r3, [r7, r1, lsl #18]!
    4c48:			; <UNDEFINED> instruction: 0xf7fc4630
    4c4c:	strmi	lr, [r6], -r4, asr #18
    4c50:	ldrdcs	lr, [r4, -r4]
    4c54:			; <UNDEFINED> instruction: 0xf7fc4628
    4c58:	stmdacs	r0, {r3, r4, r9, fp, sp, lr, pc}
    4c5c:			; <UNDEFINED> instruction: 0xf8ddd170
    4c60:	stmdavs	r0!, {r2, r5, ip, pc}^
    4c64:			; <UNDEFINED> instruction: 0xf7ff4649
    4c68:	stmdacs	r0, {r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    4c6c:	strcs	sp, [r0], #-417	; 0xfffffe5f
    4c70:	strtmi	r9, [r0], -r6, lsl #22
    4c74:	ldmdavs	fp, {r0, r5, r9, fp, ip, pc}
    4c78:			; <UNDEFINED> instruction: 0xd176429a
    4c7c:	pop	{r0, r1, r5, ip, sp, pc}
    4c80:			; <UNDEFINED> instruction: 0x46828ff0
    4c84:			; <UNDEFINED> instruction: 0xf7fc4648
    4c88:			; <UNDEFINED> instruction: 0x4606e93e
    4c8c:			; <UNDEFINED> instruction: 0xf8c9e7b6
    4c90:	ldrtmi	r6, [r8], -r4
    4c94:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c98:	ldmdavs	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
    4c9c:	addle	r2, r8, r0, lsl #24
    4ca0:			; <UNDEFINED> instruction: 0x46984a36
    4ca4:	eorls	pc, r4, sp, asr #17
    4ca8:	andls	r4, r8, #2046820352	; 0x7a000000
    4cac:	andls	r1, r4, #16896	; 0x4200
    4cb0:	ldrbtmi	r4, [sl], #-2611	; 0xfffff5cd
    4cb4:			; <UNDEFINED> instruction: 0x46204692
    4cb8:	stmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cbc:	ldmdane	lr, {r2, r8, r9, fp, ip, pc}
    4cc0:	svcpl	0x0080f5b6
    4cc4:			; <UNDEFINED> instruction: 0xf10dd840
    4cc8:	stmib	sp, {r3, r5, r8, fp}^
    4ccc:	blls	221cd4 <progname@@Base+0x20ac90>
    4cd0:	rscscc	pc, pc, #79	; 0x4f
    4cd4:	strtmi	r2, [r8], -r1, lsl #2
    4cd8:	stmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4cdc:	strtmi	r4, [r9], -sl, asr #12
    4ce0:			; <UNDEFINED> instruction: 0xf7fc2003
    4ce4:	strmi	lr, [r4], -lr, lsr #18
    4ce8:	blls	3b3190 <progname@@Base+0x39c14c>
    4cec:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    4cf0:	svcmi	0x0000f5b3
    4cf4:	stcmi	0, cr13, [r3], #-188	; 0xffffff44
    4cf8:	ldrbtmi	r4, [ip], #-1715	; 0xfffff94d
    4cfc:	tstlt	fp, #6488064	; 0x630000
    4d00:	ldrtmi	r6, [r0], -r6, lsr #16
    4d04:	stmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d08:			; <UNDEFINED> instruction: 0xf5b04458
    4d0c:	ldmdale	r7, {r7, r8, r9, sl, fp, ip, lr}
    4d10:	ldrdeq	pc, [r0], -r8
    4d14:	rscscc	pc, pc, #79	; 0x4f
    4d18:	ldrbmi	r2, [r3], -r1, lsl #2
    4d1c:	andls	r9, r1, r2, lsl #12
    4d20:	strls	r4, [r0, -r8, lsr #12]
    4d24:	stmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d28:	strtmi	r4, [r9], -sl, asr #12
    4d2c:			; <UNDEFINED> instruction: 0xf7fc2003
    4d30:	stmdblt	r8!, {r3, r8, fp, sp, lr, pc}
    4d34:			; <UNDEFINED> instruction: 0xf4039b0e
    4d38:			; <UNDEFINED> instruction: 0xf5b34370
    4d3c:	addle	r4, r8, r0, lsl #30
    4d40:	stmdavs	r3!, {r3, sl, ip, sp}^
    4d44:	bicsle	r2, fp, r0, lsl #22
    4d48:	svcmi	0x0004f858
    4d4c:			; <UNDEFINED> instruction: 0xd1b22c00
    4d50:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
    4d54:	stmdbmi	ip, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    4d58:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4d5c:	ldm	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d60:	andsvs	r9, r8, r9, lsl #22
    4d64:	sbcle	r2, r6, r0, lsl #16
    4d68:			; <UNDEFINED> instruction: 0xf7fce782
    4d6c:	svclt	0x0000e8d2
    4d70:	andeq	r2, r1, r6, asr #6
    4d74:	andeq	r0, r0, r8, lsl r1
    4d78:	andeq	r1, r0, r4, lsr #18
    4d7c:	andeq	r1, r0, r8, asr #16
    4d80:	andeq	r1, r0, r6, asr #16
    4d84:	andeq	r2, r1, sl, lsl #6
    4d88:	andeq	r1, r0, r6, lsl #7
    4d8c:			; <UNDEFINED> instruction: 0x4605b538
    4d90:	andeq	pc, r8, r1, asr #4
    4d94:	ldm	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d98:	cmplt	r0, r4, lsl #12
    4d9c:	vst1.8	{d20-d22}, [pc :128], r9
    4da0:	andcc	r5, r8, r0, lsl #5
    4da4:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4da8:			; <UNDEFINED> instruction: 0xf7ff4620
    4dac:	stmdacs	r0, {r0, r1, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    4db0:	strtmi	sp, [r0], -r1, lsl #22
    4db4:			; <UNDEFINED> instruction: 0x4620bd38
    4db8:			; <UNDEFINED> instruction: 0xf7fc2400
    4dbc:			; <UNDEFINED> instruction: 0xe7f8e87a
    4dc0:			; <UNDEFINED> instruction: 0xf0002900
    4dc4:	b	fe0252c4 <progname@@Base+0xfe00e280>
    4dc8:	svclt	0x00480c01
    4dcc:	cdpne	2, 4, cr4, cr10, cr9, {2}
    4dd0:	tsthi	pc, r0	; <UNPREDICTABLE>
    4dd4:	svclt	0x00480003
    4dd8:	addmi	r4, fp, #805306372	; 0x30000004
    4ddc:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    4de0:			; <UNDEFINED> instruction: 0xf0004211
    4de4:	blx	fece5278 <progname@@Base+0xfecce234>
    4de8:	blx	fec817fc <progname@@Base+0xfec6a7b8>
    4dec:	bl	fe840ff8 <progname@@Base+0xfe829fb4>
    4df0:			; <UNDEFINED> instruction: 0xf1c20202
    4df4:	andge	r0, r4, pc, lsl r2
    4df8:	andne	lr, r2, #0, 22
    4dfc:	andeq	pc, r0, pc, asr #32
    4e00:	svclt	0x00004697
    4e04:	andhi	pc, r0, pc, lsr #7
    4e08:	svcvc	0x00c1ebb3
    4e0c:	bl	1034a14 <progname@@Base+0x101d9d0>
    4e10:	svclt	0x00280000
    4e14:	bicvc	lr, r1, #166912	; 0x28c00
    4e18:	svcvc	0x0081ebb3
    4e1c:	bl	1034a24 <progname@@Base+0x101d9e0>
    4e20:	svclt	0x00280000
    4e24:	orrvc	lr, r1, #166912	; 0x28c00
    4e28:	svcvc	0x0041ebb3
    4e2c:	bl	1034a34 <progname@@Base+0x101d9f0>
    4e30:	svclt	0x00280000
    4e34:	movtvc	lr, #7075	; 0x1ba3
    4e38:	svcvc	0x0001ebb3
    4e3c:	bl	1034a44 <progname@@Base+0x101da00>
    4e40:	svclt	0x00280000
    4e44:	movwvc	lr, #7075	; 0x1ba3
    4e48:	svcvs	0x00c1ebb3
    4e4c:	bl	1034a54 <progname@@Base+0x101da10>
    4e50:	svclt	0x00280000
    4e54:	bicvs	lr, r1, #166912	; 0x28c00
    4e58:	svcvs	0x0081ebb3
    4e5c:	bl	1034a64 <progname@@Base+0x101da20>
    4e60:	svclt	0x00280000
    4e64:	orrvs	lr, r1, #166912	; 0x28c00
    4e68:	svcvs	0x0041ebb3
    4e6c:	bl	1034a74 <progname@@Base+0x101da30>
    4e70:	svclt	0x00280000
    4e74:	movtvs	lr, #7075	; 0x1ba3
    4e78:	svcvs	0x0001ebb3
    4e7c:	bl	1034a84 <progname@@Base+0x101da40>
    4e80:	svclt	0x00280000
    4e84:	movwvs	lr, #7075	; 0x1ba3
    4e88:	svcpl	0x00c1ebb3
    4e8c:	bl	1034a94 <progname@@Base+0x101da50>
    4e90:	svclt	0x00280000
    4e94:	bicpl	lr, r1, #166912	; 0x28c00
    4e98:	svcpl	0x0081ebb3
    4e9c:	bl	1034aa4 <progname@@Base+0x101da60>
    4ea0:	svclt	0x00280000
    4ea4:	orrpl	lr, r1, #166912	; 0x28c00
    4ea8:	svcpl	0x0041ebb3
    4eac:	bl	1034ab4 <progname@@Base+0x101da70>
    4eb0:	svclt	0x00280000
    4eb4:	movtpl	lr, #7075	; 0x1ba3
    4eb8:	svcpl	0x0001ebb3
    4ebc:	bl	1034ac4 <progname@@Base+0x101da80>
    4ec0:	svclt	0x00280000
    4ec4:	movwpl	lr, #7075	; 0x1ba3
    4ec8:	svcmi	0x00c1ebb3
    4ecc:	bl	1034ad4 <progname@@Base+0x101da90>
    4ed0:	svclt	0x00280000
    4ed4:	bicmi	lr, r1, #166912	; 0x28c00
    4ed8:	svcmi	0x0081ebb3
    4edc:	bl	1034ae4 <progname@@Base+0x101daa0>
    4ee0:	svclt	0x00280000
    4ee4:	orrmi	lr, r1, #166912	; 0x28c00
    4ee8:	svcmi	0x0041ebb3
    4eec:	bl	1034af4 <progname@@Base+0x101dab0>
    4ef0:	svclt	0x00280000
    4ef4:	movtmi	lr, #7075	; 0x1ba3
    4ef8:	svcmi	0x0001ebb3
    4efc:	bl	1034b04 <progname@@Base+0x101dac0>
    4f00:	svclt	0x00280000
    4f04:	movwmi	lr, #7075	; 0x1ba3
    4f08:	svccc	0x00c1ebb3
    4f0c:	bl	1034b14 <progname@@Base+0x101dad0>
    4f10:	svclt	0x00280000
    4f14:	biccc	lr, r1, #166912	; 0x28c00
    4f18:	svccc	0x0081ebb3
    4f1c:	bl	1034b24 <progname@@Base+0x101dae0>
    4f20:	svclt	0x00280000
    4f24:	orrcc	lr, r1, #166912	; 0x28c00
    4f28:	svccc	0x0041ebb3
    4f2c:	bl	1034b34 <progname@@Base+0x101daf0>
    4f30:	svclt	0x00280000
    4f34:	movtcc	lr, #7075	; 0x1ba3
    4f38:	svccc	0x0001ebb3
    4f3c:	bl	1034b44 <progname@@Base+0x101db00>
    4f40:	svclt	0x00280000
    4f44:	movwcc	lr, #7075	; 0x1ba3
    4f48:	svccs	0x00c1ebb3
    4f4c:	bl	1034b54 <progname@@Base+0x101db10>
    4f50:	svclt	0x00280000
    4f54:	biccs	lr, r1, #166912	; 0x28c00
    4f58:	svccs	0x0081ebb3
    4f5c:	bl	1034b64 <progname@@Base+0x101db20>
    4f60:	svclt	0x00280000
    4f64:	orrcs	lr, r1, #166912	; 0x28c00
    4f68:	svccs	0x0041ebb3
    4f6c:	bl	1034b74 <progname@@Base+0x101db30>
    4f70:	svclt	0x00280000
    4f74:	movtcs	lr, #7075	; 0x1ba3
    4f78:	svccs	0x0001ebb3
    4f7c:	bl	1034b84 <progname@@Base+0x101db40>
    4f80:	svclt	0x00280000
    4f84:	movwcs	lr, #7075	; 0x1ba3
    4f88:	svcne	0x00c1ebb3
    4f8c:	bl	1034b94 <progname@@Base+0x101db50>
    4f90:	svclt	0x00280000
    4f94:	bicne	lr, r1, #166912	; 0x28c00
    4f98:	svcne	0x0081ebb3
    4f9c:	bl	1034ba4 <progname@@Base+0x101db60>
    4fa0:	svclt	0x00280000
    4fa4:	orrne	lr, r1, #166912	; 0x28c00
    4fa8:	svcne	0x0041ebb3
    4fac:	bl	1034bb4 <progname@@Base+0x101db70>
    4fb0:	svclt	0x00280000
    4fb4:	movtne	lr, #7075	; 0x1ba3
    4fb8:	svcne	0x0001ebb3
    4fbc:	bl	1034bc4 <progname@@Base+0x101db80>
    4fc0:	svclt	0x00280000
    4fc4:	movwne	lr, #7075	; 0x1ba3
    4fc8:	svceq	0x00c1ebb3
    4fcc:	bl	1034bd4 <progname@@Base+0x101db90>
    4fd0:	svclt	0x00280000
    4fd4:	biceq	lr, r1, #166912	; 0x28c00
    4fd8:	svceq	0x0081ebb3
    4fdc:	bl	1034be4 <progname@@Base+0x101dba0>
    4fe0:	svclt	0x00280000
    4fe4:	orreq	lr, r1, #166912	; 0x28c00
    4fe8:	svceq	0x0041ebb3
    4fec:	bl	1034bf4 <progname@@Base+0x101dbb0>
    4ff0:	svclt	0x00280000
    4ff4:	movteq	lr, #7075	; 0x1ba3
    4ff8:	svceq	0x0001ebb3
    4ffc:	bl	1034c04 <progname@@Base+0x101dbc0>
    5000:	svclt	0x00280000
    5004:	movweq	lr, #7075	; 0x1ba3
    5008:	svceq	0x0000f1bc
    500c:	submi	fp, r0, #72, 30	; 0x120
    5010:	b	fe716dd8 <progname@@Base+0xfe6ffd94>
    5014:	svclt	0x00480f00
    5018:	ldrbmi	r4, [r0, -r0, asr #4]!
    501c:	andcs	fp, r0, r8, lsr pc
    5020:	b	13f4c38 <progname@@Base+0x13ddbf4>
    5024:			; <UNDEFINED> instruction: 0xf04070ec
    5028:	ldrbmi	r0, [r0, -r1]!
    502c:			; <UNDEFINED> instruction: 0xf281fab1
    5030:	andseq	pc, pc, #-2147483600	; 0x80000030
    5034:	svceq	0x0000f1bc
    5038:			; <UNDEFINED> instruction: 0xf002fa23
    503c:	submi	fp, r0, #72, 30	; 0x120
    5040:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    5044:			; <UNDEFINED> instruction: 0xf06fbfc8
    5048:	svclt	0x00b84000
    504c:	andmi	pc, r0, pc, asr #32
    5050:	stmdalt	lr, {ip, sp, lr, pc}
    5054:	rscsle	r2, r4, r0, lsl #18
    5058:	andmi	lr, r3, sp, lsr #18
    505c:	mrc2	7, 5, pc, cr3, cr15, {7}
    5060:			; <UNDEFINED> instruction: 0x4006e8bd
    5064:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    5068:	smlatbeq	r3, r1, fp, lr
    506c:	svclt	0x00004770
    5070:			; <UNDEFINED> instruction: 0xf04fb502
    5074:			; <UNDEFINED> instruction: 0xf7fb0008
    5078:	stclt	14, cr14, [r2, #-984]	; 0xfffffc28
    507c:	mvnsmi	lr, #737280	; 0xb4000
    5080:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    5084:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    5088:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    508c:	mcr	7, 6, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    5090:	blne	1d9628c <progname@@Base+0x1d7f248>
    5094:	strhle	r1, [sl], -r6
    5098:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    509c:			; <UNDEFINED> instruction: 0xf8553401
    50a0:	strbmi	r3, [sl], -r4, lsl #30
    50a4:	ldrtmi	r4, [r8], -r1, asr #12
    50a8:	adcmi	r4, r6, #152, 14	; 0x2600000
    50ac:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    50b0:	svclt	0x000083f8
    50b4:	andeq	r1, r1, r2, lsr #25
    50b8:	muleq	r1, r8, ip
    50bc:	svclt	0x00004770

Disassembly of section .fini:

000050c0 <.fini>:
    50c0:	push	{r3, lr}
    50c4:	pop	{r3, pc}
