
---------- Begin Simulation Statistics ----------
final_tick                                67659579027                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 655811                       # Simulator instruction rate (inst/s)
host_mem_usage                                9761744                       # Number of bytes of host memory used
host_op_rate                                  1238609                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   108.99                       # Real time elapsed on the host
host_tick_rate                              620780342                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    71477510                       # Number of instructions simulated
sim_ops                                     134997455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067660                       # Number of seconds simulated
sim_ticks                                 67659579027                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203181919                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              203181918.996997                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                  0.003003                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                          9683413                       # Number of branches fetched
system.cpu1.committedInsts                   43689411                       # Number of instructions committed
system.cpu1.committedOps                     82199734                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                    7495133                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2616                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4440458                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          133                       # TLB misses on write requests
system.cpu1.idle_fraction                    0.162027                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                   53233776                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          298                       # TLB misses on write requests
system.cpu1.not_idle_fraction                0.837973                       # Percentage of non-idle cycles
system.cpu1.numCycles                       170261048                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              142674233.063178                       # Number of busy cycles
system.cpu1.num_cc_register_reads            39103074                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           25347862                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts      5333084                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                271050                       # Number of float alu accesses
system.cpu1.num_fp_insts                       271050                       # number of float instructions
system.cpu1.num_fp_register_reads              424040                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             222887                       # number of times the floating registers were written
system.cpu1.num_func_calls                    2621941                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              27586814.936822                       # Number of idle cycles
system.cpu1.num_int_alu_accesses             81612091                       # Number of integer alu accesses
system.cpu1.num_int_insts                    81612091                       # number of integer instructions
system.cpu1.num_int_register_reads          159106725                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          67453952                       # number of times the integer registers were written
system.cpu1.num_load_insts                    7491668                       # Number of load instructions
system.cpu1.num_mem_refs                     11931835                       # number of memory refs
system.cpu1.num_store_insts                   4440167                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass               409288      0.50%      0.50% # Class of executed instruction
system.cpu1.op_class::IntAlu                 69661368     84.75%     85.24% # Class of executed instruction
system.cpu1.op_class::IntMult                     137      0.00%     85.24% # Class of executed instruction
system.cpu1.op_class::IntDiv                       49      0.00%     85.24% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   7688      0.01%     85.25% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::SimdAdd                     130      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     85.25% # Class of executed instruction
system.cpu1.op_class::SimdAlu                   81698      0.10%     85.35% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    1632      0.00%     85.36% # Class of executed instruction
system.cpu1.op_class::SimdCvt                   40230      0.05%     85.40% # Class of executed instruction
system.cpu1.op_class::SimdMisc                  65642      0.08%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdShift                    12      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                 25      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     85.48% # Class of executed instruction
system.cpu1.op_class::MemRead                 7447027      9.06%     94.54% # Class of executed instruction
system.cpu1.op_class::MemWrite                4424074      5.38%     99.93% # Class of executed instruction
system.cpu1.op_class::FloatMemRead              44641      0.05%     99.98% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite             16093      0.02%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  82199734                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   21                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       108676                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        477142                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1468538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          338                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2938035                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            338                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             362070                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2447                       # Transaction distribution
system.membus.trans_dist::CleanEvict           106229                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6396                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        362070                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       845608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       845608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 845608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23738432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23738432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23738432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            368466                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  368466    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              368466                       # Request fanout histogram
system.membus.reqLayer4.occupancy           688678112                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1971365894                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON    67659579027                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38501793                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38501793                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38501793                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38501793                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 85750.095768                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 85750.095768                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 85750.095768                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 85750.095768                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38202759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38202759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38202759                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38202759                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 85084.095768                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 85084.095768                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 85084.095768                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 85084.095768                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38501793                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38501793                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 85750.095768                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 85750.095768                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38202759                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38202759                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 85084.095768                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 85084.095768                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          347.854613                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   347.854613                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.679404                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.679404                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30841620840                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30841620840                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30841620840                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30841620840                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88646.744731                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88646.744731                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88646.744731                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88646.744731                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          526                       # number of writebacks
system.cpu0.dcache.writebacks::total              526                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30609908784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30609908784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30609908784                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30609908784                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87980.744731                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87980.744731                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87980.744731                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87980.744731                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30829782024                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30829782024                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88677.967048                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88677.967048                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30598240464                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30598240464                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88011.967048                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88011.967048                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11838816                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11838816                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46245.375000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46245.375000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11668320                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11668320                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45579.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45579.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999914                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999914                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON    67659579027                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     53230536                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        53230536                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     53230536                       # number of overall hits
system.cpu1.icache.overall_hits::total       53230536                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3240                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3240                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3240                       # number of overall misses
system.cpu1.icache.overall_misses::total         3240                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    252116631                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    252116631                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    252116631                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    252116631                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     53233776                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     53233776                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     53233776                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     53233776                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000061                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000061                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77813.775000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77813.775000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77813.775000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77813.775000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2728                       # number of writebacks
system.cpu1.icache.writebacks::total             2728                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3240                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3240                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3240                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3240                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    249958791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    249958791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    249958791                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    249958791                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77147.775000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77147.775000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77147.775000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77147.775000                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2728                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     53230536                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       53230536                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3240                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3240                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    252116631                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    252116631                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     53233776                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     53233776                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77813.775000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77813.775000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3240                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3240                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    249958791                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    249958791                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77147.775000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77147.775000                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.584290                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           53233776                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3240                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16430.177778                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.584290                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999188                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999188                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        425873448                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       425873448                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     10817699                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        10817699                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     10817699                       # number of overall hits
system.cpu1.dcache.overall_hits::total       10817699                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1117892                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1117892                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1117892                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1117892                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  13819213287                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13819213287                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  13819213287                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13819213287                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11935591                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11935591                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11935591                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11935591                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.093660                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.093660                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.093660                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.093660                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12361.850060                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12361.850060                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12361.850060                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12361.850060                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       532651                       # number of writebacks
system.cpu1.dcache.writebacks::total           532651                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1117892                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1117892                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1117892                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1117892                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  13074697215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13074697215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  13074697215                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13074697215                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.093660                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.093660                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.093660                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.093660                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11695.850060                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11695.850060                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11695.850060                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11695.850060                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1117884                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      6434652                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6434652                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1060481                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1060481                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  12684704931                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12684704931                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      7495133                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7495133                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.141489                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141489                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11961.275054                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11961.275054                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1060481                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1060481                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  11978424585                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11978424585                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.141489                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.141489                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 11295.275054                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11295.275054                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4383047                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4383047                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        57411                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        57411                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1134508356                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1134508356                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4440458                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4440458                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.012929                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012929                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 19761.166954                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 19761.166954                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        57411                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        57411                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1096272630                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1096272630                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.012929                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012929                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 19095.166954                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19095.166954                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999927                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11935591                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1117892                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.676873                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999927                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999991                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         96602620                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        96602620                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 458                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 321                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1100252                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1101031                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                458                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                321                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1100252                       # number of overall hits
system.l2.overall_hits::total                 1101031                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2919                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             17640                       # number of demand (read+write) misses
system.l2.demand_misses::total                 368466                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347458                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2919                       # number of overall misses
system.l2.overall_misses::.cpu1.data            17640                       # number of overall misses
system.l2.overall_misses::total                368466                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37746216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30255974073                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    243686070                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   1522587222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32059993581                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37746216                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30255974073                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    243686070                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   1522587222                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32059993581                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3240                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1117892                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1469497                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3240                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1117892                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1469497                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.900926                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.015780                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.250743                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.900926                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.015780                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.250743                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84067.296214                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87078.075834                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83482.723535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86314.468367                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87009.367434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84067.296214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87078.075834                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83482.723535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86314.468367                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87009.367434                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2447                       # number of writebacks
system.l2.writebacks::total                      2447                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        17640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            368466                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        17640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           368466                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34683457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27884228468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    223762874                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1402178667                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29544853466                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34683457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27884228468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    223762874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1402178667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29544853466                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.900926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.015780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.250743                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.900926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.015780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.250743                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77246.006682                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80252.083613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76657.373758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79488.586565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80183.391320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77246.006682                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80252.083613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76657.373758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79488.586565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80183.391320                       # average overall mshr miss latency
system.l2.replacements                         109011                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       533177                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           533177                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       533177                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       533177                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2746                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2746                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2746                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2746                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            51134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51271                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           6277                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6396                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     10092231                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    542822634                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     552914865                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        57411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             57667                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.464844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.109334                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.110913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84808.663866                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86478.036323                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86446.977017                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         6277                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      9279106                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    499982762                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    509261868                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.464844                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.109334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.110913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77975.680672                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79653.140354                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79621.930582                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst           321                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                321                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2919                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3368                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37746216                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    243686070                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    281432286                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3689                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.900926                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.912985                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84067.296214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83482.723535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83560.654988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2919                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3368                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34683457                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    223762874                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    258446331                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.900926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912985                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77246.006682                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76657.373758                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76735.846496                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1049118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1049439                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        11363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          358702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30245881842                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    979764588                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  31225646430                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1060481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1408141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.010715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.254734                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87078.853345                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86224.112294                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87051.776767                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        11363                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       358702                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27874949362                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    902195905                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  28777145267                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.010715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.254734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80252.863520                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79397.685910                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80225.773113                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 169067.739379                       # Cycle average of tags in use
system.l2.tags.total_refs                     2938032                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    368565                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.971544                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.665268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      323.409870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    153359.317318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     2305.882760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    13064.464163                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.585019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.008796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.049837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.644942                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        259554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4571                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        41888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       212529                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990120                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47377125                       # Number of tag accesses
system.l2.tags.data_accesses                 47377125                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22237312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        186816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1128960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23581824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       186816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        215552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       156608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          156608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          17640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              368466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2447                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2447                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           424714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        328664652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2761117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         16685886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             348536369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       424714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2761117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3185831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2314646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2314646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2314646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          424714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       328664652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2761117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        16685886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            350851015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     17544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023282989388                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          133                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          133                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              756548                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2258                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      368466                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2447                       # Number of write requests accepted
system.mem_ctrls.readBursts                    368466                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2447                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     96                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            11514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            11510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            11516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            11516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            11508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            11501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            11500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            11501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            11504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            11488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            11500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            11499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            11496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            11509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            11492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            11497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18               73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22               76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23               73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30               69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31               66                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      34.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8368050773                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1227408840                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14811578813                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22716.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40208.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                368466                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2447                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  360624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       370758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71       370758    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       370758                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2766.345865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1327.117932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15266.781544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095          129     96.99%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            3      2.26%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176128-180223            1      0.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           133                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.954887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.952242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.298091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3      2.26%      2.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              130     97.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           133                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23575680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  152832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23581824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               156608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       348.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    348.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67659497109                       # Total gap between requests
system.mem_ctrls.avgGap                     182413.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22237312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       186816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1122816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       152832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 424714.436791466142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 328664652.068350195885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2761116.795087505132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 16595078.127103524283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2258837.583648154046                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        17640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2447                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16631515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13995204983                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    106396533                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    693345782                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2246089505121                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37041.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40278.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36449.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39305.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 917895179.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         288885319.631990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         509993698.888874                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        504833929.622357                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       2845021.536000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5873184726.023398                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     4159700020.173656                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     19212415670.515358                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       30551858386.392460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        451.552594                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56166157792                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3041500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8451921235                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         289265807.375989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         510665406.098474                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        505569027.465557                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       2788404.192000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5873184726.023398                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     4162229276.066452                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     19210669585.229076                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       30554372232.451565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        451.589748                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56159034624                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3041500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8459044403                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67659579027                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1411830                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       535624                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2746                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1039179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            57667                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           57667                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3689                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1408141                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3353668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4407532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       381952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    105634752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              128346880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          109011                       # Total snoops (count)
system.tol2bus.snoopTraffic                    156608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1578508                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000214                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014631                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1578170     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    338      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1578508                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1335290373                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1116774108                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3237092                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         348196560                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            448551                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
