/*
 * Allwinner Technology CO., Ltd. sun50iw1p1 platform
 *
 * fpga support
 * modify base on juno.dts
 */

/dts-v1/;

/memreserve/ 0x40000000 0x00010000; /* dts */
/memreserve/ 0x40010000 0x00010000; /* sys_config.fex */

#include <dt-bindings/interrupt-controller/arm-gic.h>
/include/"sun50iw1p1-clk.dtsi"

/ {
	model = "sun50iw1p1";
	compatible = "arm,sun50iw1p1", "arm,sun50iw1p1";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		serial0 = &soc_uart0;
		serial1 = &soc_uart1;
		serial2 = &soc_uart2;
		serial3 = &soc_uart3;
		serial4 = &soc_uart4;
	};

	chosen {
		bootargs = "earlyprintk=sunxi-uart,0x01c28000 loglevel=8 initcall_debug=1 memblock=debug console=ttyS0 init=/init";
    };

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53","arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "psci";
		};
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x00000000 0x40000000 0x00000000 0x40000000>;
	};

	gic: interrupt-controller@1c81000 {
		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
		#interrupt-cells = <3>;
		#address-cells = <0>;
		interrupt-controller;
		reg = <0x0 0x01c81000 0 0x1000>, /* GIC Dist */
		      <0x0 0x01c82000 0 0x2000>, /* GIC CPU */
		      <0x0 0x01c84000 0 0x2000>, /* GIC VCPU Control */
		      <0x0 0x01c86000 0 0x2000>; /* GIC VCPU */
		interrupts = <GIC_PPI 9 0xf04>; /* GIC Maintenence IRQ */
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 0xff01>, /* Secure Phys IRQ */
			     <GIC_PPI 14 0xff01>, /* Non-secure Phys IRQ */
			     <GIC_PPI 11 0xff01>, /* Virt IRQ */
			     <GIC_PPI 10 0xff01>; /* Hyp IRQ */
		clock-frequency = <24000000>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <GIC_SPI 120 4>,
			     <GIC_SPI 121 4>,
			     <GIC_SPI 122 4>,
			     <GIC_SPI 123 4>;
	};

	soc@01c00000 {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		dma0:dma-controller@01c02000 {
			compatible = "allwinner,sun50i-dma";
			reg = <0x0 0x01c02000 0x0 0x1000>;
			interrupts = <0 50 4>;
			clocks = <&dma>;
			#dma-cells = <1>;
		};

		soc_uart0: uart@01c28000 {
			compatible = "allwinner,sun50i-uart";
			reg = <0x0 0x01c28000 0x0 0x400>; /* only uart0 */
			interrupts = <GIC_SPI 0 0x0104>;  /* only distribute to cpu0 */
			clocks = <&uart0>;
			pinctrl-names = "default";
			pinctrl-0 = <&uart0_pins_a>;
			port-number = <0>;
			io-number = <2>;
			status = "okay";
		};

		soc_uart1: uart@01c28400 {
			compatible = "allwinner,sun50i-uart";
			reg = <0x0 0x01c28400 0x0 0x400>;
			interrupts = <GIC_SPI 1 0x0104>;  /* only distribute to cpu0 */
			clocks = <&uart1>;
			pinctrl-names = "default";
			pinctrl-0 = <&uart1_pins_a>;
			port-number = <1>;
			io-number = <4>;
			status = "disabled";
		};

		soc_uart2: uart@01c28800 {
			compatible = "allwinner,sun50i-uart";
			reg = <0x0 0x01c28800 0x0 0x400>;
			interrupts = <GIC_SPI 2 0xff04>;
			clocks = <&uart2>;
			pinctrl-names = "default";
			pinctrl-0 = <&uart2_pins_a>;
			port-number = <1>;
			io-number = <4>;
			status = "disabled";
		};

		soc_uart3: uart@01c28c00 {
			compatible = "allwinner,sun50i-uart";
			reg = <0x0 0x01c28c00 0x0 0x400>;
			interrupts = <GIC_SPI 3 0x0104>;
			clocks = <&uart1>;
			pinctrl-names = "default";
			pinctrl-0 = <&uart3_pins_a>;
			port-number = <1>;
			io-number = <4>;
			status = "disabled";
		};

		soc_uart4: uart@01c29000 {
			compatible = "allwinner,sun50i-uart";
			reg = <0x0 0x01c29000 0x0 0x400>;
			interrupts = <GIC_SPI 4 0x0104>;
			clocks = <&uart1>;
			pinctrl-names = "default";
			pinctrl-0 = <&uart4_pins_a>;
			port-number = <1>;
			io-number = <4>;
			status = "disabled";
		};

		pinctrl@01c20800 {
			compatible = "allwinner,sun50i-pinctrl";
			reg = <0x0 0x01c20800 0x0 0x400>,
			      <0x0 0x01f02c00 0x0 0x400>;
			interrupts =	<GIC_SPI 11 4>,
					<GIC_SPI 17 4>,
					<GIC_SPI 21 4>,
					<GIC_SPI 35 4>;
			clocks = <&pio>;
			gpio-controller;
			interrupt-controller;
			#interrupt-cells = <2>;
			#size-cells = <0>;
			#gpio-cells = <3>;
			vdevice_pins_a: vdevice@0 {
				allwinner,pins = "PB0", "PB1";
				allwinner,function = "vdevice";
				allwinner,drive = <1>;
				allwinner,pull = <1>;
			};
			uart0_pins_a: uart0@0 {
				allwinner,pins = "PF2", "PF4";
				allwinner,function = "uart0";
				allwinner,drive = <1>;
				allwinner,pull = <1>;
			};
			uart1_pins_a: uart1@0 {
				allwinner,pins = "PG6", "PG7", "PG8", "PG9";
				allwinner,function = "uart1";
				allwinner,drive = <1>;
				allwinner,pull = <1>;
			};
			uart2_pins_a: uart2@0 {
				allwinner,pins = "PB0", "PB1", "PB2", "PB3";
				allwinner,function = "uart2";
				allwinner,drive = <1>;
				allwinner,pull = <1>;
			};
			uart3_pins_a: uart3@0 {
				allwinner,pins = "PH4", "PH5", "PH6", "PH7";
				allwinner,function = "uart3";
				allwinner,drive = <1>;
				allwinner,pull = <1>;
			};
			uart4_pins_a: uart4@0 {
				allwinner,pins = "PD2", "PD3", "PD4", "PD5";
				allwinner,function = "uart4";
				allwinner,drive = <1>;
				allwinner,pull = <1>;
			};
		};
		vdevice@0{
			compatible = "allwinner,sun50i-vdevice";
			pinctrl-names = "default";
			pinctrl-0 = <&vdevice_pins_a>;
			status = "okay";
		};
	};
};
