<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__group__hal__impl__pin__package__cyw20829__56__qfn.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">CYW20829 56-QFN<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT1 (PSoCâ„¢ 6) Implementation Specific</a> &raquo; <a class="el" href="group__group__hal__impl__pin__package.html">Pins</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p>Pin definitions and connections specific to the CYW20829 56-QFN package. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcyhal__resource__pin__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__resource__pin__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and a resource.  <a href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__resource__pin__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memItemLeft" align="right" valign="top"><a id="gadbcb21726bedc8b2e4f1bb2e0235035d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gadbcb21726bedc8b2e4f1bb2e0235035d">CYHAL_GET_GPIO</a>(port,  pin)&#160;&#160;&#160;((((uint8_t)(port)) &lt;&lt; 3U) + ((uint8_t)(pin)))</td></tr>
<tr class="memdesc:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a pin definition from the provided port and pin numbers. <br /></td></tr>
<tr class="separator:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memItemLeft" align="right" valign="top"><a id="gae0af2ee8c5a2a2e6661962b368d1f2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gae0af2ee8c5a2a2e6661962b368d1f2ba">CYHAL_GET_PIN</a>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &amp; 0x07U))</td></tr>
<tr class="memdesc:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the pin number. <br /></td></tr>
<tr class="separator:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015f256578abd5638668ff19b9dc89d5"><td class="memItemLeft" align="right" valign="top"><a id="ga015f256578abd5638668ff19b9dc89d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga015f256578abd5638668ff19b9dc89d5">CYHAL_GET_PORT</a>(pin)&#160;&#160;&#160;((uint8_t)((((uint8_t)pin) &gt;&gt; 3U) &amp; 0x1FU))</td></tr>
<tr class="memdesc:ga015f256578abd5638668ff19b9dc89d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the port number. <br /></td></tr>
<tr class="separator:ga015f256578abd5638668ff19b9dc89d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad838f93d35a979abbe1cb520474b8f"><td class="memItemLeft" align="right" valign="top"><a id="ga6ad838f93d35a979abbe1cb520474b8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga6ad838f93d35a979abbe1cb520474b8f">CYHAL_PIN_MAP_DRIVE_MODE_ADCMIC_CLK_PDM</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga6ad838f93d35a979abbe1cb520474b8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for adcmic_clk_pdm. <br /></td></tr>
<tr class="separator:ga6ad838f93d35a979abbe1cb520474b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8155ef1c803abe4ecb44f7fc504a31b6"><td class="memItemLeft" align="right" valign="top"><a id="ga8155ef1c803abe4ecb44f7fc504a31b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga8155ef1c803abe4ecb44f7fc504a31b6">CYHAL_PIN_MAP_DRIVE_MODE_ADCMIC_GPIO_ADC_IN</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga8155ef1c803abe4ecb44f7fc504a31b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for adcmic_gpio_adc_in. <br /></td></tr>
<tr class="separator:ga8155ef1c803abe4ecb44f7fc504a31b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cafe677b73db4d6fcb892df4bf1f92a"><td class="memItemLeft" align="right" valign="top"><a id="ga9cafe677b73db4d6fcb892df4bf1f92a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga9cafe677b73db4d6fcb892df4bf1f92a">CYHAL_PIN_MAP_DRIVE_MODE_ADCMIC_PDM_DATA</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga9cafe677b73db4d6fcb892df4bf1f92a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for adcmic_pdm_data. <br /></td></tr>
<tr class="separator:ga9cafe677b73db4d6fcb892df4bf1f92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd43fc956862ad59f73e28719951c5b"><td class="memItemLeft" align="right" valign="top"><a id="ga3cd43fc956862ad59f73e28719951c5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga3cd43fc956862ad59f73e28719951c5b">CYHAL_PIN_MAP_DRIVE_MODE_CANFD_TTCAN_RX</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga3cd43fc956862ad59f73e28719951c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for canfd_ttcan_rx. <br /></td></tr>
<tr class="separator:ga3cd43fc956862ad59f73e28719951c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa204ca86ffbc1b1425ff244251415b6d"><td class="memItemLeft" align="right" valign="top"><a id="gaa204ca86ffbc1b1425ff244251415b6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gaa204ca86ffbc1b1425ff244251415b6d">CYHAL_PIN_MAP_DRIVE_MODE_CANFD_TTCAN_TX</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa204ca86ffbc1b1425ff244251415b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for canfd_ttcan_tx. <br /></td></tr>
<tr class="separator:gaa204ca86ffbc1b1425ff244251415b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9aa3f9c5f3a5f38d95c1ecd8432d7d3"><td class="memItemLeft" align="right" valign="top"><a id="gac9aa3f9c5f3a5f38d95c1ecd8432d7d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gac9aa3f9c5f3a5f38d95c1ecd8432d7d3">CYHAL_PIN_MAP_DRIVE_MODE_KEYSCAN_KS_COL</a>&#160;&#160;&#160;(CY_GPIO_DM_PULLUP)</td></tr>
<tr class="memdesc:gac9aa3f9c5f3a5f38d95c1ecd8432d7d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for keyscan_ks_col. <br /></td></tr>
<tr class="separator:gac9aa3f9c5f3a5f38d95c1ecd8432d7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11475ade64ef90647fd7161df47882c7"><td class="memItemLeft" align="right" valign="top"><a id="ga11475ade64ef90647fd7161df47882c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga11475ade64ef90647fd7161df47882c7">CYHAL_PIN_MAP_DRIVE_MODE_KEYSCAN_KS_ROW</a>&#160;&#160;&#160;(CY_GPIO_DM_PULLUP)</td></tr>
<tr class="memdesc:ga11475ade64ef90647fd7161df47882c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for keyscan_ks_row. <br /></td></tr>
<tr class="separator:ga11475ade64ef90647fd7161df47882c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff87317f650292aac66c1ce11bd64b07"><td class="memItemLeft" align="right" valign="top"><a id="gaff87317f650292aac66c1ce11bd64b07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gaff87317f650292aac66c1ce11bd64b07">CYHAL_PIN_MAP_DRIVE_MODE_LIN_LIN_EN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gaff87317f650292aac66c1ce11bd64b07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lin_lin_en. <br /></td></tr>
<tr class="separator:gaff87317f650292aac66c1ce11bd64b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga103ec4f23580d558657ed6b57cde5789"><td class="memItemLeft" align="right" valign="top"><a id="ga103ec4f23580d558657ed6b57cde5789"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga103ec4f23580d558657ed6b57cde5789">CYHAL_PIN_MAP_DRIVE_MODE_LIN_LIN_RX</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga103ec4f23580d558657ed6b57cde5789"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lin_lin_rx. <br /></td></tr>
<tr class="separator:ga103ec4f23580d558657ed6b57cde5789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f95e20bf8c7e699bccaab260a615cd"><td class="memItemLeft" align="right" valign="top"><a id="gaf8f95e20bf8c7e699bccaab260a615cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gaf8f95e20bf8c7e699bccaab260a615cd">CYHAL_PIN_MAP_DRIVE_MODE_LIN_LIN_TX</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaf8f95e20bf8c7e699bccaab260a615cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lin_lin_tx. <br /></td></tr>
<tr class="separator:gaf8f95e20bf8c7e699bccaab260a615cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760364f9dd3c789544b9b96f4aa6b846"><td class="memItemLeft" align="right" valign="top"><a id="ga760364f9dd3c789544b9b96f4aa6b846"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga760364f9dd3c789544b9b96f4aa6b846">CYHAL_PIN_MAP_DRIVE_MODE_PDM_PDM_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga760364f9dd3c789544b9b96f4aa6b846"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pdm_pdm_clk. <br /></td></tr>
<tr class="separator:ga760364f9dd3c789544b9b96f4aa6b846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ff05bfe0825a31f9d6bbca2b034a9a"><td class="memItemLeft" align="right" valign="top"><a id="ga99ff05bfe0825a31f9d6bbca2b034a9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga99ff05bfe0825a31f9d6bbca2b034a9a">CYHAL_PIN_MAP_DRIVE_MODE_PDM_PDM_DATA</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga99ff05bfe0825a31f9d6bbca2b034a9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pdm_pdm_data. <br /></td></tr>
<tr class="separator:ga99ff05bfe0825a31f9d6bbca2b034a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02bf919af595cef48bee3cd806aa34d2"><td class="memItemLeft" align="right" valign="top"><a id="ga02bf919af595cef48bee3cd806aa34d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga02bf919af595cef48bee3cd806aa34d2">CYHAL_PIN_MAP_DRIVE_MODE_PERI_TR_IO_INPUT</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga02bf919af595cef48bee3cd806aa34d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for peri_tr_io_input. <br /></td></tr>
<tr class="separator:ga02bf919af595cef48bee3cd806aa34d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398974f343b22b299471dc52c29a1c37"><td class="memItemLeft" align="right" valign="top"><a id="ga398974f343b22b299471dc52c29a1c37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga398974f343b22b299471dc52c29a1c37">CYHAL_PIN_MAP_DRIVE_MODE_PERI_TR_IO_OUTPUT</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga398974f343b22b299471dc52c29a1c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for peri_tr_io_output. <br /></td></tr>
<tr class="separator:ga398974f343b22b299471dc52c29a1c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memItemLeft" align="right" valign="top"><a id="gaa02073e8f6e8a250aeb851a5976eb92c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gaa02073e8f6e8a250aeb851a5976eb92c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SCL</a>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_scl. <br /></td></tr>
<tr class="separator:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36de7401e064efcc2b803c835bbd94f"><td class="memItemLeft" align="right" valign="top"><a id="gaf36de7401e064efcc2b803c835bbd94f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gaf36de7401e064efcc2b803c835bbd94f">CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SDA</a>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaf36de7401e064efcc2b803c835bbd94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_sda. <br /></td></tr>
<tr class="separator:gaf36de7401e064efcc2b803c835bbd94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74b19db04790a5988f287e7b343f599"><td class="memItemLeft" align="right" valign="top"><a id="gaa74b19db04790a5988f287e7b343f599"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gaa74b19db04790a5988f287e7b343f599">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa74b19db04790a5988f287e7b343f599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_clk. <br /></td></tr>
<tr class="separator:gaa74b19db04790a5988f287e7b343f599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd51be129e3d547477caa66ba0c6bf66"><td class="memItemLeft" align="right" valign="top"><a id="gafd51be129e3d547477caa66ba0c6bf66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gafd51be129e3d547477caa66ba0c6bf66">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MISO</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gafd51be129e3d547477caa66ba0c6bf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_miso. <br /></td></tr>
<tr class="separator:gafd51be129e3d547477caa66ba0c6bf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ca1d04c27a976fa5941c416473b20b"><td class="memItemLeft" align="right" valign="top"><a id="ga55ca1d04c27a976fa5941c416473b20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga55ca1d04c27a976fa5941c416473b20b">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MOSI</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga55ca1d04c27a976fa5941c416473b20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_mosi. <br /></td></tr>
<tr class="separator:ga55ca1d04c27a976fa5941c416473b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memItemLeft" align="right" valign="top"><a id="ga86eeebaf595ecbf4d449c74122dd8b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga86eeebaf595ecbf4d449c74122dd8b42">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select0. <br /></td></tr>
<tr class="separator:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318ce843790a53d67e48f4a313f816c1"><td class="memItemLeft" align="right" valign="top"><a id="ga318ce843790a53d67e48f4a313f816c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga318ce843790a53d67e48f4a313f816c1">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga318ce843790a53d67e48f4a313f816c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select1. <br /></td></tr>
<tr class="separator:ga318ce843790a53d67e48f4a313f816c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803b92e83981ec41e43631ef1053d394"><td class="memItemLeft" align="right" valign="top"><a id="ga803b92e83981ec41e43631ef1053d394"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga803b92e83981ec41e43631ef1053d394">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT2</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga803b92e83981ec41e43631ef1053d394"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select2. <br /></td></tr>
<tr class="separator:ga803b92e83981ec41e43631ef1053d394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="memItemLeft" align="right" valign="top"><a id="ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga9f1267e1d5dcd2bb8ef2cc7fbf4af828">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT3</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select3. <br /></td></tr>
<tr class="separator:ga9f1267e1d5dcd2bb8ef2cc7fbf4af828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4063871044d7a566b58b5b0955b56d55"><td class="memItemLeft" align="right" valign="top"><a id="ga4063871044d7a566b58b5b0955b56d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga4063871044d7a566b58b5b0955b56d55">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4063871044d7a566b58b5b0955b56d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_clk. <br /></td></tr>
<tr class="separator:ga4063871044d7a566b58b5b0955b56d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memItemLeft" align="right" valign="top"><a id="ga2b6f3b9a4229f16e16191644d7a021ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga2b6f3b9a4229f16e16191644d7a021ec">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MISO</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_miso. <br /></td></tr>
<tr class="separator:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memItemLeft" align="right" valign="top"><a id="gac8e3a1c1ca5ed736ce59dbf11547e6ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gac8e3a1c1ca5ed736ce59dbf11547e6ce">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MOSI</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_mosi. <br /></td></tr>
<tr class="separator:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9574bec687f52f612c85880c0285787c"><td class="memItemLeft" align="right" valign="top"><a id="ga9574bec687f52f612c85880c0285787c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga9574bec687f52f612c85880c0285787c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga9574bec687f52f612c85880c0285787c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select0. <br /></td></tr>
<tr class="separator:ga9574bec687f52f612c85880c0285787c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b36390a895539ae18d8e5a661642ef"><td class="memItemLeft" align="right" valign="top"><a id="gaf2b36390a895539ae18d8e5a661642ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gaf2b36390a895539ae18d8e5a661642ef">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT1</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gaf2b36390a895539ae18d8e5a661642ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select1. <br /></td></tr>
<tr class="separator:gaf2b36390a895539ae18d8e5a661642ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f130fdc79bade0b25b31d39bab151c"><td class="memItemLeft" align="right" valign="top"><a id="gae6f130fdc79bade0b25b31d39bab151c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gae6f130fdc79bade0b25b31d39bab151c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT2</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gae6f130fdc79bade0b25b31d39bab151c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select2. <br /></td></tr>
<tr class="separator:gae6f130fdc79bade0b25b31d39bab151c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf69720f4b9406d51715cf1b7b3a085b"><td class="memItemLeft" align="right" valign="top"><a id="gadf69720f4b9406d51715cf1b7b3a085b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gadf69720f4b9406d51715cf1b7b3a085b">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT3</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gadf69720f4b9406d51715cf1b7b3a085b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select3. <br /></td></tr>
<tr class="separator:gadf69720f4b9406d51715cf1b7b3a085b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memItemLeft" align="right" valign="top"><a id="ga25dd33bcc5f3fba5b23fb4d5d056e476"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga25dd33bcc5f3fba5b23fb4d5d056e476">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_CTS</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_cts. <br /></td></tr>
<tr class="separator:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memItemLeft" align="right" valign="top"><a id="ga9bfa51d83fd3fd131ff45de5d68c5c9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga9bfa51d83fd3fd131ff45de5d68c5c9e">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RTS</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rts. <br /></td></tr>
<tr class="separator:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memItemLeft" align="right" valign="top"><a id="ga54e48d58c2a0ca7b205fa0868a41844c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga54e48d58c2a0ca7b205fa0868a41844c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RX</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rx. <br /></td></tr>
<tr class="separator:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memItemLeft" align="right" valign="top"><a id="ga90d6cd790e46fac220149ced8a6cf67d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga90d6cd790e46fac220149ced8a6cf67d">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_TX</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga90d6cd790e46fac220149ced8a6cf67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_tx. <br /></td></tr>
<tr class="separator:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9202ce29e6db8581737a32d12c36f206"><td class="memItemLeft" align="right" valign="top"><a id="ga9202ce29e6db8581737a32d12c36f206"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga9202ce29e6db8581737a32d12c36f206">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga9202ce29e6db8581737a32d12c36f206"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_clk. <br /></td></tr>
<tr class="separator:ga9202ce29e6db8581737a32d12c36f206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac318010274b12c158f3d1e86f99cd72b"><td class="memItemLeft" align="right" valign="top"><a id="gac318010274b12c158f3d1e86f99cd72b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gac318010274b12c158f3d1e86f99cd72b">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:gac318010274b12c158f3d1e86f99cd72b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data0. <br /></td></tr>
<tr class="separator:gac318010274b12c158f3d1e86f99cd72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf5fc11e30437613cbb58fc3d08cd5f"><td class="memItemLeft" align="right" valign="top"><a id="ga5cf5fc11e30437613cbb58fc3d08cd5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga5cf5fc11e30437613cbb58fc3d08cd5f">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga5cf5fc11e30437613cbb58fc3d08cd5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data1. <br /></td></tr>
<tr class="separator:ga5cf5fc11e30437613cbb58fc3d08cd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc77ed5cbb7c57306a64b17961211ed"><td class="memItemLeft" align="right" valign="top"><a id="ga2dc77ed5cbb7c57306a64b17961211ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga2dc77ed5cbb7c57306a64b17961211ed">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA2</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga2dc77ed5cbb7c57306a64b17961211ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data2. <br /></td></tr>
<tr class="separator:ga2dc77ed5cbb7c57306a64b17961211ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5670d4ade46ffab0f19bb53f0bdfb2e8"><td class="memItemLeft" align="right" valign="top"><a id="ga5670d4ade46ffab0f19bb53f0bdfb2e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga5670d4ade46ffab0f19bb53f0bdfb2e8">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_DATA3</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG)</td></tr>
<tr class="memdesc:ga5670d4ade46ffab0f19bb53f0bdfb2e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_data3. <br /></td></tr>
<tr class="separator:ga5670d4ade46ffab0f19bb53f0bdfb2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec35ac47f1a4b24812dfe060f92ec3f2"><td class="memItemLeft" align="right" valign="top"><a id="gaec35ac47f1a4b24812dfe060f92ec3f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gaec35ac47f1a4b24812dfe060f92ec3f2">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaec35ac47f1a4b24812dfe060f92ec3f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select0. <br /></td></tr>
<tr class="separator:gaec35ac47f1a4b24812dfe060f92ec3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1753c732069a1059a0c36b6f7010be99"><td class="memItemLeft" align="right" valign="top"><a id="ga1753c732069a1059a0c36b6f7010be99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga1753c732069a1059a0c36b6f7010be99">CYHAL_PIN_MAP_DRIVE_MODE_SMIF_SPI_SELECT1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga1753c732069a1059a0c36b6f7010be99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for smif_spi_select1. <br /></td></tr>
<tr class="separator:ga1753c732069a1059a0c36b6f7010be99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae412e083c2cc451e231e97921df65207"><td class="memItemLeft" align="right" valign="top"><a id="gae412e083c2cc451e231e97921df65207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gae412e083c2cc451e231e97921df65207">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae412e083c2cc451e231e97921df65207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line. <br /></td></tr>
<tr class="separator:gae412e083c2cc451e231e97921df65207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f39d579dedec1f490b827cda147add"><td class="memItemLeft" align="right" valign="top"><a id="ga26f39d579dedec1f490b827cda147add"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga26f39d579dedec1f490b827cda147add">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE_COMPL</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga26f39d579dedec1f490b827cda147add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line_compl. <br /></td></tr>
<tr class="separator:ga26f39d579dedec1f490b827cda147add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ea7d9863b30ebe2ac5c805c69c8317"><td class="memItemLeft" align="right" valign="top"><a id="gae9ea7d9863b30ebe2ac5c805c69c8317"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gae9ea7d9863b30ebe2ac5c805c69c8317">CYHAL_PIN_MAP_DRIVE_MODE_TDM_TDM_RX_FSYNC</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae9ea7d9863b30ebe2ac5c805c69c8317"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tdm_tdm_rx_fsync. <br /></td></tr>
<tr class="separator:gae9ea7d9863b30ebe2ac5c805c69c8317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e8d9a230dfbc67596cb1682de1284f5"><td class="memItemLeft" align="right" valign="top"><a id="ga9e8d9a230dfbc67596cb1682de1284f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga9e8d9a230dfbc67596cb1682de1284f5">CYHAL_PIN_MAP_DRIVE_MODE_TDM_TDM_RX_MCK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9e8d9a230dfbc67596cb1682de1284f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tdm_tdm_rx_mck. <br /></td></tr>
<tr class="separator:ga9e8d9a230dfbc67596cb1682de1284f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d58ef3c03846bfcc176e1851dc764eb"><td class="memItemLeft" align="right" valign="top"><a id="ga9d58ef3c03846bfcc176e1851dc764eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga9d58ef3c03846bfcc176e1851dc764eb">CYHAL_PIN_MAP_DRIVE_MODE_TDM_TDM_RX_SCK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9d58ef3c03846bfcc176e1851dc764eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tdm_tdm_rx_sck. <br /></td></tr>
<tr class="separator:ga9d58ef3c03846bfcc176e1851dc764eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27368560a9361f5a9b6493d2702d5a9f"><td class="memItemLeft" align="right" valign="top"><a id="ga27368560a9361f5a9b6493d2702d5a9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga27368560a9361f5a9b6493d2702d5a9f">CYHAL_PIN_MAP_DRIVE_MODE_TDM_TDM_RX_SD</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga27368560a9361f5a9b6493d2702d5a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tdm_tdm_rx_sd. <br /></td></tr>
<tr class="separator:ga27368560a9361f5a9b6493d2702d5a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa787d9c2c4e95e88b80cd2464da4e6"><td class="memItemLeft" align="right" valign="top"><a id="ga5fa787d9c2c4e95e88b80cd2464da4e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga5fa787d9c2c4e95e88b80cd2464da4e6">CYHAL_PIN_MAP_DRIVE_MODE_TDM_TDM_TX_FSYNC</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga5fa787d9c2c4e95e88b80cd2464da4e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tdm_tdm_tx_fsync. <br /></td></tr>
<tr class="separator:ga5fa787d9c2c4e95e88b80cd2464da4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7688a77812be8c6ebc14f17513988bb7"><td class="memItemLeft" align="right" valign="top"><a id="ga7688a77812be8c6ebc14f17513988bb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga7688a77812be8c6ebc14f17513988bb7">CYHAL_PIN_MAP_DRIVE_MODE_TDM_TDM_TX_MCK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga7688a77812be8c6ebc14f17513988bb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tdm_tdm_tx_mck. <br /></td></tr>
<tr class="separator:ga7688a77812be8c6ebc14f17513988bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11a50b0de22379733e6827e8c211347"><td class="memItemLeft" align="right" valign="top"><a id="gae11a50b0de22379733e6827e8c211347"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gae11a50b0de22379733e6827e8c211347">CYHAL_PIN_MAP_DRIVE_MODE_TDM_TDM_TX_SCK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae11a50b0de22379733e6827e8c211347"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tdm_tdm_tx_sck. <br /></td></tr>
<tr class="separator:gae11a50b0de22379733e6827e8c211347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c5148607574e4f3da68b777ef4331d0"><td class="memItemLeft" align="right" valign="top"><a id="ga6c5148607574e4f3da68b777ef4331d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga6c5148607574e4f3da68b777ef4331d0">CYHAL_PIN_MAP_DRIVE_MODE_TDM_TDM_TX_SD</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga6c5148607574e4f3da68b777ef4331d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tdm_tdm_tx_sd. <br /></td></tr>
<tr class="separator:ga6c5148607574e4f3da68b777ef4331d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga7c87bd935bd6e52ed59c689579a709db"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gab24d2d0f36afa1c85516af9e53405e70">cyhal_gpio_cyw20829_56_qfn_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga7c87bd935bd6e52ed59c689579a709db">cyhal_gpio_t</a></td></tr>
<tr class="memdesc:ga7c87bd935bd6e52ed59c689579a709db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create generic name for the series/package specific type.  <a href="#ga7c87bd935bd6e52ed59c689579a709db">More...</a><br /></td></tr>
<tr class="separator:ga7c87bd935bd6e52ed59c689579a709db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gab24d2d0f36afa1c85516af9e53405e70"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gab24d2d0f36afa1c85516af9e53405e70">cyhal_gpio_cyw20829_56_qfn_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a3dbd1016ea99d087d747530418b89a01">NC</a> = 0xFF, 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a23d505c049c81443b12e53d5b00b1be9">P0_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a8c239764fe5c947cad341b176d49eb73">P0_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a950df72443b521531bc3be8f4058fd85">P0_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a7dd012609401076ec68c99a41fcf12bc">P0_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a8f9331cecf3c8f1bf81bc66386c8b4c1">P0_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70aad04d2399d62b5af8c88438d56ddf99b">P0_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70aa25f499b57adc3dae9ca1a877f47f2af">P1_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70ab0d32687fab06c4263f65b6741adf308">P1_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a12c69ba58f68ac9252a9e84170e354c7">P1_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70ac964ac363209c16f9e842d139f1821df">P1_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a2712fb6be5ef97fd9f5a9b42baaf5f05">P1_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70adb0a4a23b91349a0f85a26ee16c2299c">P1_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a1c09e634fa0f157f766022d25ea2860d">P1_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70aeeaaeb6232b5bd27b3d18c1699737e31">P2_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a33daef487e90b1d8ee897624249d060e">P2_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a10b4a9ccdcdec6c07ceedf09708bed1a">P2_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70ae1949ab941c558f0c66b48e8463bbada">P2_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70aa1814d6db2865c42fb3c7fc7688ab5c5">P2_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a40df3c1aee5d74c3877d7b8d8bccb69e">P2_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a2a52d7696dc09e50106e86c3c5d17553">P3_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70aecc7f0ac8642bc54d5263aa885d41908">P3_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70acd157ea5f39d394d92881bdfc3289dab">P3_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a54a63837a8bb026bd112b886ca8dc47d">P3_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a2870e8226d9447a9d9cc1788ae88dbb7">P3_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a2269bac40e13cb61f09fdb588507da82">P3_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70afd215d1efb45e70398433193f49c307c">P3_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a526941c3135107781ce25d01b016b23e">P3_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70ab85e0c3af8cd4b57398754081786a201">P4_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70abd2abcc9f0b2483ad5a64032a1edf2f4">P4_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a702f0443ac82eec7db778039597602de">P5_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a6e81efad69a0ea034651af008bd857b9">P5_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ggab24d2d0f36afa1c85516af9e53405e70a48fead26a455d15e627a59f49e735ed6">P5_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 2)
<br />
 }</td></tr>
<tr class="memdesc:gab24d2d0f36afa1c85516af9e53405e70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for all of the pins that are bonded out on in the 56-QFN package for the CYW20829 series.  <a href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gab24d2d0f36afa1c85516af9e53405e70">More...</a><br /></td></tr>
<tr class="separator:gab24d2d0f36afa1c85516af9e53405e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gadfe473a3caa83ee9dbbaacfede47981a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gadfe473a3caa83ee9dbbaacfede47981a">cyhal_pin_map_adcmic_clk_pdm</a> [2]</td></tr>
<tr class="memdesc:gadfe473a3caa83ee9dbbaacfede47981a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the adcmic_clk_pdm signal.  <a href="#gadfe473a3caa83ee9dbbaacfede47981a">More...</a><br /></td></tr>
<tr class="separator:gadfe473a3caa83ee9dbbaacfede47981a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1328a3f7a8e70ba8beb92273c0e88c72"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga1328a3f7a8e70ba8beb92273c0e88c72">cyhal_pin_map_adcmic_gpio_adc_in</a> [8]</td></tr>
<tr class="memdesc:ga1328a3f7a8e70ba8beb92273c0e88c72"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the adcmic_gpio_adc_in signal.  <a href="#ga1328a3f7a8e70ba8beb92273c0e88c72">More...</a><br /></td></tr>
<tr class="separator:ga1328a3f7a8e70ba8beb92273c0e88c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8eaeb3d72701ba307fef4d349486a9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga7c8eaeb3d72701ba307fef4d349486a9">cyhal_pin_map_adcmic_pdm_data</a> [2]</td></tr>
<tr class="memdesc:ga7c8eaeb3d72701ba307fef4d349486a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the adcmic_pdm_data signal.  <a href="#ga7c8eaeb3d72701ba307fef4d349486a9">More...</a><br /></td></tr>
<tr class="separator:ga7c8eaeb3d72701ba307fef4d349486a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fd206a3b77925268da2c8e078abfc5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga88fd206a3b77925268da2c8e078abfc5">cyhal_pin_map_canfd_ttcan_rx</a> [1]</td></tr>
<tr class="memdesc:ga88fd206a3b77925268da2c8e078abfc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the canfd_ttcan_rx signal.  <a href="#ga88fd206a3b77925268da2c8e078abfc5">More...</a><br /></td></tr>
<tr class="separator:ga88fd206a3b77925268da2c8e078abfc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51514ba64d79084c3b21fd2bd17568e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gad51514ba64d79084c3b21fd2bd17568e">cyhal_pin_map_canfd_ttcan_tx</a> [1]</td></tr>
<tr class="memdesc:gad51514ba64d79084c3b21fd2bd17568e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the canfd_ttcan_tx signal.  <a href="#gad51514ba64d79084c3b21fd2bd17568e">More...</a><br /></td></tr>
<tr class="separator:gad51514ba64d79084c3b21fd2bd17568e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfba65dad34ee5f6c88ef4fbfb01384"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga1dfba65dad34ee5f6c88ef4fbfb01384">cyhal_pin_map_keyscan_ks_col</a> [20]</td></tr>
<tr class="memdesc:ga1dfba65dad34ee5f6c88ef4fbfb01384"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the keyscan_ks_col signal.  <a href="#ga1dfba65dad34ee5f6c88ef4fbfb01384">More...</a><br /></td></tr>
<tr class="separator:ga1dfba65dad34ee5f6c88ef4fbfb01384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7629a80ace0fb0bb5711b15075b6e50"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gab7629a80ace0fb0bb5711b15075b6e50">cyhal_pin_map_keyscan_ks_row</a> [8]</td></tr>
<tr class="memdesc:gab7629a80ace0fb0bb5711b15075b6e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the keyscan_ks_row signal.  <a href="#gab7629a80ace0fb0bb5711b15075b6e50">More...</a><br /></td></tr>
<tr class="separator:gab7629a80ace0fb0bb5711b15075b6e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde4c557a1f7d7cb2d2284ffefb0788d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gacde4c557a1f7d7cb2d2284ffefb0788d">cyhal_pin_map_lin_lin_en</a> [2]</td></tr>
<tr class="memdesc:gacde4c557a1f7d7cb2d2284ffefb0788d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lin_lin_en signal.  <a href="#gacde4c557a1f7d7cb2d2284ffefb0788d">More...</a><br /></td></tr>
<tr class="separator:gacde4c557a1f7d7cb2d2284ffefb0788d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc5ff4fa305416a318113a3c9ac70a3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gadbc5ff4fa305416a318113a3c9ac70a3">cyhal_pin_map_lin_lin_rx</a> [2]</td></tr>
<tr class="memdesc:gadbc5ff4fa305416a318113a3c9ac70a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lin_lin_rx signal.  <a href="#gadbc5ff4fa305416a318113a3c9ac70a3">More...</a><br /></td></tr>
<tr class="separator:gadbc5ff4fa305416a318113a3c9ac70a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e3e45ce0a6dc518d70edc15ab3b1a7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gae3e3e45ce0a6dc518d70edc15ab3b1a7">cyhal_pin_map_lin_lin_tx</a> [2]</td></tr>
<tr class="memdesc:gae3e3e45ce0a6dc518d70edc15ab3b1a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lin_lin_tx signal.  <a href="#gae3e3e45ce0a6dc518d70edc15ab3b1a7">More...</a><br /></td></tr>
<tr class="separator:gae3e3e45ce0a6dc518d70edc15ab3b1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619fb36ead9747be687c01b3249b1b06"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga619fb36ead9747be687c01b3249b1b06">cyhal_pin_map_pdm_pdm_clk</a> [3]</td></tr>
<tr class="memdesc:ga619fb36ead9747be687c01b3249b1b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pdm_pdm_clk signal.  <a href="#ga619fb36ead9747be687c01b3249b1b06">More...</a><br /></td></tr>
<tr class="separator:ga619fb36ead9747be687c01b3249b1b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fb7450a3bdf33f54ab3459e977f542"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gac4fb7450a3bdf33f54ab3459e977f542">cyhal_pin_map_pdm_pdm_data</a> [3]</td></tr>
<tr class="memdesc:gac4fb7450a3bdf33f54ab3459e977f542"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pdm_pdm_data signal.  <a href="#gac4fb7450a3bdf33f54ab3459e977f542">More...</a><br /></td></tr>
<tr class="separator:gac4fb7450a3bdf33f54ab3459e977f542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9b46ef78bfed5695ee34a96b3271ae"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga9d9b46ef78bfed5695ee34a96b3271ae">cyhal_pin_map_peri_tr_io_input</a> [8]</td></tr>
<tr class="memdesc:ga9d9b46ef78bfed5695ee34a96b3271ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the peri_tr_io_input signal.  <a href="#ga9d9b46ef78bfed5695ee34a96b3271ae">More...</a><br /></td></tr>
<tr class="separator:ga9d9b46ef78bfed5695ee34a96b3271ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc935f110b7314ffaa927253a11457f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga9dc935f110b7314ffaa927253a11457f">cyhal_pin_map_peri_tr_io_output</a> [2]</td></tr>
<tr class="memdesc:ga9dc935f110b7314ffaa927253a11457f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the peri_tr_io_output signal.  <a href="#ga9dc935f110b7314ffaa927253a11457f">More...</a><br /></td></tr>
<tr class="separator:ga9dc935f110b7314ffaa927253a11457f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f17088e605cffa6eaa717f524339062"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga5f17088e605cffa6eaa717f524339062">cyhal_pin_map_scb_i2c_scl</a> [4]</td></tr>
<tr class="memdesc:ga5f17088e605cffa6eaa717f524339062"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_scl signal.  <a href="#ga5f17088e605cffa6eaa717f524339062">More...</a><br /></td></tr>
<tr class="separator:ga5f17088e605cffa6eaa717f524339062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651fa14f9f7716a5f8fed66f91df20df"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga651fa14f9f7716a5f8fed66f91df20df">cyhal_pin_map_scb_i2c_sda</a> [4]</td></tr>
<tr class="memdesc:ga651fa14f9f7716a5f8fed66f91df20df"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_sda signal.  <a href="#ga651fa14f9f7716a5f8fed66f91df20df">More...</a><br /></td></tr>
<tr class="separator:ga651fa14f9f7716a5f8fed66f91df20df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0509fb925be2145b861a84f4c92b37ec"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga0509fb925be2145b861a84f4c92b37ec">cyhal_pin_map_scb_spi_m_clk</a> [3]</td></tr>
<tr class="memdesc:ga0509fb925be2145b861a84f4c92b37ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_clk signal.  <a href="#ga0509fb925be2145b861a84f4c92b37ec">More...</a><br /></td></tr>
<tr class="separator:ga0509fb925be2145b861a84f4c92b37ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4418d2e82e9f7fe7101bd5349ee02142"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga4418d2e82e9f7fe7101bd5349ee02142">cyhal_pin_map_scb_spi_m_miso</a> [4]</td></tr>
<tr class="memdesc:ga4418d2e82e9f7fe7101bd5349ee02142"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_miso signal.  <a href="#ga4418d2e82e9f7fe7101bd5349ee02142">More...</a><br /></td></tr>
<tr class="separator:ga4418d2e82e9f7fe7101bd5349ee02142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceae70670db8692e950da34c59456efa"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gaceae70670db8692e950da34c59456efa">cyhal_pin_map_scb_spi_m_mosi</a> [4]</td></tr>
<tr class="memdesc:gaceae70670db8692e950da34c59456efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_mosi signal.  <a href="#gaceae70670db8692e950da34c59456efa">More...</a><br /></td></tr>
<tr class="separator:gaceae70670db8692e950da34c59456efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe598c65957d42f295d97744e1f96827"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gafe598c65957d42f295d97744e1f96827">cyhal_pin_map_scb_spi_m_select0</a> [4]</td></tr>
<tr class="memdesc:gafe598c65957d42f295d97744e1f96827"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select0 signal.  <a href="#gafe598c65957d42f295d97744e1f96827">More...</a><br /></td></tr>
<tr class="separator:gafe598c65957d42f295d97744e1f96827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0329d1f754bcd832b06e7db8d6251fa3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga0329d1f754bcd832b06e7db8d6251fa3">cyhal_pin_map_scb_spi_m_select1</a> [3]</td></tr>
<tr class="memdesc:ga0329d1f754bcd832b06e7db8d6251fa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select1 signal.  <a href="#ga0329d1f754bcd832b06e7db8d6251fa3">More...</a><br /></td></tr>
<tr class="separator:ga0329d1f754bcd832b06e7db8d6251fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ad57844d788999b172eb1984b0bb8e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga43ad57844d788999b172eb1984b0bb8e">cyhal_pin_map_scb_spi_m_select2</a> [3]</td></tr>
<tr class="memdesc:ga43ad57844d788999b172eb1984b0bb8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select2 signal.  <a href="#ga43ad57844d788999b172eb1984b0bb8e">More...</a><br /></td></tr>
<tr class="separator:ga43ad57844d788999b172eb1984b0bb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf005d96677757fa3d5924f8003b2cf"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga8bf005d96677757fa3d5924f8003b2cf">cyhal_pin_map_scb_spi_m_select3</a> [2]</td></tr>
<tr class="memdesc:ga8bf005d96677757fa3d5924f8003b2cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select3 signal.  <a href="#ga8bf005d96677757fa3d5924f8003b2cf">More...</a><br /></td></tr>
<tr class="separator:ga8bf005d96677757fa3d5924f8003b2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7c0aebb18e756b14693298944c380a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga5f7c0aebb18e756b14693298944c380a">cyhal_pin_map_scb_spi_s_clk</a> [3]</td></tr>
<tr class="memdesc:ga5f7c0aebb18e756b14693298944c380a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_clk signal.  <a href="#ga5f7c0aebb18e756b14693298944c380a">More...</a><br /></td></tr>
<tr class="separator:ga5f7c0aebb18e756b14693298944c380a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca636699fca2e4bb3e974fdec8518ebd"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gaca636699fca2e4bb3e974fdec8518ebd">cyhal_pin_map_scb_spi_s_miso</a> [4]</td></tr>
<tr class="memdesc:gaca636699fca2e4bb3e974fdec8518ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_miso signal.  <a href="#gaca636699fca2e4bb3e974fdec8518ebd">More...</a><br /></td></tr>
<tr class="separator:gaca636699fca2e4bb3e974fdec8518ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a98769e939c6a90f343ebe3ab60602"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga47a98769e939c6a90f343ebe3ab60602">cyhal_pin_map_scb_spi_s_mosi</a> [4]</td></tr>
<tr class="memdesc:ga47a98769e939c6a90f343ebe3ab60602"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_mosi signal.  <a href="#ga47a98769e939c6a90f343ebe3ab60602">More...</a><br /></td></tr>
<tr class="separator:ga47a98769e939c6a90f343ebe3ab60602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9cb643781d46cf384664aa6f3a59dc"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga4f9cb643781d46cf384664aa6f3a59dc">cyhal_pin_map_scb_spi_s_select0</a> [4]</td></tr>
<tr class="memdesc:ga4f9cb643781d46cf384664aa6f3a59dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select0 signal.  <a href="#ga4f9cb643781d46cf384664aa6f3a59dc">More...</a><br /></td></tr>
<tr class="separator:ga4f9cb643781d46cf384664aa6f3a59dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46193372d3be300ac0a0407a3d7b0b23"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga46193372d3be300ac0a0407a3d7b0b23">cyhal_pin_map_scb_spi_s_select1</a> [3]</td></tr>
<tr class="memdesc:ga46193372d3be300ac0a0407a3d7b0b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select1 signal.  <a href="#ga46193372d3be300ac0a0407a3d7b0b23">More...</a><br /></td></tr>
<tr class="separator:ga46193372d3be300ac0a0407a3d7b0b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865ef5bf0a4cde8feba33fd3b2955653"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga865ef5bf0a4cde8feba33fd3b2955653">cyhal_pin_map_scb_spi_s_select2</a> [3]</td></tr>
<tr class="memdesc:ga865ef5bf0a4cde8feba33fd3b2955653"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select2 signal.  <a href="#ga865ef5bf0a4cde8feba33fd3b2955653">More...</a><br /></td></tr>
<tr class="separator:ga865ef5bf0a4cde8feba33fd3b2955653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c8f3a6d996db1aaf26a5229a1d463c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gab9c8f3a6d996db1aaf26a5229a1d463c">cyhal_pin_map_scb_spi_s_select3</a> [2]</td></tr>
<tr class="memdesc:gab9c8f3a6d996db1aaf26a5229a1d463c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select3 signal.  <a href="#gab9c8f3a6d996db1aaf26a5229a1d463c">More...</a><br /></td></tr>
<tr class="separator:gab9c8f3a6d996db1aaf26a5229a1d463c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371f3ca11b39729c0a1a0ad5db286209"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga371f3ca11b39729c0a1a0ad5db286209">cyhal_pin_map_scb_uart_cts</a> [4]</td></tr>
<tr class="memdesc:ga371f3ca11b39729c0a1a0ad5db286209"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_cts signal.  <a href="#ga371f3ca11b39729c0a1a0ad5db286209">More...</a><br /></td></tr>
<tr class="separator:ga371f3ca11b39729c0a1a0ad5db286209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785e708408866399187acf6512861053"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga785e708408866399187acf6512861053">cyhal_pin_map_scb_uart_rts</a> [2]</td></tr>
<tr class="memdesc:ga785e708408866399187acf6512861053"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rts signal.  <a href="#ga785e708408866399187acf6512861053">More...</a><br /></td></tr>
<tr class="separator:ga785e708408866399187acf6512861053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1464e6b69bdbcc14991bb888c4b066"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga8f1464e6b69bdbcc14991bb888c4b066">cyhal_pin_map_scb_uart_rx</a> [2]</td></tr>
<tr class="memdesc:ga8f1464e6b69bdbcc14991bb888c4b066"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rx signal.  <a href="#ga8f1464e6b69bdbcc14991bb888c4b066">More...</a><br /></td></tr>
<tr class="separator:ga8f1464e6b69bdbcc14991bb888c4b066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe4cb0b7843c8bae913906c185549f1a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gabe4cb0b7843c8bae913906c185549f1a">cyhal_pin_map_scb_uart_tx</a> [2]</td></tr>
<tr class="memdesc:gabe4cb0b7843c8bae913906c185549f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_tx signal.  <a href="#gabe4cb0b7843c8bae913906c185549f1a">More...</a><br /></td></tr>
<tr class="separator:gabe4cb0b7843c8bae913906c185549f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6c03c305ec93e487644037cd689074"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga2a6c03c305ec93e487644037cd689074">cyhal_pin_map_smif_spi_clk</a> [1]</td></tr>
<tr class="memdesc:ga2a6c03c305ec93e487644037cd689074"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_clk signal.  <a href="#ga2a6c03c305ec93e487644037cd689074">More...</a><br /></td></tr>
<tr class="separator:ga2a6c03c305ec93e487644037cd689074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378664a41ec7e92635dabd81dff171b1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga378664a41ec7e92635dabd81dff171b1">cyhal_pin_map_smif_spi_data0</a> [1]</td></tr>
<tr class="memdesc:ga378664a41ec7e92635dabd81dff171b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data0 signal.  <a href="#ga378664a41ec7e92635dabd81dff171b1">More...</a><br /></td></tr>
<tr class="separator:ga378664a41ec7e92635dabd81dff171b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gaf6ddf64426e34b5b0cf4a7bb06605b46">cyhal_pin_map_smif_spi_data1</a> [1]</td></tr>
<tr class="memdesc:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data1 signal.  <a href="#gaf6ddf64426e34b5b0cf4a7bb06605b46">More...</a><br /></td></tr>
<tr class="separator:gaf6ddf64426e34b5b0cf4a7bb06605b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d40983581a0d307b3a4d24982084800"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga7d40983581a0d307b3a4d24982084800">cyhal_pin_map_smif_spi_data2</a> [1]</td></tr>
<tr class="memdesc:ga7d40983581a0d307b3a4d24982084800"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data2 signal.  <a href="#ga7d40983581a0d307b3a4d24982084800">More...</a><br /></td></tr>
<tr class="separator:ga7d40983581a0d307b3a4d24982084800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ba4b8191d0ce260e08fca914553439"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gae0ba4b8191d0ce260e08fca914553439">cyhal_pin_map_smif_spi_data3</a> [1]</td></tr>
<tr class="memdesc:gae0ba4b8191d0ce260e08fca914553439"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_data3 signal.  <a href="#gae0ba4b8191d0ce260e08fca914553439">More...</a><br /></td></tr>
<tr class="separator:gae0ba4b8191d0ce260e08fca914553439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5e15237798fe8d3275f878426933b7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gaad5e15237798fe8d3275f878426933b7">cyhal_pin_map_smif_spi_select0</a> [1]</td></tr>
<tr class="memdesc:gaad5e15237798fe8d3275f878426933b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select0 signal.  <a href="#gaad5e15237798fe8d3275f878426933b7">More...</a><br /></td></tr>
<tr class="separator:gaad5e15237798fe8d3275f878426933b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92a5fd297f6dedf51184d38a52e7e40"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gad92a5fd297f6dedf51184d38a52e7e40">cyhal_pin_map_smif_spi_select1</a> [1]</td></tr>
<tr class="memdesc:gad92a5fd297f6dedf51184d38a52e7e40"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the smif_spi_select1 signal.  <a href="#gad92a5fd297f6dedf51184d38a52e7e40">More...</a><br /></td></tr>
<tr class="separator:gad92a5fd297f6dedf51184d38a52e7e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa9c8ac7cd96832923c3ea70cb6285a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga4aa9c8ac7cd96832923c3ea70cb6285a">cyhal_pin_map_tcpwm_line</a> [26]</td></tr>
<tr class="memdesc:ga4aa9c8ac7cd96832923c3ea70cb6285a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line signal.  <a href="#ga4aa9c8ac7cd96832923c3ea70cb6285a">More...</a><br /></td></tr>
<tr class="separator:ga4aa9c8ac7cd96832923c3ea70cb6285a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd372bdb6fe7f6aaed4600ca26c0797"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga6cd372bdb6fe7f6aaed4600ca26c0797">cyhal_pin_map_tcpwm_line_compl</a> [26]</td></tr>
<tr class="memdesc:ga6cd372bdb6fe7f6aaed4600ca26c0797"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line_compl signal.  <a href="#ga6cd372bdb6fe7f6aaed4600ca26c0797">More...</a><br /></td></tr>
<tr class="separator:ga6cd372bdb6fe7f6aaed4600ca26c0797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76b2606ebc3eeeccad3be2cc5196ffc"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gac76b2606ebc3eeeccad3be2cc5196ffc">cyhal_pin_map_tdm_tdm_rx_fsync</a> [1]</td></tr>
<tr class="memdesc:gac76b2606ebc3eeeccad3be2cc5196ffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tdm_tdm_rx_fsync signal.  <a href="#gac76b2606ebc3eeeccad3be2cc5196ffc">More...</a><br /></td></tr>
<tr class="separator:gac76b2606ebc3eeeccad3be2cc5196ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47fa610c7cc5e90db575d6ae9cc6a8b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gad47fa610c7cc5e90db575d6ae9cc6a8b">cyhal_pin_map_tdm_tdm_rx_mck</a> [1]</td></tr>
<tr class="memdesc:gad47fa610c7cc5e90db575d6ae9cc6a8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tdm_tdm_rx_mck signal.  <a href="#gad47fa610c7cc5e90db575d6ae9cc6a8b">More...</a><br /></td></tr>
<tr class="separator:gad47fa610c7cc5e90db575d6ae9cc6a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c1a69194462794ed2efe4214d9b163"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga63c1a69194462794ed2efe4214d9b163">cyhal_pin_map_tdm_tdm_rx_sck</a> [1]</td></tr>
<tr class="memdesc:ga63c1a69194462794ed2efe4214d9b163"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tdm_tdm_rx_sck signal.  <a href="#ga63c1a69194462794ed2efe4214d9b163">More...</a><br /></td></tr>
<tr class="separator:ga63c1a69194462794ed2efe4214d9b163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34adb7a285d91aa232e2e8b755b40d7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gab34adb7a285d91aa232e2e8b755b40d7">cyhal_pin_map_tdm_tdm_rx_sd</a> [1]</td></tr>
<tr class="memdesc:gab34adb7a285d91aa232e2e8b755b40d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tdm_tdm_rx_sd signal.  <a href="#gab34adb7a285d91aa232e2e8b755b40d7">More...</a><br /></td></tr>
<tr class="separator:gab34adb7a285d91aa232e2e8b755b40d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2caf84e3e82eb2dfc6cdd108a14da931"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga2caf84e3e82eb2dfc6cdd108a14da931">cyhal_pin_map_tdm_tdm_tx_fsync</a> [1]</td></tr>
<tr class="memdesc:ga2caf84e3e82eb2dfc6cdd108a14da931"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tdm_tdm_tx_fsync signal.  <a href="#ga2caf84e3e82eb2dfc6cdd108a14da931">More...</a><br /></td></tr>
<tr class="separator:ga2caf84e3e82eb2dfc6cdd108a14da931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98992ed41fdd98a9a71e3f68a4b5003a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga98992ed41fdd98a9a71e3f68a4b5003a">cyhal_pin_map_tdm_tdm_tx_mck</a> [1]</td></tr>
<tr class="memdesc:ga98992ed41fdd98a9a71e3f68a4b5003a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tdm_tdm_tx_mck signal.  <a href="#ga98992ed41fdd98a9a71e3f68a4b5003a">More...</a><br /></td></tr>
<tr class="separator:ga98992ed41fdd98a9a71e3f68a4b5003a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf308a287ce2170ebab6a5f9101b48b15"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gaf308a287ce2170ebab6a5f9101b48b15">cyhal_pin_map_tdm_tdm_tx_sck</a> [1]</td></tr>
<tr class="memdesc:gaf308a287ce2170ebab6a5f9101b48b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tdm_tdm_tx_sck signal.  <a href="#gaf308a287ce2170ebab6a5f9101b48b15">More...</a><br /></td></tr>
<tr class="separator:gaf308a287ce2170ebab6a5f9101b48b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4099de673ed37579e9b3c0145f26bad2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#ga4099de673ed37579e9b3c0145f26bad2">cyhal_pin_map_tdm_tdm_tx_sd</a> [1]</td></tr>
<tr class="memdesc:ga4099de673ed37579e9b3c0145f26bad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tdm_tdm_tx_sd signal.  <a href="#ga4099de673ed37579e9b3c0145f26bad2">More...</a><br /></td></tr>
<tr class="separator:ga4099de673ed37579e9b3c0145f26bad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcyhal__resource__pin__mapping__t" id="structcyhal__resource__pin__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__resource__pin__mapping__t">&#9670;&nbsp;</a></span>cyhal_resource_pin_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_resource_pin_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4fa13cb0d2ae96aeeb50c0c0c63e3b91"></a>uint8_t</td>
<td class="fieldname">
block_num</td>
<td class="fielddoc">
The block number of the resource with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a023ce9599d5a2fe07f82dd3cf5a7570b"></a>uint8_t</td>
<td class="fieldname">
channel_num</td>
<td class="fielddoc">
The channel number of the block with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a61f6033fdaae54a06ac8e63656b2a37a"></a><a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#ga707195ce0627016bf371643bdd9caa51">cyhal_gpio_t</a></td>
<td class="fieldname">
pin</td>
<td class="fielddoc">
The GPIO pin the connection is with. </td></tr>
<tr><td class="fieldtype">
<a id="ad4514be01ab83c7248c320b3232145c1"></a>en_hsiom_sel_t</td>
<td class="fieldname">
hsiom</td>
<td class="fielddoc">
The HSIOM configuration value. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga7c87bd935bd6e52ed59c689579a709db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c87bd935bd6e52ed59c689579a709db">&#9670;&nbsp;</a></span>cyhal_gpio_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gab24d2d0f36afa1c85516af9e53405e70">cyhal_gpio_cyw20829_56_qfn_t</a> <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#ga707195ce0627016bf371643bdd9caa51">cyhal_gpio_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create generic name for the series/package specific type. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gab24d2d0f36afa1c85516af9e53405e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab24d2d0f36afa1c85516af9e53405e70">&#9670;&nbsp;</a></span>cyhal_gpio_cyw20829_56_qfn_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__impl__pin__package__cyw20829__56__qfn.html#gab24d2d0f36afa1c85516af9e53405e70">cyhal_gpio_cyw20829_56_qfn_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for all of the pins that are bonded out on in the 56-QFN package for the CYW20829 series. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a3dbd1016ea99d087d747530418b89a01"></a>NC&#160;</td><td class="fielddoc"><p>No Connect/Invalid Pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a23d505c049c81443b12e53d5b00b1be9"></a>P0_0&#160;</td><td class="fielddoc"><p>Port 0 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a8c239764fe5c947cad341b176d49eb73"></a>P0_1&#160;</td><td class="fielddoc"><p>Port 0 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a950df72443b521531bc3be8f4058fd85"></a>P0_2&#160;</td><td class="fielddoc"><p>Port 0 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a7dd012609401076ec68c99a41fcf12bc"></a>P0_3&#160;</td><td class="fielddoc"><p>Port 0 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a8f9331cecf3c8f1bf81bc66386c8b4c1"></a>P0_4&#160;</td><td class="fielddoc"><p>Port 0 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70aad04d2399d62b5af8c88438d56ddf99b"></a>P0_5&#160;</td><td class="fielddoc"><p>Port 0 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70aa25f499b57adc3dae9ca1a877f47f2af"></a>P1_0&#160;</td><td class="fielddoc"><p>Port 1 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70ab0d32687fab06c4263f65b6741adf308"></a>P1_1&#160;</td><td class="fielddoc"><p>Port 1 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a12c69ba58f68ac9252a9e84170e354c7"></a>P1_2&#160;</td><td class="fielddoc"><p>Port 1 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70ac964ac363209c16f9e842d139f1821df"></a>P1_3&#160;</td><td class="fielddoc"><p>Port 1 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a2712fb6be5ef97fd9f5a9b42baaf5f05"></a>P1_4&#160;</td><td class="fielddoc"><p>Port 1 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70adb0a4a23b91349a0f85a26ee16c2299c"></a>P1_5&#160;</td><td class="fielddoc"><p>Port 1 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a1c09e634fa0f157f766022d25ea2860d"></a>P1_6&#160;</td><td class="fielddoc"><p>Port 1 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70aeeaaeb6232b5bd27b3d18c1699737e31"></a>P2_0&#160;</td><td class="fielddoc"><p>Port 2 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a33daef487e90b1d8ee897624249d060e"></a>P2_1&#160;</td><td class="fielddoc"><p>Port 2 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a10b4a9ccdcdec6c07ceedf09708bed1a"></a>P2_2&#160;</td><td class="fielddoc"><p>Port 2 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70ae1949ab941c558f0c66b48e8463bbada"></a>P2_3&#160;</td><td class="fielddoc"><p>Port 2 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70aa1814d6db2865c42fb3c7fc7688ab5c5"></a>P2_4&#160;</td><td class="fielddoc"><p>Port 2 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a40df3c1aee5d74c3877d7b8d8bccb69e"></a>P2_5&#160;</td><td class="fielddoc"><p>Port 2 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a2a52d7696dc09e50106e86c3c5d17553"></a>P3_0&#160;</td><td class="fielddoc"><p>Port 3 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70aecc7f0ac8642bc54d5263aa885d41908"></a>P3_1&#160;</td><td class="fielddoc"><p>Port 3 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70acd157ea5f39d394d92881bdfc3289dab"></a>P3_2&#160;</td><td class="fielddoc"><p>Port 3 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a54a63837a8bb026bd112b886ca8dc47d"></a>P3_3&#160;</td><td class="fielddoc"><p>Port 3 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a2870e8226d9447a9d9cc1788ae88dbb7"></a>P3_4&#160;</td><td class="fielddoc"><p>Port 3 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a2269bac40e13cb61f09fdb588507da82"></a>P3_5&#160;</td><td class="fielddoc"><p>Port 3 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70afd215d1efb45e70398433193f49c307c"></a>P3_6&#160;</td><td class="fielddoc"><p>Port 3 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a526941c3135107781ce25d01b016b23e"></a>P3_7&#160;</td><td class="fielddoc"><p>Port 3 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70ab85e0c3af8cd4b57398754081786a201"></a>P4_0&#160;</td><td class="fielddoc"><p>Port 4 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70abd2abcc9f0b2483ad5a64032a1edf2f4"></a>P4_1&#160;</td><td class="fielddoc"><p>Port 4 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a702f0443ac82eec7db778039597602de"></a>P5_0&#160;</td><td class="fielddoc"><p>Port 5 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a6e81efad69a0ea034651af008bd857b9"></a>P5_1&#160;</td><td class="fielddoc"><p>Port 5 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggab24d2d0f36afa1c85516af9e53405e70a48fead26a455d15e627a59f49e735ed6"></a>P5_2&#160;</td><td class="fielddoc"><p>Port 5 Pin 2. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gadfe473a3caa83ee9dbbaacfede47981a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfe473a3caa83ee9dbbaacfede47981a">&#9670;&nbsp;</a></span>cyhal_pin_map_adcmic_clk_pdm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_adcmic_clk_pdm[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the adcmic_clk_pdm signal. </p>

</div>
</div>
<a id="ga1328a3f7a8e70ba8beb92273c0e88c72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1328a3f7a8e70ba8beb92273c0e88c72">&#9670;&nbsp;</a></span>cyhal_pin_map_adcmic_gpio_adc_in</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_adcmic_gpio_adc_in[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the adcmic_gpio_adc_in signal. </p>

</div>
</div>
<a id="ga7c8eaeb3d72701ba307fef4d349486a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c8eaeb3d72701ba307fef4d349486a9">&#9670;&nbsp;</a></span>cyhal_pin_map_adcmic_pdm_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_adcmic_pdm_data[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the adcmic_pdm_data signal. </p>

</div>
</div>
<a id="ga88fd206a3b77925268da2c8e078abfc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88fd206a3b77925268da2c8e078abfc5">&#9670;&nbsp;</a></span>cyhal_pin_map_canfd_ttcan_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_canfd_ttcan_rx[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the canfd_ttcan_rx signal. </p>

</div>
</div>
<a id="gad51514ba64d79084c3b21fd2bd17568e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad51514ba64d79084c3b21fd2bd17568e">&#9670;&nbsp;</a></span>cyhal_pin_map_canfd_ttcan_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_canfd_ttcan_tx[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the canfd_ttcan_tx signal. </p>

</div>
</div>
<a id="ga1dfba65dad34ee5f6c88ef4fbfb01384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dfba65dad34ee5f6c88ef4fbfb01384">&#9670;&nbsp;</a></span>cyhal_pin_map_keyscan_ks_col</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_keyscan_ks_col[20]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the keyscan_ks_col signal. </p>

</div>
</div>
<a id="gab7629a80ace0fb0bb5711b15075b6e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7629a80ace0fb0bb5711b15075b6e50">&#9670;&nbsp;</a></span>cyhal_pin_map_keyscan_ks_row</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_keyscan_ks_row[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the keyscan_ks_row signal. </p>

</div>
</div>
<a id="gacde4c557a1f7d7cb2d2284ffefb0788d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacde4c557a1f7d7cb2d2284ffefb0788d">&#9670;&nbsp;</a></span>cyhal_pin_map_lin_lin_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lin_lin_en[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lin_lin_en signal. </p>

</div>
</div>
<a id="gadbc5ff4fa305416a318113a3c9ac70a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbc5ff4fa305416a318113a3c9ac70a3">&#9670;&nbsp;</a></span>cyhal_pin_map_lin_lin_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lin_lin_rx[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lin_lin_rx signal. </p>

</div>
</div>
<a id="gae3e3e45ce0a6dc518d70edc15ab3b1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3e3e45ce0a6dc518d70edc15ab3b1a7">&#9670;&nbsp;</a></span>cyhal_pin_map_lin_lin_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lin_lin_tx[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lin_lin_tx signal. </p>

</div>
</div>
<a id="ga619fb36ead9747be687c01b3249b1b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga619fb36ead9747be687c01b3249b1b06">&#9670;&nbsp;</a></span>cyhal_pin_map_pdm_pdm_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pdm_pdm_clk[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pdm_pdm_clk signal. </p>

</div>
</div>
<a id="gac4fb7450a3bdf33f54ab3459e977f542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4fb7450a3bdf33f54ab3459e977f542">&#9670;&nbsp;</a></span>cyhal_pin_map_pdm_pdm_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pdm_pdm_data[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pdm_pdm_data signal. </p>

</div>
</div>
<a id="ga9d9b46ef78bfed5695ee34a96b3271ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d9b46ef78bfed5695ee34a96b3271ae">&#9670;&nbsp;</a></span>cyhal_pin_map_peri_tr_io_input</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_peri_tr_io_input[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the peri_tr_io_input signal. </p>

</div>
</div>
<a id="ga9dc935f110b7314ffaa927253a11457f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dc935f110b7314ffaa927253a11457f">&#9670;&nbsp;</a></span>cyhal_pin_map_peri_tr_io_output</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_peri_tr_io_output[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the peri_tr_io_output signal. </p>

</div>
</div>
<a id="ga5f17088e605cffa6eaa717f524339062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f17088e605cffa6eaa717f524339062">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_scl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_scl[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_scl signal. </p>

</div>
</div>
<a id="ga651fa14f9f7716a5f8fed66f91df20df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga651fa14f9f7716a5f8fed66f91df20df">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_sda</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_sda[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_sda signal. </p>

</div>
</div>
<a id="ga0509fb925be2145b861a84f4c92b37ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0509fb925be2145b861a84f4c92b37ec">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_clk[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_clk signal. </p>

</div>
</div>
<a id="ga4418d2e82e9f7fe7101bd5349ee02142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4418d2e82e9f7fe7101bd5349ee02142">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_miso[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_miso signal. </p>

</div>
</div>
<a id="gaceae70670db8692e950da34c59456efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceae70670db8692e950da34c59456efa">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_mosi[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_mosi signal. </p>

</div>
</div>
<a id="gafe598c65957d42f295d97744e1f96827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe598c65957d42f295d97744e1f96827">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select0 signal. </p>

</div>
</div>
<a id="ga0329d1f754bcd832b06e7db8d6251fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0329d1f754bcd832b06e7db8d6251fa3">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select1 signal. </p>

</div>
</div>
<a id="ga43ad57844d788999b172eb1984b0bb8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43ad57844d788999b172eb1984b0bb8e">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select2 signal. </p>

</div>
</div>
<a id="ga8bf005d96677757fa3d5924f8003b2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bf005d96677757fa3d5924f8003b2cf">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select3 signal. </p>

</div>
</div>
<a id="ga5f7c0aebb18e756b14693298944c380a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f7c0aebb18e756b14693298944c380a">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_clk[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_clk signal. </p>

</div>
</div>
<a id="gaca636699fca2e4bb3e974fdec8518ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca636699fca2e4bb3e974fdec8518ebd">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_miso[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_miso signal. </p>

</div>
</div>
<a id="ga47a98769e939c6a90f343ebe3ab60602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47a98769e939c6a90f343ebe3ab60602">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_mosi[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_mosi signal. </p>

</div>
</div>
<a id="ga4f9cb643781d46cf384664aa6f3a59dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f9cb643781d46cf384664aa6f3a59dc">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select0 signal. </p>

</div>
</div>
<a id="ga46193372d3be300ac0a0407a3d7b0b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46193372d3be300ac0a0407a3d7b0b23">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select1 signal. </p>

</div>
</div>
<a id="ga865ef5bf0a4cde8feba33fd3b2955653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga865ef5bf0a4cde8feba33fd3b2955653">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select2 signal. </p>

</div>
</div>
<a id="gab9c8f3a6d996db1aaf26a5229a1d463c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9c8f3a6d996db1aaf26a5229a1d463c">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select3 signal. </p>

</div>
</div>
<a id="ga371f3ca11b39729c0a1a0ad5db286209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga371f3ca11b39729c0a1a0ad5db286209">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_cts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_cts[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_cts signal. </p>

</div>
</div>
<a id="ga785e708408866399187acf6512861053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga785e708408866399187acf6512861053">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rts[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rts signal. </p>

</div>
</div>
<a id="ga8f1464e6b69bdbcc14991bb888c4b066"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f1464e6b69bdbcc14991bb888c4b066">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rx[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rx signal. </p>

</div>
</div>
<a id="gabe4cb0b7843c8bae913906c185549f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe4cb0b7843c8bae913906c185549f1a">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_tx[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_tx signal. </p>

</div>
</div>
<a id="ga2a6c03c305ec93e487644037cd689074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a6c03c305ec93e487644037cd689074">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_clk[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_clk signal. </p>

</div>
</div>
<a id="ga378664a41ec7e92635dabd81dff171b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga378664a41ec7e92635dabd81dff171b1">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data0 signal. </p>

</div>
</div>
<a id="gaf6ddf64426e34b5b0cf4a7bb06605b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ddf64426e34b5b0cf4a7bb06605b46">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data1 signal. </p>

</div>
</div>
<a id="ga7d40983581a0d307b3a4d24982084800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d40983581a0d307b3a4d24982084800">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data2 signal. </p>

</div>
</div>
<a id="gae0ba4b8191d0ce260e08fca914553439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0ba4b8191d0ce260e08fca914553439">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_data3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_data3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_data3 signal. </p>

</div>
</div>
<a id="gaad5e15237798fe8d3275f878426933b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad5e15237798fe8d3275f878426933b7">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_select0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_select0 signal. </p>

</div>
</div>
<a id="gad92a5fd297f6dedf51184d38a52e7e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad92a5fd297f6dedf51184d38a52e7e40">&#9670;&nbsp;</a></span>cyhal_pin_map_smif_spi_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_smif_spi_select1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the smif_spi_select1 signal. </p>

</div>
</div>
<a id="ga4aa9c8ac7cd96832923c3ea70cb6285a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aa9c8ac7cd96832923c3ea70cb6285a">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line[26]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line signal. </p>

</div>
</div>
<a id="ga6cd372bdb6fe7f6aaed4600ca26c0797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cd372bdb6fe7f6aaed4600ca26c0797">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line_compl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line_compl[26]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line_compl signal. </p>

</div>
</div>
<a id="gac76b2606ebc3eeeccad3be2cc5196ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac76b2606ebc3eeeccad3be2cc5196ffc">&#9670;&nbsp;</a></span>cyhal_pin_map_tdm_tdm_rx_fsync</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tdm_tdm_rx_fsync[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tdm_tdm_rx_fsync signal. </p>

</div>
</div>
<a id="gad47fa610c7cc5e90db575d6ae9cc6a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad47fa610c7cc5e90db575d6ae9cc6a8b">&#9670;&nbsp;</a></span>cyhal_pin_map_tdm_tdm_rx_mck</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tdm_tdm_rx_mck[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tdm_tdm_rx_mck signal. </p>

</div>
</div>
<a id="ga63c1a69194462794ed2efe4214d9b163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63c1a69194462794ed2efe4214d9b163">&#9670;&nbsp;</a></span>cyhal_pin_map_tdm_tdm_rx_sck</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tdm_tdm_rx_sck[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tdm_tdm_rx_sck signal. </p>

</div>
</div>
<a id="gab34adb7a285d91aa232e2e8b755b40d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab34adb7a285d91aa232e2e8b755b40d7">&#9670;&nbsp;</a></span>cyhal_pin_map_tdm_tdm_rx_sd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tdm_tdm_rx_sd[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tdm_tdm_rx_sd signal. </p>

</div>
</div>
<a id="ga2caf84e3e82eb2dfc6cdd108a14da931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2caf84e3e82eb2dfc6cdd108a14da931">&#9670;&nbsp;</a></span>cyhal_pin_map_tdm_tdm_tx_fsync</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tdm_tdm_tx_fsync[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tdm_tdm_tx_fsync signal. </p>

</div>
</div>
<a id="ga98992ed41fdd98a9a71e3f68a4b5003a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98992ed41fdd98a9a71e3f68a4b5003a">&#9670;&nbsp;</a></span>cyhal_pin_map_tdm_tdm_tx_mck</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tdm_tdm_tx_mck[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tdm_tdm_tx_mck signal. </p>

</div>
</div>
<a id="gaf308a287ce2170ebab6a5f9101b48b15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf308a287ce2170ebab6a5f9101b48b15">&#9670;&nbsp;</a></span>cyhal_pin_map_tdm_tdm_tx_sck</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tdm_tdm_tx_sck[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tdm_tdm_tx_sck signal. </p>

</div>
</div>
<a id="ga4099de673ed37579e9b3c0145f26bad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4099de673ed37579e9b3c0145f26bad2">&#9670;&nbsp;</a></span>cyhal_pin_map_tdm_tdm_tx_sd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__psoc6__01__104__m__csp__ble.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tdm_tdm_tx_sd[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tdm_tdm_tx_sd signal. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
