# do teiler.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module teiler
# 
# Top level modules:
# 	teiler
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module teiler_vlg_sample_tst
# -- Compiling module teiler_vlg_check_tst
# -- Compiling module teiler_vlg_vec_tst
# 
# Top level modules:
# 	teiler_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.teiler_vlg_vec_tst 
# Loading work.teiler_vlg_vec_tst
# Loading work.teiler
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading work.teiler_vlg_sample_tst
# Loading work.teiler_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from teiler_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from teiler_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /teiler_vlg_vec_tst File: teiler.vt
# ERROR! Vector Mismatch for output port out :: @time = 12800000.000 ps
#      Expected value = 0
#      Real value = 1
#           1 mismatched vectors : Simulation failed !
# ** Note: $finish    : teiler.vt(149)
#    Time: 100 us  Iteration: 0  Instance: /teiler_vlg_vec_tst/tb_out
