C:\Users\steve\thesis-monte-carlo\SABR\FPGA\sabr\SABR\hls\.autopilot\db\test_optimized.pp.0.c:799:5: warning: Added loop label VITIS_LOOP_21_1:   [xilinx-label-all-loops]
    for (int m = 0; m < 100; m++) {
    ^~~
    VITIS_LOOP_21_1: 
C:\Users\steve\thesis-monte-carlo\SABR\FPGA\sabr\SABR\hls\.autopilot\db\test_optimized.pp.0.c:799:5: note: FIX-IT applied suggested code changes
C:\Users\steve\thesis-monte-carlo\SABR\FPGA\sabr\SABR\hls\.autopilot\db\test_optimized.pp.0.c:806:5: warning: Added loop label VITIS_LOOP_28_2:   [xilinx-label-all-loops]
    for (int m = 0; m < 100; m++) {
    ^~~
    VITIS_LOOP_28_2: 
C:\Users\steve\thesis-monte-carlo\SABR\FPGA\sabr\SABR\hls\.autopilot\db\test_optimized.pp.0.c:806:5: note: FIX-IT applied suggested code changes
C:\Users\steve\thesis-monte-carlo\SABR\FPGA\sabr\SABR\hls\.autopilot\db\test_optimized.pp.0.c:809:2: warning: Added loop label VITIS_LOOP_31_3:   [xilinx-label-all-loops]
 for (int j = 0; j < (50 -1); j++) {
 ^~~
 VITIS_LOOP_31_3: 
C:\Users\steve\thesis-monte-carlo\SABR\FPGA\sabr\SABR\hls\.autopilot\db\test_optimized.pp.0.c:809:2: note: FIX-IT applied suggested code changes
