Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 20:01:05 2018
| Host         : YC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file up_down_Counter_timing_summary_routed.rpt -pb up_down_Counter_timing_summary_routed.pb -rpx up_down_Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : up_down_Counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 20 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.859        0.000                      0                   20        0.120        0.000                      0                   20        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.859        0.000                      0                   20        0.437        0.000                      0                   20       13.360        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.888        0.000                      0                   20        0.437        0.000                      0                   20       13.360        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.859        0.000                      0                   20        0.120        0.000                      0                   20  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.859        0.000                      0                   20        0.120        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.859ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.685ns (36.624%)  route 2.916ns (63.376%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[16]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)       -0.198   198.645    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.645    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                194.859    

Slack (MET) :             194.899ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.905ns (39.516%)  route 2.916ns (60.484%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.005 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.005    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                194.899    

Slack (MET) :             194.994ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 1.810ns (38.300%)  route 2.916ns (61.700%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.910 r  CLOCK/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.910    CLOCK/cnt_reg[16]_i_1_n_5
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                194.994    

Slack (MET) :             195.010ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.794ns (38.091%)  route 2.916ns (61.909%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.894 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.894    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                195.010    

Slack (MET) :             195.013ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.791ns (38.051%)  route 2.916ns (61.949%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.891 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.891    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                195.013    

Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.770ns (37.773%)  route 2.916ns (62.227%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.870 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.870    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.108ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.696ns (36.775%)  route 2.916ns (63.225%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.796 r  CLOCK/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.796    CLOCK/cnt_reg[12]_i_1_n_5
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                195.108    

Slack (MET) :             195.124ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.680ns (36.555%)  route 2.916ns (63.445%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.780 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.780    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                195.124    

Slack (MET) :             195.151ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.677ns (36.513%)  route 2.916ns (63.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.777 r  CLOCK/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.777    CLOCK/cnt_reg[8]_i_1_n_6
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604   198.584    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.062   198.929    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.929    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                195.151    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.656ns (36.222%)  route 2.916ns (63.778%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.756 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.756    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604   198.584    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.062   198.929    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.929    
                         arrival time                          -3.756    
  -------------------------------------------------------------------
                         slack                                195.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.256ns (47.208%)  route 0.286ns (52.792%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    CLOCK/cnt_reg[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.089 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.089    CLOCK/cnt[0]_i_7_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.019 r  CLOCK/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.019    CLOCK/cnt_reg[0]_i_1_n_7
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.282ns (49.624%)  route 0.286ns (50.376%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    CLOCK/cnt_reg[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.044    -0.090 r  CLOCK/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    CLOCK/cnt[0]_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.007 r  CLOCK/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.007    CLOCK/cnt_reg[0]_i_1_n_6
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.256ns (44.508%)  route 0.319ns (55.492%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[4]/Q
                         net (fo=2, routed)           0.319    -0.101    CLOCK/cnt_reg[4]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.056 r  CLOCK/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.056    CLOCK/cnt[4]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.014 r  CLOCK/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    CLOCK/cnt_reg[4]_i_1_n_7
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.249ns (42.824%)  route 0.332ns (57.176%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.332    -0.088    CLOCK/cnt_reg[7]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.043 r  CLOCK/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.043    CLOCK/cnt[4]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.020 r  CLOCK/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.020    CLOCK/cnt_reg[4]_i_1_n_4
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.251ns (43.113%)  route 0.331ns (56.887%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[13]/Q
                         net (fo=3, routed)           0.331    -0.088    CLOCK/cnt_reg[13]
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.043 r  CLOCK/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.043    CLOCK/cnt[12]_i_4_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.022 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.022    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.256ns (43.837%)  route 0.328ns (56.163%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.328    -0.091    CLOCK/cnt_reg[16]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.046 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.046    CLOCK/cnt[16]_i_4_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.024 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.024    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.882%)  route 0.346ns (58.118%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[3]/Q
                         net (fo=2, routed)           0.346    -0.075    CLOCK/cnt_reg[3]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.030 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.030    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.033 r  CLOCK/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.033    CLOCK/cnt_reg[0]_i_1_n_4
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.310ns (51.989%)  route 0.286ns (48.011%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    CLOCK/cnt_reg[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.044    -0.090 r  CLOCK/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    CLOCK/cnt[0]_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     0.035 r  CLOCK/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.035    CLOCK/cnt_reg[0]_i_1_n_5
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[2]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.249ns (41.255%)  route 0.355ns (58.745%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[11]/Q
                         net (fo=3, routed)           0.355    -0.066    CLOCK/cnt_reg[11]
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.021 r  CLOCK/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.021    CLOCK/cnt[8]_i_2_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.042 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.042    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.249ns (41.255%)  route 0.355ns (58.745%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[15]/Q
                         net (fo=3, routed)           0.355    -0.065    CLOCK/cnt_reg[15]
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.020 r  CLOCK/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.020    CLOCK/cnt[12]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.043 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.043    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.499    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLOCK5M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y90      CLOCK/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      CLOCK/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      CLOCK/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y93      CLOCK/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y93      CLOCK/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y93      CLOCK/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y93      CLOCK/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y94      CLOCK/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      CLOCK/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      CLOCK/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      CLOCK/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      CLOCK/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      CLOCK/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      CLOCK/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      CLOCK/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      CLOCK/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      CLOCK/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y94      CLOCK/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y94      CLOCK/cnt_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLOCK5M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.888ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.685ns (36.624%)  route 2.916ns (63.376%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[16]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)       -0.198   198.673    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.673    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                194.888    

Slack (MET) :             194.928ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.905ns (39.516%)  route 2.916ns (60.484%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.005 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.005    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062   198.933    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                194.928    

Slack (MET) :             195.023ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 1.810ns (38.300%)  route 2.916ns (61.700%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.910 r  CLOCK/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.910    CLOCK/cnt_reg[16]_i_1_n_5
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062   198.933    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                195.023    

Slack (MET) :             195.039ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.794ns (38.091%)  route 2.916ns (61.909%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.894 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.894    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062   198.933    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                195.039    

Slack (MET) :             195.042ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.791ns (38.051%)  route 2.916ns (61.949%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.891 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.891    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.933    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                195.042    

Slack (MET) :             195.063ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.770ns (37.773%)  route 2.916ns (62.227%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.870 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.870    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.933    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                195.063    

Slack (MET) :             195.137ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.696ns (36.775%)  route 2.916ns (63.225%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.796 r  CLOCK/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.796    CLOCK/cnt_reg[12]_i_1_n_5
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.933    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                195.137    

Slack (MET) :             195.153ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.680ns (36.555%)  route 2.916ns (63.445%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.780 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.780    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.933    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                195.153    

Slack (MET) :             195.180ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.677ns (36.513%)  route 2.916ns (63.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.777 r  CLOCK/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.777    CLOCK/cnt_reg[8]_i_1_n_6
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604   198.584    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.289   198.895    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.062   198.957    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.957    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                195.180    

Slack (MET) :             195.201ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.656ns (36.222%)  route 2.916ns (63.778%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.756 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.756    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604   198.584    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.289   198.895    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.062   198.957    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.957    
                         arrival time                          -3.756    
  -------------------------------------------------------------------
                         slack                                195.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.256ns (47.208%)  route 0.286ns (52.792%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    CLOCK/cnt_reg[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.089 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.089    CLOCK/cnt[0]_i_7_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.019 r  CLOCK/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.019    CLOCK/cnt_reg[0]_i_1_n_7
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.282ns (49.624%)  route 0.286ns (50.376%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    CLOCK/cnt_reg[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.044    -0.090 r  CLOCK/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    CLOCK/cnt[0]_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.007 r  CLOCK/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.007    CLOCK/cnt_reg[0]_i_1_n_6
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.256ns (44.508%)  route 0.319ns (55.492%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[4]/Q
                         net (fo=2, routed)           0.319    -0.101    CLOCK/cnt_reg[4]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.056 r  CLOCK/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.056    CLOCK/cnt[4]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.014 r  CLOCK/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    CLOCK/cnt_reg[4]_i_1_n_7
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.249ns (42.824%)  route 0.332ns (57.176%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.332    -0.088    CLOCK/cnt_reg[7]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.043 r  CLOCK/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.043    CLOCK/cnt[4]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.020 r  CLOCK/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.020    CLOCK/cnt_reg[4]_i_1_n_4
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.251ns (43.113%)  route 0.331ns (56.887%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[13]/Q
                         net (fo=3, routed)           0.331    -0.088    CLOCK/cnt_reg[13]
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.043 r  CLOCK/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.043    CLOCK/cnt[12]_i_4_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.022 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.022    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.256ns (43.837%)  route 0.328ns (56.163%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.328    -0.091    CLOCK/cnt_reg[16]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.046 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.046    CLOCK/cnt[16]_i_4_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.024 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.024    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.882%)  route 0.346ns (58.118%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[3]/Q
                         net (fo=2, routed)           0.346    -0.075    CLOCK/cnt_reg[3]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.030 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.030    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.033 r  CLOCK/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.033    CLOCK/cnt_reg[0]_i_1_n_4
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.310ns (51.989%)  route 0.286ns (48.011%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    CLOCK/cnt_reg[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.044    -0.090 r  CLOCK/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    CLOCK/cnt[0]_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     0.035 r  CLOCK/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.035    CLOCK/cnt_reg[0]_i_1_n_5
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[2]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.249ns (41.255%)  route 0.355ns (58.745%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[11]/Q
                         net (fo=3, routed)           0.355    -0.066    CLOCK/cnt_reg[11]
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.021 r  CLOCK/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.021    CLOCK/cnt[8]_i_2_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.042 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.042    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.105    -0.456    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.249ns (41.255%)  route 0.355ns (58.745%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[15]/Q
                         net (fo=3, routed)           0.355    -0.065    CLOCK/cnt_reg[15]
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.020 r  CLOCK/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.020    CLOCK/cnt[12]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.043 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.043    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.499    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLOCK5M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y90      CLOCK/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      CLOCK/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      CLOCK/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y93      CLOCK/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y93      CLOCK/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y93      CLOCK/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y93      CLOCK/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y94      CLOCK/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      CLOCK/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      CLOCK/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      CLOCK/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      CLOCK/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      CLOCK/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      CLOCK/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      CLOCK/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      CLOCK/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      CLOCK/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      CLOCK/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y94      CLOCK/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y94      CLOCK/cnt_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLOCK5M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLOCK5M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.859ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.685ns (36.624%)  route 2.916ns (63.376%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[16]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)       -0.198   198.645    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.645    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                194.859    

Slack (MET) :             194.899ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.905ns (39.516%)  route 2.916ns (60.484%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.005 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.005    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                194.899    

Slack (MET) :             194.994ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 1.810ns (38.300%)  route 2.916ns (61.700%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.910 r  CLOCK/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.910    CLOCK/cnt_reg[16]_i_1_n_5
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                194.994    

Slack (MET) :             195.010ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.794ns (38.091%)  route 2.916ns (61.909%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.894 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.894    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                195.010    

Slack (MET) :             195.013ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.791ns (38.051%)  route 2.916ns (61.949%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.891 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.891    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                195.013    

Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.770ns (37.773%)  route 2.916ns (62.227%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.870 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.870    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.108ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.696ns (36.775%)  route 2.916ns (63.225%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.796 r  CLOCK/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.796    CLOCK/cnt_reg[12]_i_1_n_5
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                195.108    

Slack (MET) :             195.124ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.680ns (36.555%)  route 2.916ns (63.445%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.780 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.780    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                195.124    

Slack (MET) :             195.151ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.677ns (36.513%)  route 2.916ns (63.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.777 r  CLOCK/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.777    CLOCK/cnt_reg[8]_i_1_n_6
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604   198.584    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.062   198.929    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.929    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                195.151    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.656ns (36.222%)  route 2.916ns (63.778%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.756 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.756    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604   198.584    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.062   198.929    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.929    
                         arrival time                          -3.756    
  -------------------------------------------------------------------
                         slack                                195.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.256ns (47.208%)  route 0.286ns (52.792%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    CLOCK/cnt_reg[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.089 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.089    CLOCK/cnt[0]_i_7_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.019 r  CLOCK/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.019    CLOCK/cnt_reg[0]_i_1_n_7
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.139    CLOCK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.282ns (49.624%)  route 0.286ns (50.376%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    CLOCK/cnt_reg[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.044    -0.090 r  CLOCK/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    CLOCK/cnt[0]_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.007 r  CLOCK/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.007    CLOCK/cnt_reg[0]_i_1_n_6
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.139    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.256ns (44.508%)  route 0.319ns (55.492%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[4]/Q
                         net (fo=2, routed)           0.319    -0.101    CLOCK/cnt_reg[4]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.056 r  CLOCK/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.056    CLOCK/cnt[4]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.014 r  CLOCK/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    CLOCK/cnt_reg[4]_i_1_n_7
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.105    -0.139    CLOCK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.249ns (42.824%)  route 0.332ns (57.176%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.332    -0.088    CLOCK/cnt_reg[7]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.043 r  CLOCK/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.043    CLOCK/cnt[4]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.020 r  CLOCK/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.020    CLOCK/cnt_reg[4]_i_1_n_4
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.105    -0.139    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.251ns (43.113%)  route 0.331ns (56.887%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[13]/Q
                         net (fo=3, routed)           0.331    -0.088    CLOCK/cnt_reg[13]
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.043 r  CLOCK/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.043    CLOCK/cnt[12]_i_4_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.022 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.022    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.105    -0.138    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.256ns (43.837%)  route 0.328ns (56.163%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.328    -0.091    CLOCK/cnt_reg[16]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.046 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.046    CLOCK/cnt[16]_i_4_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.024 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.024    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.105    -0.138    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.882%)  route 0.346ns (58.118%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[3]/Q
                         net (fo=2, routed)           0.346    -0.075    CLOCK/cnt_reg[3]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.030 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.030    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.033 r  CLOCK/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.033    CLOCK/cnt_reg[0]_i_1_n_4
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.139    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.310ns (51.989%)  route 0.286ns (48.011%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    CLOCK/cnt_reg[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.044    -0.090 r  CLOCK/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    CLOCK/cnt[0]_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     0.035 r  CLOCK/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.035    CLOCK/cnt_reg[0]_i_1_n_5
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[2]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.139    CLOCK/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.249ns (41.255%)  route 0.355ns (58.745%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[11]/Q
                         net (fo=3, routed)           0.355    -0.066    CLOCK/cnt_reg[11]
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.021 r  CLOCK/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.021    CLOCK/cnt[8]_i_2_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.042 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.042    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.105    -0.139    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.249ns (41.255%)  route 0.355ns (58.745%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[15]/Q
                         net (fo=3, routed)           0.355    -0.065    CLOCK/cnt_reg[15]
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.020 r  CLOCK/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.020    CLOCK/cnt[12]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.043 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.043    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.105    -0.138    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.859ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.685ns (36.624%)  route 2.916ns (63.376%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.785 r  CLOCK/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.785    CLOCK/cnt_reg[16]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[19]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)       -0.198   198.645    CLOCK/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.645    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                194.859    

Slack (MET) :             194.899ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.905ns (39.516%)  route 2.916ns (60.484%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.005 r  CLOCK/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.005    CLOCK/cnt_reg[16]_i_1_n_6
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[17]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                194.899    

Slack (MET) :             194.994ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 1.810ns (38.300%)  route 2.916ns (61.700%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.910 r  CLOCK/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.910    CLOCK/cnt_reg[16]_i_1_n_5
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[18]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.910    
  -------------------------------------------------------------------
                         slack                                194.994    

Slack (MET) :             195.010ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 1.794ns (38.091%)  route 2.916ns (61.909%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.671 r  CLOCK/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.671    CLOCK/cnt_reg[12]_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.894 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.894    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                195.010    

Slack (MET) :             195.013ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.791ns (38.051%)  route 2.916ns (61.949%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.891 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.891    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                195.013    

Slack (MET) :             195.034ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.770ns (37.773%)  route 2.916ns (62.227%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.870 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.870    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                195.034    

Slack (MET) :             195.108ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.696ns (36.775%)  route 2.916ns (63.225%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.796 r  CLOCK/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.796    CLOCK/cnt_reg[12]_i_1_n_5
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[14]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                195.108    

Slack (MET) :             195.124ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.680ns (36.555%)  route 2.916ns (63.445%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.557 r  CLOCK/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.557    CLOCK/cnt_reg[8]_i_1_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.780 r  CLOCK/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.780    CLOCK/cnt_reg[12]_i_1_n_7
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.605   198.585    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[12]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    CLOCK/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                195.124    

Slack (MET) :             195.151ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.677ns (36.513%)  route 2.916ns (63.487%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.777 r  CLOCK/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.777    CLOCK/cnt_reg[8]_i_1_n_6
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604   198.584    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.062   198.929    CLOCK/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.929    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                195.151    

Slack (MET) :             195.172ns  (required time - arrival time)
  Source:                 CLOCK/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.656ns (36.222%)  route 2.916ns (63.778%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.724    -0.816    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456    -0.360 f  CLOCK/cnt_reg[9]/Q
                         net (fo=3, routed)           1.251     0.891    CLOCK/cnt_reg[9]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  CLOCK/cnt[0]_i_11/O
                         net (fo=1, routed)           0.426     1.441    CLOCK/cnt[0]_i_11_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     1.565 f  CLOCK/cnt[0]_i_8/O
                         net (fo=20, routed)          1.239     2.804    CLOCK/cnt[0]_i_8_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     2.928 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.928    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.329 r  CLOCK/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.329    CLOCK/cnt_reg[0]_i_1_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  CLOCK/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.443    CLOCK/cnt_reg[4]_i_1_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.756 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.756    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          1.604   198.584    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.600   199.184    
                         clock uncertainty           -0.318   198.867    
    SLICE_X3Y92          FDCE (Setup_fdce_C_D)        0.062   198.929    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.929    
                         arrival time                          -3.756    
  -------------------------------------------------------------------
                         slack                                195.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.256ns (47.208%)  route 0.286ns (52.792%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    CLOCK/cnt_reg[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.089 r  CLOCK/cnt[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.089    CLOCK/cnt[0]_i_7_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.019 r  CLOCK/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.019    CLOCK/cnt_reg[0]_i_1_n_7
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.139    CLOCK/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.282ns (49.624%)  route 0.286ns (50.376%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    CLOCK/cnt_reg[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.044    -0.090 r  CLOCK/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    CLOCK/cnt[0]_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.007 r  CLOCK/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.007    CLOCK/cnt_reg[0]_i_1_n_6
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[1]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.139    CLOCK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.256ns (44.508%)  route 0.319ns (55.492%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[4]/Q
                         net (fo=2, routed)           0.319    -0.101    CLOCK/cnt_reg[4]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.056 r  CLOCK/cnt[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.056    CLOCK/cnt[4]_i_5_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.014 r  CLOCK/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.014    CLOCK/cnt_reg[4]_i_1_n_7
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[4]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.105    -0.139    CLOCK/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.249ns (42.824%)  route 0.332ns (57.176%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[7]/Q
                         net (fo=3, routed)           0.332    -0.088    CLOCK/cnt_reg[7]
    SLICE_X3Y91          LUT4 (Prop_lut4_I0_O)        0.045    -0.043 r  CLOCK/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.043    CLOCK/cnt[4]_i_2_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.020 r  CLOCK/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.020    CLOCK/cnt_reg[4]_i_1_n_4
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y91          FDCE                                         r  CLOCK/cnt_reg[7]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.105    -0.139    CLOCK/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.251ns (43.113%)  route 0.331ns (56.887%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[13]/Q
                         net (fo=3, routed)           0.331    -0.088    CLOCK/cnt_reg[13]
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.043 r  CLOCK/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.043    CLOCK/cnt[12]_i_4_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.022 r  CLOCK/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.022    CLOCK/cnt_reg[12]_i_1_n_6
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[13]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.105    -0.138    CLOCK/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.256ns (43.837%)  route 0.328ns (56.163%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[16]/Q
                         net (fo=3, routed)           0.328    -0.091    CLOCK/cnt_reg[16]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.046 r  CLOCK/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.046    CLOCK/cnt[16]_i_4_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.024 r  CLOCK/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.024    CLOCK/cnt_reg[16]_i_1_n_7
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X3Y94          FDCE                                         r  CLOCK/cnt_reg[16]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.105    -0.138    CLOCK/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.882%)  route 0.346ns (58.118%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[3]/Q
                         net (fo=2, routed)           0.346    -0.075    CLOCK/cnt_reg[3]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.030 r  CLOCK/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.030    CLOCK/cnt[0]_i_4_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.033 r  CLOCK/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.033    CLOCK/cnt_reg[0]_i_1_n_4
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[3]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.139    CLOCK/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.310ns (51.989%)  route 0.286ns (48.011%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    CLOCK/cnt_reg[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.044    -0.090 r  CLOCK/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    CLOCK/cnt[0]_i_3_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     0.035 r  CLOCK/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.035    CLOCK/cnt_reg[0]_i_1_n_5
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y90          FDCE                                         r  CLOCK/cnt_reg[2]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.105    -0.139    CLOCK/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.249ns (41.255%)  route 0.355ns (58.745%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.603    -0.561    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  CLOCK/cnt_reg[11]/Q
                         net (fo=3, routed)           0.355    -0.066    CLOCK/cnt_reg[11]
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.045    -0.021 r  CLOCK/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.021    CLOCK/cnt[8]_i_2_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.042 r  CLOCK/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.042    CLOCK/cnt_reg[8]_i_1_n_4
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.876    -0.797    CLOCK/clk_out1
    SLICE_X3Y92          FDCE                                         r  CLOCK/cnt_reg[11]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.105    -0.139    CLOCK/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 CLOCK/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CLOCK/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.249ns (41.255%)  route 0.355ns (58.745%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.604    -0.560    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  CLOCK/cnt_reg[15]/Q
                         net (fo=3, routed)           0.355    -0.065    CLOCK/cnt_reg[15]
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.045    -0.020 r  CLOCK/cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.020    CLOCK/cnt[12]_i_2_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.043 r  CLOCK/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.043    CLOCK/cnt_reg[12]_i_1_n_4
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLOCK5M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK5M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK5M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK5M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK5M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK5M/inst/clkout1_buf/O
                         net (fo=20, routed)          0.877    -0.796    CLOCK/clk_out1
    SLICE_X3Y93          FDCE                                         r  CLOCK/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.105    -0.138    CLOCK/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.181    





