#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec 16 14:11:24 2024
# Process ID: 15760
# Current directory: D:/A_my_project/FPGA/Digital_IC_class/sqrt_u32/rtl/syn/syn_vivado
# Command line: vivado.exe .\sqrt_u32.xpr
# Log file: D:/A_my_project/FPGA/Digital_IC_class/sqrt_u32/rtl/syn/syn_vivado/vivado.log
# Journal file: D:/A_my_project/FPGA/Digital_IC_class/sqrt_u32/rtl/syn/syn_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project ./sqrt_u32.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
[Mon Dec 16 14:11:47 2024] Launched synth_1...
Run output will be captured here: D:/A_my_project/FPGA/Digital_IC_class/sqrt_u32/rtl/syn/syn_vivado/sqrt_u32.runs/synth_1/runme.log
[Mon Dec 16 14:11:47 2024] Launched impl_1...
Run output will be captured here: D:/A_my_project/FPGA/Digital_IC_class/sqrt_u32/rtl/syn/syn_vivado/sqrt_u32.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: sqrt_u32
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 874.387 ; gain = 44.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sqrt_u32' [D:/A_my_project/FPGA/Digital_IC_class/sqrt_u32/rtl/src/sqrt_u32.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter Q_WIDTH bound to: 16 - type: integer 
	Parameter R_WIDTH bound to: 17 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/A_my_project/FPGA/Digital_IC_class/sqrt_u32/rtl/src/sqrt_u32.v:63]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/A_my_project/FPGA/Digital_IC_class/sqrt_u32/rtl/src/sqrt_u32.v:68]
INFO: [Synth 8-6155] done synthesizing module 'sqrt_u32' (1#1) [D:/A_my_project/FPGA/Digital_IC_class/sqrt_u32/rtl/src/sqrt_u32.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 919.957 ; gain = 90.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 919.957 ; gain = 90.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 919.957 ; gain = 90.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/A_my_project/FPGA/Digital_IC_class/sqrt_u32/rtl/syn/syn_vivado/script/top.xdc]
Finished Parsing XDC File [D:/A_my_project/FPGA/Digital_IC_class/sqrt_u32/rtl/syn/syn_vivado/script/top.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1289.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.875 ; gain = 503.289
6 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1332.875 ; gain = 503.289
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sqrt_u32' is not ideal for floorplanning, since the cellview 'sqrt_u32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1788.930 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1788.930 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1788.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1896.539 ; gain = 557.355
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 14:20:08 2024...
