\hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable___status}{}\doxysection{A\+P\+B2 Peripheral Clock Sleep Enable Disable Status}
\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable___status}\index{APB2 Peripheral Clock Sleep Enable Disable Status@{APB2 Peripheral Clock Sleep Enable Disable Status}}


Get the enable or disable status of the A\+P\+B2 peripheral clock during Low Power (Sleep) mode.  




\doxysubsection{Detailed Description}
Get the enable or disable status of the A\+P\+B2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}
