
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009382                       # Number of seconds simulated
sim_ticks                                  9381842391                       # Number of ticks simulated
final_tick                               521991045279                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 200727                       # Simulator instruction rate (inst/s)
host_op_rate                                   252741                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 238974                       # Simulator tick rate (ticks/s)
host_mem_usage                               67336172                       # Number of bytes of host memory used
host_seconds                                 39258.80                       # Real time elapsed on the host
sim_insts                                  7880314363                       # Number of instructions simulated
sim_ops                                    9922297289                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       308224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       161664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       165120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       121600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       256512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       120832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       253056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       159744                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1582848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36096                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       656000                       # Number of bytes written to this memory
system.physmem.bytes_written::total            656000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2408                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1263                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1290                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          950                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2004                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          944                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1977                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1248                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12366                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5125                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5125                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       450231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     32853249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       450231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17231583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       450231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17599955                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       518448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12961207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       504805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     27341325                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       518448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     12879347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       477518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     26972954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       477518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17026933                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               168713983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       450231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       450231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       450231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       518448                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       504805                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       518448                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       477518                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       477518                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3847432                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          69922300                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               69922300                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          69922300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       450231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     32853249                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       450231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17231583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       450231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17599955                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       518448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12961207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       504805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     27341325                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       518448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     12879347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       477518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     26972954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       477518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17026933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              238636283                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                22498424                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1757437                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1585280                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        94243                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       651585                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          626744                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96733                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4137                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18611038                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11057294                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1757437                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       723477                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2185507                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295738                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        402831                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1070437                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94577                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     21398535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.935378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        19213028     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77742      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160573      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           65797      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362452      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          322403      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           63000      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          131245      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002295      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     21398535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078114                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491470                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18508929                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       506326                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2177224                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7129                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        198921                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154568                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12964809                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1466                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        198921                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18528299                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         350012                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        96579                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2165965                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        58753                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12957029                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24624                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        21504                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          226                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15221684                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61024808                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61024808                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1748947                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1514                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          770                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           150540                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054329                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544449                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14040                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        74849                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12929736                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12426447                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         6627                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1009805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2419149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     21398535                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580715                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378379                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16986453     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1318530      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1085193      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       468769      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594480      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       575600      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       327515      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25746      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16249      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     21398535                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31370     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        245043     86.40%     97.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7202      2.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7799408     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108349      0.87%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2977310     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540636     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12426447                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552325                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             283615                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022823                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     46541671                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13941408                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12318472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12710062                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22386                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       119986                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10134                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1105                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        198921                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         317904                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16194                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12931266                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          170                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054329                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544449                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          770                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10992                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        54143                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        56219                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       110362                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12337979                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967163                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        88468                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507619                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616568                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540456                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548393                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12318955                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12318472                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653785                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13113747                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547526                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507390                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1180971                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        96082                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     21199614                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.554324                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378178                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     16939910     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1553149      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       729666      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721178      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       195583      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       838883      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62840      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45591      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       112814      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     21199614                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       112814                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34019196                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26063801                       # The number of ROB writes
system.switch_cpus0.timesIdled                 410401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1099889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.249842                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.249842                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444476                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444476                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60988555                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14312025                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15432315                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                22498343                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1835720                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1506385                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       182780                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       778020                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          719136                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          187395                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8103                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     17573855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10436768                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1835720                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       906531                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2297673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         515281                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        522843                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1084245                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       181189                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     20723991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.966398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        18426318     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          247261      1.19%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          290443      1.40%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          158810      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          184439      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          100411      0.48%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           67813      0.33%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          176745      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1071751      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     20723991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081594                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463891                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        17433354                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       666599                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2279352                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        16969                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        327714                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       296538                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1906                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12737531                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9962                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        327714                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17459962                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         227983                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       363185                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2270700                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        74444                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12728280                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         19120                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        35007                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     17692691                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     59267805                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     59267805                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15110288                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2582346                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3404                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1927                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           203339                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1216308                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       661447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17594                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       145154                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12708347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3407                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12008599                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        15719                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1582878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3666915                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          441                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     20723991                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579454                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268414                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     15659632     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2039800      9.84%     85.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1093456      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       758911      3.66%     94.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       661352      3.19%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       337331      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        81071      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        52839      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        39599      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     20723991                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3011     11.68%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         11086     42.99%     54.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11688     45.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10054484     83.73%     83.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       187746      1.56%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1470      0.01%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1108763      9.23%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       656136      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12008599                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533755                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              25785                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002147                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     44782693                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14294760                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11811180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12034384                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        30395                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       214957                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        13519                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          735                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        327714                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         184089                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12408                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12711773                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1216308                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       661447                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1926                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          8853                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106526                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       102021                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       208547                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11832219                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1042848                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       176380                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1698780                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1655470                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            655932                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525915                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11811456                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11811180                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7023641                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18391478                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524980                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381896                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8874045                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10886597                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1825230                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       183671                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     20396277                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533754                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.352410                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     15947765     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2062950     10.11%     88.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       865131      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       519382      2.55%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       359433      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       232151      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       120970      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        97028      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       191467      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     20396277                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8874045                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10886597                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1649237                       # Number of memory references committed
system.switch_cpus1.commit.loads              1001334                       # Number of loads committed
system.switch_cpus1.commit.membars               1480                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1557963                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9814679                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       221403                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       191467                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            32916572                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           25751464                       # The number of ROB writes
system.switch_cpus1.timesIdled                 271379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1774352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8874045                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10886597                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8874045                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.535297                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.535297                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394431                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394431                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        53379679                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16396597                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       11889919                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2962                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                22498424                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1837506                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1506668                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       182491                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       770817                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          717513                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          187966                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8102                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     17562503                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10448976                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1837506                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       905479                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2298444                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         517573                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        533278                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1083944                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       181091                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     20726387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.968059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        18427943     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          248317      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          287627      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          158329      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          183886      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          100580      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           68388      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          177857      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1073460      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     20726387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081673                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464431                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17420241                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       678568                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2280228                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        17089                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        330258                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       298156                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1904                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12756147                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         9990                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        330258                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        17447258                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         222408                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       379695                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2271283                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        75482                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12747187                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         19161                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        35555                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     17712011                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     59355242                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     59355242                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15106032                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2605979                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3340                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1864                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           204243                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1220765                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       662948                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        17458                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       146618                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12726694                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3343                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12020960                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17099                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1603262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3713129                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          377                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     20726387                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579983                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269465                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     15661246     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2037436      9.83%     85.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1094338      5.28%     90.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       757976      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       662375      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       338880      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        81571      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        52926      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        39639      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     20726387                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3003     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         11634     44.15%     55.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11715     44.46%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10061798     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       187866      1.56%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1470      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1112130      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       657696      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12020960                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534302                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              26352                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002192                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     44811758                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14333435                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11819568                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12047312                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        30373                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       219728                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        15224                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          735                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        330258                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         179254                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12421                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12730057                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         2922                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1220765                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       662948                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1862                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          8634                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          138                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       105585                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       102389                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       207974                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11842575                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1044295                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       178385                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1701781                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1656248                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            657486                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526374                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11819845                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11819568                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7026641                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18410414                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525351                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381667                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8871561                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     10883485                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1846755                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         2966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       183411                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     20396129                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533605                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.352740                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     15950526     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2061414     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       864791      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       518245      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       359219      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       231898      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       120954      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        96992      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       192090      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     20396129                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8871561                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      10883485                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1648761                       # Number of memory references committed
system.switch_cpus2.commit.loads              1001037                       # Number of loads committed
system.switch_cpus2.commit.membars               1480                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1557507                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9811857                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       221328                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       192090                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            32934214                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           25790753                       # The number of ROB writes
system.switch_cpus2.timesIdled                 271430                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1772037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8871561                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             10883485                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8871561                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.536016                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.536016                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.394319                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.394319                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        53420982                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16404584                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       11903233                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          2962                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                22498424                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1860342                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1522992                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       184320                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       763508                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          731060                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          191138                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8323                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     17922003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10403353                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1860342                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       922198                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2170672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         504270                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        383716                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1098622                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       184475                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     20793968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        18623296     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          100769      0.48%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          160699      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          216547      1.04%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          224115      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          188718      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          105985      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          158533      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1015306      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     20793968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082688                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462404                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        17740634                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       566917                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2166424                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2639                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        317351                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       305255                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          227                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12768215                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        317351                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        17789270                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         121586                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       333888                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2121045                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       110825                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12763239                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         15030                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        48329                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     17808134                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     59374411                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     59374411                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15397086                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2411036                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3096                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1582                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           333012                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1197423                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       645718                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         7608                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       270999                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12746759                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3108                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12089053                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1834                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1437840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3458089                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     20793968                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581373                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.265190                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     15586879     74.96%     74.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2213921     10.65%     85.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1098722      5.28%     90.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       770385      3.70%     94.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       613963      2.95%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       255513      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       159894      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        83776      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        10915      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     20793968                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2519     12.37%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7837     38.47%     50.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        10016     49.17%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10168909     84.12%     84.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       180414      1.49%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1513      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1094688      9.06%     94.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       643529      5.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12089053                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.537329                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              20372                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001685                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     44994280                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14187767                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11905591                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12109425                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        23848                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       197159                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9420                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        317351                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          96409                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11210                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12749886                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1197423                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       645718                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1583                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9506                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       106910                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       104062                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       210972                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11920815                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1029918                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       168238                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1673387                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1692667                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            643469                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.529851                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11905718                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11905591                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6836356                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         18429945                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.529174                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370937                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8975578                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11044231                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1705657                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3054                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       186423                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     20476617                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.539358                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.373153                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     15869498     77.50%     77.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2321071     11.34%     88.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       841893      4.11%     92.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       402649      1.97%     94.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386625      1.89%     96.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       197255      0.96%     97.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       141951      0.69%     98.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        78454      0.38%     98.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       237221      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     20476617                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8975578                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11044231                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1636559                       # Number of memory references committed
system.switch_cpus3.commit.loads              1000261                       # Number of loads committed
system.switch_cpus3.commit.membars               1524                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1592608                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          9950694                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       227410                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       237221                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            32989219                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           25817148                       # The number of ROB writes
system.switch_cpus3.timesIdled                 274239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1704456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8975578                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11044231                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8975578                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.506627                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.506627                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.398943                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.398943                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        53646664                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16587644                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       11830417                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3050                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                22498424                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1834392                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1500566                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       180926                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       752313                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          721185                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          188061                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8038                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     17795936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10412209                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1834392                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       909246                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2180858                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         527481                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        301616                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1095994                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       182240                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     20621016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.969499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        18440158     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          117962      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          185793      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          297537      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          122782      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          136893      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          146952      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           96135      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1076804      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     20621016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081534                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462797                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        17635185                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       464032                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2173731                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         5730                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        342335                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       300301                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12716201                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1608                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        342335                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        17662519                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         145931                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       240789                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2152588                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        76851                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12708103                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents         1456                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         21094                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        29665                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         2817                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     17639372                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     59115589                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     59115589                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     15018436                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2620912                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3182                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1726                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           235157                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1213394                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       650668                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        19184                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       148426                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12688878                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3192                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         11993184                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        15300                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1638134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3669218                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          263                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     20621016                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.581600                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.274100                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     15568655     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2026135      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1107365      5.37%     90.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       756040      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       708842      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       203266      0.99%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       159640      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        53923      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        37150      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     20621016                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2857     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          9137     39.89%     52.36% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        10914     47.64%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10046954     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       189658      1.58%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1452      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1108523      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       646597      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      11993184                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533068                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              22908                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001910                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     44645586                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14330357                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     11796658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12016092                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        35922                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       221970                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        20448                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          772                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        342335                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         101995                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        10497                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12692095                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1471                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1213394                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       650668                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1730                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          7688                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       105084                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       103823                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       208907                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11819656                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1041973                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       173522                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1688262                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1661868                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            646289                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525355                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11796874                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11796658                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6897228                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         18031418                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524333                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382512                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8822411                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     10814074                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1878024                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         2929                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       184492                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     20278681                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533273                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386596                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     15886512     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2128347     10.50%     88.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       829386      4.09%     92.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       443858      2.19%     95.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       333969      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       186131      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       116138      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       102698      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       251642      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     20278681                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8822411                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      10814074                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1621641                       # Number of memory references committed
system.switch_cpus4.commit.loads               991421                       # Number of loads committed
system.switch_cpus4.commit.membars               1462                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1552275                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          9744324                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       219688                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       251642                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            32719072                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           25726578                       # The number of ROB writes
system.switch_cpus4.timesIdled                 288846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1877408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8822411                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             10814074                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8822411                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.550145                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.550145                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392135                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392135                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        53296674                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       16353004                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       11855836                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          2924                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                22498424                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1862840                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1524301                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       183725                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       765333                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          731445                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          191778                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8353                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     17922431                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10418200                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1862840                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       923223                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2173186                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         503222                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        382429                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1098345                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       183877                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     20795165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.958732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        18621979     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          100843      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          160577      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          216639      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          224178      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          189962      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          106787      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          157730      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1016470      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     20795165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082799                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463064                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        17739837                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       566826                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2169115                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2492                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        316892                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       306407                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          229                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12783299                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        316892                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        17788595                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         121546                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       333562                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2123520                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       111047                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12778713                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         14926                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        48516                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     17829377                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     59444473                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     59444473                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15417941                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2411380                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3109                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1593                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           333183                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1197022                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       646913                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         7639                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       239237                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12762722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3121                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12105524                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1829                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1437500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3452918                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     20795165                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582132                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268051                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     15608677     75.06%     75.06% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2183960     10.50%     85.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1089784      5.24%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       781216      3.76%     94.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       620425      2.98%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       255979      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       160011      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        84217      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        10896      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     20795165                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2515     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7589     37.71%     50.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        10018     49.79%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10181900     84.11%     84.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       180765      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1515      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1096564      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       644780      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12105524                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.538061                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              20122                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     45028160                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14203406                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     11922608                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12125646                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        24791                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       195433                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9769                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        316892                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          96204                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        11274                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12765864                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          434                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1197022                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       646913                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1594                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       106122                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       103946                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       210068                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11937651                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1031375                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       167869                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1676100                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1695163                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            644725                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.530599                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              11922731                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             11922608                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6844188                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         18448819                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.529931                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.370982                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8987715                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11059113                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1706731                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3058                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       185832                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     20478273                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.540041                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378160                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     15886437     77.58%     77.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2303109     11.25%     88.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       844754      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       403946      1.97%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       374097      1.83%     96.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       196926      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       150264      0.73%     98.44% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        77864      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       240876      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     20478273                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8987715                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11059113                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1638733                       # Number of memory references committed
system.switch_cpus5.commit.loads              1001589                       # Number of loads committed
system.switch_cpus5.commit.membars               1526                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1594734                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          9964112                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       227711                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       240876                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            33003176                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           25848619                       # The number of ROB writes
system.switch_cpus5.timesIdled                 273797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1703259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8987715                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11059113                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8987715                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.503242                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.503242                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.399482                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.399482                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        53724620                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       16609601                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       11847847                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3054                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                22498424                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1833676                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1499724                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       180993                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       754485                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          721122                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          188150                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8050                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     17798755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              10409346                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1833676                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       909272                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2179582                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         527184                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        300456                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1096051                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       182247                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     20621023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.968876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        18441441     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          117632      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          185988      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          297320      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          122685      0.59%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          136685      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          147205      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           96489      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1075578      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     20621023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081502                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.462670                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        17637402                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       463419                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2172580                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         5659                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        341960                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       300341                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          272                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12708562                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1611                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        341960                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        17665144                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         147060                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       238503                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2150900                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        77453                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12700371                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1453                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         21215                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        30000                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         2673                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17631797                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     59078666                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     59078666                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15017375                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2614416                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3245                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1793                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           237675                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1211271                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       650403                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        19153                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       147770                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12682092                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3254                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         11989570                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        15265                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1631746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3650136                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          323                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     20621023                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581425                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273709                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     15567922     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2028080      9.84%     85.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1107183      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       756793      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       707166      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       203097      0.98%     98.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       160029      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        53602      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        37151      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     20621023                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2876     12.71%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          8854     39.14%     51.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        10891     48.15%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10043344     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       189782      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1452      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1108562      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       646430      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      11989570                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532907                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              22621                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001887                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     44638049                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14317250                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     11793786                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12012191                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        35248                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       219908                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        20219                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          765                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        341960                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         102474                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        10571                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12685367                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         2318                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1211271                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       650403                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1790                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          7786                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          163                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       105078                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       103576                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       208654                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     11816919                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1042272                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       172651                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1688415                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1661705                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            646143                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525233                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              11793995                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             11793786                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6895421                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         18017208                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524205                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382713                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8821811                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     10813338                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1872051                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         2931                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       184568                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     20279063                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533227                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.386207                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     15885852     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2128841     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       829917      4.09%     92.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       444379      2.19%     95.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       333837      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       186643      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       115504      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       102781      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       251309      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     20279063                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8821811                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      10813338                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1621547                       # Number of memory references committed
system.switch_cpus6.commit.loads               991363                       # Number of loads committed
system.switch_cpus6.commit.membars               1462                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1552172                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          9743659                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       219672                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       251309                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            32713078                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           25712772                       # The number of ROB writes
system.switch_cpus6.timesIdled                 288711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1877401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8821811                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             10813338                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8821811                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.550318                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.550318                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392108                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392108                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        53287266                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16348774                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       11853004                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          2928                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                22498424                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1833715                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1502782                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       182625                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       770865                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          716304                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          187978                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8128                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     17580108                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10438012                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1833715                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       904282                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2296140                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         516439                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        525982                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1084986                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       181451                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     20733123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.966985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        18436983     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          248193      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          287228      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          158093      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          183463      0.88%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          100561      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           68224      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          177982      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1072396      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     20733123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081504                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463944                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        17437069                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       671966                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2278096                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        16995                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        328994                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       298228                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1899                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12744681                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        10001                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        328994                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        17463579                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         195731                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       400966                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2269591                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        74259                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12736693                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         18178                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        35447                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     17699730                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     59309678                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     59309678                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15106645                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2593072                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3322                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1851                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           201445                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1217816                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       663194                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        17530                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       146935                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12717787                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3330                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12020171                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16281                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1593258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3672505                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          365                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     20733123                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579757                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269162                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     15668437     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2035803      9.82%     85.39% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1095791      5.29%     90.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       758388      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       662156      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       338513      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        81410      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        53027      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        39598      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     20733123                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2906     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         11560     44.15%     55.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11718     44.75%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10062199     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       187875      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1470      0.01%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1110630      9.24%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       657997      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12020171                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.534267                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              26184                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002178                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     44815930                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14314510                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     11819341                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12046355                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        30270                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       216734                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        15431                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          735                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        328994                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         153580                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11810                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12721138                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1856                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1217816                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       663194                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1850                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          8344                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          137                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       105442                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       102750                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       208192                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11841428                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1043395                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       178743                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1701170                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1656139                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            657775                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.526323                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              11819567                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             11819341                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7025074                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18406266                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.525341                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381668                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8871926                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     10883946                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1837239                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         2965                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       183560                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     20404129                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533419                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.352455                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     15958310     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2061283     10.10%     88.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       865024      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       518205      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       359223      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       232118      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       121095      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        97020      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       191851      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     20404129                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8871926                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      10883946                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1648838                       # Number of memory references committed
system.switch_cpus7.commit.loads              1001080                       # Number of loads committed
system.switch_cpus7.commit.membars               1480                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1557566                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          9812277                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       221337                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       191851                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            32933398                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           25771394                       # The number of ROB writes
system.switch_cpus7.timesIdled                 272010                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1765301                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8871926                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             10883946                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8871926                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.535912                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.535912                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.394335                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.394335                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        53415722                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       16404577                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       11892510                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          2960                       # number of misc regfile writes
system.l2.replacements                          12370                       # number of replacements
system.l2.tagsinuse                      32764.361954                       # Cycle average of tags in use
system.l2.total_refs                          2246754                       # Total number of references to valid blocks.
system.l2.sampled_refs                          45132                       # Sample count of references to valid blocks.
system.l2.avg_refs                          49.781840                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           523.611484                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     28.859349                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1215.766119                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     28.327468                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    618.878704                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     27.949331                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    640.796318                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     32.697112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    457.818402                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     28.503693                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    993.652206                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     31.895689                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    458.809613                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     28.011166                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    976.867043                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     28.387577                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    624.275931                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4183.405740                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3218.921500                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3137.146430                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2506.320916                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3569.369740                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2557.113238                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3647.366635                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3199.610550                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015979                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000881                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.037102                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000864                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.018887                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000853                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.019556                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000998                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.013972                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000870                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.030324                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000973                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.014002                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000855                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.029812                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000866                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.019051                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.127667                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.098234                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.095738                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.076487                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.108929                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.078037                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.111309                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.097644                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999889                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4790                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3699                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3635                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2783                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4416                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         2796                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4441                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3681                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   30251                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12722                       # number of Writeback hits
system.l2.Writeback_hits::total                 12722                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   111                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4796                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3714                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3650                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2798                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4431                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         2811                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4456                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3696                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30362                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4796                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3714                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3650                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2798                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4431                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         2811                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4456                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3696                       # number of overall hits
system.l2.overall_hits::total                   30362                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2408                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1264                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1289                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          950                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         2004                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          944                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1977                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1248                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12366                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2408                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1264                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1290                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          950                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         2004                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          944                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1977                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1248                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12367                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2408                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1264                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1290                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          950                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         2004                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          944                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1977                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1248                       # number of overall misses
system.l2.overall_misses::total                 12367                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4848981                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    365886346                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      4927038                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    189539319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5030245                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    193881847                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5926457                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    143588320                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5673996                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    302437284                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6130091                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    142488125                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5381721                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    299626046                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5207784                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    189144215                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1869717815                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       192793                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        192793                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4848981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    365886346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      4927038                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    189539319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5030245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    194074640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5926457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    143588320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5673996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    302437284                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6130091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    142488125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5381721                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    299626046                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5207784                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    189144215                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1869910608                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4848981                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    365886346                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      4927038                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    189539319                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5030245                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    194074640                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5926457                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    143588320                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5673996                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    302437284                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6130091                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    142488125                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5381721                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    299626046                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5207784                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    189144215                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1869910608                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7198                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4963                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4924                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3733                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         6420                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         3740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         6418                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         4929                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               42617                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12722                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12722                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               112                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7204                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4978                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4940                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3748                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         6435                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         3755                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         6433                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         4944                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                42729                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7204                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4978                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4940                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3748                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         6435                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         3755                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         6433                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         4944                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               42729                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.334537                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.254685                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.261779                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.254487                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.312150                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.252406                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.308040                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.253195                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.290166                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.062500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.008929                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.334259                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.253917                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.261134                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.253469                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.311422                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.251398                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.307322                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.252427                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.289429                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.334259                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.253917                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.261134                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.253469                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.311422                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.251398                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.307322                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.252427                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.289429                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 146938.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151946.156977                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149304.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 149951.992880                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152431.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150412.604344                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 155959.394737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151145.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153351.243243                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150916.808383                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 161318.184211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150940.810381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 153763.457143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151555.916034                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 148793.828571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151557.864583                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151198.270661                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       192793                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       192793                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 146938.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151946.156977                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149304.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149951.992880                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152431.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150445.457364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 155959.394737                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151145.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153351.243243                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150916.808383                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 161318.184211                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150940.810381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 153763.457143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151555.916034                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 148793.828571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151557.864583                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151201.634026                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 146938.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151946.156977                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149304.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149951.992880                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152431.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150445.457364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 155959.394737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151145.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153351.243243                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150916.808383                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 161318.184211                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150940.810381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 153763.457143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151555.916034                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 148793.828571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151557.864583                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151201.634026                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5125                       # number of writebacks
system.l2.writebacks::total                      5125                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2408                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1264                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1289                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          950                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         2004                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          944                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1977                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1248                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12366                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          950                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         2004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          950                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         2004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12367                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2926226                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    225644463                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3009232                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    115975648                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3109859                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    118784881                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3716597                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     88245152                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3520872                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    185692826                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3919953                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     87499586                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3343974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    184462459                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3171625                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    116460407                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1149483760                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       134315                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       134315                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2926226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    225644463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3009232                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    115975648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3109859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    118919196                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3716597                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     88245152                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3520872                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    185692826                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3919953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     87499586                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3343974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    184462459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3171625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    116460407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1149618075                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2926226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    225644463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3009232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    115975648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3109859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    118919196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3716597                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     88245152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3520872                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    185692826                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3919953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     87499586                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3343974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    184462459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3171625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    116460407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1149618075                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.334537                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.254685                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.261779                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.254487                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.312150                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.252406                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.308040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.253195                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.290166                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.062500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.008929                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.334259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.253917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.261134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.253469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.311422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.251398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.307322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.252427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.289429                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.334259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.253917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.261134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.253469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.311422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.251398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.307322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.252427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.289429                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88673.515152                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93706.172342                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91188.848485                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91752.886076                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 94238.151515                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92152.739333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 97805.184211                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92889.633684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95158.702703                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92661.090818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 103156.657895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92690.239407                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95542.114286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93304.228123                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 90617.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93317.633814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92955.180333                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       134315                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       134315                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88673.515152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93706.172342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91188.848485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91752.886076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 94238.151515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92185.423256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 97805.184211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92889.633684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95158.702703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92661.090818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 103156.657895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92690.239407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95542.114286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93304.228123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 90617.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93317.633814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92958.524703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88673.515152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93706.172342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91188.848485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91752.886076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 94238.151515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92185.423256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 97805.184211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92889.633684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95158.702703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92661.090818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 103156.657895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92690.239407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95542.114286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93304.228123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 90617.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93317.633814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92958.524703                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               571.403656                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001078285                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   577                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1734971.031196                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.106446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.297210                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048248                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867463                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.915711                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1070395                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1070395                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1070395                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1070395                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1070395                       # number of overall hits
system.cpu0.icache.overall_hits::total        1070395                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.cpu0.icache.overall_misses::total           42                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6683157                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6683157                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6683157                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6683157                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6683157                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6683157                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1070437                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1070437                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1070437                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1070437                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1070437                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1070437                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159122.785714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159122.785714                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159122.785714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159122.785714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159122.785714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159122.785714                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5537841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5537841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5537841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5537841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5537841                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5537841                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162877.676471                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162877.676471                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162877.676471                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162877.676471                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162877.676471                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162877.676471                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7204                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393103865                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7460                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52694.888070                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.780304                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.219696                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432736                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567264                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2800362                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2800362                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          752                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4333139                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4333139                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4333139                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4333139                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        25292                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        25292                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           19                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        25311                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25311                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        25311                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25311                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2785155793                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2785155793                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1473034                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1473034                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2786628827                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2786628827                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2786628827                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2786628827                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825654                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825654                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358450                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358450                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358450                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358450                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008951                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008951                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005807                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005807                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005807                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005807                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110120.029772                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110120.029772                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 77528.105263                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77528.105263                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110095.564261                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110095.564261                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110095.564261                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110095.564261                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2021                       # number of writebacks
system.cpu0.dcache.writebacks::total             2021                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        18094                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18094                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18107                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18107                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18107                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18107                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7198                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7198                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7204                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7204                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7204                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7204                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    720178222                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    720178222                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    720562822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    720562822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    720562822                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    720562822                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001653                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001653                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001653                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001653                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 100052.545429                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100052.545429                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 100022.601610                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100022.601610                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 100022.601610                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100022.601610                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.454109                       # Cycle average of tags in use
system.cpu1.icache.total_refs               972763544                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1885200.666667                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.454109                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.048805                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821241                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1084203                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1084203                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1084203                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1084203                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1084203                       # number of overall hits
system.cpu1.icache.overall_hits::total        1084203                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.cpu1.icache.overall_misses::total           42                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6729835                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6729835                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6729835                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6729835                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6729835                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6729835                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1084245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1084245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1084245                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1084245                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1084245                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1084245                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 160234.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 160234.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 160234.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 160234.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 160234.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 160234.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5523640                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5523640                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5523640                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5523640                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5523640                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5523640                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       162460                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       162460                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       162460                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       162460                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       162460                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       162460                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4977                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153804148                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5233                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              29391.199694                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.474290                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.525710                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884665                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115335                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       760837                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         760837                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       644307                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        644307                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1629                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1629                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1481                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1481                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1405144                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1405144                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1405144                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1405144                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17121                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17121                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          422                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          422                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17543                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17543                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17543                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17543                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1989622885                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1989622885                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     47779266                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     47779266                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2037402151                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2037402151                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2037402151                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2037402151                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       777958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       777958                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       644729                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       644729                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1422687                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1422687                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1422687                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1422687                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.022008                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022008                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000655                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000655                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012331                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012331                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012331                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012331                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 116209.502073                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 116209.502073                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 113221.009479                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 113221.009479                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 116137.613350                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116137.613350                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 116137.613350                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116137.613350                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2083                       # number of writebacks
system.cpu1.dcache.writebacks::total             2083                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12158                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12158                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          407                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          407                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12565                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12565                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12565                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12565                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4963                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4963                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4978                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4978                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4978                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4978                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    448943048                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    448943048                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1011815                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1011815                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    449954863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    449954863                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    449954863                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    449954863                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006380                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006380                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003499                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003499                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003499                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003499                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90457.998791                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90457.998791                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67454.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67454.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90388.682804                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90388.682804                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90388.682804                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90388.682804                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               511.585858                       # Cycle average of tags in use
system.cpu2.icache.total_refs               972763243                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1885200.083333                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    29.585858                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.047413                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.819849                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1083902                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1083902                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1083902                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1083902                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1083902                       # number of overall hits
system.cpu2.icache.overall_hits::total        1083902                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.cpu2.icache.overall_misses::total           42                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6728672                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6728672                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6728672                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6728672                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6728672                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6728672                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1083944                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1083944                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1083944                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1083944                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1083944                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1083944                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 160206.476190                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 160206.476190                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 160206.476190                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 160206.476190                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 160206.476190                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 160206.476190                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5609480                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5609480                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5609480                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5609480                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5609480                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5609480                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 164984.705882                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 164984.705882                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 164984.705882                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 164984.705882                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 164984.705882                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 164984.705882                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4940                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153805542                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5196                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              29600.758661                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.538866                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.461134                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884917                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115083                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       762504                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         762504                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       644129                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        644129                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1534                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1534                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1481                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1481                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1406633                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1406633                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1406633                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1406633                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        17085                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        17085                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          421                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          421                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        17506                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17506                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        17506                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17506                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1989343852                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1989343852                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     48891001                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     48891001                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2038234853                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2038234853                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2038234853                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2038234853                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       779589                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       779589                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       644550                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       644550                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1481                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1481                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1424139                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1424139                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1424139                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1424139                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021915                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021915                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000653                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000653                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012292                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012292                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012292                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012292                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 116438.036406                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 116438.036406                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 116130.643705                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 116130.643705                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 116430.643951                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 116430.643951                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 116430.643951                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 116430.643951                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        69130                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        69130                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1993                       # number of writebacks
system.cpu2.dcache.writebacks::total             1993                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12161                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12161                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          405                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          405                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        12566                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12566                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        12566                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12566                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4924                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4924                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4940                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4940                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4940                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4940                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    449296708                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    449296708                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1194823                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1194823                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    450491531                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    450491531                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    450491531                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    450491531                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006316                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006316                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003469                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003469                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003469                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003469                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91246.285134                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91246.285134                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 74676.437500                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74676.437500                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91192.617611                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91192.617611                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91192.617611                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91192.617611                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               509.642879                       # Cycle average of tags in use
system.cpu3.icache.total_refs               971548937                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1886502.790291                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.642879                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.055517                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.816735                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1098575                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1098575                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1098575                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1098575                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1098575                       # number of overall hits
system.cpu3.icache.overall_hits::total        1098575                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7877779                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7877779                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7877779                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7877779                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7877779                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7877779                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1098622                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1098622                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1098622                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1098622                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1098622                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1098622                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 167612.319149                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 167612.319149                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 167612.319149                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 167612.319149                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 167612.319149                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 167612.319149                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6843309                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6843309                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6843309                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6843309                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6843309                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6843309                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 171082.725000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 171082.725000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 171082.725000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 171082.725000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 171082.725000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 171082.725000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3748                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148001622                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4004                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36963.442058                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   222.486239                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    33.513761                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.869087                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.130913                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       753940                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         753940                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       633279                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        633279                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1561                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1561                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1525                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1525                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1387219                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1387219                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1387219                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1387219                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        11875                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        11875                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           86                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        11961                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11961                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        11961                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11961                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1323733834                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1323733834                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      7307552                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7307552                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1331041386                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1331041386                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1331041386                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1331041386                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       765815                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       765815                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       633365                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       633365                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1525                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1525                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1399180                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1399180                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1399180                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1399180                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015506                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015506                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000136                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000136                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008549                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008549                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008549                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008549                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111472.322863                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111472.322863                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84971.534884                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84971.534884                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111281.781289                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111281.781289                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111281.781289                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111281.781289                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          874                       # number of writebacks
system.cpu3.dcache.writebacks::total              874                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8142                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8142                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           71                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8213                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8213                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8213                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8213                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3733                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3733                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3748                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3748                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3748                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3748                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    337550228                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    337550228                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1006786                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1006786                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    338557014                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    338557014                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    338557014                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    338557014                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004875                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004875                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002679                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002679                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002679                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002679                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90423.313153                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90423.313153                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 67119.066667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67119.066667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90330.046425                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90330.046425                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90330.046425                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90330.046425                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               519.662734                       # Cycle average of tags in use
system.cpu4.icache.total_refs               977199460                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1850756.553030                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    29.662734                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.047536                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.832793                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1095945                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1095945                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1095945                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1095945                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1095945                       # number of overall hits
system.cpu4.icache.overall_hits::total        1095945                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7660291                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7660291                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7660291                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7660291                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7660291                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7660291                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1095994                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1095994                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1095994                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1095994                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1095994                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1095994                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000045                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000045                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 156332.469388                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 156332.469388                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 156332.469388                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 156332.469388                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 156332.469388                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 156332.469388                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6183269                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6183269                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6183269                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6183269                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6183269                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6183269                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 162717.605263                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 162717.605263                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 162717.605263                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 162717.605263                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 162717.605263                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 162717.605263                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  6435                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               162700140                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  6691                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              24316.266627                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   228.089525                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    27.910475                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.890975                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.109025                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       758199                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         758199                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       627170                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        627170                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1684                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1684                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1462                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1462                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1385369                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1385369                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1385369                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1385369                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        16365                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        16365                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           91                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        16456                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         16456                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        16456                       # number of overall misses
system.cpu4.dcache.overall_misses::total        16456                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1811209690                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1811209690                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      7417063                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      7417063                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1818626753                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1818626753                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1818626753                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1818626753                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       774564                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       774564                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       627261                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       627261                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1462                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1462                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1401825                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1401825                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1401825                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1401825                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021128                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021128                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000145                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000145                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011739                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011739                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011739                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011739                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 110675.813627                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 110675.813627                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 81506.186813                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81506.186813                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 110514.508568                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 110514.508568                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 110514.508568                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 110514.508568                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1397                       # number of writebacks
system.cpu4.dcache.writebacks::total             1397                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         9945                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         9945                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           76                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        10021                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        10021                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        10021                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        10021                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         6420                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         6420                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         6435                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         6435                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         6435                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         6435                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    615458962                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    615458962                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       983993                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       983993                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    616442955                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    616442955                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    616442955                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    616442955                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008289                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008289                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004590                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004590                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004590                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004590                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 95865.881931                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 95865.881931                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65599.533333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65599.533333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 95795.331002                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 95795.331002                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 95795.331002                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 95795.331002                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               509.425373                       # Cycle average of tags in use
system.cpu5.icache.total_refs               971548662                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1886502.256311                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.425373                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.055169                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.816387                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1098300                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1098300                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1098300                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1098300                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1098300                       # number of overall hits
system.cpu5.icache.overall_hits::total        1098300                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           45                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           45                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           45                       # number of overall misses
system.cpu5.icache.overall_misses::total           45                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8134454                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8134454                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8134454                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8134454                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8134454                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8134454                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1098345                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1098345                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1098345                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1098345                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1098345                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1098345                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000041                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000041                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 180765.644444                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 180765.644444                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 180765.644444                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 180765.644444                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 180765.644444                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 180765.644444                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7170959                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7170959                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7170959                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7170959                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7170959                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7170959                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 179273.975000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 179273.975000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 179273.975000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 179273.975000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 179273.975000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 179273.975000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3755                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148002687                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4011                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              36899.198953                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   222.460772                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    33.539228                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.868987                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.131013                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       754148                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         754148                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       634123                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        634123                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1572                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1572                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1527                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1527                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1388271                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1388271                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1388271                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1388271                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        11853                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        11853                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           84                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        11937                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         11937                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        11937                       # number of overall misses
system.cpu5.dcache.overall_misses::total        11937                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1318121491                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1318121491                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      6964467                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      6964467                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1325085958                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1325085958                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1325085958                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1325085958                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       766001                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       766001                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       634207                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       634207                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1527                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1527                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1400208                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1400208                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1400208                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1400208                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015474                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015474                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000132                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008525                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008525                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008525                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008525                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 111205.727748                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 111205.727748                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82910.321429                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82910.321429                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 111006.614560                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 111006.614560                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 111006.614560                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 111006.614560                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          866                       # number of writebacks
system.cpu5.dcache.writebacks::total              866                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         8113                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         8113                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           69                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         8182                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         8182                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         8182                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         8182                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3740                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3740                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3755                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3755                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3755                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3755                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    336715857                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    336715857                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       976362                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       976362                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    337692219                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    337692219                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    337692219                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    337692219                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004883                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004883                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002682                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002682                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002682                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002682                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90030.977807                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 90030.977807                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65090.800000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65090.800000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 89931.349933                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 89931.349933                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 89931.349933                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 89931.349933                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               520.072775                       # Cycle average of tags in use
system.cpu6.icache.total_refs               977199518                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1857793.760456                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.072775                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048194                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.833450                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1096003                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1096003                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1096003                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1096003                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1096003                       # number of overall hits
system.cpu6.icache.overall_hits::total        1096003                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7281631                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7281631                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7281631                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7281631                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7281631                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7281631                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1096051                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1096051                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1096051                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1096051                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1096051                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1096051                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 151700.645833                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 151700.645833                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 151700.645833                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 151700.645833                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 151700.645833                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 151700.645833                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5831207                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5831207                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5831207                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5831207                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5831207                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5831207                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 161977.972222                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161977.972222                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 161977.972222                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161977.972222                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 161977.972222                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161977.972222                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  6433                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               162700976                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  6689                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              24323.662132                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   228.013764                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    27.986236                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.890679                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.109321                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       759013                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         759013                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       627131                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        627131                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1743                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1743                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1464                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1464                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1386144                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1386144                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1386144                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1386144                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        16486                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        16486                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           92                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        16578                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         16578                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        16578                       # number of overall misses
system.cpu6.dcache.overall_misses::total        16578                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1825283426                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1825283426                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7470866                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7470866                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1832754292                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1832754292                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1832754292                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1832754292                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       775499                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       775499                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       627223                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       627223                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1464                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1464                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1402722                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1402722                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1402722                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1402722                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021259                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021259                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000147                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011818                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011818                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011818                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011818                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 110717.179789                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 110717.179789                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 81205.065217                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 81205.065217                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 110553.401617                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 110553.401617                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 110553.401617                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 110553.401617                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1421                       # number of writebacks
system.cpu6.dcache.writebacks::total             1421                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        10068                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        10068                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           77                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        10145                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        10145                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        10145                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        10145                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         6418                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6418                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         6433                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         6433                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         6433                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         6433                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    614376865                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    614376865                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       999507                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       999507                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    615376372                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    615376372                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    615376372                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    615376372                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008276                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008276                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004586                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004586                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004586                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004586                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 95727.152540                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 95727.152540                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66633.800000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66633.800000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 95659.314783                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 95659.314783                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 95659.314783                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 95659.314783                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               511.996707                       # Cycle average of tags in use
system.cpu7.icache.total_refs               972764281                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1877923.322394                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    29.996707                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.048072                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.820508                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1084940                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1084940                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1084940                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1084940                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1084940                       # number of overall hits
system.cpu7.icache.overall_hits::total        1084940                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7179549                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7179549                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7179549                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7179549                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7179549                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7179549                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1084986                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1084986                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1084986                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1084986                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1084986                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1084986                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000042                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 156077.152174                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 156077.152174                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 156077.152174                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 156077.152174                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 156077.152174                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 156077.152174                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5766446                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5766446                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5766446                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5766446                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5766446                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5766446                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 160179.055556                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 160179.055556                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 160179.055556                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 160179.055556                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 160179.055556                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 160179.055556                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4944                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               153804981                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5200                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              29577.880962                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   226.496376                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    29.503624                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.884751                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.115249                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       761936                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         761936                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       644165                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        644165                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1506                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1506                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1480                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1480                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1406101                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1406101                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1406101                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1406101                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        16875                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        16875                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          420                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          420                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        17295                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         17295                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        17295                       # number of overall misses
system.cpu7.dcache.overall_misses::total        17295                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1960187664                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1960187664                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     47060555                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     47060555                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2007248219                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2007248219                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2007248219                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2007248219                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       778811                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       778811                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       644585                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       644585                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1480                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1480                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1423396                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1423396                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1423396                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1423396                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021668                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021668                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000652                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000652                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012151                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012151                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012151                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012151                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 116159.268978                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 116159.268978                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 112048.940476                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 112048.940476                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 116059.451807                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 116059.451807                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 116059.451807                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 116059.451807                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2067                       # number of writebacks
system.cpu7.dcache.writebacks::total             2067                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        11946                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        11946                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          405                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          405                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        12351                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        12351                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        12351                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        12351                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4929                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4929                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4944                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4944                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4944                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4944                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    446224153                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    446224153                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       992650                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       992650                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    447216803                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    447216803                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    447216803                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    447216803                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006329                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006329                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003473                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003473                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003473                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003473                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90530.361737                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 90530.361737                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66176.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66176.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 90456.473099                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 90456.473099                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 90456.473099                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 90456.473099                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
