# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../EnigmaProject.srcs/sources_1/new/Binary_5bit_Adder.v" \
"../../../../EnigmaProject.srcs/sources_1/new/Full_Adder.v" \
"../../../../EnigmaProject.srcs/sources_1/new/Register.v" \
"../../../../EnigmaProject.srcs/sources_1/new/Tfunction1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
