{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643999180676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643999180676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 04 15:26:20 2022 " "Processing started: Fri Feb 04 15:26:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643999180676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643999180676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nRisc_core -c nRisc_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off nRisc_core -c nRisc_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643999180676 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1643999181083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nrisc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file nrisc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 nRisc_core " "Found entity 1: nRisc_core" {  } { { "nRisc_core.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643999181145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643999181145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/program_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643999181145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643999181145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructions_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructions_memory " "Found entity 1: instructions_memory" {  } { { "instructions_memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643999181145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643999181145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alpha.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_alpha.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_alpha " "Found entity 1: mux_alpha" {  } { { "mux_alpha.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643999181145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643999181145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controler.v 1 1 " "Found 1 design units, including 1 entities, in source file controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 controler " "Found entity 1: controler" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643999181161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643999181161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643999181161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643999181161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643999181161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643999181161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1643999181176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1643999181176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nRisc_core " "Elaborating entity \"nRisc_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1643999181208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:PC_MODULE " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:PC_MODULE\"" {  } { { "nRisc_core.v" "PC_MODULE" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643999181208 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 program_counter.v(55) " "Verilog HDL assignment warning at program_counter.v(55): truncated value with size 32 to match size of target (8)" {  } { { "program_counter.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/program_counter.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1643999181208 "|nRisc_core|program_counter:PC_MODULE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "jumped program_counter.v(28) " "Output port \"jumped\" at program_counter.v(28) has no driver" {  } { { "program_counter.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/program_counter.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1643999181208 "|nRisc_core|program_counter:PC_MODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions_memory instructions_memory:IM_MODULE " "Elaborating entity \"instructions_memory\" for hierarchy \"instructions_memory:IM_MODULE\"" {  } { { "nRisc_core.v" "IM_MODULE" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643999181208 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc instructions_memory.v(66) " "Verilog HDL Always Construct warning at instructions_memory.v(66): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructions_memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181223 "|nRisc_core|instructions_memory:IM_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal instructions_memory.v(67) " "Verilog HDL Always Construct warning at instructions_memory.v(67): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "instructions_memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181223 "|nRisc_core|instructions_memory:IM_MODULE"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "signal instructions_memory.v(64) " "Verilog HDL warning at instructions_memory.v(64): assignments to signal create a combinational loop" {  } { { "instructions_memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v" 64 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1643999181223 "|nRisc_core|instructions_memory:IM_MODULE"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instructions_memory.v(27) " "Net \"memory.data_a\" at instructions_memory.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "instructions_memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1643999181223 "|nRisc_core|instructions_memory:IM_MODULE"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instructions_memory.v(27) " "Net \"memory.waddr_a\" at instructions_memory.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "instructions_memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1643999181223 "|nRisc_core|instructions_memory:IM_MODULE"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instructions_memory.v(27) " "Net \"memory.we_a\" at instructions_memory.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "instructions_memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/instructions_memory.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1643999181223 "|nRisc_core|instructions_memory:IM_MODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_alpha mux_alpha:MX_MODULE " "Elaborating entity \"mux_alpha\" for hierarchy \"mux_alpha:MX_MODULE\"" {  } { { "nRisc_core.v" "MX_MODULE" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643999181239 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction mux_alpha.v(47) " "Verilog HDL Always Construct warning at mux_alpha.v(47): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_alpha.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|mux_alpha:MX_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction mux_alpha.v(48) " "Verilog HDL Always Construct warning at mux_alpha.v(48): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_alpha.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|mux_alpha:MX_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction mux_alpha.v(49) " "Verilog HDL Always Construct warning at mux_alpha.v(49): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_alpha.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|mux_alpha:MX_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction mux_alpha.v(50) " "Verilog HDL Always Construct warning at mux_alpha.v(50): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_alpha.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|mux_alpha:MX_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal mux_alpha.v(51) " "Verilog HDL Always Construct warning at mux_alpha.v(51): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_alpha.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|mux_alpha:MX_MODULE"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "signal mux_alpha.v(45) " "Verilog HDL warning at mux_alpha.v(45): assignments to signal create a combinational loop" {  } { { "mux_alpha.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/mux_alpha.v" 45 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|mux_alpha:MX_MODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controler controler:CT_MODULE " "Elaborating entity \"controler\" for hierarchy \"controler:CT_MODULE\"" {  } { { "nRisc_core.v" "CT_MODULE" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643999181239 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "li_instruction controler.v(62) " "Verilog HDL Always Construct warning at controler.v(62): variable \"li_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data controler.v(63) " "Verilog HDL Always Construct warning at controler.v(63): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal controler.v(65) " "Verilog HDL Always Construct warning at controler.v(65): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction controler.v(68) " "Verilog HDL Always Construct warning at controler.v(68): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "li_instruction controler.v(68) " "Verilog HDL Always Construct warning at controler.v(68): variable \"li_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction controler.v(70) " "Verilog HDL Always Construct warning at controler.v(70): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_alpha controler.v(71) " "Verilog HDL Always Construct warning at controler.v(71): variable \"reg_alpha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction controler.v(74) " "Verilog HDL Always Construct warning at controler.v(74): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "li_instruction controler.v(74) " "Verilog HDL Always Construct warning at controler.v(74): variable \"li_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction controler.v(76) " "Verilog HDL Always Construct warning at controler.v(76): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_alpha controler.v(80) " "Verilog HDL Always Construct warning at controler.v(80): variable \"reg_alpha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_beta controler.v(81) " "Verilog HDL Always Construct warning at controler.v(81): variable \"reg_beta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction controler.v(82) " "Verilog HDL Always Construct warning at controler.v(82): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal controler.v(83) " "Verilog HDL Always Construct warning at controler.v(83): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in controler.v(58) " "Verilog HDL Always Construct warning at controler.v(58): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "li_instruction controler.v(58) " "Verilog HDL Always Construct warning at controler.v(58): inferring latch(es) for variable \"li_instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signal controler.v(58) " "Verilog HDL Always Construct warning at controler.v(58): inferring latch(es) for variable \"signal\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operation controler.v(58) " "Verilog HDL Always Construct warning at controler.v(58): inferring latch(es) for variable \"operation\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index_alpha controler.v(58) " "Verilog HDL Always Construct warning at controler.v(58): inferring latch(es) for variable \"index_alpha\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index_beta controler.v(58) " "Verilog HDL Always Construct warning at controler.v(58): inferring latch(es) for variable \"index_beta\", which holds its previous value in one or more paths through the always construct" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_beta\[0\] controler.v(68) " "Inferred latch for \"index_beta\[0\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_beta\[1\] controler.v(68) " "Inferred latch for \"index_beta\[1\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_beta\[2\] controler.v(68) " "Inferred latch for \"index_beta\[2\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_alpha\[0\] controler.v(68) " "Inferred latch for \"index_alpha\[0\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_alpha\[1\] controler.v(68) " "Inferred latch for \"index_alpha\[1\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_alpha\[2\] controler.v(68) " "Inferred latch for \"index_alpha\[2\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[0\] controler.v(68) " "Inferred latch for \"operation\[0\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[1\] controler.v(68) " "Inferred latch for \"operation\[1\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[2\] controler.v(68) " "Inferred latch for \"operation\[2\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal controler.v(68) " "Inferred latch for \"signal\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "li_instruction controler.v(68) " "Inferred latch for \"li_instruction\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] controler.v(68) " "Inferred latch for \"data_in\[0\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] controler.v(68) " "Inferred latch for \"data_in\[1\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] controler.v(68) " "Inferred latch for \"data_in\[2\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] controler.v(68) " "Inferred latch for \"data_in\[3\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] controler.v(68) " "Inferred latch for \"data_in\[4\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] controler.v(68) " "Inferred latch for \"data_in\[5\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] controler.v(68) " "Inferred latch for \"data_in\[6\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] controler.v(68) " "Inferred latch for \"data_in\[7\]\" at controler.v(68)" {  } { { "controler.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/controler.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181239 "|nRisc_core|controler:CT_MODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:RT_MODULE " "Elaborating entity \"registers\" for hierarchy \"registers:RT_MODULE\"" {  } { { "nRisc_core.v" "RT_MODULE" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643999181254 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory registers.v(55) " "Verilog HDL warning at registers.v(55): initial value for variable memory should be constant" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 55 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction registers.v(66) " "Verilog HDL Always Construct warning at registers.v(66): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "await_solutions registers.v(66) " "Verilog HDL Always Construct warning at registers.v(66): variable \"await_solutions\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imediate registers.v(67) " "Verilog HDL Always Construct warning at registers.v(67): variable \"imediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_alpha registers.v(67) " "Verilog HDL Always Construct warning at registers.v(67): variable \"reg_alpha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "await_solutions registers.v(70) " "Verilog HDL Always Construct warning at registers.v(70): variable \"await_solutions\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "solution_alu registers.v(71) " "Verilog HDL Always Construct warning at registers.v(71): variable \"solution_alu\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memory_data registers.v(71) " "Verilog HDL Always Construct warning at registers.v(71): variable \"memory_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_index registers.v(71) " "Verilog HDL Always Construct warning at registers.v(71): variable \"temp_index\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction registers.v(75) " "Verilog HDL Always Construct warning at registers.v(75): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "await_solutions registers.v(75) " "Verilog HDL Always Construct warning at registers.v(75): variable \"await_solutions\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction registers.v(76) " "Verilog HDL Always Construct warning at registers.v(76): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction registers.v(79) " "Verilog HDL Always Construct warning at registers.v(79): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_alpha registers.v(82) " "Verilog HDL Always Construct warning at registers.v(82): variable \"reg_alpha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_alpha registers.v(84) " "Verilog HDL Always Construct warning at registers.v(84): variable \"reg_alpha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_beta registers.v(85) " "Verilog HDL Always Construct warning at registers.v(85): variable \"reg_beta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction registers.v(86) " "Verilog HDL Always Construct warning at registers.v(86): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal registers.v(88) " "Verilog HDL Always Construct warning at registers.v(88): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "await_solutions registers.v(63) " "Verilog HDL Always Construct warning at registers.v(63): inferring latch(es) for variable \"await_solutions\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_beq registers.v(63) " "Verilog HDL Always Construct warning at registers.v(63): inferring latch(es) for variable \"r_beq\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_index registers.v(63) " "Verilog HDL Always Construct warning at registers.v(63): inferring latch(es) for variable \"temp_index\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cache_a registers.v(63) " "Verilog HDL Always Construct warning at registers.v(63): inferring latch(es) for variable \"cache_a\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cache_b registers.v(63) " "Verilog HDL Always Construct warning at registers.v(63): inferring latch(es) for variable \"cache_b\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operation registers.v(63) " "Verilog HDL Always Construct warning at registers.v(63): inferring latch(es) for variable \"operation\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signal registers.v(63) " "Verilog HDL Always Construct warning at registers.v(63): inferring latch(es) for variable \"signal\", which holds its previous value in one or more paths through the always construct" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal registers.v(70) " "Inferred latch for \"signal\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[0\] registers.v(70) " "Inferred latch for \"operation\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[1\] registers.v(70) " "Inferred latch for \"operation\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[2\] registers.v(70) " "Inferred latch for \"operation\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[0\] registers.v(70) " "Inferred latch for \"cache_b\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[1\] registers.v(70) " "Inferred latch for \"cache_b\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[2\] registers.v(70) " "Inferred latch for \"cache_b\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[3\] registers.v(70) " "Inferred latch for \"cache_b\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[4\] registers.v(70) " "Inferred latch for \"cache_b\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[5\] registers.v(70) " "Inferred latch for \"cache_b\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[6\] registers.v(70) " "Inferred latch for \"cache_b\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_b\[7\] registers.v(70) " "Inferred latch for \"cache_b\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[0\] registers.v(70) " "Inferred latch for \"cache_a\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[1\] registers.v(70) " "Inferred latch for \"cache_a\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[2\] registers.v(70) " "Inferred latch for \"cache_a\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[3\] registers.v(70) " "Inferred latch for \"cache_a\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[4\] registers.v(70) " "Inferred latch for \"cache_a\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[5\] registers.v(70) " "Inferred latch for \"cache_a\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[6\] registers.v(70) " "Inferred latch for \"cache_a\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cache_a\[7\] registers.v(70) " "Inferred latch for \"cache_a\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_index\[0\] registers.v(70) " "Inferred latch for \"temp_index\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_index\[1\] registers.v(70) " "Inferred latch for \"temp_index\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_index\[2\] registers.v(70) " "Inferred latch for \"temp_index\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[0\] registers.v(70) " "Inferred latch for \"r_beq\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[1\] registers.v(70) " "Inferred latch for \"r_beq\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[2\] registers.v(70) " "Inferred latch for \"r_beq\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[3\] registers.v(70) " "Inferred latch for \"r_beq\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[4\] registers.v(70) " "Inferred latch for \"r_beq\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[5\] registers.v(70) " "Inferred latch for \"r_beq\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[6\] registers.v(70) " "Inferred latch for \"r_beq\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_beq\[7\] registers.v(70) " "Inferred latch for \"r_beq\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "await_solutions registers.v(70) " "Inferred latch for \"await_solutions\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[0\] registers.v(70) " "Inferred latch for \"memory\[0\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[1\] registers.v(70) " "Inferred latch for \"memory\[0\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[2\] registers.v(70) " "Inferred latch for \"memory\[0\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[3\] registers.v(70) " "Inferred latch for \"memory\[0\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[4\] registers.v(70) " "Inferred latch for \"memory\[0\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[5\] registers.v(70) " "Inferred latch for \"memory\[0\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[6\] registers.v(70) " "Inferred latch for \"memory\[0\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[7\] registers.v(70) " "Inferred latch for \"memory\[0\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[0\] registers.v(70) " "Inferred latch for \"memory\[1\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[1\] registers.v(70) " "Inferred latch for \"memory\[1\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[2\] registers.v(70) " "Inferred latch for \"memory\[1\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[3\] registers.v(70) " "Inferred latch for \"memory\[1\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[4\] registers.v(70) " "Inferred latch for \"memory\[1\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[5\] registers.v(70) " "Inferred latch for \"memory\[1\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[6\] registers.v(70) " "Inferred latch for \"memory\[1\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[7\] registers.v(70) " "Inferred latch for \"memory\[1\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[0\] registers.v(70) " "Inferred latch for \"memory\[2\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[1\] registers.v(70) " "Inferred latch for \"memory\[2\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[2\] registers.v(70) " "Inferred latch for \"memory\[2\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[3\] registers.v(70) " "Inferred latch for \"memory\[2\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[4\] registers.v(70) " "Inferred latch for \"memory\[2\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[5\] registers.v(70) " "Inferred latch for \"memory\[2\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[6\] registers.v(70) " "Inferred latch for \"memory\[2\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[7\] registers.v(70) " "Inferred latch for \"memory\[2\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[0\] registers.v(70) " "Inferred latch for \"memory\[3\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[1\] registers.v(70) " "Inferred latch for \"memory\[3\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[2\] registers.v(70) " "Inferred latch for \"memory\[3\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[3\] registers.v(70) " "Inferred latch for \"memory\[3\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[4\] registers.v(70) " "Inferred latch for \"memory\[3\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[5\] registers.v(70) " "Inferred latch for \"memory\[3\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[6\] registers.v(70) " "Inferred latch for \"memory\[3\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[7\] registers.v(70) " "Inferred latch for \"memory\[3\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[0\] registers.v(70) " "Inferred latch for \"memory\[4\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[1\] registers.v(70) " "Inferred latch for \"memory\[4\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[2\] registers.v(70) " "Inferred latch for \"memory\[4\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[3\] registers.v(70) " "Inferred latch for \"memory\[4\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[4\] registers.v(70) " "Inferred latch for \"memory\[4\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[5\] registers.v(70) " "Inferred latch for \"memory\[4\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[6\] registers.v(70) " "Inferred latch for \"memory\[4\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[7\] registers.v(70) " "Inferred latch for \"memory\[4\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[0\] registers.v(70) " "Inferred latch for \"memory\[5\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[1\] registers.v(70) " "Inferred latch for \"memory\[5\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[2\] registers.v(70) " "Inferred latch for \"memory\[5\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[3\] registers.v(70) " "Inferred latch for \"memory\[5\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[4\] registers.v(70) " "Inferred latch for \"memory\[5\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[5\] registers.v(70) " "Inferred latch for \"memory\[5\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[6\] registers.v(70) " "Inferred latch for \"memory\[5\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[7\] registers.v(70) " "Inferred latch for \"memory\[5\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[0\] registers.v(70) " "Inferred latch for \"memory\[6\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[1\] registers.v(70) " "Inferred latch for \"memory\[6\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[2\] registers.v(70) " "Inferred latch for \"memory\[6\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[3\] registers.v(70) " "Inferred latch for \"memory\[6\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[4\] registers.v(70) " "Inferred latch for \"memory\[6\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[5\] registers.v(70) " "Inferred latch for \"memory\[6\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[6\] registers.v(70) " "Inferred latch for \"memory\[6\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[7\] registers.v(70) " "Inferred latch for \"memory\[6\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[0\] registers.v(70) " "Inferred latch for \"memory\[7\]\[0\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[1\] registers.v(70) " "Inferred latch for \"memory\[7\]\[1\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[2\] registers.v(70) " "Inferred latch for \"memory\[7\]\[2\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[3\] registers.v(70) " "Inferred latch for \"memory\[7\]\[3\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[4\] registers.v(70) " "Inferred latch for \"memory\[7\]\[4\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[5\] registers.v(70) " "Inferred latch for \"memory\[7\]\[5\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[6\] registers.v(70) " "Inferred latch for \"memory\[7\]\[6\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[7\] registers.v(70) " "Inferred latch for \"memory\[7\]\[7\]\" at registers.v(70)" {  } { { "registers.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/registers.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181254 "|nRisc_core|registers:RT_MODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:AL_MODULE " "Elaborating entity \"alu\" for hierarchy \"alu:AL_MODULE\"" {  } { { "nRisc_core.v" "AL_MODULE" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643999181270 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction alu.v(58) " "Verilog HDL Always Construct warning at alu.v(58): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(59) " "Verilog HDL Always Construct warning at alu.v(59): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b alu.v(59) " "Verilog HDL Always Construct warning at alu.v(59): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal alu.v(60) " "Verilog HDL Always Construct warning at alu.v(60): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(64) " "Verilog HDL Always Construct warning at alu.v(64): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b alu.v(64) " "Verilog HDL Always Construct warning at alu.v(64): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal alu.v(65) " "Verilog HDL Always Construct warning at alu.v(65): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction alu.v(68) " "Verilog HDL Always Construct warning at alu.v(68): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(69) " "Verilog HDL Always Construct warning at alu.v(69): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b alu.v(69) " "Verilog HDL Always Construct warning at alu.v(69): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal alu.v(70) " "Verilog HDL Always Construct warning at alu.v(70): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction alu.v(73) " "Verilog HDL Always Construct warning at alu.v(73): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(74) " "Verilog HDL Always Construct warning at alu.v(74): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b alu.v(74) " "Verilog HDL Always Construct warning at alu.v(74): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal alu.v(79) " "Verilog HDL Always Construct warning at alu.v(79): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction alu.v(81) " "Verilog HDL Always Construct warning at alu.v(81): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_beq alu.v(82) " "Verilog HDL Always Construct warning at alu.v(82): variable \"r_beq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(83) " "Verilog HDL Always Construct warning at alu.v(83): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_beq alu.v(85) " "Verilog HDL Always Construct warning at alu.v(85): variable \"r_beq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b alu.v(86) " "Verilog HDL Always Construct warning at alu.v(86): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a alu.v(88) " "Verilog HDL Always Construct warning at alu.v(88): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signal alu.v(53) " "Verilog HDL Always Construct warning at alu.v(53): inferring latch(es) for variable \"signal\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_jump_data alu.v(53) " "Verilog HDL Always Construct warning at alu.v(53): inferring latch(es) for variable \"reg_jump_data\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal alu.v(81) " "Inferred latch for \"signal\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[0\] alu.v(81) " "Inferred latch for \"reg_jump_data\[0\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[1\] alu.v(81) " "Inferred latch for \"reg_jump_data\[1\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[2\] alu.v(81) " "Inferred latch for \"reg_jump_data\[2\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[3\] alu.v(81) " "Inferred latch for \"reg_jump_data\[3\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[4\] alu.v(81) " "Inferred latch for \"reg_jump_data\[4\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[5\] alu.v(81) " "Inferred latch for \"reg_jump_data\[5\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[6\] alu.v(81) " "Inferred latch for \"reg_jump_data\[6\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_jump_data\[7\] alu.v(81) " "Inferred latch for \"reg_jump_data\[7\]\" at alu.v(81)" {  } { { "alu.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/alu.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|alu:AL_MODULE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:ME_MODULE " "Elaborating entity \"memory\" for hierarchy \"memory:ME_MODULE\"" {  } { { "nRisc_core.v" "ME_MODULE" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1643999181270 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction memory.v(45) " "Verilog HDL Always Construct warning at memory.v(45): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_alpha memory.v(46) " "Verilog HDL Always Construct warning at memory.v(46): variable \"reg_alpha\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_beta memory.v(46) " "Verilog HDL Always Construct warning at memory.v(46): variable \"reg_beta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal memory.v(47) " "Verilog HDL Always Construct warning at memory.v(47): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction memory.v(50) " "Verilog HDL Always Construct warning at memory.v(50): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_beta memory.v(51) " "Verilog HDL Always Construct warning at memory.v(51): variable \"reg_beta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "signal memory.v(52) " "Verilog HDL Always Construct warning at memory.v(52): variable \"signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signal memory.v(41) " "Verilog HDL Always Construct warning at memory.v(41): inferring latch(es) for variable \"signal\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|memory:ME_MODULE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal memory.v(50) " "Inferred latch for \"signal\" at memory.v(50)" {  } { { "memory.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/memory.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1643999181270 "|nRisc_core|memory:ME_MODULE"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_signal\[7\] " "Net \"pc_signal\[7\]\" is missing source, defaulting to GND" {  } { { "nRisc_core.v" "pc_signal\[7\]" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643999181364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_signal\[6\] " "Net \"pc_signal\[6\]\" is missing source, defaulting to GND" {  } { { "nRisc_core.v" "pc_signal\[6\]" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643999181364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_signal\[5\] " "Net \"pc_signal\[5\]\" is missing source, defaulting to GND" {  } { { "nRisc_core.v" "pc_signal\[5\]" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643999181364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_signal\[4\] " "Net \"pc_signal\[4\]\" is missing source, defaulting to GND" {  } { { "nRisc_core.v" "pc_signal\[4\]" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643999181364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_signal\[3\] " "Net \"pc_signal\[3\]\" is missing source, defaulting to GND" {  } { { "nRisc_core.v" "pc_signal\[3\]" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643999181364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_signal\[2\] " "Net \"pc_signal\[2\]\" is missing source, defaulting to GND" {  } { { "nRisc_core.v" "pc_signal\[2\]" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643999181364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc_signal\[1\] " "Net \"pc_signal\[1\]\" is missing source, defaulting to GND" {  } { { "nRisc_core.v" "pc_signal\[1\]" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643999181364 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1643999181364 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1643999181848 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1643999182067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643999182067 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "nRisc_core.v" "" { Text "C:/AOC_1/nRisc_processor/nRisc_core_III/nRisc_core/nRisc_core.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1643999182129 "|nRisc_core|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1643999182129 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1643999182129 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1643999182129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1643999182129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643999182208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 04 15:26:22 2022 " "Processing ended: Fri Feb 04 15:26:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643999182208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643999182208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643999182208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643999182208 ""}
