# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/keyboard_inner_driver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:12 on Jun 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/keyboard_inner_driver.v 
# -- Compiling module keyboard_inner_driver
# 
# Top level modules:
# 	keyboard_inner_driver
# End time: 15:22:12 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/keyboard_press_driver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:12 on Jun 07,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/keyboard_press_driver.v 
# -- Compiling module keyboard_press_driver
# 
# Top level modules:
# 	keyboard_press_driver
# End time: 15:22:12 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:12 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 15:22:12 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clear_screen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:12 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/clear_screen.sv 
# -- Compiling module clear_screen
# -- Compiling module clear_screen_testbench
# 
# Top level modules:
# 	clear_screen_testbench
# End time: 15:22:13 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:13 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv 
# -- Compiling module pipe_drawer
# -- Compiling module pipe_drawer_testbench
# 
# Top level modules:
# 	pipe_drawer_testbench
# End time: 15:22:13 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_physics.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:13 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_physics.sv 
# -- Compiling module bird_physics
# -- Compiling module bird_physics_testbench
# 
# Top level modules:
# 	bird_physics_testbench
# End time: 15:22:13 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/game_manager.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:13 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/game_manager.sv 
# -- Compiling module game_manager
# 
# Top level modules:
# 	game_manager
# End time: 15:22:14 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/collision_detector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:14 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/collision_detector.sv 
# -- Compiling module collision_detector
# -- Compiling module collision_detector_testbench
# 
# Top level modules:
# 	collision_detector_testbench
# End time: 15:22:14 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/lfsr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:14 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/lfsr.sv 
# -- Compiling module LFSR
# -- Compiling module LFSR_testbench
# 
# Top level modules:
# 	LFSR_testbench
# End time: 15:22:14 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:14 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/bird_drawer.sv 
# -- Compiling module bird_drawer
# -- Compiling module bird_drawer_testbench
# 
# Top level modules:
# 	bird_drawer_testbench
# End time: 15:22:14 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:14 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv 
# -- Compiling module pipe_drawer_top
# -- Compiling module pipe_drawer_top_testbench
# 
# Top level modules:
# 	pipe_drawer_top
# 	pipe_drawer_top_testbench
# End time: 15:22:14 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/display_manager.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:14 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/display_manager.sv 
# -- Compiling module display_manager
# -- Compiling module display_manager_testbench
# 
# Top level modules:
# 	display_manager_testbench
# End time: 15:22:15 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:15 on Jun 07,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6" C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# ** Error: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv(73): (vlog-2730) Undefined variable: 'makeBreak'.
# ** Error: C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/DE1_SoC.sv(73): (vlog-2730) Undefined variable: 'key'.
# End time: 15:22:15 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE1_SoC_run_msim_rtl_verilog.do line 20
# C:/intelFPGA/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/casey/OneDrive/Documents/Spring\ 20/EE\ 371/Lab6/371Lab6 {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6..."
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:30 on Jun 07,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv 
# -- Compiling module pipe_drawer
# -- Compiling module pipe_drawer_testbench
# 
# Top level modules:
# 	pipe_drawer_testbench
# End time: 15:23:30 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pipe_drawer_testbench
# vsim work.pipe_drawer_testbench 
# Start time: 15:23:51 on Jun 07,2020
# Loading sv_std.std
# Loading work.pipe_drawer_testbench
# Loading work.pipe_drawer
add wave -position end  sim:/pipe_drawer_testbench/clk
add wave -position end  sim:/pipe_drawer_testbench/reset
add wave -position end  sim:/pipe_drawer_testbench/enable
add wave -position end  sim:/pipe_drawer_testbench/pipe_x
add wave -position end  sim:/pipe_drawer_testbench/pipe_y
add wave -position end  sim:/pipe_drawer_testbench/done
add wave -position end  sim:/pipe_drawer_testbench/x
add wave -position end  sim:/pipe_drawer_testbench/y
add wave -position end  sim:/pipe_drawer_testbench/dut/pipe_left
add wave -position end  sim:/pipe_drawer_testbench/dut/pipe_right
add wave -position end  sim:/pipe_drawer_testbench/dut/ps
run -all
# ** Note: $stop    : C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv(148)
#    Time: 40350 ps  Iteration: 1  Instance: /pipe_drawer_testbench
# Break in Module pipe_drawer_testbench at C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv line 148
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:48 on Jun 07,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv 
# -- Compiling module pipe_drawer_top
# -- Compiling module pipe_drawer_top_testbench
# 
# Top level modules:
# 	pipe_drawer_top
# 	pipe_drawer_top_testbench
# End time: 15:25:49 on Jun 07,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.pipe_drawer_top_testbench
# End time: 15:25:55 on Jun 07,2020, Elapsed time: 0:02:04
# Errors: 0, Warnings: 0
# vsim work.pipe_drawer_top_testbench 
# Start time: 15:25:55 on Jun 07,2020
# Loading sv_std.std
# Loading work.pipe_drawer_top_testbench
# Loading work.pipe_drawer
add wave -position end  sim:/pipe_drawer_top_testbench/clk
add wave -position end  sim:/pipe_drawer_top_testbench/reset
add wave -position end  sim:/pipe_drawer_top_testbench/enable
add wave -position end  sim:/pipe_drawer_top_testbench/pipe_x
add wave -position end  sim:/pipe_drawer_top_testbench/pipe_y
add wave -position end  sim:/pipe_drawer_top_testbench/done
add wave -position end  sim:/pipe_drawer_top_testbench/x
add wave -position end  sim:/pipe_drawer_top_testbench/y
add wave -position end  sim:/pipe_drawer_top_testbench/dut/pipe_left
add wave -position end  sim:/pipe_drawer_top_testbench/dut/pipe_right
add wave -position end  sim:/pipe_drawer_top_testbench/dut/ps
run -all
# ** Note: $stop    : C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv(150)
#    Time: 35750 ps  Iteration: 1  Instance: /pipe_drawer_top_testbench
# Break in Module pipe_drawer_top_testbench at C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv line 150
quit -sim
# End time: 15:52:21 on Jun 07,2020, Elapsed time: 0:26:26
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:32 on Jun 07,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv 
# -- Compiling module pipe_drawer_top
# -- Compiling module pipe_drawer_top_testbench
# 
# Top level modules:
# 	pipe_drawer_top
# 	pipe_drawer_top_testbench
# End time: 15:52:32 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pipe_drawer_top_testbench
# vsim work.pipe_drawer_top_testbench 
# Start time: 15:52:38 on Jun 07,2020
# Loading sv_std.std
# Loading work.pipe_drawer_top_testbench
# Loading work.pipe_drawer
add wave -position end  sim:/pipe_drawer_top_testbench/clk
add wave -position end  sim:/pipe_drawer_top_testbench/reset
add wave -position end  sim:/pipe_drawer_top_testbench/enable
add wave -position end  sim:/pipe_drawer_top_testbench/pipe_x
add wave -position end  sim:/pipe_drawer_top_testbench/pipe_y
add wave -position end  sim:/pipe_drawer_top_testbench/done
add wave -position end  sim:/pipe_drawer_top_testbench/x
add wave -position end  sim:/pipe_drawer_top_testbench/y
add wave -position end  sim:/pipe_drawer_top_testbench/dut/ps
add wave -position end  sim:/pipe_drawer_top_testbench/dut/pipe_left
add wave -position end  sim:/pipe_drawer_top_testbench/dut/pipe_right
run -all
# ** Note: $stop    : C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv(151)
#    Time: 35750 ps  Iteration: 1  Instance: /pipe_drawer_top_testbench
# Break in Module pipe_drawer_top_testbench at C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv line 151
quit -sim
# End time: 15:54:58 on Jun 07,2020, Elapsed time: 0:02:20
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:12 on Jun 07,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv 
# -- Compiling module pipe_drawer
# -- Compiling module pipe_drawer_testbench
# 
# Top level modules:
# 	pipe_drawer_testbench
# End time: 15:55:12 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:13 on Jun 07,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv 
# -- Compiling module pipe_drawer_top
# -- Compiling module pipe_drawer_top_testbench
# 
# Top level modules:
# 	pipe_drawer_top
# 	pipe_drawer_top_testbench
# End time: 15:55:13 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pipe_drawer_top_testbench
# vsim work.pipe_drawer_top_testbench 
# Start time: 15:55:15 on Jun 07,2020
# Loading sv_std.std
# Loading work.pipe_drawer_top_testbench
# Loading work.pipe_drawer
add wave -position end  sim:/pipe_drawer_top_testbench/clk
add wave -position end  sim:/pipe_drawer_top_testbench/reset
add wave -position end  sim:/pipe_drawer_top_testbench/enable
add wave -position end  sim:/pipe_drawer_top_testbench/pipe_x
add wave -position end  sim:/pipe_drawer_top_testbench/pipe_y
add wave -position end  sim:/pipe_drawer_top_testbench/done
add wave -position end  sim:/pipe_drawer_top_testbench/x
add wave -position end  sim:/pipe_drawer_top_testbench/y
add wave -position end  sim:/pipe_drawer_top_testbench/dut/ps
run -all
# ** Note: $stop    : C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv(151)
#    Time: 27150 ps  Iteration: 1  Instance: /pipe_drawer_top_testbench
# Break in Module pipe_drawer_top_testbench at C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv line 151
quit -sim
# End time: 15:58:35 on Jun 07,2020, Elapsed time: 0:03:20
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:37 on Jun 07,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv 
# -- Compiling module pipe_drawer_top
# -- Compiling module pipe_drawer_top_testbench
# 
# Top level modules:
# 	pipe_drawer_top
# 	pipe_drawer_top_testbench
# End time: 15:58:37 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pipe_drawer_top_testbench
# vsim work.pipe_drawer_top_testbench 
# Start time: 15:58:39 on Jun 07,2020
# Loading sv_std.std
# Loading work.pipe_drawer_top_testbench
# Loading work.pipe_drawer
add wave -position end  sim:/pipe_drawer_top_testbench/clk
add wave -position end  sim:/pipe_drawer_top_testbench/reset
add wave -position end  sim:/pipe_drawer_top_testbench/enable
add wave -position end  sim:/pipe_drawer_top_testbench/pipe_x
add wave -position end  sim:/pipe_drawer_top_testbench/pipe_y
add wave -position end  sim:/pipe_drawer_top_testbench/done
add wave -position end  sim:/pipe_drawer_top_testbench/x
add wave -position end  sim:/pipe_drawer_top_testbench/y
add wave -position end  sim:/pipe_drawer_top_testbench/dut/ps
add wave -position end  sim:/pipe_drawer_top_testbench/dut/pipe_left
add wave -position end  sim:/pipe_drawer_top_testbench/dut/pipe_right
run -all
# ** Note: $stop    : C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv(151)
#    Time: 27150 ps  Iteration: 1  Instance: /pipe_drawer_top_testbench
# Break in Module pipe_drawer_top_testbench at C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer_top.sv line 151
# WARNING: No extended dataflow license exists
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:23 on Jun 07,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv 
# -- Compiling module pipe_drawer
# -- Compiling module pipe_drawer_testbench
# 
# Top level modules:
# 	pipe_drawer_testbench
# End time: 16:54:23 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pipe_drawer_testbench
# End time: 16:54:31 on Jun 07,2020, Elapsed time: 0:55:52
# Errors: 0, Warnings: 1
# vsim work.pipe_drawer_testbench 
# Start time: 16:54:31 on Jun 07,2020
# Loading sv_std.std
# Loading work.pipe_drawer_testbench
# Loading work.pipe_drawer
add wave -position end  sim:/pipe_drawer_testbench/clk
add wave -position end  sim:/pipe_drawer_testbench/reset
add wave -position end  sim:/pipe_drawer_testbench/enable
add wave -position end  sim:/pipe_drawer_testbench/pipe_x
add wave -position end  sim:/pipe_drawer_testbench/pipe_y
add wave -position end  sim:/pipe_drawer_testbench/done
add wave -position end  sim:/pipe_drawer_testbench/x
add wave -position end  sim:/pipe_drawer_testbench/y
add wave -position end  sim:/pipe_drawer_testbench/dut/ps
add wave -position end  sim:/pipe_drawer_testbench/dut/pipe_left
add wave -position end  sim:/pipe_drawer_testbench/dut/pipe_right
run -all
# ** Note: $stop    : C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv(154)
#    Time: 571350 ps  Iteration: 1  Instance: /pipe_drawer_testbench
# Break in Module pipe_drawer_testbench at C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv line 154
quit -sim
# End time: 17:04:35 on Jun 07,2020, Elapsed time: 0:10:04
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:40 on Jun 07,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv 
# -- Compiling module pipe_drawer
# -- Compiling module pipe_drawer_testbench
# 
# Top level modules:
# 	pipe_drawer_testbench
# End time: 17:04:40 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pipe_drawer_testbench
# vsim work.pipe_drawer_testbench 
# Start time: 17:04:44 on Jun 07,2020
# Loading sv_std.std
# Loading work.pipe_drawer_testbench
# Loading work.pipe_drawer
add wave -position end  sim:/pipe_drawer_testbench/clk
add wave -position end  sim:/pipe_drawer_testbench/reset
add wave -position end  sim:/pipe_drawer_testbench/enable
add wave -position end  sim:/pipe_drawer_testbench/pipe_x
add wave -position end  sim:/pipe_drawer_testbench/pipe_y
add wave -position end  sim:/pipe_drawer_testbench/done
add wave -position end  sim:/pipe_drawer_testbench/x
add wave -position end  sim:/pipe_drawer_testbench/y
add wave -position end  sim:/pipe_drawer_testbench/dut/pipe_left
add wave -position end  sim:/pipe_drawer_testbench/dut/pipe_right
add wave -position end  sim:/pipe_drawer_testbench/dut/ps
run -all
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 17:11:10 on Jun 07,2020, Elapsed time: 0:06:26
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:14 on Jun 07,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv 
# -- Compiling module pipe_drawer
# -- Compiling module pipe_drawer_testbench
# 
# Top level modules:
# 	pipe_drawer_testbench
# End time: 17:11:14 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pipe_drawer_testbench
# vsim work.pipe_drawer_testbench 
# Start time: 17:11:17 on Jun 07,2020
# Loading sv_std.std
# Loading work.pipe_drawer_testbench
# Loading work.pipe_drawer
add wave -position end  sim:/pipe_drawer_testbench/clk
add wave -position end  sim:/pipe_drawer_testbench/reset
add wave -position end  sim:/pipe_drawer_testbench/enable
add wave -position end  sim:/pipe_drawer_testbench/pipe_x
add wave -position end  sim:/pipe_drawer_testbench/pipe_y
add wave -position end  sim:/pipe_drawer_testbench/done
add wave -position end  sim:/pipe_drawer_testbench/x
add wave -position end  sim:/pipe_drawer_testbench/y
add wave -position end  sim:/pipe_drawer_testbench/dut/pipe_left
add wave -position end  sim:/pipe_drawer_testbench/dut/pipe_right
add wave -position end  sim:/pipe_drawer_testbench/dut/ps
run -all
# ** Note: $stop    : C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv(156)
#    Time: 20050 ps  Iteration: 1  Instance: /pipe_drawer_testbench
# Break in Module pipe_drawer_testbench at C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv line 156
quit -sim
# End time: 17:14:02 on Jun 07,2020, Elapsed time: 0:02:45
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:07 on Jun 07,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv 
# -- Compiling module pipe_drawer
# -- Compiling module pipe_drawer_testbench
# 
# Top level modules:
# 	pipe_drawer_testbench
# End time: 17:14:07 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pipe_drawer_testbench
# vsim work.pipe_drawer_testbench 
# Start time: 17:14:10 on Jun 07,2020
# Loading sv_std.std
# Loading work.pipe_drawer_testbench
# Loading work.pipe_drawer
vsim work.pipe_drawer_testbench
# End time: 17:14:15 on Jun 07,2020, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim work.pipe_drawer_testbench 
# Start time: 17:14:15 on Jun 07,2020
# Loading sv_std.std
# Loading work.pipe_drawer_testbench
# Loading work.pipe_drawer
add wave -position end  sim:/pipe_drawer_testbench/clk
add wave -position end  sim:/pipe_drawer_testbench/reset
add wave -position end  sim:/pipe_drawer_testbench/enable
add wave -position end  sim:/pipe_drawer_testbench/pipe_x
add wave -position end  sim:/pipe_drawer_testbench/pipe_y
add wave -position end  sim:/pipe_drawer_testbench/done
add wave -position end  sim:/pipe_drawer_testbench/x
add wave -position end  sim:/pipe_drawer_testbench/y
add wave -position end  sim:/pipe_drawer_testbench/dut/pipe_left
add wave -position end  sim:/pipe_drawer_testbench/dut/pipe_right
add wave -position end  sim:/pipe_drawer_testbench/dut/ps
run -all
# ** Note: $stop    : C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv(156)
#    Time: 20050 ps  Iteration: 1  Instance: /pipe_drawer_testbench
# Break in Module pipe_drawer_testbench at C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv line 156
quit -sim
# End time: 17:16:15 on Jun 07,2020, Elapsed time: 0:02:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:19 on Jun 07,2020
# vlog -reportprogress 300 -work work C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv 
# -- Compiling module pipe_drawer
# -- Compiling module pipe_drawer_testbench
# 
# Top level modules:
# 	pipe_drawer_testbench
# End time: 17:16:19 on Jun 07,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pipe_drawer_testbench
# vsim work.pipe_drawer_testbench 
# Start time: 17:16:21 on Jun 07,2020
# Loading sv_std.std
# Loading work.pipe_drawer_testbench
# Loading work.pipe_drawer
add wave -position end  sim:/pipe_drawer_testbench/clk
add wave -position end  sim:/pipe_drawer_testbench/reset
add wave -position end  sim:/pipe_drawer_testbench/enable
add wave -position end  sim:/pipe_drawer_testbench/pipe_x
add wave -position end  sim:/pipe_drawer_testbench/pipe_y
add wave -position end  sim:/pipe_drawer_testbench/done
add wave -position end  sim:/pipe_drawer_testbench/x
add wave -position end  sim:/pipe_drawer_testbench/y
add wave -position end  sim:/pipe_drawer_testbench/dut/pipe_left
add wave -position end  sim:/pipe_drawer_testbench/dut/pipe_right
add wave -position end  sim:/pipe_drawer_testbench/dut/ps
run -all
# ** Note: $stop    : C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv(156)
#    Time: 2950 ps  Iteration: 1  Instance: /pipe_drawer_testbench
# Break in Module pipe_drawer_testbench at C:/Users/casey/OneDrive/Documents/Spring 20/EE 371/Lab6/371Lab6/pipe_drawer.sv line 156
